Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr  7 01:06:25 2019
| Host         : LAPTOP-HURMG58C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6460 register/latch pins with no clock driven by root clock pin: a/clk_20k_reg/Q (HIGH)

 There are 423 register/latch pins with no clock driven by root clock pin: a/count3_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: b/sclk_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: h/counter_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: h/counter_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: h/counter_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: h/counter_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48540 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.511     -330.597                    102                  629        0.164        0.000                      0                  629        3.000        0.000                       0                   306  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.634        0.000                      0                   57        0.263        0.000                      0                   57        3.000        0.000                       0                    47  
  clk_out1_clk_wiz_0      -15.511     -330.597                    102                  572        0.164        0.000                      0                  572        4.130        0.000                       0                   256  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 b/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.304ns (30.082%)  route 3.031ns (69.918%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.145    b/CLK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  b/count2_reg[6]/Q
                         net (fo=9, routed)           1.255     6.855    b/count2_reg[6]
    SLICE_X65Y91         LUT3 (Prop_lut3_I1_O)        0.150     7.005 r  b/sclk_i_18/O
                         net (fo=1, routed)           0.436     7.442    b/sclk_i_18_n_1
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     7.768 r  b/sclk_i_15/O
                         net (fo=1, routed)           0.645     8.413    b/sclk_i_15_n_1
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.537 r  b/sclk_i_10/O
                         net (fo=1, routed)           0.293     8.830    b/sclk_i_10_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.954 r  b/sclk_i_4/O
                         net (fo=1, routed)           0.401     9.356    b/sclk_i_4_n_1
    SLICE_X65Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.480 r  b/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.480    b/sclk_i_1_n_1
    SLICE_X65Y90         FDRE                                         r  b/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    b/CLK_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  b/sclk_reg/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.029    15.114    b/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.552ns (17.788%)  route 2.551ns (82.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.818     8.190    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    b/CLK_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[0]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.429    14.563    b/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.552ns (17.782%)  route 2.552ns (82.218%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.819     8.191    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    b/CLK_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[10]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.429    14.564    b/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.552ns (17.782%)  route 2.552ns (82.218%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.819     8.191    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    b/CLK_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[11]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.429    14.564    b/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.552ns (17.788%)  route 2.551ns (82.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.818     8.190    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    b/CLK_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[1]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.429    14.563    b/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.552ns (17.788%)  route 2.551ns (82.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.818     8.190    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    b/CLK_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[2]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.429    14.563    b/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.552ns (17.788%)  route 2.551ns (82.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.818     8.190    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    b/CLK_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[3]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.429    14.563    b/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.552ns (17.788%)  route 2.551ns (82.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.818     8.190    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    b/CLK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[4]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y90         FDRE (Setup_fdre_C_R)       -0.429    14.563    b/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.552ns (17.788%)  route 2.551ns (82.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.818     8.190    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    b/CLK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[5]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y90         FDRE (Setup_fdre_C_R)       -0.429    14.563    b/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.552ns (17.788%)  route 2.551ns (82.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.733     6.276    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.372 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=6473, routed)        1.818     8.190    b/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    b/CLK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[6]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y90         FDRE (Setup_fdre_C_R)       -0.429    14.563    b/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 a/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/clk_20k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  a/clk_20k_reg/Q
                         net (fo=2, routed)           0.168     1.755    a/J_MIC3_Pin1_OBUF
    SLICE_X41Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  a/clk_20k_i_1/O
                         net (fo=1, routed)           0.000     1.800    a/clk_20k_i_1_n_1
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.960    a/CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  a/clk_20k_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    a/clk_20k_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 a/count3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/count3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    a/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  a/count3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  a/count3_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    a/count3_reg_n_1_[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  a/count3_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    a/count3_reg[8]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  a/count3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    a/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  a/count3_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    a/count3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 a/count3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/count3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    a/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  a/count3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  a/count3_reg[6]/Q
                         net (fo=1, routed)           0.121     1.709    a/count3_reg_n_1_[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  a/count3_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    a/count3_reg[4]_i_1_n_6
    SLICE_X36Y43         FDRE                                         r  a/count3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    a/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  a/count3_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    a/count3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 b/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    b/CLK_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b/count2_reg[10]/Q
                         net (fo=9, routed)           0.122     1.738    b/count2_reg[10]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  b/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    b/count2_reg[8]_i_1_n_6
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.990    b/CLK_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[10]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    b/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 b/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    b/CLK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b/count2_reg[6]/Q
                         net (fo=9, routed)           0.122     1.738    b/count2_reg[6]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  b/count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    b/count2_reg[4]_i_1_n_6
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.990    b/CLK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  b/count2_reg[6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.105     1.580    b/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 b/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (65.993%)  route 0.128ns (34.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    b/CLK_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b/count2_reg[11]/Q
                         net (fo=4, routed)           0.128     1.745    b/count2_reg[11]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  b/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    b/count2_reg[8]_i_1_n_5
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.990    b/CLK_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[11]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    b/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 b/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    b/CLK_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  b/count2_reg[3]/Q
                         net (fo=11, routed)          0.133     1.748    b/count2_reg[3]
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  b/count2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    b/count2_reg[0]_i_1_n_5
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.989    b/CLK_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  b/count2_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.105     1.579    b/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 a/count1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/count1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    a/CLK_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  a/count1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  a/count1_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    a/count1_reg[6]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.766 r  a/count1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.766    a/count1[4]_i_3_n_1
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.832 r  a/count1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    a/count1_reg[4]_i_1_n_6
    SLICE_X40Y47         FDRE                                         r  a/count1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.834     1.961    a/CLK_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  a/count1_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    a/count1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 b/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.256ns (64.715%)  route 0.140ns (35.285%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    b/CLK_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b/count2_reg[8]/Q
                         net (fo=5, routed)           0.140     1.756    b/count2_reg[8]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.871 r  b/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.871    b/count2_reg[8]_i_1_n_8
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.990    b/CLK_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  b/count2_reg[8]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    b/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 b/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.560%)  route 0.197ns (51.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    b/CLK_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  b/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b/sclk_reg/Q
                         net (fo=14, routed)          0.197     1.813    b/CLK
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  b/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.858    b/sclk_i_1_n_1
    SLICE_X65Y90         FDRE                                         r  b/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.990    b/CLK_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  b/sclk_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.091     1.566    b/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y46     a/clk_20k_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y46     a/count1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y48     a/count1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y48     a/count1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y46     a/count1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y46     a/count1_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y46     a/count1_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y47     a/count1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y46     a/clk_20k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y46     a/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y46     a/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y46     a/count1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y46     a/count1_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     a/count3_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     a/count3_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     a/count3_reg[12]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y48     a/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y48     a/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y47     a/count1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y47     a/count1_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y47     a/count1_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y47     a/count1_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y48     a/count1_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y48     a/count1_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          102  Failing Endpoints,  Worst Slack      -15.511ns,  Total Violation     -330.597ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.511ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.692ns  (logic 13.632ns (55.209%)  route 11.060ns (44.791%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.358    28.253    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    28.377 r  g/VGA_CONTROL/graph_out_blue[3]_i_15/O
                         net (fo=7, routed)           0.979    29.355    g/VGA_CONTROL/graph_out_green_reg[0]_17
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    29.479 r  g/VGA_CONTROL/graph_out_green[0]_i_4/O
                         net (fo=1, routed)           0.162    29.641    g/VGA_CONTROL/graph_out_green[0]_i_4_n_1
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.124    29.765 r  g/VGA_CONTROL/graph_out_green[0]_i_1/O
                         net (fo=1, routed)           0.000    29.765    g_n_342
    SLICE_X32Y32         FDRE                                         r  graph_out_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.437    14.038    VGA_CLOCK
    SLICE_X32Y32         FDRE                                         r  graph_out_green_reg[0]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.029    14.254    graph_out_green_reg[0]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -29.765    
  -------------------------------------------------------------------
                         slack                                -15.511    

Slack (VIOLATED) :        -15.354ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.608ns  (logic 13.632ns (55.397%)  route 10.976ns (44.603%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.496    28.390    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X15Y32         LUT4 (Prop_lut4_I3_O)        0.124    28.514 r  g/VGA_CONTROL/graph_out_green[1]_i_14/O
                         net (fo=3, routed)           0.757    29.272    h/v_cntr_reg_reg[9]
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.124    29.396 r  h/graph_out_red[0]_i_4/O
                         net (fo=1, routed)           0.161    29.557    g/VGA_CONTROL/FSM_onehot_GRAPH_STATE_reg[4]
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.124    29.681 r  g/VGA_CONTROL/graph_out_red[0]_i_1/O
                         net (fo=1, routed)           0.000    29.681    g_n_346
    SLICE_X4Y31          FDRE                                         r  graph_out_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.507    14.108    VGA_CLOCK
    SLICE_X4Y31          FDRE                                         r  graph_out_red_reg[0]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.032    14.327    graph_out_red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -29.681    
  -------------------------------------------------------------------
                         slack                                -15.354    

Slack (VIOLATED) :        -15.350ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.534ns  (logic 13.632ns (55.564%)  route 10.902ns (44.436%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.358    28.253    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    28.377 r  g/VGA_CONTROL/graph_out_blue[3]_i_15/O
                         net (fo=7, routed)           0.688    29.065    l/v_cntr_reg_reg[9]_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    29.189 r  l/graph_out_blue[1]_i_4/O
                         net (fo=1, routed)           0.294    29.483    g/VGA_CONTROL/FSM_onehot_GRAPH_STATE_reg[2]_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124    29.607 r  g/VGA_CONTROL/graph_out_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    29.607    g_n_336
    SLICE_X29Y31         FDRE                                         r  graph_out_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.437    14.038    VGA_CLOCK
    SLICE_X29Y31         FDRE                                         r  graph_out_blue_reg[1]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.032    14.257    graph_out_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -29.607    
  -------------------------------------------------------------------
                         slack                                -15.350    

Slack (VIOLATED) :        -15.312ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.564ns  (logic 13.632ns (55.496%)  route 10.932ns (44.504%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.358    28.253    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    28.377 r  g/VGA_CONTROL/graph_out_blue[3]_i_15/O
                         net (fo=7, routed)           0.851    29.228    g/VGA_CONTROL/graph_out_green_reg[0]_17
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    29.352 r  g/VGA_CONTROL/graph_out_blue[3]_i_5/O
                         net (fo=1, routed)           0.161    29.513    g/VGA_CONTROL/graph_out_blue[3]_i_5_n_1
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    29.637 r  g/VGA_CONTROL/graph_out_blue[3]_i_2/O
                         net (fo=1, routed)           0.000    29.637    g_n_334
    SLICE_X4Y28          FDRE                                         r  graph_out_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.505    14.106    VGA_CLOCK
    SLICE_X4Y28          FDRE                                         r  graph_out_blue_reg[3]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.032    14.325    graph_out_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -29.637    
  -------------------------------------------------------------------
                         slack                                -15.312    

Slack (VIOLATED) :        -15.265ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.449ns  (logic 13.632ns (55.757%)  route 10.817ns (44.243%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.496    28.390    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X15Y32         LUT4 (Prop_lut4_I3_O)        0.124    28.514 r  g/VGA_CONTROL/graph_out_green[1]_i_14/O
                         net (fo=3, routed)           0.599    29.113    g/VGA_CONTROL/graph_out_green_reg[1]_4
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    29.237 r  g/VGA_CONTROL/graph_out_green[1]_i_4/O
                         net (fo=1, routed)           0.161    29.398    g/VGA_CONTROL/graph_out_green[1]_i_4_n_1
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.124    29.522 r  g/VGA_CONTROL/graph_out_green[1]_i_1/O
                         net (fo=1, routed)           0.000    29.522    g_n_341
    SLICE_X32Y32         FDRE                                         r  graph_out_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.437    14.038    VGA_CLOCK
    SLICE_X32Y32         FDRE                                         r  graph_out_green_reg[1]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.032    14.257    graph_out_green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -29.522    
  -------------------------------------------------------------------
                         slack                                -15.265    

Slack (VIOLATED) :        -15.200ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.452ns  (logic 13.632ns (55.751%)  route 10.820ns (44.249%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.358    28.253    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    28.377 r  g/VGA_CONTROL/graph_out_blue[3]_i_15/O
                         net (fo=7, routed)           0.601    28.978    g/VGA_CONTROL/graph_out_green_reg[0]_17
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    29.102 r  g/VGA_CONTROL/graph_out_red[2]_i_4/O
                         net (fo=1, routed)           0.299    29.401    g/VGA_CONTROL/graph_out_red[2]_i_4_n_1
    SLICE_X4Y30          LUT6 (Prop_lut6_I3_O)        0.124    29.525 r  g/VGA_CONTROL/graph_out_red[2]_i_1/O
                         net (fo=1, routed)           0.000    29.525    g_n_344
    SLICE_X4Y30          FDRE                                         r  graph_out_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.506    14.107    VGA_CLOCK
    SLICE_X4Y30          FDRE                                         r  graph_out_red_reg[2]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.031    14.325    graph_out_red_reg[2]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -29.525    
  -------------------------------------------------------------------
                         slack                                -15.200    

Slack (VIOLATED) :        -15.167ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.373ns  (logic 13.632ns (55.930%)  route 10.741ns (44.070%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.358    28.253    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    28.377 r  g/VGA_CONTROL/graph_out_blue[3]_i_15/O
                         net (fo=7, routed)           0.668    29.045    h/v_cntr_reg_reg[9]_1
    SLICE_X11Y36         LUT6 (Prop_lut6_I3_O)        0.124    29.169 r  h/graph_out_red[1]_i_4/O
                         net (fo=1, routed)           0.154    29.323    g/VGA_CONTROL/FSM_onehot_GRAPH_STATE_reg[4]_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I3_O)        0.124    29.447 r  g/VGA_CONTROL/graph_out_red[1]_i_1/O
                         net (fo=1, routed)           0.000    29.447    g_n_345
    SLICE_X11Y36         FDRE                                         r  graph_out_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.446    14.047    VGA_CLOCK
    SLICE_X11Y36         FDRE                                         r  graph_out_red_reg[1]/C
                         clock pessimism              0.273    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.032    14.279    graph_out_red_reg[1]
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -29.447    
  -------------------------------------------------------------------
                         slack                                -15.167    

Slack (VIOLATED) :        -15.126ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.315ns  (logic 13.632ns (56.065%)  route 10.683ns (43.935%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.496    28.390    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X15Y32         LUT4 (Prop_lut4_I3_O)        0.124    28.514 r  g/VGA_CONTROL/graph_out_green[1]_i_14/O
                         net (fo=3, routed)           0.330    28.844    g/VGA_CONTROL/graph_out_green_reg[1]_4
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    28.968 r  g/VGA_CONTROL/graph_out_red[3]_i_4/O
                         net (fo=1, routed)           0.296    29.264    g/VGA_CONTROL/graph_out_red[3]_i_4_n_1
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    29.388 r  g/VGA_CONTROL/graph_out_red[3]_i_1/O
                         net (fo=1, routed)           0.000    29.388    g_n_343
    SLICE_X15Y32         FDRE                                         r  graph_out_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.442    14.043    VGA_CLOCK
    SLICE_X15Y32         FDRE                                         r  graph_out_red_reg[3]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)        0.032    14.262    graph_out_red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -29.388    
  -------------------------------------------------------------------
                         slack                                -15.126    

Slack (VIOLATED) :        -15.016ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.269ns  (logic 13.632ns (56.170%)  route 10.637ns (43.830%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.358    28.253    g/VGA_CONTROL/bar_size_reg[1]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    28.377 r  g/VGA_CONTROL/graph_out_blue[3]_i_15/O
                         net (fo=7, routed)           0.564    28.941    g/VGA_CONTROL/graph_out_green_reg[0]_17
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.124    29.065 r  g/VGA_CONTROL/graph_out_green[2]_i_4/O
                         net (fo=1, routed)           0.154    29.219    g/VGA_CONTROL/graph_out_green[2]_i_4_n_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I3_O)        0.124    29.343 r  g/VGA_CONTROL/graph_out_green[2]_i_1/O
                         net (fo=1, routed)           0.000    29.343    g_n_340
    SLICE_X7Y30          FDRE                                         r  graph_out_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.506    14.107    VGA_CLOCK
    SLICE_X7Y30          FDRE                                         r  graph_out_green_reg[2]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.032    14.326    graph_out_green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -29.343    
  -------------------------------------------------------------------
                         slack                                -15.016    

Slack (VIOLATED) :        -14.881ns  (required time - arrival time)
  Source:                 g/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graph_out_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.084ns  (logic 13.632ns (56.603%)  route 10.452ns (43.397%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=9 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     5.096    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.552     5.073    g/VGA_CONTROL/CLK
    SLICE_X11Y27         FDRE                                         r  g/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  g/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=190, routed)         0.626     6.155    g/VGA_CONTROL/out[9]
    SLICE_X9Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  g/VGA_CONTROL/Sample_Memory_reg_0_63_0_2_i_247/O
                         net (fo=1, routed)           0.000     6.279    l/h_cntr_reg_reg[11]_0[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.811 r  l/Sample_Memory_reg_0_63_0_2_i_221/CO[3]
                         net (fo=1, routed)           0.000     6.811    l/Sample_Memory_reg_0_63_0_2_i_221_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.968 r  l/Sample_Memory_reg_0_63_0_2_i_205/CO[1]
                         net (fo=12, routed)          0.802     7.770    l/graph_out_green_reg[0]_2[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.329     8.099 r  l/Sample_Memory_reg_0_63_0_2_i_225/O
                         net (fo=1, routed)           0.000     8.099    l/Sample_Memory_reg_0_63_0_2_i_225_n_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  l/Sample_Memory_reg_0_63_0_2_i_199/CO[3]
                         net (fo=1, routed)           0.009     8.658    l/Sample_Memory_reg_0_63_0_2_i_199_n_1
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.886 r  l/Sample_Memory_reg_0_63_0_2_i_183/CO[2]
                         net (fo=12, routed)          0.673     9.559    l/graph_out_green_reg[0]_5[0]
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.343 r  l/Sample_Memory_reg_0_63_0_2_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.343    l/Sample_Memory_reg_0_63_0_2_i_177_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.572 r  l/Sample_Memory_reg_0_63_0_2_i_121/CO[2]
                         net (fo=12, routed)          0.510    11.082    l/graph_out_green_reg[0]_8[0]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.310    11.392 r  l/Sample_Memory_reg_0_63_0_2_i_181/O
                         net (fo=1, routed)           0.000    11.392    l/Sample_Memory_reg_0_63_0_2_i_181_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.925 r  l/Sample_Memory_reg_0_63_0_2_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.925    l/Sample_Memory_reg_0_63_0_2_i_115_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.154 r  l/Sample_Memory_reg_0_63_0_2_i_62/CO[2]
                         net (fo=12, routed)          0.471    12.625    l/graph_out_green_reg[0]_11[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.310    12.935 r  l/Sample_Memory_reg_0_63_0_2_i_119/O
                         net (fo=1, routed)           0.000    12.935    l/Sample_Memory_reg_0_63_0_2_i_119_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.485 r  l/Sample_Memory_reg_0_63_0_2_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.485    l/Sample_Memory_reg_0_63_0_2_i_61_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.713 r  l/Sample_Memory_reg_0_63_0_2_i_38/CO[2]
                         net (fo=13, routed)          0.803    14.516    l/graph_out_green_reg[0]_14[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.313    14.829 r  l/Sample_Memory_reg_0_63_0_2_i_130/O
                         net (fo=1, routed)           0.000    14.829    l/Sample_Memory_reg_0_63_0_2_i_130_n_1
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.361 r  l/Sample_Memory_reg_0_63_0_2_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.361    l/Sample_Memory_reg_0_63_0_2_i_67_n_1
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.589 r  l/Sample_Memory_reg_0_63_0_2_i_39/CO[2]
                         net (fo=14, routed)          0.581    16.170    l/graph_out_green_reg[0]_14[3]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.313    16.483 r  l/Sample_Memory_reg_0_63_0_2_i_108/O
                         net (fo=1, routed)           0.000    16.483    l/Sample_Memory_reg_0_63_0_2_i_108_n_1
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.016 r  l/Sample_Memory_reg_0_63_0_2_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.016    l/Sample_Memory_reg_0_63_0_2_i_52_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.245 r  l/Sample_Memory_reg_0_63_0_2_i_36/CO[2]
                         net (fo=17, routed)          0.794    18.040    l/graph_out_green_reg[0]_14[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.310    18.350 r  l/Sample_Memory_reg_0_63_0_2_i_113/O
                         net (fo=1, routed)           0.000    18.350    l/Sample_Memory_reg_0_63_0_2_i_113_n_1
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.900 r  l/Sample_Memory_reg_0_63_0_2_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.900    l/Sample_Memory_reg_0_63_0_2_i_57_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.128 r  l/Sample_Memory_reg_0_63_0_2_i_37/CO[2]
                         net (fo=17, routed)          0.716    19.844    A_15[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.313    20.157 r  Sample_Memory_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    20.157    l/bar_size_reg[1]_0[1]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.727 r  l/Sample_Memory_reg_0_63_0_2_i_40/CO[2]
                         net (fo=14, routed)          0.684    21.410    l/graph_out_green_reg[0]_14[0]
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.313    21.723 r  l/Sample_Memory_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           0.000    21.723    l/Sample_Memory_reg_0_63_0_2_i_137_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.124 r  l/Sample_Memory_reg_0_63_0_2_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.124    l/Sample_Memory_reg_0_63_0_2_i_76_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.352 r  l/Sample_Memory_reg_0_63_0_2_i_41/CO[2]
                         net (fo=2, routed)           0.420    22.772    l/m/A[0]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.313    23.085 r  l/Sample_Memory_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000    23.085    l/Sample_Memory_reg_0_63_0_2_i_21_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.635 r  l/Sample_Memory_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.635    l/Sample_Memory_reg_0_63_0_2_i_3_n_1
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.857 r  l/Sample_Memory_reg_0_63_0_2_i_2/O[0]
                         net (fo=12, routed)          1.008    24.865    m/Sample_Memory_reg_0_63_0_2/ADDRA4
    SLICE_X12Y29         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    25.164 r  m/Sample_Memory_reg_0_63_0_2/RAMA/O
                         net (fo=2, routed)           0.740    25.903    g/VGA_CONTROL/condition0[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    26.027 r  g/VGA_CONTROL/graph_out_green[3]_i_59/O
                         net (fo=1, routed)           0.000    26.027    m/v_cntr_reg_reg[7]_rep[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.559 r  m/graph_out_green_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.559    g/VGA_CONTROL/v_cntr_reg_reg[7]_rep_1[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  g/VGA_CONTROL/graph_out_green_reg[3]_i_13/CO[1]
                         net (fo=9, routed)           0.439    27.156    l/v_cntr_reg_reg[11][0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.329    27.485 f  l/graph_out_green[3]_i_41/O
                         net (fo=1, routed)           0.286    27.771    l/graph_out_green[3]_i_41_n_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.895 r  l/graph_out_green[3]_i_16/O
                         net (fo=4, routed)           0.587    28.482    l/graph_out_green_reg[3]_29
    SLICE_X11Y35         LUT3 (Prop_lut3_I0_O)        0.124    28.606 r  l/graph_out_blue[2]_i_14/O
                         net (fo=1, routed)           0.149    28.755    l/graph_out_blue[2]_i_14_n_1
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124    28.879 r  l/graph_out_blue[2]_i_4/O
                         net (fo=1, routed)           0.154    29.033    g/VGA_CONTROL/FSM_onehot_GRAPH_STATE_reg[2]_1
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124    29.157 r  g/VGA_CONTROL/graph_out_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    29.157    g_n_335
    SLICE_X11Y35         FDRE                                         r  graph_out_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    14.058    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         1.446    14.047    VGA_CLOCK
    SLICE_X11Y35         FDRE                                         r  graph_out_blue_reg[2]/C
                         clock pessimism              0.273    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.029    14.276    graph_out_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                         -29.157    
  -------------------------------------------------------------------
                         slack                                -14.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 g/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.586     1.469    g/VGA_CONTROL/CLK
    SLICE_X3Y29          FDRE                                         r  g/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  g/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.107     1.717    g/v_sync_reg
    SLICE_X0Y29          FDRE                                         r  g/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.855     1.982    g/VGA_CLOCK
    SLICE_X0Y29          FDRE                                         r  g/VGA_VS_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.070     1.553    g/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 g/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.562     1.445    g/VGA_CONTROL/CLK
    SLICE_X9Y35          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  g/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=129, routed)         0.132     1.719    g/VGA_CONTROL/v_cntr_reg_reg[11]_0[4]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  g/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.827    g/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X9Y35          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.831     1.958    g/VGA_CONTROL/CLK
    SLICE_X9Y35          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.102     1.547    g/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 g/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.899%)  route 0.147ns (37.101%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.562     1.445    g/VGA_CONTROL/CLK
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  g/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=138, routed)         0.147     1.733    g/VGA_CONTROL/v_cntr_reg_reg[11]_0[8]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  g/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    g/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.831     1.958    g/VGA_CONTROL/CLK
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.105     1.550    g/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 graph_out_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.774%)  route 0.536ns (74.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.585     1.468    VGA_CLOCK
    SLICE_X4Y30          FDRE                                         r  graph_out_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  graph_out_red_reg[2]/Q
                         net (fo=1, routed)           0.536     2.145    g/VGA_CONTROL/graph_out_red_reg[2]_10[1]
    SLICE_X5Y51          LUT6 (Prop_lut6_I1_O)        0.045     2.190 r  g/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.190    g/VGA_CONTROL_n_765
    SLICE_X5Y51          FDRE                                         r  g/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.863     1.990    g/VGA_CLOCK
    SLICE_X5Y51          FDRE                                         r  g/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.092     1.838    g/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 graph_out_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.904%)  route 0.532ns (74.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.562     1.445    VGA_CLOCK
    SLICE_X11Y36         FDRE                                         r  graph_out_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  graph_out_red_reg[1]/Q
                         net (fo=1, routed)           0.532     2.118    l/Q[0]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.163 r  l/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.163    g/graph_out_red_reg[1]_14
    SLICE_X13Y51         FDRE                                         r  g/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.834     1.962    g/VGA_CLOCK
    SLICE_X13Y51         FDRE                                         r  g/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.092     1.810    g/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 g/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.355ns (72.829%)  route 0.132ns (27.171%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.562     1.445    g/VGA_CONTROL/CLK
    SLICE_X9Y35          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  g/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=129, routed)         0.132     1.719    g/VGA_CONTROL/v_cntr_reg_reg[11]_0[4]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.879 r  g/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    g/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_1
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.933 r  g/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    g/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_8
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.831     1.958    g/VGA_CONTROL/CLK
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.105     1.565    g/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 g/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.366ns (73.429%)  route 0.132ns (26.571%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.562     1.445    g/VGA_CONTROL/CLK
    SLICE_X9Y35          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  g/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=129, routed)         0.132     1.719    g/VGA_CONTROL/v_cntr_reg_reg[11]_0[4]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.879 r  g/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    g/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_1
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.944 r  g/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.944    g/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.831     1.958    g/VGA_CONTROL/CLK
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.105     1.565    g/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 graph_out_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.280%)  route 0.580ns (75.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.583     1.466    VGA_CLOCK
    SLICE_X4Y28          FDRE                                         r  graph_out_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  graph_out_blue_reg[3]/Q
                         net (fo=1, routed)           0.580     2.187    g/VGA_CONTROL/graph_out_blue_reg[3]_2[3]
    SLICE_X4Y51          LUT6 (Prop_lut6_I1_O)        0.045     2.232 r  g/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.000     2.232    g/VGA_CONTROL_n_762
    SLICE_X4Y51          FDRE                                         r  g/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.863     1.990    g/VGA_CLOCK
    SLICE_X4Y51          FDRE                                         r  g/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.092     1.838    g/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 g/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.251ns (49.536%)  route 0.256ns (50.464%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.562     1.445    g/VGA_CONTROL/CLK
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  g/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=162, routed)         0.256     1.842    g/VGA_CONTROL/v_cntr_reg_reg[11]_0[6]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.952 r  g/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.952    g/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.831     1.958    g/VGA_CONTROL/CLK
    SLICE_X9Y36          FDRE                                         r  g/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.105     1.550    g/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 graph_out_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            g/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.008%)  route 0.589ns (75.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     1.432    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.585     1.468    VGA_CLOCK
    SLICE_X7Y30          FDRE                                         r  graph_out_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  graph_out_green_reg[2]/Q
                         net (fo=1, routed)           0.589     2.198    g/VGA_CONTROL/graph_out_green_reg[3]_14[2]
    SLICE_X4Y51          LUT6 (Prop_lut6_I1_O)        0.045     2.243 r  g/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.243    g/VGA_CONTROL_n_763
    SLICE_X4Y51          FDRE                                         r  g/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     1.944    g/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    g/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  g/VGA_CLK_108M/clkout1_buf/O
                         net (fo=254, routed)         0.863     1.990    g/VGA_CLOCK
    SLICE_X4Y51          FDRE                                         r  g/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.092     1.838    g/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.405    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    g/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y51      g/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y51     g/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y48     g/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y51      g/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y34     g/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y24      g/VGA_CONTROL/h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y34     g/VGA_CONTROL/h_cntr_reg_reg[10]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y32     g/VGA_CONTROL/h_cntr_reg_reg[10]_rep__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y25     g/VGA_CONTROL/h_cntr_reg_reg[1]_rep__24/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y9      g/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y13     g/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y65     g/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y9      g/VGA_CONTROL/h_cntr_reg_reg[2]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y9      g/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y25     g/VGA_CONTROL/h_cntr_reg_reg[2]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y77     g/VGA_CONTROL/h_cntr_reg_reg[2]_rep__7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y77     g/VGA_CONTROL/h_cntr_reg_reg[2]_rep__9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y77     g/VGA_CONTROL/h_cntr_reg_reg[4]_rep__17/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y51      g/VGA_BLUE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y51      g/VGA_BLUE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y34     g/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y24      g/VGA_CONTROL/h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y34     g/VGA_CONTROL/h_cntr_reg_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y32     g/VGA_CONTROL/h_cntr_reg_reg[10]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y32     g/VGA_CONTROL/h_cntr_reg_reg[10]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y24     g/VGA_CONTROL/h_cntr_reg_reg[10]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y24     g/VGA_CONTROL/h_cntr_reg_reg[10]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y34     g/VGA_CONTROL/h_cntr_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { g/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    g/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  g/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



