module slide_intf(POT_LP, POT_B1, POT_B2, POT_B3, POT_HP, VOLUME, SS_n, SCLK, MOSI, MISO, clk, rst_n);
//output
output logic [11:0] POT_LP, POT_B1, POT_B2, POT_B3, POT_HP, VOLUME;
output wire SS_n, SCLK, MOSI;
//input
input wire MISO;
input wire clk, rst_n;
//connect signal
logic strt_cnv, cnv_cmplt;
wire [11:0]res;
logic [2:0]chnnl;

//module intf
A2D_intf A2D_slide(.strt_cnv(strt_cnv), .chnnl(chnnl), .cnv_cmplt(cnv_cmplt),
                   .res(res), .clk(clk), .rst_n(rst_n), .SCLK(SCLK), .MOSI(MOSI),
                   .MISO(MISO), .a2d_SS_n(SS_n));

//chnnl matching logic
//ENABLE SIGNAL BONDING WITH CHNNL

//A DFF SENDING res to ALL output POT  and waiting for enable
logic [11:0]res_reg;
always_ff @(posedge clk , negedge rst_n) begin
    if (!rst_n) 
        res_reg<=12'd0;
        else 
        res_reg<=res;
end

//allocate the res to different pot
//chnnl 
/*
assign POT_B1=(!rst_n)? 12'd0:
((chnnl==3'b000) & cnv_cmplt)?res_reg: 
POT_B1;
assign POT_LP=(!rst_n)? 12'd0:
((chnnl==3'b001) & cnv_cmplt)?res_reg: POT_LP;
assign POT_B3=(~rst_n)? 12'd0:
((chnnl==3'b010) & cnv_cmplt)?res_reg: POT_B3;
assign POT_B2=(~rst_n)? 12'd0:
((chnnl==3'b100) & cnv_cmplt)?res_reg: POT_B2;
assign POT_HP=(~rst_n)? 12'd0:
((chnnl==3'b011) & cnv_cmplt)?res_reg: POT_HP;
assign VOLUME=(~rst_n)? 12'd0:
((chnnl==3'b111) & cnv_cmplt)?res_reg: VOLUME;
*/

always_ff@(posedge clk or  negedge rst_n) begin
    if (!rst_n) POT_B1<=12'd0;
    else if (chnnl==3'b000 & cnv_cmplt) POT_B1<=res_reg;
     else  POT_B1<=POT_B1;
end

always_ff@(posedge clk or  negedge rst_n) begin
    if (!rst_n) POT_LP<=12'd0;
    else if (chnnl==3'b001 & cnv_cmplt) POT_LP<=res_reg;
     else  POT_LP<=POT_LP;
end

always_ff@(posedge clk or  negedge rst_n) begin
    if (!rst_n) POT_B3<=12'd0;
    else if (chnnl==3'b010 & cnv_cmplt) POT_B3<=res_reg;
     else  POT_B3<=POT_B3;
end

always_ff@(posedge clk or  negedge rst_n) begin
    if (!rst_n) POT_HP<=12'd0;
    else if (chnnl==3'b011 & cnv_cmplt) POT_HP<=res_reg;
     else  POT_HP<=POT_HP;
end

always_ff@(posedge clk or  negedge rst_n) begin
    if (!rst_n) POT_B2<=12'd0;
    else if (chnnl==3'b100 & cnv_cmplt) POT_B2<=res_reg;
     else  POT_B2<=POT_B2;
end

always_ff@(posedge clk or  negedge rst_n) begin
    if (!rst_n) VOLUME<=12'd0;
    else if (chnnl==3'b111 & cnv_cmplt) VOLUME<=res_reg;
     else  VOLUME<=VOLUME;
end







//RRsequencer statemachine
typedef enum reg {IDLE, CMPLT} state;
state cur_state, nxt_state;

//FF
always_ff @(posedge clk, negedge rst_n) begin
    if (!rst_n) cur_state<=IDLE;
    else cur_state<=nxt_state;
end
//COMB
always@(*) begin
    //initial
    strt_cnv=0;
    nxt_state=cur_state;
    
    
    case(cur_state)
    IDLE: 	if (cnv_cmplt)     nxt_state=CMPLT;
				else strt_cnv=1;

    CMPLT:if (!cnv_cmplt)  begin
            nxt_state=IDLE;
    end
    endcase
end


//chnnl inc logic

//001,000,100,010,011,111



always_ff@ (posedge clk or negedge rst_n) begin
    if(!rst_n)         chnnl<=3'b001;
    else if (strt_cnv) begin 
		if (chnnl==3'b001) chnnl<=3'b000 ;// need reset in chnnl?
		else if (chnnl==3'b000) chnnl<=3'b100;
		else if (chnnl==3'b100) chnnl<=3'b010;
		else if (chnnl==3'b010) chnnl<=3'b011;
		else if (chnnl==3'b011) chnnl<=3'b111;
		else chnnl<=3'b000;//chnnl--'111' , next chnnl should be 3'b000
    end
    else chnnl<=chnnl;
end





endmodule