$date
	Sun Oct 23 00:12:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#680141
b11100 !
1"
#680142
b11100 &
b11100 %
1$
#680143
0"
#680146
b1110 &
b1110 %
#680150
b111 &
b111 %
#680154
b10110 &
b10110 %
#680158
b1011 &
b1011 %
#680162
b100010 &
b100010 %
#680166
b10001 &
b10001 %
#680170
b110100 &
b110100 %
#680174
b11010 &
b11010 %
#680178
b1101 &
b1101 %
#680182
b101000 &
b101000 %
#680186
b10100 &
b10100 %
#680190
b1010 &
b1010 %
#680194
b101 &
b101 %
#680198
b10000 &
b10000 %
#680202
b1000 &
b1000 %
#680206
b100 &
b100 %
#680210
b10 &
b10 %
#680214
b1 &
1#
b1 %
#680218
b0 &
b0 %
0#
0$
#1674077
b1100 !
1"
#1674078
b1100 &
b1100 %
1$
#1674079
0"
#1674082
b110 &
b110 %
#1674086
b11 &
b11 %
#1674090
b1010 &
b1010 %
#1674094
b101 &
b101 %
#1674098
b10000 &
b10000 %
#1674102
b1000 &
b1000 %
#1674106
b100 &
b100 %
#1674110
b10 &
b10 %
#1674114
b1 &
b1 %
1#
#1674118
b0 &
0#
b0 %
0$
#2685915
b110 !
1"
#2685918
b110 &
b110 %
1$
#2685919
0"
#2685922
b11 &
b11 %
#2685926
b1010 &
b1010 %
#2685930
b101 &
b101 %
#2685934
b10000 &
b10000 %
#2685938
b1000 &
b1000 %
#2685942
b100 &
b100 %
#2685946
b10 &
b10 %
#2685950
b1 &
1#
b1 %
#2685954
b0 &
b0 %
0#
0$
#4500012
