// Seed: 2253359221
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5
);
  wire id_7;
  assign id_5 = id_3;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output wor id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    input wire id_10,
    input tri1 id_11,
    output wire id_12,
    output wire id_13,
    input supply1 id_14,
    output tri1 id_15
);
  wire id_17, id_18;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_6,
      id_4,
      id_4,
      id_13
  );
  id_19(
      id_11, 1'b0
  );
  always id_0 <= 1;
  tri1 id_20;
  assign id_13 = id_20;
endmodule
