@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vivado_HLS/2015.4/msys/bin/g++.exe"
   Compiling apatb_stepGen.cpp
   Compiling stepGen.cpp_pre.cpp.tb.cpp
   Compiling test_stepGen.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Val on out[0]=40960
Val on out[1]=40960
Val on out[2]=24576
Val on out[3]=24576
Val on out[4]=40960
Val on out[5]=40960
Val on out[6]=24576
Val on out[7]=24576
Val on out[8]=40960
Val on out[9]=40960
Val on out[10]=24576
Val on out[11]=24576
Val on out[12]=40960
Val on out[13]=40960
Val on out[14]=24576
Val on out[15]=24576
Val on out[16]=40960
Val on out[17]=40960
Val on out[18]=24576
Val on out[19]=24576
Val on out[20]=40960
Val on out[21]=40960
Val on out[22]=24576
Val on out[23]=24576
Val on out[24]=40960
Val on out[25]=40960
Val on out[26]=24576
Val on out[27]=24576
Val on out[28]=40960
Val on out[29]=40960
Val on out[30]=24576
Val on out[31]=24576
Val on out[32]=40960
Val on out[33]=40960
Val on out[34]=24576
Val on out[35]=24576
Val on out[36]=40960
Val on out[37]=40960
Val on out[38]=24576
Val on out[39]=24576
Val on out[40]=40960
Val on out[41]=40960
Val on out[42]=24576
Val on out[43]=24576
Val on out[44]=40960
Val on out[45]=40960
Val on out[46]=24576
Val on out[47]=24576
Val on out[48]=40960
Val on out[49]=40960
Val on out[50]=24576
Val on out[51]=24576
Val on out[52]=40960
Val on out[53]=40960
Val on out[54]=24576
Val on out[55]=24576
Val on out[56]=40960
Val on out[57]=40960
Val on out[58]=24576
Val on out[59]=24576
Val on out[60]=40960
Val on out[61]=40960
Val on out[62]=24576
Val on out[63]=24576
Val on out[64]=40960
Val on out[65]=40960
Val on out[66]=24576
Val on out[67]=24576
Val on out[68]=40960
Val on out[69]=40960
Val on out[70]=24576
Val on out[71]=24576
Val on out[72]=40960
Val on out[73]=40960
Val on out[74]=24576
Val on out[75]=24576
Val on out[76]=40960
Val on out[77]=40960
Val on out[78]=24576
Val on out[79]=24576
Val on out[80]=40960
Val on out[81]=40960
Val on out[82]=24576
Val on out[83]=24576
Val on out[84]=40960
Val on out[85]=40960
Val on out[86]=24576
Val on out[87]=24576
Val on out[88]=40960
Val on out[89]=40960
Val on out[90]=24576
Val on out[91]=24576
Val on out[92]=40960
Val on out[93]=40960
Val on out[94]=24576
Val on out[95]=24576
Val on out[96]=40960
Val on out[97]=40960
Val on out[98]=24576
Val on out[99]=24576
Val on out[100]=40960
Val on out[101]=40960
Val on out[102]=24576
Val on out[103]=24576
Val on out[104]=40960
Val on out[105]=40960
Val on out[106]=24576
Val on out[107]=24576
Val on out[108]=40960
Val on out[109]=40960
Val on out[110]=24576
Val on out[111]=24576
Val on out[112]=40960
Val on out[113]=40960
Val on out[114]=24576
Val on out[115]=24576
Val on out[116]=40960
Val on out[117]=40960
Val on out[118]=24576
Val on out[119]=24576
Val on out[120]=40960
Val on out[121]=40960
Val on out[122]=24576
Val on out[123]=24576
Val on out[124]=40960
Val on out[125]=40960
Val on out[126]=24576
Val on out[127]=24576
Val on out[128]=40960
Val on out[129]=40960
Val on out[130]=24576
Val on out[131]=24576
Val on out[132]=40960
Val on out[133]=40960
Val on out[134]=24576
Val on out[135]=24576
Val on out[136]=40960
Val on out[137]=40960
Val on out[138]=24576
Val on out[139]=24576
Val on out[140]=40960
Val on out[141]=40960
Val on out[142]=24576
Val on out[143]=24576
Val on out[144]=40960
Val on out[145]=40960
Val on out[146]=24576
Val on out[147]=24576
Val on out[148]=40960
Val on out[149]=40960
Val on out[150]=24576
Val on out[151]=24576
Val on out[152]=40960
Val on out[153]=40960
Val on out[154]=24576
Val on out[155]=24576
Val on out[156]=40960
Val on out[157]=40960
Val on out[158]=24576
Val on out[159]=24576
Val on out[160]=40960
Val on out[161]=40960
Val on out[162]=24576
Val on out[163]=24576
Val on out[164]=40960
Val on out[165]=40960
Val on out[166]=24576
Val on out[167]=24576
Val on out[168]=40960
Val on out[169]=40960
Val on out[170]=24576
Val on out[171]=24576
Val on out[172]=40960
Val on out[173]=40960
Val on out[174]=24576
Val on out[175]=24576
Val on out[176]=40960
Val on out[177]=40960
Val on out[178]=24576
Val on out[179]=24576
Val on out[180]=40960
Val on out[181]=40960
Val on out[182]=24576
Val on out[183]=24576
Val on out[184]=40960
Val on out[185]=40960
Val on out[186]=24576
Val on out[187]=24576
Val on out[188]=40960
Val on out[189]=40960
Val on out[190]=24576
Val on out[191]=24576
Val on out[192]=40960
Val on out[193]=40960
Val on out[194]=24576
Val on out[195]=24576
Val on out[196]=40960
Val on out[197]=40960
Val on out[198]=24576
Val on out[199]=24576
Val on out[200]=40960
Val on out[201]=40960
Val on out[202]=24576
Val on out[203]=24576
Val on out[204]=40960
Val on out[205]=40960
Val on out[206]=24576
Val on out[207]=24576
Val on out[208]=40960
Val on out[209]=40960
Val on out[210]=24576
Val on out[211]=24576
Val on out[212]=40960
Val on out[213]=40960
Val on out[214]=24576
Val on out[215]=24576
Val on out[216]=40960
Val on out[217]=40960
Val on out[218]=24576
Val on out[219]=24576
Val on out[220]=40960
Val on out[221]=40960
Val on out[222]=24576
Val on out[223]=24576
Val on out[224]=40960
Val on out[225]=40960
Val on out[226]=24576
Val on out[227]=24576
Val on out[228]=40960
Val on out[229]=40960
Val on out[230]=24576
Val on out[231]=24576
Val on out[232]=40960
Val on out[233]=40960
Val on out[234]=24576
Val on out[235]=24576
Val on out[236]=40960
Val on out[237]=40960
Val on out[238]=24576
Val on out[239]=24576
Val on out[240]=40960
Val on out[241]=40960
Val on out[242]=24576
Val on out[243]=24576
Val on out[244]=40960
Val on out[245]=40960
Val on out[246]=24576
Val on out[247]=24576
Val on out[248]=40960
Val on out[249]=40960
Val on out[250]=24576
Val on out[251]=24576
Val on out[252]=40960
Val on out[253]=40960
Val on out[254]=24576
Val on out[255]=24576

C:\Users\ArzhangJunior\Desktop\HLS\StepGen\solution1\sim\verilog>call xelab xil_defaultlib.apatb_stepGen_top -prj stepGen.prj --lib "ieee_proposed=./ieee_proposed" -s stepGen -debug wave 
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_stepGen_top -prj stepGen.prj --lib ieee_proposed=./ieee_proposed -s stepGen -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_stepGen_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen.autotb.v:173]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen.autotb.v:174]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen.autotb.v:180]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepGen_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module stepGen_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepGen_CRTL_BUS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stepGen_AXILiteS_s_axi_ram_defau...
Compiling module xil_defaultlib.stepGen_AXILiteS_s_axi(C_S_AXI_A...
Compiling module xil_defaultlib.stepGen_CRTL_BUS_s_axi(C_S_AXI_A...
Compiling module xil_defaultlib.stepGen_default
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_stepGen_top
Built simulation snapshot stepGen

****** Webtalk v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/xsim.dir/stepGen/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 01 12:54:30 2018...

****** xsim v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/stepGen/xsim_script.tcl
# xsim {stepGen} -maxdeltaid 10000 -autoloadwcfg -tclbatch {stepGen.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source stepGen.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_stepGen_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

## run all
$finish called at time : 20835 ns : File "C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen.autotb.v" Line 352
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 01 12:54:35 2018...
Val on out[0]=40960
Val on out[1]=40960
Val on out[2]=24576
Val on out[3]=24576
Val on out[4]=40960
Val on out[5]=40960
Val on out[6]=24576
Val on out[7]=24576
Val on out[8]=40960
Val on out[9]=40960
Val on out[10]=24576
Val on out[11]=24576
Val on out[12]=40960
Val on out[13]=40960
Val on out[14]=24576
Val on out[15]=24576
Val on out[16]=40960
Val on out[17]=40960
Val on out[18]=24576
Val on out[19]=24576
Val on out[20]=40960
Val on out[21]=40960
Val on out[22]=24576
Val on out[23]=24576
Val on out[24]=40960
Val on out[25]=40960
Val on out[26]=24576
Val on out[27]=24576
Val on out[28]=40960
Val on out[29]=40960
Val on out[30]=24576
Val on out[31]=24576
Val on out[32]=40960
Val on out[33]=40960
Val on out[34]=24576
Val on out[35]=24576
Val on out[36]=40960
Val on out[37]=40960
Val on out[38]=24576
Val on out[39]=24576
Val on out[40]=40960
Val on out[41]=40960
Val on out[42]=24576
Val on out[43]=24576
Val on out[44]=40960
Val on out[45]=40960
Val on out[46]=24576
Val on out[47]=24576
Val on out[48]=40960
Val on out[49]=40960
Val on out[50]=24576
Val on out[51]=24576
Val on out[52]=40960
Val on out[53]=40960
Val on out[54]=24576
Val on out[55]=24576
Val on out[56]=40960
Val on out[57]=40960
Val on out[58]=24576
Val on out[59]=24576
Val on out[60]=40960
Val on out[61]=40960
Val on out[62]=24576
Val on out[63]=24576
Val on out[64]=40960
Val on out[65]=40960
Val on out[66]=24576
Val on out[67]=24576
Val on out[68]=40960
Val on out[69]=40960
Val on out[70]=24576
Val on out[71]=24576
Val on out[72]=40960
Val on out[73]=40960
Val on out[74]=24576
Val on out[75]=24576
Val on out[76]=40960
Val on out[77]=40960
Val on out[78]=24576
Val on out[79]=24576
Val on out[80]=40960
Val on out[81]=40960
Val on out[82]=24576
Val on out[83]=24576
Val on out[84]=40960
Val on out[85]=40960
Val on out[86]=24576
Val on out[87]=24576
Val on out[88]=40960
Val on out[89]=40960
Val on out[90]=24576
Val on out[91]=24576
Val on out[92]=40960
Val on out[93]=40960
Val on out[94]=24576
Val on out[95]=24576
Val on out[96]=40960
Val on out[97]=40960
Val on out[98]=24576
Val on out[99]=24576
Val on out[100]=40960
Val on out[101]=40960
Val on out[102]=24576
Val on out[103]=24576
Val on out[104]=40960
Val on out[105]=40960
Val on out[106]=24576
Val on out[107]=24576
Val on out[108]=40960
Val on out[109]=40960
Val on out[110]=24576
Val on out[111]=24576
Val on out[112]=40960
Val on out[113]=40960
Val on out[114]=24576
Val on out[115]=24576
Val on out[116]=40960
Val on out[117]=40960
Val on out[118]=24576
Val on out[119]=24576
Val on out[120]=40960
Val on out[121]=40960
Val on out[122]=24576
Val on out[123]=24576
Val on out[124]=40960
Val on out[125]=40960
Val on out[126]=24576
Val on out[127]=24576
Val on out[128]=40960
Val on out[129]=40960
Val on out[130]=24576
Val on out[131]=24576
Val on out[132]=40960
Val on out[133]=40960
Val on out[134]=24576
Val on out[135]=24576
Val on out[136]=40960
Val on out[137]=40960
Val on out[138]=24576
Val on out[139]=24576
Val on out[140]=40960
Val on out[141]=40960
Val on out[142]=24576
Val on out[143]=24576
Val on out[144]=40960
Val on out[145]=40960
Val on out[146]=24576
Val on out[147]=24576
Val on out[148]=40960
Val on out[149]=40960
Val on out[150]=24576
Val on out[151]=24576
Val on out[152]=40960
Val on out[153]=40960
Val on out[154]=24576
Val on out[155]=24576
Val on out[156]=40960
Val on out[157]=40960
Val on out[158]=24576
Val on out[159]=24576
Val on out[160]=40960
Val on out[161]=40960
Val on out[162]=24576
Val on out[163]=24576
Val on out[164]=40960
Val on out[165]=40960
Val on out[166]=24576
Val on out[167]=24576
Val on out[168]=40960
Val on out[169]=40960
Val on out[170]=24576
Val on out[171]=24576
Val on out[172]=40960
Val on out[173]=40960
Val on out[174]=24576
Val on out[175]=24576
Val on out[176]=40960
Val on out[177]=40960
Val on out[178]=24576
Val on out[179]=24576
Val on out[180]=40960
Val on out[181]=40960
Val on out[182]=24576
Val on out[183]=24576
Val on out[184]=40960
Val on out[185]=40960
Val on out[186]=24576
Val on out[187]=24576
Val on out[188]=40960
Val on out[189]=40960
Val on out[190]=24576
Val on out[191]=24576
Val on out[192]=40960
Val on out[193]=40960
Val on out[194]=24576
Val on out[195]=24576
Val on out[196]=40960
Val on out[197]=40960
Val on out[198]=24576
Val on out[199]=24576
Val on out[200]=40960
Val on out[201]=40960
Val on out[202]=24576
Val on out[203]=24576
Val on out[204]=40960
Val on out[205]=40960
Val on out[206]=24576
Val on out[207]=24576
Val on out[208]=40960
Val on out[209]=40960
Val on out[210]=24576
Val on out[211]=24576
Val on out[212]=40960
Val on out[213]=40960
Val on out[214]=24576
Val on out[215]=24576
Val on out[216]=40960
Val on out[217]=40960
Val on out[218]=24576
Val on out[219]=24576
Val on out[220]=40960
Val on out[221]=40960
Val on out[222]=24576
Val on out[223]=24576
Val on out[224]=40960
Val on out[225]=40960
Val on out[226]=24576
Val on out[227]=24576
Val on out[228]=40960
Val on out[229]=40960
Val on out[230]=24576
Val on out[231]=24576
Val on out[232]=40960
Val on out[233]=40960
Val on out[234]=24576
Val on out[235]=24576
Val on out[236]=40960
Val on out[237]=40960
Val on out[238]=24576
Val on out[239]=24576
Val on out[240]=40960
Val on out[241]=40960
Val on out[242]=24576
Val on out[243]=24576
Val on out[244]=40960
Val on out[245]=40960
Val on out[246]=24576
Val on out[247]=24576
Val on out[248]=40960
Val on out[249]=40960
Val on out[250]=24576
Val on out[251]=24576
Val on out[252]=40960
Val on out[253]=40960
Val on out[254]=24576
Val on out[255]=24576
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
