A family of SHA-2 Accelerators made for Vitis HLS (for Xilinx FPGA deployment). Written in C++. Implementations available for the SHA-224, SHA-256, SHA-384, and SHA-512 algorithms.
