Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4e568941211d453ea7d7a9d120c17834 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'gpi' [C:/Users/Kamil0232/Procesor_test/Procesor_test.srcs/sim_1/new/tb_processor.v:18]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'gpo' [C:/Users/Kamil0232/Procesor_test/Procesor_test.srcs/sim_1/new/tb_processor.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
