# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/85a3" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/ec67/hdl" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/70cf/hdl" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/8713/hdl" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/test_fifo_axis/ipshared/8713/hdl" --include "D:/Software/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/generated/DUC/DUCWrapper.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/mux.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/generated/DDC/DDCWrapper.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/adc_axis.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/dac_axis.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_DUCWrapper_0_0/sim/test_fifo_axis_DUCWrapper_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_mux_reciever_out_0/sim/test_fifo_axis_mux_reciever_out_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_xlslice_sender_0/sim/test_fifo_axis_xlslice_sender_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_DDCWrapper_0_0/sim/test_fifo_axis_DDCWrapper_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_mux_reciever_in_0/sim/test_fifo_axis_mux_reciever_in_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_xlconcat_0_0/sim/test_fifo_axis_xlconcat_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_xlconstant_0_0/sim/test_fifo_axis_xlconstant_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_adc_axis_0_0/sim/test_fifo_axis_adc_axis_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_axis_data_fifo_dac_0/sim/test_fifo_axis_axis_data_fifo_dac_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_dac_axis_0_1/sim/test_fifo_axis_dac_axis_0_1.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/sim/test_fifo_axis.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/bd/test_fifo_axis/hdl/test_fifo_axis_wrapper.v" \
"../../../../urllc-vivado-2018.srcs/sim_fifo_system/new/tb_fifo_system.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
