{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 06 14:27:54 2014 " "Info: Processing started: Thu Mar 06 14:27:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off table -c table --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off table -c table --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] register lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[25\] 208.99 MHz 4.785 ns Internal " "Info: Clock \"clk\" has Internal fmax of 208.99 MHz between source register \"lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" and destination register \"lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[25\]\" (period= 4.785 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.557 ns + Longest register register " "Info: + Longest register to register delay is 4.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 1 REG LCFF_X20_Y4_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N31; Fanout = 5; REG Node = 'lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.419 ns) 1.191 ns Equal0~16 2 COMB LCCOMB_X21_Y4_N4 1 " "Info: 2: + IC(0.772 ns) + CELL(0.419 ns) = 1.191 ns; Loc. = LCCOMB_X21_Y4_N4; Fanout = 1; COMB Node = 'Equal0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] Equal0~16 } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 1.860 ns Equal0~19 3 COMB LCCOMB_X21_Y4_N14 1 " "Info: 3: + IC(0.249 ns) + CELL(0.420 ns) = 1.860 ns; Loc. = LCCOMB_X21_Y4_N14; Fanout = 1; COMB Node = 'Equal0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { Equal0~16 Equal0~19 } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.438 ns) 2.720 ns Equal0~20 4 COMB LCCOMB_X21_Y4_N30 3 " "Info: 4: + IC(0.422 ns) + CELL(0.438 ns) = 2.720 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 3; COMB Node = 'Equal0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Equal0~19 Equal0~20 } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 3.132 ns Selector1~0 5 COMB LCCOMB_X21_Y4_N0 32 " "Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 3.132 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 32; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Equal0~20 Selector1~0 } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.660 ns) 4.557 ns lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[25\] 6 REG LCFF_X22_Y6_N9 5 " "Info: 6: + IC(0.765 ns) + CELL(0.660 ns) = 4.557 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 5; REG Node = 'lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { Selector1~0 lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.087 ns ( 45.80 % ) " "Info: Total cell delay = 2.087 ns ( 45.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 54.20 % ) " "Info: Total interconnect delay = 2.470 ns ( 54.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] Equal0~16 Equal0~19 Equal0~20 Selector1~0 lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.557 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} Equal0~16 {} Equal0~19 {} Equal0~20 {} Selector1~0 {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] {} } { 0.000ns 0.772ns 0.249ns 0.422ns 0.262ns 0.765ns } { 0.000ns 0.419ns 0.420ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.333 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.537 ns) 2.333 ns lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[25\] 3 REG LCFF_X22_Y6_N9 5 " "Info: 3: + IC(0.695 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 5; REG Node = 'lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.98 % ) " "Info: Total cell delay = 1.516 ns ( 64.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.817 ns ( 35.02 % ) " "Info: Total interconnect delay = 0.817 ns ( 35.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clk clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clk {} clk~combout {} clk~clkctrl {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] {} } { 0.000ns 0.000ns 0.122ns 0.695ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.347 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.347 ns lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 3 REG LCFF_X20_Y4_N31 5 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.347 ns; Loc. = LCFF_X20_Y4_N31; Fanout = 5; REG Node = 'lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.59 % ) " "Info: Total cell delay = 1.516 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clk clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { clk {} clk~combout {} clk~clkctrl {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clk clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clk {} clk~combout {} clk~clkctrl {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] {} } { 0.000ns 0.000ns 0.122ns 0.695ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clk clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { clk {} clk~combout {} clk~clkctrl {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] Equal0~16 Equal0~19 Equal0~20 Selector1~0 lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.557 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} Equal0~16 {} Equal0~19 {} Equal0~20 {} Selector1~0 {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] {} } { 0.000ns 0.772ns 0.249ns 0.422ns 0.262ns 0.765ns } { 0.000ns 0.419ns 0.420ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clk clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clk {} clk~combout {} clk~clkctrl {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[25] {} } { 0.000ns 0.000ns 0.122ns 0.695ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clk clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { clk {} clk~combout {} clk~clkctrl {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "nBitRegister:flag_reg\|\\G0:16:dFFs wr_en clk 5.895 ns register " "Info: tsu for register \"nBitRegister:flag_reg\|\\G0:16:dFFs\" (data pin = \"wr_en\", clock pin = \"clk\") is 5.895 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.276 ns + Longest pin register " "Info: + Longest pin to register delay is 8.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns wr_en 1 PIN PIN_N11 34 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_N11; Fanout = 34; PIN Node = 'wr_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.427 ns) + CELL(0.398 ns) 6.635 ns flags_in\[16\]~42 2 COMB LCCOMB_X21_Y5_N22 1 " "Info: 2: + IC(5.427 ns) + CELL(0.398 ns) = 6.635 ns; Loc. = LCCOMB_X21_Y5_N22; Fanout = 1; COMB Node = 'flags_in\[16\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.825 ns" { wr_en flags_in[16]~42 } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.438 ns) 8.192 ns flags_in\[16\]~44 3 COMB LCCOMB_X21_Y5_N6 1 " "Info: 3: + IC(1.119 ns) + CELL(0.438 ns) = 8.192 ns; Loc. = LCCOMB_X21_Y5_N6; Fanout = 1; COMB Node = 'flags_in\[16\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { flags_in[16]~42 flags_in[16]~44 } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.276 ns nBitRegister:flag_reg\|\\G0:16:dFFs 4 REG LCFF_X21_Y5_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.276 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 2; REG Node = 'nBitRegister:flag_reg\|\\G0:16:dFFs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flags_in[16]~44 nBitRegister:flag_reg|\G0:16:dFFs } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.730 ns ( 20.90 % ) " "Info: Total cell delay = 1.730 ns ( 20.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.546 ns ( 79.10 % ) " "Info: Total interconnect delay = 6.546 ns ( 79.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { wr_en flags_in[16]~42 flags_in[16]~44 nBitRegister:flag_reg|\G0:16:dFFs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { wr_en {} wr_en~combout {} flags_in[16]~42 {} flags_in[16]~44 {} nBitRegister:flag_reg|\G0:16:dFFs {} } { 0.000ns 0.000ns 5.427ns 1.119ns 0.000ns } { 0.000ns 0.810ns 0.398ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.345 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.537 ns) 2.345 ns nBitRegister:flag_reg\|\\G0:16:dFFs 3 REG LCFF_X21_Y5_N7 2 " "Info: 3: + IC(0.707 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 2; REG Node = 'nBitRegister:flag_reg\|\\G0:16:dFFs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk~clkctrl nBitRegister:flag_reg|\G0:16:dFFs } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.65 % ) " "Info: Total cell delay = 1.516 ns ( 64.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 35.35 % ) " "Info: Total interconnect delay = 0.829 ns ( 35.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { clk clk~clkctrl nBitRegister:flag_reg|\G0:16:dFFs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { clk {} clk~combout {} clk~clkctrl {} nBitRegister:flag_reg|\G0:16:dFFs {} } { 0.000ns 0.000ns 0.122ns 0.707ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { wr_en flags_in[16]~42 flags_in[16]~44 nBitRegister:flag_reg|\G0:16:dFFs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { wr_en {} wr_en~combout {} flags_in[16]~42 {} flags_in[16]~44 {} nBitRegister:flag_reg|\G0:16:dFFs {} } { 0.000ns 0.000ns 5.427ns 1.119ns 0.000ns } { 0.000ns 0.810ns 0.398ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { clk clk~clkctrl nBitRegister:flag_reg|\G0:16:dFFs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { clk {} clk~combout {} clk~clkctrl {} nBitRegister:flag_reg|\G0:16:dFFs {} } { 0.000ns 0.000ns 0.122ns 0.707ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk write_idx\[0\] lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 7.638 ns register " "Info: tco from clock \"clk\" to destination pin \"write_idx\[0\]\" through register \"lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" is 7.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.349 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.537 ns) 2.349 ns lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X21_Y4_N19 5 " "Info: 3: + IC(0.711 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X21_Y4_N19; Fanout = 5; REG Node = 'lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.54 % ) " "Info: Total cell delay = 1.516 ns ( 64.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.833 ns ( 35.46 % ) " "Info: Total interconnect delay = 0.833 ns ( 35.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clk clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clk {} clk~combout {} clk~clkctrl {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.122ns 0.711ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.039 ns + Longest register pin " "Info: + Longest register to pin delay is 5.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 1 REG LCFF_X21_Y4_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y4_N19; Fanout = 5; REG Node = 'lru_shiftreg:clock_hand\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(2.632 ns) 5.039 ns write_idx\[0\] 2 PIN PIN_D16 0 " "Info: 2: + IC(2.407 ns) + CELL(2.632 ns) = 5.039 ns; Loc. = PIN_D16; Fanout = 0; PIN Node = 'write_idx\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] write_idx[0] } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 52.23 % ) " "Info: Total cell delay = 2.632 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.407 ns ( 47.77 % ) " "Info: Total interconnect delay = 2.407 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] write_idx[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} write_idx[0] {} } { 0.000ns 2.407ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clk clk~clkctrl lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clk {} clk~combout {} clk~clkctrl {} lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.122ns 0.711ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] write_idx[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { lru_shiftreg:clock_hand|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} write_idx[0] {} } { 0.000ns 2.407ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "nBitRegister:flag_reg\|\\G0:29:dFFs wr_en clk -3.933 ns register " "Info: th for register \"nBitRegister:flag_reg\|\\G0:29:dFFs\" (data pin = \"wr_en\", clock pin = \"clk\") is -3.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.347 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.347 ns nBitRegister:flag_reg\|\\G0:29:dFFs 3 REG LCFF_X20_Y4_N19 2 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.347 ns; Loc. = LCFF_X20_Y4_N19; Fanout = 2; REG Node = 'nBitRegister:flag_reg\|\\G0:29:dFFs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl nBitRegister:flag_reg|\G0:29:dFFs } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.59 % ) " "Info: Total cell delay = 1.516 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clk clk~clkctrl nBitRegister:flag_reg|\G0:29:dFFs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { clk {} clk~combout {} clk~clkctrl {} nBitRegister:flag_reg|\G0:29:dFFs {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.546 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns wr_en 1 PIN PIN_N11 34 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_N11; Fanout = 34; PIN Node = 'wr_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.884 ns) + CELL(0.378 ns) 6.072 ns flags_in\[29\]~9 2 COMB LCCOMB_X20_Y4_N10 1 " "Info: 2: + IC(4.884 ns) + CELL(0.378 ns) = 6.072 ns; Loc. = LCCOMB_X20_Y4_N10; Fanout = 1; COMB Node = 'flags_in\[29\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { wr_en flags_in[29]~9 } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 6.462 ns flags_in\[29\]~11 3 COMB LCCOMB_X20_Y4_N18 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 6.462 ns; Loc. = LCCOMB_X20_Y4_N18; Fanout = 1; COMB Node = 'flags_in\[29\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { flags_in[29]~9 flags_in[29]~11 } "NODE_NAME" } } { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.546 ns nBitRegister:flag_reg\|\\G0:29:dFFs 4 REG LCFF_X20_Y4_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.546 ns; Loc. = LCFF_X20_Y4_N19; Fanout = 2; REG Node = 'nBitRegister:flag_reg\|\\G0:29:dFFs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flags_in[29]~11 nBitRegister:flag_reg|\G0:29:dFFs } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 21.72 % ) " "Info: Total cell delay = 1.422 ns ( 21.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.124 ns ( 78.28 % ) " "Info: Total interconnect delay = 5.124 ns ( 78.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.546 ns" { wr_en flags_in[29]~9 flags_in[29]~11 nBitRegister:flag_reg|\G0:29:dFFs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.546 ns" { wr_en {} wr_en~combout {} flags_in[29]~9 {} flags_in[29]~11 {} nBitRegister:flag_reg|\G0:29:dFFs {} } { 0.000ns 0.000ns 4.884ns 0.240ns 0.000ns } { 0.000ns 0.810ns 0.378ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clk clk~clkctrl nBitRegister:flag_reg|\G0:29:dFFs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { clk {} clk~combout {} clk~clkctrl {} nBitRegister:flag_reg|\G0:29:dFFs {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.546 ns" { wr_en flags_in[29]~9 flags_in[29]~11 nBitRegister:flag_reg|\G0:29:dFFs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.546 ns" { wr_en {} wr_en~combout {} flags_in[29]~9 {} flags_in[29]~11 {} nBitRegister:flag_reg|\G0:29:dFFs {} } { 0.000ns 0.000ns 4.884ns 0.240ns 0.000ns } { 0.000ns 0.810ns 0.378ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 06 14:27:54 2014 " "Info: Processing ended: Thu Mar 06 14:27:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
