#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008ada90 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v000000000090cef0_0 .var "clk", 0 0;
v000000000090e110_0 .var "reset", 0 0;
S_00000000008addf0 .scope module, "micpu" "cpu" 2 18, 3 1 0, S_00000000008ada90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000090e4d0_0 .net "clk", 0 0, v000000000090cef0_0;  1 drivers
v000000000090e1b0_0 .net "op_alu", 2 0, v000000000090ddf0_0;  1 drivers
v000000000090c950_0 .net "opcode", 5 0, L_000000000090e2f0;  1 drivers
v000000000090d490_0 .net "reset", 0 0, v000000000090e110_0;  1 drivers
v000000000090d710_0 .net "s_abs", 0 0, v000000000090cf90_0;  1 drivers
v000000000090e570_0 .net "s_inc", 0 0, v000000000090cdb0_0;  1 drivers
v000000000090d170_0 .net "s_inm", 0 0, v000000000090e6b0_0;  1 drivers
v000000000090ce50_0 .net "we3", 0 0, v000000000090df30_0;  1 drivers
v000000000090d350_0 .net "wez", 0 0, v000000000090dcb0_0;  1 drivers
v000000000090d7b0_0 .net "z", 0 0, v0000000000901110_0;  1 drivers
S_0000000000860050 .scope module, "caminodatos" "microc" 3 10, 4 1 0, S_00000000008addf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op_alu"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v0000000000902a10_0 .net "clk", 0 0, v000000000090cef0_0;  alias, 1 drivers
v0000000000901930_0 .net "instruccion", 15 0, L_000000000089af90;  1 drivers
v0000000000902f10_0 .net "nuevo_pc", 9 0, L_000000000090e390;  1 drivers
v00000000009019d0_0 .net "op_alu", 2 0, v000000000090ddf0_0;  alias, 1 drivers
v0000000000902470_0 .net "opcode", 5 0, L_000000000090e2f0;  alias, 1 drivers
v0000000000901b10_0 .net "pc_actual", 9 0, v000000000089ce20_0;  1 drivers
v0000000000902510_0 .net "pc_incrementado", 9 0, L_000000000090d8f0;  1 drivers
v0000000000901430_0 .net "pc_next", 9 0, L_000000000090dd50;  1 drivers
v0000000000901070_0 .net "rd1", 7 0, L_000000000090da30;  1 drivers
v0000000000902b50_0 .net "rd2", 7 0, L_000000000090db70;  1 drivers
v0000000000902e70_0 .net "reset", 0 0, v000000000090e110_0;  alias, 1 drivers
v0000000000901250_0 .net "s_abs", 0 0, v000000000090cf90_0;  alias, 1 drivers
v0000000000901390_0 .net "s_inc", 0 0, v000000000090cdb0_0;  alias, 1 drivers
v00000000009025b0_0 .net "s_inm", 0 0, v000000000090e6b0_0;  alias, 1 drivers
v00000000009016b0_0 .net "valor_operado", 7 0, v0000000000902830_0;  1 drivers
v0000000000901a70_0 .net "wd3", 7 0, L_000000000090c9f0;  1 drivers
v0000000000901bb0_0 .net "we3", 0 0, v000000000090df30_0;  alias, 1 drivers
v000000000090de90_0 .net "wez", 0 0, v000000000090dcb0_0;  alias, 1 drivers
v000000000090d5d0_0 .net "z", 0 0, v0000000000901110_0;  alias, 1 drivers
v000000000090e070_0 .net "zalu", 0 0, L_000000000089b5b0;  1 drivers
L_000000000090e2f0 .part L_000000000089af90, 10, 6;
L_000000000090d530 .part L_000000000089af90, 0, 10;
L_000000000090d030 .part L_000000000089af90, 0, 10;
L_000000000090dc10 .part L_000000000089af90, 8, 4;
L_000000000090e750 .part L_000000000089af90, 4, 4;
L_000000000090c8b0 .part L_000000000089af90, 0, 4;
L_000000000090cb30 .part L_000000000089af90, 4, 8;
S_000000000085ca60 .scope module, "PC" "registro" 4 13, 5 39 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_00000000008a7fc0 .param/l "WIDTH" 0 5 39, +C4<00000000000000000000000000001010>;
v000000000089de60_0 .net "clk", 0 0, v000000000090cef0_0;  alias, 1 drivers
v000000000089c100_0 .net "d", 9 0, L_000000000090dd50;  alias, 1 drivers
v000000000089ce20_0 .var "q", 9 0;
v000000000089d6e0_0 .net "reset", 0 0, v000000000090e110_0;  alias, 1 drivers
E_00000000008a8880 .event posedge, v000000000089d6e0_0, v000000000089de60_0;
S_000000000085cbe0 .scope module, "banco_registros" "regfile" 4 30, 5 4 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v000000000089bfc0_0 .net *"_s0", 31 0, L_000000000090cbd0;  1 drivers
v000000000089d8c0_0 .net *"_s10", 5 0, L_000000000090d0d0;  1 drivers
L_00000000029501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000089d320_0 .net *"_s13", 1 0, L_00000000029501a8;  1 drivers
L_00000000029501f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000089cec0_0 .net/2u *"_s14", 7 0, L_00000000029501f0;  1 drivers
v000000000089d3c0_0 .net *"_s18", 31 0, L_000000000090d210;  1 drivers
L_0000000002950238 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000089d280_0 .net *"_s21", 27 0, L_0000000002950238;  1 drivers
L_0000000002950280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000089d0a0_0 .net/2u *"_s22", 31 0, L_0000000002950280;  1 drivers
v000000000089dd20_0 .net *"_s24", 0 0, L_000000000090d3f0;  1 drivers
v000000000089ddc0_0 .net *"_s26", 7 0, L_000000000090dad0;  1 drivers
v000000000089d960_0 .net *"_s28", 5 0, L_000000000090cc70;  1 drivers
L_0000000002950118 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000089d780_0 .net *"_s3", 27 0, L_0000000002950118;  1 drivers
L_00000000029502c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000089c740_0 .net *"_s31", 1 0, L_00000000029502c8;  1 drivers
L_0000000002950310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000089d820_0 .net/2u *"_s32", 7 0, L_0000000002950310;  1 drivers
L_0000000002950160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000089d1e0_0 .net/2u *"_s4", 31 0, L_0000000002950160;  1 drivers
v000000000089c1a0_0 .net *"_s6", 0 0, L_000000000090e610;  1 drivers
v000000000089da00_0 .net *"_s8", 7 0, L_000000000090d990;  1 drivers
v000000000089daa0_0 .net "clk", 0 0, v000000000090cef0_0;  alias, 1 drivers
v000000000089c9c0_0 .net "ra1", 3 0, L_000000000090dc10;  1 drivers
v000000000089db40_0 .net "ra2", 3 0, L_000000000090e750;  1 drivers
v000000000089ca60_0 .net "rd1", 7 0, L_000000000090da30;  alias, 1 drivers
v000000000089dc80_0 .net "rd2", 7 0, L_000000000090db70;  alias, 1 drivers
v000000000089c240 .array "regb", 15 0, 7 0;
v000000000089cb00_0 .net "wa3", 3 0, L_000000000090c8b0;  1 drivers
v000000000089c2e0_0 .net "wd3", 7 0, L_000000000090c9f0;  alias, 1 drivers
v000000000089c380_0 .net "we3", 0 0, v000000000090df30_0;  alias, 1 drivers
E_00000000008a7f00 .event posedge, v000000000089de60_0;
L_000000000090cbd0 .concat [ 4 28 0 0], L_000000000090dc10, L_0000000002950118;
L_000000000090e610 .cmp/ne 32, L_000000000090cbd0, L_0000000002950160;
L_000000000090d990 .array/port v000000000089c240, L_000000000090d0d0;
L_000000000090d0d0 .concat [ 4 2 0 0], L_000000000090dc10, L_00000000029501a8;
L_000000000090da30 .functor MUXZ 8, L_00000000029501f0, L_000000000090d990, L_000000000090e610, C4<>;
L_000000000090d210 .concat [ 4 28 0 0], L_000000000090e750, L_0000000002950238;
L_000000000090d3f0 .cmp/ne 32, L_000000000090d210, L_0000000002950280;
L_000000000090dad0 .array/port v000000000089c240, L_000000000090cc70;
L_000000000090cc70 .concat [ 4 2 0 0], L_000000000090e750, L_00000000029502c8;
L_000000000090db70 .functor MUXZ 8, L_0000000002950310, L_000000000090dad0, L_000000000090d3f0, C4<>;
S_000000000087a0f0 .scope module, "ffz" "ffd" 4 37, 5 60 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v000000000089c420_0 .net "carga", 0 0, v000000000090dcb0_0;  alias, 1 drivers
v0000000000901570_0 .net "clk", 0 0, v000000000090cef0_0;  alias, 1 drivers
v00000000009020b0_0 .net "d", 0 0, L_000000000089b5b0;  alias, 1 drivers
v0000000000901110_0 .var "q", 0 0;
v00000000009026f0_0 .net "reset", 0 0, v000000000090e110_0;  alias, 1 drivers
S_000000000087a270 .scope module, "memoria_programa" "memprog" 4 17, 6 3 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_000000000089af90 .functor BUFZ 16, L_000000000090e250, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000000901e30_0 .net *"_s0", 15 0, L_000000000090e250;  1 drivers
v0000000000902bf0_0 .net *"_s2", 11 0, L_000000000090d850;  1 drivers
L_0000000002950088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000902970_0 .net *"_s5", 1 0, L_0000000002950088;  1 drivers
v0000000000901890_0 .net "a", 9 0, v000000000089ce20_0;  alias, 1 drivers
v0000000000901ed0_0 .net "clk", 0 0, v000000000090cef0_0;  alias, 1 drivers
v0000000000902c90 .array "mem", 1023 0, 15 0;
v0000000000901610_0 .net "rd", 15 0, L_000000000089af90;  alias, 1 drivers
L_000000000090e250 .array/port v0000000000902c90, L_000000000090d850;
L_000000000090d850 .concat [ 10 2 0 0], v000000000089ce20_0, L_0000000002950088;
S_00000000008775c0 .scope module, "mux_alu" "mux2" 4 41, 5 50 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_00000000008a8680 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001000>;
v0000000000901f70_0 .net "d0", 7 0, v0000000000902830_0;  alias, 1 drivers
v0000000000902650_0 .net "d1", 7 0, L_000000000090cb30;  1 drivers
v0000000000901c50_0 .net "s", 0 0, v000000000090e6b0_0;  alias, 1 drivers
v0000000000901750_0 .net "y", 7 0, L_000000000090c9f0;  alias, 1 drivers
L_000000000090c9f0 .functor MUXZ 8, v0000000000902830_0, L_000000000090cb30, v000000000090e6b0_0, C4<>;
S_0000000000877740 .scope module, "mux_jr" "mux2" 4 21, 5 50 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_00000000008a8340 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0000000000902d30_0 .net "d0", 9 0, L_000000000090d530;  1 drivers
L_00000000029500d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000000009021f0_0 .net "d1", 9 0, L_00000000029500d0;  1 drivers
v00000000009012f0_0 .net "s", 0 0, v000000000090cdb0_0;  alias, 1 drivers
v00000000009017f0_0 .net "y", 9 0, L_000000000090d8f0;  alias, 1 drivers
L_000000000090d8f0 .functor MUXZ 10, L_000000000090d530, L_00000000029500d0, v000000000090cdb0_0, C4<>;
S_000000000087c110 .scope module, "mux_s_abs" "mux2" 4 27, 5 50 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_00000000008a8000 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0000000000902790_0 .net "d0", 9 0, L_000000000090d030;  1 drivers
v0000000000902010_0 .net "d1", 9 0, L_000000000090e390;  alias, 1 drivers
v0000000000901cf0_0 .net "s", 0 0, v000000000090cf90_0;  alias, 1 drivers
v00000000009028d0_0 .net "y", 9 0, L_000000000090dd50;  alias, 1 drivers
L_000000000090dd50 .functor MUXZ 10, L_000000000090d030, L_000000000090e390, v000000000090cf90_0, C4<>;
S_000000000087c290 .scope module, "sum_pc" "sum" 4 24, 5 32 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0000000000902dd0_0 .net "a", 9 0, v000000000089ce20_0;  alias, 1 drivers
v00000000009011b0_0 .net "b", 9 0, L_000000000090d8f0;  alias, 1 drivers
v0000000000902ab0_0 .net "y", 9 0, L_000000000090e390;  alias, 1 drivers
L_000000000090e390 .arith/sum 10, v000000000089ce20_0, L_000000000090d8f0;
S_0000000000856200 .scope module, "unidad_alu" "alu" 4 33, 7 1 0, S_0000000000860050;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_000000000089b5b0 .functor NOT 1, L_000000000090cd10, C4<0>, C4<0>, C4<0>;
v0000000000902150_0 .net *"_s3", 0 0, L_000000000090cd10;  1 drivers
v0000000000901d90_0 .net "a", 7 0, L_000000000090da30;  alias, 1 drivers
v0000000000902290_0 .net "b", 7 0, L_000000000090db70;  alias, 1 drivers
v0000000000902330_0 .net "op", 2 0, v000000000090ddf0_0;  alias, 1 drivers
v0000000000902830_0 .var "s", 7 0;
v00000000009023d0_0 .net "y", 7 0, v0000000000902830_0;  alias, 1 drivers
v00000000009014d0_0 .net "zero", 0 0, L_000000000089b5b0;  alias, 1 drivers
E_00000000008a8780 .event edge, v0000000000902330_0, v000000000089dc80_0, v000000000089ca60_0;
L_000000000090cd10 .reduce/or v0000000000902830_0;
S_000000000087edd0 .scope module, "unidadcontrol" "uc" 3 13, 8 1 0, S_00000000008addf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "z"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /OUTPUT 1 "s_abs"
    .port_info 5 /OUTPUT 1 "s_inc"
    .port_info 6 /OUTPUT 1 "s_inm"
    .port_info 7 /OUTPUT 1 "we3"
    .port_info 8 /OUTPUT 1 "wez"
    .port_info 9 /OUTPUT 3 "op_alu"
P_000000000087c5b0 .param/l "add" 0 8 13, C4<0010zz>;
P_000000000087c5e8 .param/l "andr1r2" 0 8 15, C4<0100zz>;
P_000000000087c620 .param/l "cpl1r1" 0 8 12, C4<0001zz>;
P_000000000087c658 .param/l "cpl2r1" 0 8 17, C4<0110zz>;
P_000000000087c690 .param/l "cpl2r2" 0 8 18, C4<0111zz>;
P_000000000087c6c8 .param/l "jabsnz" 0 8 28, C4<111011>;
P_000000000087c700 .param/l "jabsz" 0 8 27, C4<111010>;
P_000000000087c738 .param/l "jmp" 0 8 25, C4<111000>;
P_000000000087c770 .param/l "jr" 0 8 26, C4<111001>;
P_000000000087c7a8 .param/l "jrnz" 0 8 30, C4<111101>;
P_000000000087c7e0 .param/l "jrz" 0 8 29, C4<111100>;
P_000000000087c818 .param/l "li" 0 8 21, C4<1000zz>;
P_000000000087c850 .param/l "movr" 0 8 11, C4<0000zz>;
P_000000000087c888 .param/l "orr1r2" 0 8 16, C4<0101zz>;
P_000000000087c8c0 .param/l "sub" 0 8 14, C4<0011zz>;
v000000000090e430_0 .net "clk", 0 0, v000000000090cef0_0;  alias, 1 drivers
v000000000090ddf0_0 .var "op_alu", 2 0;
v000000000090d2b0_0 .net "opcode", 5 0, L_000000000090e2f0;  alias, 1 drivers
v000000000090d670_0 .net "reset", 0 0, v000000000090e110_0;  alias, 1 drivers
v000000000090cf90_0 .var "s_abs", 0 0;
v000000000090cdb0_0 .var "s_inc", 0 0;
v000000000090e6b0_0 .var "s_inm", 0 0;
v000000000090df30_0 .var "we3", 0 0;
v000000000090dcb0_0 .var "wez", 0 0;
v000000000090dfd0_0 .net "z", 0 0, v0000000000901110_0;  alias, 1 drivers
E_00000000008a8280 .event edge, v0000000000902470_0, v0000000000901110_0;
E_00000000008a8700 .event posedge, v000000000089d6e0_0;
    .scope S_000000000085ca60;
T_0 ;
    %wait E_00000000008a8880;
    %load/vec4 v000000000089d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000089ce20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000089c100_0;
    %assign/vec4 v000000000089ce20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000087a270;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0000000000902c90 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000085cbe0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v000000000089c240 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000085cbe0;
T_3 ;
    %wait E_00000000008a7f00;
    %load/vec4 v000000000089c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000000000089c2e0_0;
    %load/vec4 v000000000089cb00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000089c240, 0, 4;
    %load/vec4 v000000000089cb00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000000000089c240, 4;
    %vpi_call 5 25 "$display", "Se va a escribir en el registro %d el valor %d. El valor actual es %d", v000000000089cb00_0, v000000000089c2e0_0, S<0,vec4,u8> {1 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000856200;
T_4 ;
    %wait E_00000000008a8780;
    %load/vec4 v0000000000902330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0000000000901d90_0;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0000000000901d90_0;
    %inv;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0000000000901d90_0;
    %load/vec4 v0000000000902290_0;
    %add;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000000000901d90_0;
    %load/vec4 v0000000000902290_0;
    %sub;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0000000000901d90_0;
    %load/vec4 v0000000000902290_0;
    %and;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000000000901d90_0;
    %load/vec4 v0000000000902290_0;
    %or;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000000000901d90_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000000000902290_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0000000000902830_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000087a0f0;
T_5 ;
    %wait E_00000000008a8880;
    %load/vec4 v00000000009026f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000901110_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000089c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000009020b0_0;
    %assign/vec4 v0000000000901110_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000087edd0;
T_6 ;
    %wait E_00000000008a8700;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000087edd0;
T_7 ;
    %wait E_00000000008a8280;
    %load/vec4 v000000000090d2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 3, 6;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 6;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 6;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 12, 3, 6;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 16, 3, 6;
    %cmp/z;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 20, 3, 6;
    %cmp/z;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 24, 3, 6;
    %cmp/z;
    %jmp/1 T_7.6, 4;
    %dup/vec4;
    %pushi/vec4 28, 3, 6;
    %cmp/z;
    %jmp/1 T_7.7, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_7.8, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_7.9, 4;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/z;
    %jmp/1 T_7.10, 4;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/z;
    %jmp/1 T_7.11, 4;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/z;
    %jmp/1 T_7.12, 4;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/z;
    %jmp/1 T_7.13, 4;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/z;
    %jmp/1 T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %load/vec4 v000000000090d2b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000000000090ddf0_0, 0, 3;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %load/vec4 v000000000090d2b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000000000090ddf0_0, 0, 3;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %load/vec4 v000000000090d2b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000000000090ddf0_0, 0, 3;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %load/vec4 v000000000090d2b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000000000090ddf0_0, 0, 3;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %load/vec4 v000000000090d2b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000000000090ddf0_0, 0, 3;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %load/vec4 v000000000090d2b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000000000090ddf0_0, 0, 3;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %load/vec4 v000000000090d2b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000000000090ddf0_0, 0, 3;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %load/vec4 v000000000090d2b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000000000090ddf0_0, 0, 3;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %load/vec4 v000000000090dfd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %load/vec4 v000000000090dfd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
T_7.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %load/vec4 v000000000090dfd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
T_7.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cf90_0, 0, 1;
    %load/vec4 v000000000090dfd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cdb0_0, 0, 1;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090df30_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008ada90;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090cef0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090cef0_0, 0, 1;
    %delay 2000, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008ada90;
T_9 ;
    %vpi_call 2 22 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e110_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090e110_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e110_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000000008ada90;
T_10 ;
    %delay 10000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "cpu.v";
    "microc.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
