#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr 24 21:59:51 2018
# Process ID: 8464
# Current directory: E:/Development/zose/zose.runs/synth_1
# Command line: vivado.exe -log zose_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zose_wrapper.tcl
# Log file: E:/Development/zose/zose.runs/synth_1/zose_wrapper.vds
# Journal file: E:/Development/zose/zose.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source zose_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 257.586 ; gain = 26.277
Command: synth_design -top zose_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 370.609 ; gain = 101.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zose_wrapper' [E:/Development/zose/zose.srcs/sources_1/bd/zose/hdl/zose_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zose' [E:/Development/zose/zose.srcs/sources_1/bd/zose/synth/zose.v:13]
INFO: [Synth 8-6157] synthesizing module 'zose_clk_wiz_0_0' [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zose_clk_wiz_0_0' (1#1) [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'zose_clk_wiz_0_0' requires 4 connections, but only 2 given [E:/Development/zose/zose.srcs/sources_1/bd/zose/synth/zose.v:56]
INFO: [Synth 8-6157] synthesizing module 'zose_clocker_0_0' [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_clocker_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zose_clocker_0_0' (2#1) [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_clocker_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'clocker_0' of module 'zose_clocker_0_0' requires 4 connections, but only 3 given [E:/Development/zose/zose.srcs/sources_1/bd/zose/synth/zose.v:59]
INFO: [Synth 8-6157] synthesizing module 'zose_downscaler_32_16_0_0' [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_downscaler_32_16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zose_downscaler_32_16_0_0' (3#1) [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_downscaler_32_16_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zose_driver_output_16_0_0' [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_driver_output_16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zose_driver_output_16_0_0' (4#1) [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_driver_output_16_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zose_sinus_sampler_0_0' [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_sinus_sampler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zose_sinus_sampler_0_0' (5#1) [E:/Development/zose/zose.runs/synth_1/.Xil/Vivado-8464-Saldytuvas/realtime/zose_sinus_sampler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zose' (6#1) [E:/Development/zose/zose.srcs/sources_1/bd/zose/synth/zose.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zose_wrapper' (7#1) [E:/Development/zose/zose.srcs/sources_1/bd/zose/hdl/zose_wrapper.v:12]
WARNING: [Synth 8-3331] design zose has unconnected port btn_f_down
WARNING: [Synth 8-3331] design zose has unconnected port btn_f_up
WARNING: [Synth 8-3331] design zose has unconnected port btn_vol_down
WARNING: [Synth 8-3331] design zose has unconnected port btn_vol_up
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 425.371 ; gain = 156.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 425.371 ; gain = 156.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 425.371 ; gain = 156.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_clk_wiz_0_0/zose_clk_wiz_0_0/zose_clk_wiz_0_0_in_context.xdc] for cell 'zose_i/clk_wiz_0'
Finished Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_clk_wiz_0_0/zose_clk_wiz_0_0/zose_clk_wiz_0_0_in_context.xdc] for cell 'zose_i/clk_wiz_0'
Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_clocker_0_0/zose_clocker_0_0/zose_clocker_0_0_in_context.xdc] for cell 'zose_i/clocker_0'
Finished Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_clocker_0_0/zose_clocker_0_0/zose_clocker_0_0_in_context.xdc] for cell 'zose_i/clocker_0'
Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_sinus_sampler_0_0/zose_sinus_sampler_0_0/zose_sinus_sampler_0_0_in_context.xdc] for cell 'zose_i/sinus_sampler_0'
Finished Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_sinus_sampler_0_0/zose_sinus_sampler_0_0/zose_sinus_sampler_0_0_in_context.xdc] for cell 'zose_i/sinus_sampler_0'
Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_driver_output_16_0_0/zose_driver_output_16_0_0/zose_driver_output_16_0_0_in_context.xdc] for cell 'zose_i/driver_output_16_0'
Finished Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_driver_output_16_0_0/zose_driver_output_16_0_0/zose_driver_output_16_0_0_in_context.xdc] for cell 'zose_i/driver_output_16_0'
Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_downscaler_32_16_0_0/zose_downscaler_32_16_0_0/zose_downscaler_32_16_0_0_in_context.xdc] for cell 'zose_i/downscaler_32_16_0'
Finished Parsing XDC File [e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_downscaler_32_16_0_0/zose_downscaler_32_16_0_0/zose_downscaler_32_16_0_0_in_context.xdc] for cell 'zose_i/downscaler_32_16_0'
Parsing XDC File [E:/Development/zose/zose.srcs/constrs_1/imports/RTL/Arty_constraints.xdc]
Finished Parsing XDC File [E:/Development/zose/zose.srcs/constrs_1/imports/RTL/Arty_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Development/zose/zose.srcs/constrs_1/imports/RTL/Arty_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zose_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zose_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Development/zose/zose.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Development/zose/zose.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 693.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 693.813 ; gain = 424.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 693.813 ; gain = 424.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_clk_wiz_0_0/zose_clk_wiz_0_0/zose_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/Development/zose/zose.srcs/sources_1/bd/zose/ip/zose_clk_wiz_0_0/zose_clk_wiz_0_0/zose_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for zose_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zose_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zose_i/clocker_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zose_i/sinus_sampler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zose_i/driver_output_16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zose_i/downscaler_32_16_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 693.813 ; gain = 424.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 693.813 ; gain = 424.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design zose has unconnected port btn_f_down
WARNING: [Synth 8-3331] design zose has unconnected port btn_f_up
WARNING: [Synth 8-3331] design zose has unconnected port btn_vol_down
WARNING: [Synth 8-3331] design zose has unconnected port btn_vol_up
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 693.813 ; gain = 424.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zose_i/clk_wiz_0/clk_12288' to pin 'zose_i/clk_wiz_0/bbstub_clk_12288/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zose_i/clk_wiz_0/clk_24586' to pin 'zose_i/clk_wiz_0/bbstub_clk_24586/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zose_i/clk_wiz_0/clk_49154' to pin 'zose_i/clk_wiz_0/bbstub_clk_49154/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 737.922 ; gain = 468.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 737.922 ; gain = 468.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 737.922 ; gain = 468.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 739.309 ; gain = 470.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 739.309 ; gain = 470.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 739.309 ; gain = 470.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 739.309 ; gain = 470.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 739.309 ; gain = 470.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 739.309 ; gain = 470.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |zose_clk_wiz_0_0          |         1|
|2     |zose_clocker_0_0          |         1|
|3     |zose_downscaler_32_16_0_0 |         1|
|4     |zose_driver_output_16_0_0 |         1|
|5     |zose_sinus_sampler_0_0    |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |zose_clk_wiz_0_0          |     1|
|2     |zose_clocker_0_0          |     1|
|3     |zose_downscaler_32_16_0_0 |     1|
|4     |zose_driver_output_16_0_0 |     1|
|5     |zose_sinus_sampler_0_0    |     1|
|6     |IBUF                      |     1|
|7     |OBUF                      |     8|
+------+--------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    64|
|2     |  zose_i |zose   |    55|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 739.309 ; gain = 470.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 739.309 ; gain = 201.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 739.309 ; gain = 470.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 758.105 ; gain = 500.520
INFO: [Common 17-1381] The checkpoint 'E:/Development/zose/zose.runs/synth_1/zose_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zose_wrapper_utilization_synth.rpt -pb zose_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 758.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 22:00:40 2018...
