

================================================================
== Vitis HLS Report for 'expandKey_Pipeline_expandKeyLoop2'
================================================================
* Date:           Thu Apr 25 11:55:37 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.164 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1569|     2913|  15.690 us|  29.130 us|  1569|  2913|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- expandKeyLoop2  |     1567|     2911|        44|         12|         12|  128 ~ 240|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 12, D = 45, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rconIteration_1 = alloca i32 1"   --->   Operation 47 'alloca' 'rconIteration_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%currentSize = alloca i32 1"   --->   Operation 48 'alloca' 'currentSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cmp17_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17"   --->   Operation 49 'read' 'cmp17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%size_cast7_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %size_cast7"   --->   Operation 50 'read' 'size_cast7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln241_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln241_1"   --->   Operation 51 'read' 'zext_ln241_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%expandedKeySize_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %expandedKeySize_cast"   --->   Operation 52 'read' 'expandedKeySize_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln241_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln241"   --->   Operation 53 'read' 'zext_ln241_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%size_cast7_cast = zext i6 %size_cast7_read"   --->   Operation 54 'zext' 'size_cast7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln241_1_cast = zext i6 %zext_ln241_1_read"   --->   Operation 55 'zext' 'zext_ln241_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%expandedKeySize_cast_cast = zext i8 %expandedKeySize_cast_read"   --->   Operation 56 'zext' 'expandedKeySize_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln241_cast = zext i6 %zext_ln241_read"   --->   Operation 57 'zext' 'zext_ln241_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln241_cast, i64 %currentSize"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 1, i32 %rconIteration_1"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%currentSize_1 = load i64 %currentSize" [Downloads/aes_axis.cpp:272]   --->   Operation 61 'load' 'currentSize_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.77ns)   --->   "%icmp_ln249 = icmp_ult  i64 %currentSize_1, i64 %expandedKeySize_cast_cast" [Downloads/aes_axis.cpp:249]   --->   Operation 62 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %while.end.exitStub, void %for.inc12_ifconv" [Downloads/aes_axis.cpp:249]   --->   Operation 63 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i64 %currentSize_1" [Downloads/aes_axis.cpp:233]   --->   Operation 64 'trunc' 'trunc_ln233' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln233_1 = trunc i64 %currentSize_1" [Downloads/aes_axis.cpp:233]   --->   Operation 65 'trunc' 'trunc_ln233_1' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i64 %currentSize_1" [Downloads/aes_axis.cpp:266]   --->   Operation 66 'trunc' 'trunc_ln266' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln266_1 = trunc i64 %currentSize_1" [Downloads/aes_axis.cpp:266]   --->   Operation 67 'trunc' 'trunc_ln266_1' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 68 [36/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 68 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln272)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %currentSize_1, i32 31" [Downloads/aes_axis.cpp:272]   --->   Operation 69 'bitselect' 'tmp' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.78ns)   --->   "%sub_ln272 = sub i5 0, i5 %trunc_ln266_1" [Downloads/aes_axis.cpp:272]   --->   Operation 70 'sub' 'sub_ln272' <Predicate = (icmp_ln249)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_and_t = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 0, i5 %sub_ln272" [Downloads/aes_axis.cpp:272]   --->   Operation 71 'bitconcatenate' 'p_and_t' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%sub_ln272_1 = sub i6 0, i6 %p_and_t" [Downloads/aes_axis.cpp:272]   --->   Operation 72 'sub' 'sub_ln272_1' <Predicate = (icmp_ln249)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln272)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 0, i5 %trunc_ln266_1" [Downloads/aes_axis.cpp:272]   --->   Operation 73 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln272)   --->   "%select_ln272_4 = select i1 %tmp, i6 %sub_ln272_1, i6 %tmp_7" [Downloads/aes_axis.cpp:272]   --->   Operation 74 'select' 'select_ln272_4' <Predicate = (icmp_ln249)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln272 = icmp_eq  i6 %select_ln272_4, i6 16" [Downloads/aes_axis.cpp:272]   --->   Operation 75 'icmp' 'icmp_ln272' <Predicate = (icmp_ln249)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln272 = and i1 %cmp17_read, i1 %icmp_ln272" [Downloads/aes_axis.cpp:272]   --->   Operation 76 'and' 'and_ln272' <Predicate = (icmp_ln249)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln289_1 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %currentSize_1, i32 1, i32 7" [Downloads/aes_axis.cpp:289]   --->   Operation 77 'partselect' 'lshr_ln289_1' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %trunc_ln233, void %arrayidx4411.case.0, void %arrayidx4411.case.1" [Downloads/aes_axis.cpp:289]   --->   Operation 78 'br' 'br_ln289' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.52ns)   --->   "%add_ln290_3 = add i64 %currentSize_1, i64 4" [Downloads/aes_axis.cpp:290]   --->   Operation 79 'add' 'add_ln290_3' <Predicate = (icmp_ln249)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln249 = store i64 %add_ln290_3, i64 %currentSize" [Downloads/aes_axis.cpp:249]   --->   Operation 80 'store' 'store_ln249' <Predicate = (icmp_ln249)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 81 [35/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 81 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 82 [34/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 82 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 83 [33/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 83 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 84 [32/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 84 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 85 [31/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 85 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 86 [30/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 86 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 87 [29/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 87 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 88 [28/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 88 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 89 [27/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 89 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 90 [26/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 90 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 91 [25/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 91 'srem' 'srem_ln266' <Predicate = (icmp_ln249)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 92 [24/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 92 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 93 [23/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 93 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 94 [22/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 94 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 95 [21/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 95 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 96 [20/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 96 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 97 [19/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 97 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 98 [18/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 98 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 99 [17/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 99 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 100 [16/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 100 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 101 [15/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 101 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 102 [14/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 102 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 103 [13/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 103 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 104 [12/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 104 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 105 [1/1] (0.00ns)   --->   "%rconIteration_1_load = load i32 %rconIteration_1" [Downloads/aes_axis.cpp:217]   --->   Operation 105 'load' 'rconIteration_1_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 106 [11/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 106 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i32 %rconIteration_1_load" [Downloads/aes_axis.cpp:217]   --->   Operation 107 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i8 %trunc_ln217" [Downloads/aes_axis.cpp:198]   --->   Operation 108 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 109 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr i8 %Rcon, i64 0, i64 %zext_ln198" [Downloads/aes_axis.cpp:198]   --->   Operation 109 'getelementptr' 'Rcon_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 110 [2/2] (3.25ns)   --->   "%Rcon_load = load i8 %Rcon_addr" [Downloads/aes_axis.cpp:198]   --->   Operation 110 'load' 'Rcon_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 255> <ROM>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 111 [10/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 111 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 112 [1/2] (3.25ns)   --->   "%Rcon_load = load i8 %Rcon_addr" [Downloads/aes_axis.cpp:198]   --->   Operation 112 'load' 'Rcon_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 255> <ROM>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 113 [9/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 113 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 114 [8/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 114 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 115 [7/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 115 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 116 [6/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 116 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 117 [5/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 117 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 290 'ret' 'ret_ln0' <Predicate = (!icmp_ln249)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 118 [1/1] (1.91ns)   --->   "%empty = add i8 %trunc_ln233_1, i8 252" [Downloads/aes_axis.cpp:233]   --->   Operation 118 'add' 'empty' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 119 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %empty, i32 1, i32 7" [Downloads/aes_axis.cpp:260]   --->   Operation 119 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i7 %lshr_ln1" [Downloads/aes_axis.cpp:260]   --->   Operation 120 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 121 [1/1] (0.00ns)   --->   "%expandedKey_0_addr = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln260" [Downloads/aes_axis.cpp:260]   --->   Operation 121 'getelementptr' 'expandedKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 122 [1/1] (0.00ns)   --->   "%expandedKey_1_addr = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln260" [Downloads/aes_axis.cpp:260]   --->   Operation 122 'getelementptr' 'expandedKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 123 [2/2] (2.32ns)   --->   "%expandedKey_0_load = load i7 %expandedKey_0_addr" [Downloads/aes_axis.cpp:260]   --->   Operation 123 'load' 'expandedKey_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_34 : Operation 124 [2/2] (2.32ns)   --->   "%expandedKey_1_load = load i7 %expandedKey_1_addr" [Downloads/aes_axis.cpp:260]   --->   Operation 124 'load' 'expandedKey_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_34 : Operation 125 [1/1] (1.91ns)   --->   "%add_ln260 = add i8 %trunc_ln233_1, i8 253" [Downloads/aes_axis.cpp:260]   --->   Operation 125 'add' 'add_ln260' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 126 [1/1] (0.00ns)   --->   "%lshr_ln260_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln260, i32 1, i32 7" [Downloads/aes_axis.cpp:260]   --->   Operation 126 'partselect' 'lshr_ln260_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i7 %lshr_ln260_1" [Downloads/aes_axis.cpp:260]   --->   Operation 127 'zext' 'zext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 128 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_1 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln260_1" [Downloads/aes_axis.cpp:260]   --->   Operation 128 'getelementptr' 'expandedKey_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 129 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_1 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln260_1" [Downloads/aes_axis.cpp:260]   --->   Operation 129 'getelementptr' 'expandedKey_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 130 [2/2] (2.32ns)   --->   "%expandedKey_0_load_1 = load i7 %expandedKey_0_addr_1" [Downloads/aes_axis.cpp:260]   --->   Operation 130 'load' 'expandedKey_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_34 : Operation 131 [2/2] (2.32ns)   --->   "%expandedKey_1_load_1 = load i7 %expandedKey_1_addr_1" [Downloads/aes_axis.cpp:260]   --->   Operation 131 'load' 'expandedKey_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_34 : Operation 132 [4/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 132 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.16>
ST_35 : Operation 133 [1/2] (2.32ns)   --->   "%expandedKey_0_load = load i7 %expandedKey_0_addr" [Downloads/aes_axis.cpp:260]   --->   Operation 133 'load' 'expandedKey_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_35 : Operation 134 [1/2] (2.32ns)   --->   "%expandedKey_1_load = load i7 %expandedKey_1_addr" [Downloads/aes_axis.cpp:260]   --->   Operation 134 'load' 'expandedKey_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_35 : Operation 135 [1/1] (1.58ns)   --->   "%num_assign_3 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %expandedKey_0_load, i8 %expandedKey_1_load, i1 %trunc_ln233" [Downloads/aes_axis.cpp:260]   --->   Operation 135 'mux' 'num_assign_3' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 136 [1/2] (2.32ns)   --->   "%expandedKey_0_load_1 = load i7 %expandedKey_0_addr_1" [Downloads/aes_axis.cpp:260]   --->   Operation 136 'load' 'expandedKey_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_35 : Operation 137 [1/2] (2.32ns)   --->   "%expandedKey_1_load_1 = load i7 %expandedKey_1_addr_1" [Downloads/aes_axis.cpp:260]   --->   Operation 137 'load' 'expandedKey_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_35 : Operation 138 [1/1] (1.58ns)   --->   "%num_assign = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %expandedKey_1_load_1, i8 %expandedKey_0_load_1, i1 %trunc_ln233" [Downloads/aes_axis.cpp:260]   --->   Operation 138 'mux' 'num_assign' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 139 [1/1] (1.91ns)   --->   "%add_ln260_1 = add i8 %trunc_ln233_1, i8 254" [Downloads/aes_axis.cpp:260]   --->   Operation 139 'add' 'add_ln260_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 140 [1/1] (0.00ns)   --->   "%lshr_ln260_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln260_1, i32 1, i32 7" [Downloads/aes_axis.cpp:260]   --->   Operation 140 'partselect' 'lshr_ln260_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i7 %lshr_ln260_2" [Downloads/aes_axis.cpp:260]   --->   Operation 141 'zext' 'zext_ln260_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 142 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_2 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln260_2" [Downloads/aes_axis.cpp:260]   --->   Operation 142 'getelementptr' 'expandedKey_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 143 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_2 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln260_2" [Downloads/aes_axis.cpp:260]   --->   Operation 143 'getelementptr' 'expandedKey_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 144 [2/2] (2.32ns)   --->   "%expandedKey_0_load_2 = load i7 %expandedKey_0_addr_2" [Downloads/aes_axis.cpp:260]   --->   Operation 144 'load' 'expandedKey_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_35 : Operation 145 [2/2] (2.32ns)   --->   "%expandedKey_1_load_2 = load i7 %expandedKey_1_addr_2" [Downloads/aes_axis.cpp:260]   --->   Operation 145 'load' 'expandedKey_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_35 : Operation 146 [1/1] (1.91ns)   --->   "%add_ln260_2 = add i8 %trunc_ln233_1, i8 255" [Downloads/aes_axis.cpp:260]   --->   Operation 146 'add' 'add_ln260_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%lshr_ln260_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln260_2, i32 1, i32 7" [Downloads/aes_axis.cpp:260]   --->   Operation 147 'partselect' 'lshr_ln260_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln260_3 = zext i7 %lshr_ln260_3" [Downloads/aes_axis.cpp:260]   --->   Operation 148 'zext' 'zext_ln260_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 149 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_3 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln260_3" [Downloads/aes_axis.cpp:260]   --->   Operation 149 'getelementptr' 'expandedKey_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 150 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_3 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln260_3" [Downloads/aes_axis.cpp:260]   --->   Operation 150 'getelementptr' 'expandedKey_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 151 [2/2] (2.32ns)   --->   "%expandedKey_0_load_3 = load i7 %expandedKey_0_addr_3" [Downloads/aes_axis.cpp:260]   --->   Operation 151 'load' 'expandedKey_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_35 : Operation 152 [2/2] (2.32ns)   --->   "%expandedKey_1_load_3 = load i7 %expandedKey_1_addr_3" [Downloads/aes_axis.cpp:260]   --->   Operation 152 'load' 'expandedKey_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_35 : Operation 153 [3/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 153 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %num_assign" [Downloads/aes_axis.cpp:139]   --->   Operation 154 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln139" [Downloads/aes_axis.cpp:139]   --->   Operation 155 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 156 [2/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [Downloads/aes_axis.cpp:139]   --->   Operation 156 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i8 %num_assign_3" [Downloads/aes_axis.cpp:139]   --->   Operation 157 'zext' 'zext_ln139_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_3" [Downloads/aes_axis.cpp:139]   --->   Operation 158 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 159 [2/2] (3.25ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [Downloads/aes_axis.cpp:139]   --->   Operation 159 'load' 'sbox_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>

State 36 <SV = 35> <Delay = 7.16>
ST_36 : Operation 160 [1/2] (2.32ns)   --->   "%expandedKey_0_load_2 = load i7 %expandedKey_0_addr_2" [Downloads/aes_axis.cpp:260]   --->   Operation 160 'load' 'expandedKey_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_36 : Operation 161 [1/2] (2.32ns)   --->   "%expandedKey_1_load_2 = load i7 %expandedKey_1_addr_2" [Downloads/aes_axis.cpp:260]   --->   Operation 161 'load' 'expandedKey_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_36 : Operation 162 [1/1] (1.58ns)   --->   "%num_assign_1 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %expandedKey_0_load_2, i8 %expandedKey_1_load_2, i1 %trunc_ln233" [Downloads/aes_axis.cpp:260]   --->   Operation 162 'mux' 'num_assign_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 163 [1/2] (2.32ns)   --->   "%expandedKey_0_load_3 = load i7 %expandedKey_0_addr_3" [Downloads/aes_axis.cpp:260]   --->   Operation 163 'load' 'expandedKey_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_36 : Operation 164 [1/2] (2.32ns)   --->   "%expandedKey_1_load_3 = load i7 %expandedKey_1_addr_3" [Downloads/aes_axis.cpp:260]   --->   Operation 164 'load' 'expandedKey_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_36 : Operation 165 [1/1] (1.58ns)   --->   "%num_assign_2 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %expandedKey_1_load_3, i8 %expandedKey_0_load_3, i1 %trunc_ln233" [Downloads/aes_axis.cpp:260]   --->   Operation 165 'mux' 'num_assign_2' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 166 [2/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 166 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 167 [1/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [Downloads/aes_axis.cpp:139]   --->   Operation 167 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i8 %num_assign_1" [Downloads/aes_axis.cpp:139]   --->   Operation 168 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 169 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_1" [Downloads/aes_axis.cpp:139]   --->   Operation 169 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 170 [2/2] (3.25ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [Downloads/aes_axis.cpp:139]   --->   Operation 170 'load' 'sbox_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i8 %num_assign_2" [Downloads/aes_axis.cpp:139]   --->   Operation 171 'zext' 'zext_ln139_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 172 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_2" [Downloads/aes_axis.cpp:139]   --->   Operation 172 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 173 [2/2] (3.25ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [Downloads/aes_axis.cpp:139]   --->   Operation 173 'load' 'sbox_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 174 [1/2] (3.25ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [Downloads/aes_axis.cpp:139]   --->   Operation 174 'load' 'sbox_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 175 [1/1] (1.91ns)   --->   "%sub_ln289 = sub i8 %trunc_ln233_1, i8 %zext_ln241_1_cast" [Downloads/aes_axis.cpp:289]   --->   Operation 175 'sub' 'sub_ln289' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 176 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sub_ln289, i32 1, i32 7" [Downloads/aes_axis.cpp:289]   --->   Operation 176 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i7 %lshr_ln2" [Downloads/aes_axis.cpp:289]   --->   Operation 177 'zext' 'zext_ln289' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 178 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_4 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln289" [Downloads/aes_axis.cpp:289]   --->   Operation 178 'getelementptr' 'expandedKey_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 179 [2/2] (2.32ns)   --->   "%expandedKey_0_load_4 = load i7 %expandedKey_0_addr_4" [Downloads/aes_axis.cpp:289]   --->   Operation 179 'load' 'expandedKey_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_36 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %trunc_ln233, void %arrayidx44.115.case.1, void %arrayidx44.115.case.0" [Downloads/aes_axis.cpp:289]   --->   Operation 180 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %trunc_ln233, void %arrayidx44.219.case.0, void %arrayidx44.219.case.1" [Downloads/aes_axis.cpp:289]   --->   Operation 181 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %trunc_ln233, void %arrayidx44.323.case.1, void %arrayidx44.323.case.0" [Downloads/aes_axis.cpp:289]   --->   Operation 182 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 183 [1/36] (4.33ns)   --->   "%srem_ln266 = srem i32 %trunc_ln266, i32 %size_cast7_cast" [Downloads/aes_axis.cpp:266]   --->   Operation 183 'srem' 'srem_ln266' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln266_2 = trunc i6 %srem_ln266" [Downloads/aes_axis.cpp:266]   --->   Operation 184 'trunc' 'trunc_ln266_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (1.42ns)   --->   "%icmp_ln266 = icmp_eq  i6 %trunc_ln266_2, i6 0" [Downloads/aes_axis.cpp:266]   --->   Operation 185 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 186 [1/1] (2.55ns)   --->   "%rconIteration_2 = add i32 %rconIteration_1_load, i32 1" [Downloads/aes_axis.cpp:268]   --->   Operation 186 'add' 'rconIteration_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 187 [1/2] (3.25ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [Downloads/aes_axis.cpp:139]   --->   Operation 187 'load' 'sbox_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 188 [1/2] (3.25ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [Downloads/aes_axis.cpp:139]   --->   Operation 188 'load' 'sbox_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln266_3)   --->   "%xor_ln217 = xor i8 %Rcon_load, i8 %sbox_load" [Downloads/aes_axis.cpp:217]   --->   Operation 189 'xor' 'xor_ln217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 190 [1/1] (1.24ns)   --->   "%select_ln266 = select i1 %icmp_ln266, i8 %sbox_load_3, i8 %num_assign_2" [Downloads/aes_axis.cpp:266]   --->   Operation 190 'select' 'select_ln266' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 191 [1/1] (1.24ns)   --->   "%select_ln266_1 = select i1 %icmp_ln266, i8 %sbox_load_2, i8 %num_assign_1" [Downloads/aes_axis.cpp:266]   --->   Operation 191 'select' 'select_ln266_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 192 [1/1] (1.24ns)   --->   "%select_ln266_2 = select i1 %icmp_ln266, i8 %sbox_load_1, i8 %num_assign" [Downloads/aes_axis.cpp:266]   --->   Operation 192 'select' 'select_ln266_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 193 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln266_3 = select i1 %icmp_ln266, i8 %xor_ln217, i8 %num_assign_3" [Downloads/aes_axis.cpp:266]   --->   Operation 193 'select' 'select_ln266_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 194 [1/1] (0.69ns)   --->   "%rconIteration = select i1 %icmp_ln266, i32 %rconIteration_2, i32 %rconIteration_1_load" [Downloads/aes_axis.cpp:266]   --->   Operation 194 'select' 'rconIteration' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 195 [1/2] (2.32ns)   --->   "%expandedKey_0_load_4 = load i7 %expandedKey_0_addr_4" [Downloads/aes_axis.cpp:289]   --->   Operation 195 'load' 'expandedKey_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln139_4 = zext i8 %select_ln266_3" [Downloads/aes_axis.cpp:139]   --->   Operation 196 'zext' 'zext_ln139_4' <Predicate = (and_ln272)> <Delay = 0.00>
ST_38 : Operation 197 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_4" [Downloads/aes_axis.cpp:139]   --->   Operation 197 'getelementptr' 'sbox_addr_4' <Predicate = (and_ln272)> <Delay = 0.00>
ST_38 : Operation 198 [2/2] (3.25ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [Downloads/aes_axis.cpp:139]   --->   Operation 198 'load' 'sbox_load_4' <Predicate = (and_ln272)> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln139_5 = zext i8 %select_ln266_2" [Downloads/aes_axis.cpp:139]   --->   Operation 199 'zext' 'zext_ln139_5' <Predicate = (and_ln272)> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_5" [Downloads/aes_axis.cpp:139]   --->   Operation 200 'getelementptr' 'sbox_addr_5' <Predicate = (and_ln272)> <Delay = 0.00>
ST_38 : Operation 201 [2/2] (3.25ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [Downloads/aes_axis.cpp:139]   --->   Operation 201 'load' 'sbox_load_5' <Predicate = (and_ln272)> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln249 = store i32 %rconIteration, i32 %rconIteration_1" [Downloads/aes_axis.cpp:249]   --->   Operation 202 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln249 = br void %while.cond" [Downloads/aes_axis.cpp:249]   --->   Operation 203 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 6.82>
ST_39 : Operation 204 [1/2] (3.25ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [Downloads/aes_axis.cpp:139]   --->   Operation 204 'load' 'sbox_load_4' <Predicate = (and_ln272)> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 205 [1/2] (3.25ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [Downloads/aes_axis.cpp:139]   --->   Operation 205 'load' 'sbox_load_5' <Predicate = (and_ln272)> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln139_6 = zext i8 %select_ln266_1" [Downloads/aes_axis.cpp:139]   --->   Operation 206 'zext' 'zext_ln139_6' <Predicate = (and_ln272)> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_6" [Downloads/aes_axis.cpp:139]   --->   Operation 207 'getelementptr' 'sbox_addr_6' <Predicate = (and_ln272)> <Delay = 0.00>
ST_39 : Operation 208 [2/2] (3.25ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [Downloads/aes_axis.cpp:139]   --->   Operation 208 'load' 'sbox_load_6' <Predicate = (and_ln272)> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln139_7 = zext i8 %select_ln266" [Downloads/aes_axis.cpp:139]   --->   Operation 209 'zext' 'zext_ln139_7' <Predicate = (and_ln272)> <Delay = 0.00>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_7" [Downloads/aes_axis.cpp:139]   --->   Operation 210 'getelementptr' 'sbox_addr_7' <Predicate = (and_ln272)> <Delay = 0.00>
ST_39 : Operation 211 [2/2] (3.25ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [Downloads/aes_axis.cpp:139]   --->   Operation 211 'load' 'sbox_load_7' <Predicate = (and_ln272)> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 212 [1/1] (1.24ns)   --->   "%select_ln272_2 = select i1 %and_ln272, i8 %sbox_load_5, i8 %select_ln266_2" [Downloads/aes_axis.cpp:272]   --->   Operation 212 'select' 'select_ln272_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln289)   --->   "%select_ln272_3 = select i1 %and_ln272, i8 %sbox_load_4, i8 %select_ln266_3" [Downloads/aes_axis.cpp:272]   --->   Operation 213 'select' 'select_ln272_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 214 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln289 = xor i8 %expandedKey_0_load_4, i8 %select_ln272_3" [Downloads/aes_axis.cpp:289]   --->   Operation 214 'xor' 'xor_ln289' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln289_1 = zext i7 %lshr_ln289_1" [Downloads/aes_axis.cpp:289]   --->   Operation 215 'zext' 'zext_ln289_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_5 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln289_1" [Downloads/aes_axis.cpp:289]   --->   Operation 216 'getelementptr' 'expandedKey_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 217 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_4 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln289_1" [Downloads/aes_axis.cpp:289]   --->   Operation 217 'getelementptr' 'expandedKey_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 218 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %xor_ln289, i7 %expandedKey_0_addr_5" [Downloads/aes_axis.cpp:289]   --->   Operation 218 'store' 'store_ln289' <Predicate = (!trunc_ln233)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_39 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln289 = br void %arrayidx4411.exit" [Downloads/aes_axis.cpp:289]   --->   Operation 219 'br' 'br_ln289' <Predicate = (!trunc_ln233)> <Delay = 0.00>
ST_39 : Operation 220 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %xor_ln289, i7 %expandedKey_1_addr_4" [Downloads/aes_axis.cpp:289]   --->   Operation 220 'store' 'store_ln289' <Predicate = (trunc_ln233)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_39 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln289 = br void %arrayidx4411.exit" [Downloads/aes_axis.cpp:289]   --->   Operation 221 'br' 'br_ln289' <Predicate = (trunc_ln233)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.15>
ST_40 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln252 = specpipeline void @_ssdm_op_SpecPipeline, i32 12, i32 0, i32 0, i32 0, void @empty_16" [Downloads/aes_axis.cpp:252]   --->   Operation 222 'specpipeline' 'specpipeline_ln252' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln251 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 240, i64 192" [Downloads/aes_axis.cpp:251]   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln251' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Downloads/aes_axis.cpp:234]   --->   Operation 224 'specloopname' 'specloopname_ln234' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 225 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 226 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 227 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 228 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln197 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Rcon, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:197]   --->   Operation 229 'specmemcore' 'specmemcore_ln197' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 230 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 231 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 232 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 233 [1/2] (3.25ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [Downloads/aes_axis.cpp:139]   --->   Operation 233 'load' 'sbox_load_6' <Predicate = (and_ln272)> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 234 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 235 [1/2] (3.25ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [Downloads/aes_axis.cpp:139]   --->   Operation 235 'load' 'sbox_load_7' <Predicate = (and_ln272)> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 236 [1/1] (1.24ns)   --->   "%select_ln272 = select i1 %and_ln272, i8 %sbox_load_7, i8 %select_ln266" [Downloads/aes_axis.cpp:272]   --->   Operation 236 'select' 'select_ln272' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 237 [1/1] (1.24ns)   --->   "%select_ln272_1 = select i1 %and_ln272, i8 %sbox_load_6, i8 %select_ln266_1" [Downloads/aes_axis.cpp:272]   --->   Operation 237 'select' 'select_ln272_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 238 [1/1] (1.91ns)   --->   "%add_ln290 = add i8 %trunc_ln233_1, i8 1" [Downloads/aes_axis.cpp:290]   --->   Operation 238 'add' 'add_ln290' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 239 [1/1] (1.91ns)   --->   "%sub_ln289_1 = sub i8 %add_ln290, i8 %zext_ln241_1_cast" [Downloads/aes_axis.cpp:289]   --->   Operation 239 'sub' 'sub_ln289_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 240 [1/1] (0.00ns)   --->   "%lshr_ln289_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sub_ln289_1, i32 1, i32 7" [Downloads/aes_axis.cpp:289]   --->   Operation 240 'partselect' 'lshr_ln289_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln289_2 = zext i7 %lshr_ln289_2" [Downloads/aes_axis.cpp:289]   --->   Operation 241 'zext' 'zext_ln289_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_5 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln289_2" [Downloads/aes_axis.cpp:289]   --->   Operation 242 'getelementptr' 'expandedKey_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 243 [2/2] (2.32ns)   --->   "%expandedKey_1_load_4 = load i7 %expandedKey_1_addr_5" [Downloads/aes_axis.cpp:289]   --->   Operation 243 'load' 'expandedKey_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_40 : Operation 244 [1/1] (0.00ns)   --->   "%lshr_ln289_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln290, i32 1, i32 7" [Downloads/aes_axis.cpp:289]   --->   Operation 244 'partselect' 'lshr_ln289_3' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 6.23>
ST_41 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln289_1)   --->   "%trunc_ln289 = trunc i8 %sub_ln289_1" [Downloads/aes_axis.cpp:289]   --->   Operation 245 'trunc' 'trunc_ln289' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 246 [1/2] (2.32ns)   --->   "%expandedKey_1_load_4 = load i7 %expandedKey_1_addr_5" [Downloads/aes_axis.cpp:289]   --->   Operation 246 'load' 'expandedKey_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_41 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln289_1)   --->   "%tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 0, i8 %expandedKey_1_load_4, i1 %trunc_ln289" [Downloads/aes_axis.cpp:289]   --->   Operation 247 'mux' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 248 [1/1] (1.58ns) (out node of the LUT)   --->   "%xor_ln289_1 = xor i8 %tmp_4, i8 %select_ln272_2" [Downloads/aes_axis.cpp:289]   --->   Operation 248 'xor' 'xor_ln289_1' <Predicate = true> <Delay = 1.58> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln289_3 = zext i7 %lshr_ln289_3" [Downloads/aes_axis.cpp:289]   --->   Operation 249 'zext' 'zext_ln289_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 250 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_6 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln289_3" [Downloads/aes_axis.cpp:289]   --->   Operation 250 'getelementptr' 'expandedKey_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 251 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_6 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln289_3" [Downloads/aes_axis.cpp:289]   --->   Operation 251 'getelementptr' 'expandedKey_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 252 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %xor_ln289_1, i7 %expandedKey_1_addr_6" [Downloads/aes_axis.cpp:289]   --->   Operation 252 'store' 'store_ln289' <Predicate = (!trunc_ln233)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln289 = br void %arrayidx44.115.exit" [Downloads/aes_axis.cpp:289]   --->   Operation 253 'br' 'br_ln289' <Predicate = (!trunc_ln233)> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %xor_ln289_1, i7 %expandedKey_0_addr_6" [Downloads/aes_axis.cpp:289]   --->   Operation 254 'store' 'store_ln289' <Predicate = (trunc_ln233)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_41 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln289 = br void %arrayidx44.115.exit" [Downloads/aes_axis.cpp:289]   --->   Operation 255 'br' 'br_ln289' <Predicate = (trunc_ln233)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 6.15>
ST_42 : Operation 256 [1/1] (1.91ns)   --->   "%add_ln290_1 = add i8 %trunc_ln233_1, i8 2" [Downloads/aes_axis.cpp:290]   --->   Operation 256 'add' 'add_ln290_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 257 [1/1] (1.91ns)   --->   "%sub_ln289_2 = sub i8 %add_ln290_1, i8 %zext_ln241_1_cast" [Downloads/aes_axis.cpp:289]   --->   Operation 257 'sub' 'sub_ln289_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 258 [1/1] (0.00ns)   --->   "%lshr_ln289_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sub_ln289_2, i32 1, i32 7" [Downloads/aes_axis.cpp:289]   --->   Operation 258 'partselect' 'lshr_ln289_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln289_4 = zext i7 %lshr_ln289_4" [Downloads/aes_axis.cpp:289]   --->   Operation 259 'zext' 'zext_ln289_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 260 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_7 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln289_4" [Downloads/aes_axis.cpp:289]   --->   Operation 260 'getelementptr' 'expandedKey_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 261 [2/2] (2.32ns)   --->   "%expandedKey_0_load_5 = load i7 %expandedKey_0_addr_7" [Downloads/aes_axis.cpp:289]   --->   Operation 261 'load' 'expandedKey_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_42 : Operation 262 [1/1] (0.00ns)   --->   "%lshr_ln289_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln290_1, i32 1, i32 7" [Downloads/aes_axis.cpp:289]   --->   Operation 262 'partselect' 'lshr_ln289_5' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 5.63>
ST_43 : Operation 263 [1/2] (2.32ns)   --->   "%expandedKey_0_load_5 = load i7 %expandedKey_0_addr_7" [Downloads/aes_axis.cpp:289]   --->   Operation 263 'load' 'expandedKey_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_43 : Operation 264 [1/1] (0.99ns)   --->   "%xor_ln289_2 = xor i8 %expandedKey_0_load_5, i8 %select_ln272_1" [Downloads/aes_axis.cpp:289]   --->   Operation 264 'xor' 'xor_ln289_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln289_5 = zext i7 %lshr_ln289_5" [Downloads/aes_axis.cpp:289]   --->   Operation 265 'zext' 'zext_ln289_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 266 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_8 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln289_5" [Downloads/aes_axis.cpp:289]   --->   Operation 266 'getelementptr' 'expandedKey_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_7 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln289_5" [Downloads/aes_axis.cpp:289]   --->   Operation 267 'getelementptr' 'expandedKey_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 268 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %xor_ln289_2, i7 %expandedKey_0_addr_8" [Downloads/aes_axis.cpp:289]   --->   Operation 268 'store' 'store_ln289' <Predicate = (!trunc_ln233)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_43 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln289 = br void %arrayidx44.219.exit" [Downloads/aes_axis.cpp:289]   --->   Operation 269 'br' 'br_ln289' <Predicate = (!trunc_ln233)> <Delay = 0.00>
ST_43 : Operation 270 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %xor_ln289_2, i7 %expandedKey_1_addr_7" [Downloads/aes_axis.cpp:289]   --->   Operation 270 'store' 'store_ln289' <Predicate = (trunc_ln233)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln289 = br void %arrayidx44.219.exit" [Downloads/aes_axis.cpp:289]   --->   Operation 271 'br' 'br_ln289' <Predicate = (trunc_ln233)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.15>
ST_44 : Operation 272 [1/1] (1.91ns)   --->   "%add_ln290_2 = add i8 %trunc_ln233_1, i8 3" [Downloads/aes_axis.cpp:290]   --->   Operation 272 'add' 'add_ln290_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 273 [1/1] (1.91ns)   --->   "%sub_ln289_3 = sub i8 %add_ln290_2, i8 %zext_ln241_1_cast" [Downloads/aes_axis.cpp:289]   --->   Operation 273 'sub' 'sub_ln289_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln289_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sub_ln289_3, i32 1, i32 7" [Downloads/aes_axis.cpp:289]   --->   Operation 274 'partselect' 'lshr_ln289_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln289_6 = zext i7 %lshr_ln289_6" [Downloads/aes_axis.cpp:289]   --->   Operation 275 'zext' 'zext_ln289_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 276 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_8 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln289_6" [Downloads/aes_axis.cpp:289]   --->   Operation 276 'getelementptr' 'expandedKey_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 277 [2/2] (2.32ns)   --->   "%expandedKey_1_load_5 = load i7 %expandedKey_1_addr_8" [Downloads/aes_axis.cpp:289]   --->   Operation 277 'load' 'expandedKey_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_44 : Operation 278 [1/1] (0.00ns)   --->   "%lshr_ln289_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln290_2, i32 1, i32 7" [Downloads/aes_axis.cpp:289]   --->   Operation 278 'partselect' 'lshr_ln289_7' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 6.23>
ST_45 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln289_3)   --->   "%trunc_ln289_1 = trunc i8 %sub_ln289_3" [Downloads/aes_axis.cpp:289]   --->   Operation 279 'trunc' 'trunc_ln289_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 280 [1/2] (2.32ns)   --->   "%expandedKey_1_load_5 = load i7 %expandedKey_1_addr_8" [Downloads/aes_axis.cpp:289]   --->   Operation 280 'load' 'expandedKey_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_45 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln289_3)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 0, i8 %expandedKey_1_load_5, i1 %trunc_ln289_1" [Downloads/aes_axis.cpp:289]   --->   Operation 281 'mux' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 282 [1/1] (1.58ns) (out node of the LUT)   --->   "%xor_ln289_3 = xor i8 %tmp_6, i8 %select_ln272" [Downloads/aes_axis.cpp:289]   --->   Operation 282 'xor' 'xor_ln289_3' <Predicate = true> <Delay = 1.58> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln289_7 = zext i7 %lshr_ln289_7" [Downloads/aes_axis.cpp:289]   --->   Operation 283 'zext' 'zext_ln289_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 284 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_9 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln289_7" [Downloads/aes_axis.cpp:289]   --->   Operation 284 'getelementptr' 'expandedKey_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 285 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_9 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln289_7" [Downloads/aes_axis.cpp:289]   --->   Operation 285 'getelementptr' 'expandedKey_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 286 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %xor_ln289_3, i7 %expandedKey_1_addr_9" [Downloads/aes_axis.cpp:289]   --->   Operation 286 'store' 'store_ln289' <Predicate = (!trunc_ln233)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_45 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln289 = br void %arrayidx44.323.exit" [Downloads/aes_axis.cpp:289]   --->   Operation 287 'br' 'br_ln289' <Predicate = (!trunc_ln233)> <Delay = 0.00>
ST_45 : Operation 288 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %xor_ln289_3, i7 %expandedKey_0_addr_9" [Downloads/aes_axis.cpp:289]   --->   Operation 288 'store' 'store_ln289' <Predicate = (trunc_ln233)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_45 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln289 = br void %arrayidx44.323.exit" [Downloads/aes_axis.cpp:289]   --->   Operation 289 'br' 'br_ln289' <Predicate = (trunc_ln233)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('currentSize') [11]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln241_cast' on local variable 'currentSize' [21]  (1.59 ns)

 <State 2>: 6.01ns
The critical path consists of the following:
	'load' operation ('currentSize', Downloads/aes_axis.cpp:272) on local variable 'currentSize' [25]  (0 ns)
	'sub' operation ('sub_ln272', Downloads/aes_axis.cpp:272) [101]  (1.78 ns)
	'sub' operation ('sub_ln272_1', Downloads/aes_axis.cpp:272) [103]  (1.83 ns)
	'select' operation ('select_ln272_4', Downloads/aes_axis.cpp:272) [105]  (0 ns)
	'icmp' operation ('icmp_ln272', Downloads/aes_axis.cpp:272) [106]  (1.43 ns)
	'and' operation ('and_ln272', Downloads/aes_axis.cpp:272) [107]  (0.978 ns)

 <State 3>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 4>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 5>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 6>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 7>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 8>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 9>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 15>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 16>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 17>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 18>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 19>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 20>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 21>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 22>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 23>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 24>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 25>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 26>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 27>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 28>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 29>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 30>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 31>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 32>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 33>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 34>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)

 <State 35>: 7.16ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load_1', Downloads/aes_axis.cpp:260) on array 'expandedKey_0' [48]  (2.32 ns)
	'mux' operation ('num', Downloads/aes_axis.cpp:260) [50]  (1.59 ns)
	'getelementptr' operation ('sbox_addr', Downloads/aes_axis.cpp:139) [75]  (0 ns)
	'load' operation ('sbox_load', Downloads/aes_axis.cpp:139) on array 'sbox' [76]  (3.25 ns)

 <State 36>: 7.16ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load_2', Downloads/aes_axis.cpp:260) on array 'expandedKey_0' [56]  (2.32 ns)
	'mux' operation ('num', Downloads/aes_axis.cpp:260) [58]  (1.59 ns)
	'getelementptr' operation ('sbox_addr_1', Downloads/aes_axis.cpp:139) [79]  (0 ns)
	'load' operation ('sbox_load_1', Downloads/aes_axis.cpp:139) on array 'sbox' [80]  (3.25 ns)

 <State 37>: 7.01ns
The critical path consists of the following:
	'srem' operation ('srem_ln266', Downloads/aes_axis.cpp:266) [69]  (4.34 ns)
	'icmp' operation ('icmp_ln266', Downloads/aes_axis.cpp:266) [71]  (1.43 ns)
	'select' operation ('num', Downloads/aes_axis.cpp:266) [95]  (1.25 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sbox_addr_4', Downloads/aes_axis.cpp:139) [110]  (0 ns)
	'load' operation ('sbox_load_4', Downloads/aes_axis.cpp:139) on array 'sbox' [111]  (3.25 ns)

 <State 39>: 6.82ns
The critical path consists of the following:
	'load' operation ('sbox_load_4', Downloads/aes_axis.cpp:139) on array 'sbox' [111]  (3.25 ns)
	'select' operation ('select_ln272_3', Downloads/aes_axis.cpp:272) [127]  (0 ns)
	'xor' operation ('xor_ln289', Downloads/aes_axis.cpp:289) [133]  (1.25 ns)
	'store' operation ('store_ln289', Downloads/aes_axis.cpp:289) of variable 'xor_ln289', Downloads/aes_axis.cpp:289 on array 'expandedKey_1' [143]  (2.32 ns)

 <State 40>: 6.15ns
The critical path consists of the following:
	'add' operation ('add_ln290', Downloads/aes_axis.cpp:290) [146]  (1.92 ns)
	'sub' operation ('sub_ln289_1', Downloads/aes_axis.cpp:289) [147]  (1.92 ns)
	'getelementptr' operation ('expandedKey_1_addr_5', Downloads/aes_axis.cpp:289) [151]  (0 ns)
	'load' operation ('expandedKey_1_load_4', Downloads/aes_axis.cpp:289) on array 'expandedKey_1' [152]  (2.32 ns)

 <State 41>: 6.23ns
The critical path consists of the following:
	'load' operation ('expandedKey_1_load_4', Downloads/aes_axis.cpp:289) on array 'expandedKey_1' [152]  (2.32 ns)
	'mux' operation ('tmp_4', Downloads/aes_axis.cpp:289) [153]  (0 ns)
	'xor' operation ('xor_ln289_1', Downloads/aes_axis.cpp:289) [154]  (1.59 ns)
	'store' operation ('store_ln289', Downloads/aes_axis.cpp:289) of variable 'xor_ln289_1', Downloads/aes_axis.cpp:289 on array 'expandedKey_1' [161]  (2.32 ns)

 <State 42>: 6.15ns
The critical path consists of the following:
	'add' operation ('add_ln290_1', Downloads/aes_axis.cpp:290) [167]  (1.92 ns)
	'sub' operation ('sub_ln289_2', Downloads/aes_axis.cpp:289) [168]  (1.92 ns)
	'getelementptr' operation ('expandedKey_0_addr_7', Downloads/aes_axis.cpp:289) [171]  (0 ns)
	'load' operation ('expandedKey_0_load_5', Downloads/aes_axis.cpp:289) on array 'expandedKey_0' [172]  (2.32 ns)

 <State 43>: 5.63ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load_5', Downloads/aes_axis.cpp:289) on array 'expandedKey_0' [172]  (2.32 ns)
	'xor' operation ('xor_ln289_2', Downloads/aes_axis.cpp:289) [173]  (0.99 ns)
	'store' operation ('store_ln289', Downloads/aes_axis.cpp:289) of variable 'xor_ln289_2', Downloads/aes_axis.cpp:289 on array 'expandedKey_1' [183]  (2.32 ns)

 <State 44>: 6.15ns
The critical path consists of the following:
	'add' operation ('add_ln290_2', Downloads/aes_axis.cpp:290) [186]  (1.92 ns)
	'sub' operation ('sub_ln289_3', Downloads/aes_axis.cpp:289) [187]  (1.92 ns)
	'getelementptr' operation ('expandedKey_1_addr_8', Downloads/aes_axis.cpp:289) [191]  (0 ns)
	'load' operation ('expandedKey_1_load_5', Downloads/aes_axis.cpp:289) on array 'expandedKey_1' [192]  (2.32 ns)

 <State 45>: 6.23ns
The critical path consists of the following:
	'load' operation ('expandedKey_1_load_5', Downloads/aes_axis.cpp:289) on array 'expandedKey_1' [192]  (2.32 ns)
	'mux' operation ('tmp_6', Downloads/aes_axis.cpp:289) [193]  (0 ns)
	'xor' operation ('xor_ln289_3', Downloads/aes_axis.cpp:289) [194]  (1.59 ns)
	'store' operation ('store_ln289', Downloads/aes_axis.cpp:289) of variable 'xor_ln289_3', Downloads/aes_axis.cpp:289 on array 'expandedKey_0' [204]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
