// Seed: 2279370068
module module_0 (
    input logic id_1,
    input id_2,
    output id_3,
    output id_4
);
  assign id_1 = 1'h0;
  type_8(
      id_3 - 1, 1, id_1
  );
  logic id_5;
  type_0 id_6 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(id_2 * 1 - id_3)
  );
endmodule
