{"vcs1":{"timestamp_begin":1700138907.327916651, "rt":9.44, "ut":8.58, "st":0.57}}
{"vcselab":{"timestamp_begin":1700138916.851529871, "rt":1.11, "ut":0.36, "st":0.18}}
{"link":{"timestamp_begin":1700138918.034240272, "rt":0.39, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700138906.523171557}
{"VCS_COMP_START_TIME": 1700138906.523171557}
{"VCS_COMP_END_TIME": 1700138926.311666533}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369528}}
{"stitch_vcselab": {"peak_mem": 239992}}
