p4 program:
\n
/*
Copyright 2019-2020 Cisco Systems, Inc.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/

#include <core.p4>
#include "bmv2/psa.p4"


typedef bit<48>  EthernetAddress;

header ethernet_t {
    EthernetAddress dstAddr;
    EthernetAddress srcAddr;
    bit<16>         etherType;
}

header output_data_t {
    bit<32> word0;
    bit<32> word1;
    bit<32> word2;
    bit<32> word3;
}

struct empty_metadata_t {
}

struct metadata_t {
}

struct headers_t {
    ethernet_t       ethernet;
    output_data_t    output_data;
}

control packet_path_to_int (in PSA_PacketPath_t packet_path,
                            out bit<32> ret)
{
    apply {
        // Unconditionally assign a value of 8 to ret, because if all
        // assignments to ret are conditional, p4c gives warnings
        // about ret possibly being uninitialized.
        ret = 8;
        if (packet_path == PSA_PacketPath_t.NORMAL) {
            ret = 1;
        } else if (packet_path == PSA_PacketPath_t.NORMAL_UNICAST) {
            ret = 2;
        } else if (packet_path == PSA_PacketPath_t.NORMAL_MULTICAST) {
            ret = 3;
        } else if (packet_path == PSA_PacketPath_t.CLONE_I2E) {
            ret = 4;
        } else if (packet_path == PSA_PacketPath_t.CLONE_E2E) {
            ret = 5;
        } else if (packet_path == PSA_PacketPath_t.RESUBMIT) {
            ret = 6;
        } else if (packet_path == PSA_PacketPath_t.RECIRCULATE) {
            ret = 7;
        }
        // ret should still be 8 if packet_path is not any of those
        // enum values, which according to the P4_16 specification,
        // could happen if packet_path were uninitialized.
    }
}

parser IngressParserImpl(packet_in pkt,
                         out headers_t hdr,
                         inout metadata_t user_meta,
                         in psa_ingress_parser_input_metadata_t istd,
                         in empty_metadata_t resubmit_meta,
                         in empty_metadata_t recirculate_meta)
{
    state start {
        pkt.extract(hdr.ethernet);
        pkt.extract(hdr.output_data);
        transition accept;
    }
}

control cIngress(inout headers_t hdr,
                 inout metadata_t user_meta,
                 in    psa_ingress_input_metadata_t  istd,
                 inout psa_ingress_output_metadata_t ostd)
{   
    bit<32> int_packet_path;

    action record_ingress_ports_in_pkt() {
        hdr.output_data.word1 = (bit<32>) ((PortIdUint_t) istd.ingress_port);
    }

    apply {
        if (hdr.ethernet.dstAddr[3:0] >= 4) {
            record_ingress_ports_in_pkt();
            send_to_port(ostd, (PortId_t) (PortIdUint_t) hdr.ethernet.dstAddr);
        } else {
            send_to_port(ostd, PSA_PORT_RECIRCULATE);
        }
        packet_path_to_int.apply(istd.packet_path, int_packet_path);
        if (istd.packet_path == PSA_PacketPath_t.RECIRCULATE) {
            hdr.output_data.word2 = int_packet_path;
        } else {
            // Changes made to the packet contents before
            // recirculation _should_ be retained after the packet is
            // recirculated.
            hdr.output_data.word0 = int_packet_path;
        }
    }
}

parser EgressParserImpl(packet_in pkt,
                        out headers_t hdr,
                        inout metadata_t user_meta,
                        in psa_egress_parser_input_metadata_t istd,
                        in empty_metadata_t normal_meta,
                        in empty_metadata_t clone_i2e_meta,
                        in empty_metadata_t clone_e2e_meta)
{
    state start {
        pkt.extract(hdr.ethernet);
        pkt.extract(hdr.output_data);
        transition accept;
    }
}

control cEgress(inout headers_t hdr,
                inout metadata_t user_meta,
                in    psa_egress_input_metadata_t  istd,
                inout psa_egress_output_metadata_t ostd)
{
    action add() {
        hdr.ethernet.dstAddr = hdr.ethernet.dstAddr + hdr.ethernet.srcAddr;
    }
    table e {
        actions = { add; }
        default_action = add;
    }
    apply { 
        e.apply();
        if (istd.egress_port == PSA_PORT_RECIRCULATE) {
            packet_path_to_int.apply(istd.packet_path, hdr.output_data.word3);
        }
    }
}

control CommonDeparserImpl(packet_out packet,
                           inout headers_t hdr)
{
    apply {
        packet.emit(hdr.ethernet);
        packet.emit(hdr.output_data);
    }
}

control IngressDeparserImpl(packet_out buffer,
                            out empty_metadata_t clone_i2e_meta,
                            out empty_metadata_t resubmit_meta,
                            out empty_metadata_t normal_meta,
                            inout headers_t hdr,
                            in metadata_t meta,
                            in psa_ingress_output_metadata_t istd)
{
    CommonDeparserImpl() cp;
    apply {
        cp.apply(buffer, hdr);
    }
}

control EgressDeparserImpl(packet_out buffer,
                           out empty_metadata_t clone_e2e_meta,
                           out empty_metadata_t recirculate_meta,
                           inout headers_t hdr,
                           in metadata_t meta,
                           in psa_egress_output_metadata_t istd,
                           in psa_egress_deparser_input_metadata_t edstd)
{
    CommonDeparserImpl() cp;
    apply {
      cp.apply(buffer, hdr);
    }
}

IngressPipeline(IngressParserImpl(),
                cIngress(),
                IngressDeparserImpl()) ip;

EgressPipeline(EgressParserImpl(),
               cEgress(),
               EgressDeparserImpl()) ep;

PSA_Switch(ip, PacketReplicationEngine(), ep, BufferingQueueingEngine()) main;
\n
\n
# First time packet processed in ingress, dstAddr is 0, then it becomes 1 in egress and recirculates.
#   2nd time packet processed in ingress, dstAddr is 1, then it becomes 2 in egress and recirculates.
#   3rd time packet processed in ingress, dstAddr is 2, then it becomes 3 in egress and recirculates.
#   4th time packet processed in ingress, dstAddr is 3, then it becomes 4 in egress and recirculates.
#   5th time packet processed in ingress, dstAddr is 4, then it becomes 5 in egress and goes out port 4
# 
packet 1 000000000000 000000000001 ffff   deadbeef deadbeef deadbeef deadbeef
#                                  This field -->  ^^^^^^^^
# is where the ingress_port field is recorded during ingress processing.
# It should be fffffffa for PSA_RECIRCULATE_PORT if packet was recirculated.
expect 4 000000000005 000000000001 ffff   00000001 fffffffa 00000007 00000002 $

# First time packet processed in ingress, dstAddr is 1, then it becomes 3 in egress and recirculates.
#   2nd time packet processed in ingress, dstAddr is 3, then it becomes 5 in egress and recirculates.
#   3rd time packet processed in ingress, dstAddr is 5, then it becomes 7 in egress and goes out port 5
packet 2 000000000001 000000000002 ffff   deadbeef deadbeef 00000007 deadbeef
expect 5 000000000007 000000000002 ffff   00000001 fffffffa 00000007 00000002 $

# First time packet processed in ingress, dstAddr is 0, then it becomes 3 in egress and recirculates.
#   2nd time packet processed in ingress, dstAddr is 3, then it becomes 6 in egress and recirculates.
#   3rd time packet processed in ingress, dstAddr is 6, then it becomes 9 in egress and goes out port 6
packet 3 000000000000 000000000003 ffff   deadbeef deadbeef 00000007 deadbeef
expect 6 000000000009 000000000003 ffff   00000001 fffffffa 00000007 00000002 $

# First time packet processed in ingress, dstAddr is 8, then it becomes 0xb in egress and packet goes out port 8
packet 7 000000000008 000000000003 ffff   deadbeef deadbeef deadbeef deadbeef
expect 8 00000000000b 000000000003 ffff   00000001 00000007 deadbeef deadbeef $
\n
\n
************************\n******** petr4 stf result: ********\n************************\n
Uncaught exception:
  
  (Failure "architecture unsupported")

Raised at Stdlib.failwith in file "stdlib.ml", line 29, characters 17-33
Called from Common.Make_parse.do_stf in file "bin/common.ml", line 106, characters 31-65
Called from Core_kernel__Command.For_unix.run.(fun) in file "src/command.ml", line 2453, characters 8-238
Called from Base__Exn.handle_uncaught_aux in file "src/exn.ml", line 111, characters 6-10
************************\n******** p4c stf result: ********\n************************\n
Writing temporary files into  ./tmpq8s2yakb
Executing  /usr/local/bin//p4c-bm2-ss -o ./tmpq8s2yakb/psa-recirculate-no-meta-bmv2.json /petr4/ci-test/testdata/p4_16_samples/psa-recirculate-no-meta-bmv2.p4
Exit code  1
Error compiling
/usr/local/share/p4c/p4include/bmv2/psa.p4(804): [--Wwarn=invalid] warning: PSA_Switch: the main package should be called V1Switch; are you using the wrong architecture?
package PSA_Switch<IH, IM, EH, EM, NM, CI2EM, CE2EM, RESUBM, RECIRCM> (
        ^^^^^^^^^^
/petr4/ci-test/testdata/p4_16_samples/psa-recirculate-no-meta-bmv2.p4(200): [--Werror=Target model error] error: package PSA_Switch: main package  match the expected model
Are you using an up-to-date v1model.p4?
PSA_Switch(ip, PacketReplicationEngine(), ep, BufferingQueueingEngine()) main;
                                                                         ^^^^

*** Test failed
