============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 20 2025  07:34:13 pm
  Module:                 riscv_core
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Instance                      Module         Cell Count  Cell Area  Net Area   Combinational    Buffer   Inverter     Flop     Latch   Clock-Gate   Memory   Macro   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                                                      27221  86803.362 34248.551       61444.062  1715.130   4809.204  18834.966   0.000        0.000    0.000   0.000   121051.913 
  u_exec0_u_alu                      biriscv_alu                 1337   3763.026  1472.499        3505.158     6.156    251.712      0.000   0.000        0.000    0.000   0.000     5235.525 
  u_exec1_u_alu                      biriscv_alu_1167            1345   3866.310  1470.865        3611.520     4.788    250.002      0.000   0.000        0.000    0.000   0.000     5337.175 
  u_frontend_u_decode_genblk1.u_dec0 biriscv_decoder              172    677.502   155.886         592.686    11.286     73.530      0.000   0.000        0.000    0.000   0.000      833.388 
  u_frontend_u_decode_genblk1.u_dec1 biriscv_decoder_2471         177    703.836   160.657         632.700    12.654     58.482      0.000   0.000        0.000    0.000   0.000      864.493 
