
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000059                       # Number of seconds simulated
sim_ticks                                    59014500                       # Number of ticks simulated
final_tick                                   59014500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114978                       # Simulator instruction rate (inst/s)
host_op_rate                                   122217                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77980861                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652576                       # Number of bytes of host memory used
host_seconds                                     0.76                       # Real time elapsed on the host
sim_insts                                       87009                       # Number of instructions simulated
sim_ops                                         92489                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           32960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 869                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          558506808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          173516678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     210388972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             942412458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     558506808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558506808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         558506808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         173516678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    210388972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            942412458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         869                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       869                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      58975500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   869                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.637427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.892765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.350467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           58     33.92%     33.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     25.73%     59.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     12.28%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      4.09%     76.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.68%     80.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.51%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.92%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.17%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20     11.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          171                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9450531                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                25744281                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4345000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10875.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29625.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       942.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    942.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      688                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67865.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   997920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   544500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5148000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31959900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4823250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               47033490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            858.843487                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      7857000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45100500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1037400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25773120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10242000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               40927935                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            747.542192                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     17143750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36040750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   12096                       # Number of BP lookups
system.cpu.branchPred.condPredicted              9994                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1518                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 7183                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    6493                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.393986                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     718                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                           118030                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              14172                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         110693                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       12096                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               7211                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         61503                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3089                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  382                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           109                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          547                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     32387                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   342                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              78257                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.526803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.271031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    22883     29.24%     29.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21840     27.91%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2959      3.78%     60.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30575     39.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                78257                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.102482                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.937838                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    13247                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 11679                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     51158                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   924                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1249                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  834                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   316                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 109012                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  5468                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1249                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    17399                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2972                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5468                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     47917                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  3252                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 104601                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1892                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    77                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      9                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     11                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2718                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              127171                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                510132                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           159195                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                113761                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    13410                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 91                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             88                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2062                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                23174                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7824                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               219                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              107                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     102517                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 216                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     99085                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               636                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           10244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        26743                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         78257                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.266149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.277432                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               33169     42.38%     42.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12919     16.51%     58.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               11549     14.76%     73.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               19415     24.81%     98.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1202      1.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           78257                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2850     16.54%     16.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    482      2.80%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  10322     59.89%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3580     20.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56367     56.89%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12855     12.97%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                22507     22.71%     92.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7353      7.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  99085                       # Type of FU issued
system.cpu.iq.rate                           0.839490                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       17234                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.173931                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             294220                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            112965                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        96068                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  77                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 116270                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      49                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               51                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2853                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          870                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1249                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     546                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    85                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              102747                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 23174                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 7824                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 88                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    84                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            334                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          948                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1282                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 96857                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 21497                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2228                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                        28688                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     8656                       # Number of branches executed
system.cpu.iew.exec_stores                       7191                       # Number of stores executed
system.cpu.iew.exec_rate                     0.820613                       # Inst execution rate
system.cpu.iew.wb_sent                          96200                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         96096                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     61936                       # num instructions producing a value
system.cpu.iew.wb_consumers                     91873                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.814166                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.674148                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            7894                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1223                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        76583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.207696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.023905                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        41653     54.39%     54.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        15790     20.62%     75.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7043      9.20%     84.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4941      6.45%     90.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1030      1.34%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1089      1.42%     93.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          977      1.28%     94.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          117      0.15%     94.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3943      5.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        76583                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                87009                       # Number of instructions committed
system.cpu.commit.committedOps                  92489                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          27275                       # Number of memory references committed
system.cpu.commit.loads                         20321                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                       8122                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     84845                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  274                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            52390     56.64%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12821     13.86%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20321     21.97%     92.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6954      7.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             92489                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  3943                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       172840                       # The number of ROB reads
system.cpu.rob.rob_writes                      202443                       # The number of ROB writes
system.cpu.timesIdled                             406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           39773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       87009                       # Number of Instructions Simulated
system.cpu.committedOps                         92489                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.356526                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.356526                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.737177                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.737177                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   146113                       # number of integer regfile reads
system.cpu.int_regfile_writes                   77601                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    353077                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    39844                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   29480                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                25                       # number of replacements
system.cpu.dcache.tags.tagsinuse           224.553307                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               26513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             69.044271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   224.553307                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.219290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.219290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.350586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             56818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            56818                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        21078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21078                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         5331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5331                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         26409                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            26409                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        26411                       # number of overall hits
system.cpu.dcache.overall_hits::total           26411                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1472                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1702                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1702                       # number of overall misses
system.cpu.dcache.overall_misses::total          1702                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13509230                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13509230                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     22831247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22831247                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       156000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       156000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     36340477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     36340477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     36340477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     36340477                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        21308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        28111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        28111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        28113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        28113                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010794                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.216375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.216375                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.060546                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060546                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.060541                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060541                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58735.782609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58735.782609                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15510.358016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15510.358016                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        78000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21351.631610                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21351.631610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21351.631610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21351.631610                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2130                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             154                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.831169                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           73                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1247                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1320                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1320                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          225                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          382                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          382                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9441264                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9441264                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5805498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5805498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     15246762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15246762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     15246762                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15246762                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013588                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60135.439490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60135.439490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25802.213333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25802.213333                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39912.989529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39912.989529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39912.989529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39912.989529                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               215                       # number of replacements
system.cpu.icache.tags.tagsinuse           259.428092                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               31652                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               595                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.196639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   259.428092                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.506695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.506695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             65361                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            65361                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        31652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           31652                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         31652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            31652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        31652                       # number of overall hits
system.cpu.icache.overall_hits::total           31652                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           731                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          731                       # number of overall misses
system.cpu.icache.overall_misses::total           731                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43737737                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43737737                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43737737                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43737737                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43737737                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43737737                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        32383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        32383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        32383                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        32383                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        32383                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        32383                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.022574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022574                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.022574                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022574                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.022574                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022574                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59832.745554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59832.745554                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59832.745554                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59832.745554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59832.745554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59832.745554                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15338                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               162                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    94.679012                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          596                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          596                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37005740                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37005740                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37005740                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37005740                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37005740                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37005740                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018405                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62090.167785                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62090.167785                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62090.167785                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62090.167785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62090.167785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62090.167785                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             1240                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1242                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   102                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   427.739788                       # Cycle average of tags in use
system.l2.tags.total_refs                         130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       652                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.199387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.926908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        327.425454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         78.126156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    19.261271                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.013054                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000641                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.019257                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8789                       # Number of tag accesses
system.l2.tags.data_accesses                     8789                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   81                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   35                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     116                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                9                       # number of Writeback hits
system.l2.Writeback_hits::total                     9                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   171                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    81                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   206                       # number of demand (read+write) hits
system.l2.demand_hits::total                      287                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   81                       # number of overall hits
system.l2.overall_hits::cpu.data                  206                       # number of overall hits
system.l2.overall_hits::total                     287                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                515                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                124                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   639                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  54                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 515                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 178                       # number of demand (read+write) misses
system.l2.demand_misses::total                    693                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                515                       # number of overall misses
system.l2.overall_misses::cpu.data                178                       # number of overall misses
system.l2.overall_misses::total                   693                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     36179250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      9203250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        45382500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4464500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4464500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36179250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      13667750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         49847000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36179250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     13667750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        49847000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              596                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 755                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            9                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 9                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               225                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               596                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  980                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              596                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 980                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.864094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.779874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.846358                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.240000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.240000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.864094                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.463542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707143                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.864094                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.463542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707143                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 70250.970874                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 74219.758065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 71021.126761                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 82675.925926                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82675.925926                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 70250.970874                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 76785.112360                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71929.292929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 70250.970874                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 76785.112360                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71929.292929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 14                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu.data             4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  18                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 18                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              625                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            231                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             50                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              906                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     31801750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7369000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     39170750                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     11080491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     11080491                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3751000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3751000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     31801750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     11120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     42921750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     31801750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     11120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     11080491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54002241                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.864094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.691824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.827815                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.222222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.864094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.416667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.688776                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.864094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.416667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.924490                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 61750.970874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 66990.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62673.200000                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47967.493506                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47967.493506                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        75020                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        75020                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 61750.970874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data        69500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63587.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 61750.970874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data        69500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47967.493506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59605.122517                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 819                       # Transaction distribution
system.membus.trans_dist::ReadResp                818                       # Transaction distribution
system.membus.trans_dist::ReadExReq                50                       # Transaction distribution
system.membus.trans_dist::ReadExResp               50                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               869                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     869    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 869                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1126558                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4588500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                755                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               754                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                9                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             225                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        25152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  63232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             285                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1274                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.223705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.416890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    989     77.63%     77.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    285     22.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1274                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             503500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            995750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            603236                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
