{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760689009487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760689009488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 16:16:48 2025 " "Processing started: Fri Oct 17 16:16:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760689009488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689009488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689009488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760689009905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760689009905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_iic_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_iic_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_iic_drive " "Found entity 1: tb_iic_drive" {  } { { "tb_iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/tb_iic_drive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760689018422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689018422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(28) " "Verilog HDL information at seg.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/seg.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760689018424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760689018424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689018424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m24lc64.v 1 1 " "Found 1 design units, including 1 entities, in source file m24lc64.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC64 " "Found entity 1: M24LC64" {  } { { "M24LC64.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/M24LC64.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760689018427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689018427 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key.v(24) " "Verilog HDL information at key.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "key.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/key.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760689018429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760689018430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689018430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IIC_SCL iic_scl iic_drive.v(26) " "Verilog HDL Declaration information at iic_drive.v(26): object \"IIC_SCL\" differs only in case from object \"iic_scl\" in the same scope" {  } { { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760689018432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file iic_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_drive " "Found entity 1: iic_drive" {  } { { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760689018432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689018432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760689018434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689018434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760689018469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_inst " "Elaborating entity \"key\" for hierarchy \"key:key_inst\"" {  } { { "top.v" "key_inst" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760689018489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_drive iic_drive:iic_drive_inst " "Elaborating entity \"iic_drive\" for hierarchy \"iic_drive:iic_drive_inst\"" {  } { { "top.v" "iic_drive_inst" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760689018491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 iic_drive.v(288) " "Verilog HDL assignment warning at iic_drive.v(288): truncated value with size 32 to match size of target (8)" {  } { { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760689018492 "|top|iic_drive:iic_drive_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 iic_drive.v(290) " "Verilog HDL assignment warning at iic_drive.v(290): truncated value with size 32 to match size of target (8)" {  } { { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760689018492 "|top|iic_drive:iic_drive_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "iic_drive.v(371) " "Verilog HDL Case Statement information at iic_drive.v(371): all case item expressions in this case statement are onehot" {  } { { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 371 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760689018492 "|top|iic_drive:iic_drive_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:seg_inst " "Elaborating entity \"seg\" for hierarchy \"seg:seg_inst\"" {  } { { "top.v" "seg_inst" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760689018493 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760689019001 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seg.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/seg.v" 69 -1 0 } } { "seg.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/seg.v" 44 -1 0 } } { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 47 -1 0 } } { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 36 -1 0 } } { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 101 -1 0 } } { "iic_drive.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/iic_drive.v" 100 -1 0 } } { "key.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/key.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1760689019011 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1760689019011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760689019124 "|top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760689019124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760689019193 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760689019856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/4T/Desktop/123/EX17_Mem_eeprom/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/4T/Desktop/123/EX17_Mem_eeprom/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689019896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760689020000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760689020000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "323 " "Implemented 323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760689020062 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760689020062 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1760689020062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Implemented 299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760689020062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760689020062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760689020099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 16:17:00 2025 " "Processing ended: Fri Oct 17 16:17:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760689020099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760689020099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760689020099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760689020099 ""}
