Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 24 14:40:30 2025
| Host         : The_Prospector running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 109
+-----------+------------------+--------------------------------+--------+
| Rule      | Severity         | Description                    | Checks |
+-----------+------------------+--------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 52     |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 34     |
| TIMING-18 | Warning          | Missing input or output delay  | 1      |
| TIMING-20 | Warning          | Non-clocked latch              | 21     |
| LATCH-1   | Advisory         | Existing latches in the design | 1      |
+-----------+------------------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[0].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[0].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[0].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[10].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[10].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[10].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[11].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[11].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[11].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[12].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[12].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[12].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[13].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[13].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[13].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[14].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[14].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[14].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[15].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[15].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[15].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[1].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[1].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[1].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[2].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[2].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[2].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[3].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[3].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[3].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[4].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[4].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[4].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[5].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[5].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[5].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[6].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[6].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[6].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[7].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[7].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[7].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[8].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[8].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[8].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[9].init/NotQ_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[9].init/NotQ_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin clockinit/genblk1[9].init/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin scaninit/LCdff/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin scaninit/Ldff/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin scaninit/RCdff/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin scaninit/Rdff/Q_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[0].init/NotQ_reg_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[0].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[0].init/NotQ_reg_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[0].init/NotQ_reg_C/CLR
clockinit/genblk1[0].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[10].init/NotQ_reg_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[10].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[10].init/NotQ_reg_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[10].init/NotQ_reg_C/CLR
clockinit/genblk1[10].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[11].init/NotQ_reg_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[11].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[11].init/NotQ_reg_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[11].init/NotQ_reg_C/CLR
clockinit/genblk1[11].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[12].init/NotQ_reg_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[12].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[12].init/NotQ_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[12].init/NotQ_reg_C/CLR
clockinit/genblk1[12].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[13].init/NotQ_reg_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[13].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[13].init/NotQ_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[13].init/NotQ_reg_C/CLR
clockinit/genblk1[13].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[14].init/NotQ_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[14].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[14].init/NotQ_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[14].init/NotQ_reg_C/CLR
clockinit/genblk1[14].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[15].init/NotQ_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[15].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[15].init/NotQ_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[15].init/NotQ_reg_C/CLR
clockinit/genblk1[15].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[1].init/NotQ_reg_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[1].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[1].init/NotQ_reg_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[1].init/NotQ_reg_C/CLR
clockinit/genblk1[1].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[2].init/NotQ_reg_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[2].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[2].init/NotQ_reg_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[2].init/NotQ_reg_C/CLR
clockinit/genblk1[2].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[3].init/NotQ_reg_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[3].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[3].init/NotQ_reg_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[3].init/NotQ_reg_C/CLR
clockinit/genblk1[3].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[4].init/NotQ_reg_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[4].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[4].init/NotQ_reg_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[4].init/NotQ_reg_C/CLR
clockinit/genblk1[4].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[5].init/NotQ_reg_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[5].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[5].init/NotQ_reg_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[5].init/NotQ_reg_C/CLR
clockinit/genblk1[5].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[6].init/NotQ_reg_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[6].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[6].init/NotQ_reg_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[6].init/NotQ_reg_C/CLR
clockinit/genblk1[6].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[7].init/NotQ_reg_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[7].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[7].init/NotQ_reg_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[7].init/NotQ_reg_C/CLR
clockinit/genblk1[7].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[8].init/NotQ_reg_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[8].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[8].init/NotQ_reg_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[8].init/NotQ_reg_C/CLR
clockinit/genblk1[8].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[9].init/NotQ_reg_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[9].init/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell clockinit/genblk1[9].init/NotQ_reg_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/genblk1[9].init/NotQ_reg_C/CLR
clockinit/genblk1[9].init/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell clockinit/initbase/NotQ_reg_LDC_i_1__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/initbase/NotQ_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell clockinit/initbase/NotQ_reg_LDC_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) clockinit/initbase/NotQ_reg_C/CLR, clockinit/initbase/NotQ_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch clockinit/genblk1[0].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[0].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch clockinit/genblk1[10].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[10].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch clockinit/genblk1[11].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[11].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch clockinit/genblk1[12].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[12].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch clockinit/genblk1[13].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[13].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch clockinit/genblk1[14].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[14].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch clockinit/genblk1[15].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[15].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch clockinit/genblk1[1].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[1].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch clockinit/genblk1[2].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[2].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch clockinit/genblk1[3].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[3].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch clockinit/genblk1[4].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[4].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch clockinit/genblk1[5].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[5].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch clockinit/genblk1[6].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[6].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch clockinit/genblk1[7].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[7].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch clockinit/genblk1[8].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[8].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch clockinit/genblk1[9].init/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/genblk1[9].init/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch clockinit/initbase/NotQ_reg_LDC cannot be properly analyzed as its control pin clockinit/initbase/NotQ_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch decodeinit/selected_sig_reg[0] cannot be properly analyzed as its control pin decodeinit/selected_sig_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch decodeinit/selected_sig_reg[1] cannot be properly analyzed as its control pin decodeinit/selected_sig_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch decodeinit/selected_sig_reg[2] cannot be properly analyzed as its control pin decodeinit/selected_sig_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch decodeinit/selected_sig_reg[3] cannot be properly analyzed as its control pin decodeinit/selected_sig_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 21 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


