1 12 ClockDivider 4 fast 64 D:/FPGA/verilog-labs/10-clock-divider/simulation/questa/rtl_work 0 0 0 0 41 0
1 9 testbench 4 fast 64 D:/FPGA/verilog-labs/10-clock-divider/simulation/questa/rtl_work 0 0 0 0 40 0
