

================================================================
== Vivado HLS Report for 'ip22zilog_convert_to_zs'
================================================================
* Date:           Tue May 26 02:23:06 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     209|    -|
|Register         |        -|      -|      85|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      85|     209|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  59|         14|    1|         14|
    |reg_132                     |   9|          2|   32|         64|
    |up_curregs_address0         |  33|          6|    7|         42|
    |up_curregs_address1         |  27|          5|    7|         35|
    |up_curregs_d0               |  33|          6|   32|        192|
    |up_curregs_d1               |  33|          6|   32|        192|
    |up_port_ignore_status_mask  |  15|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 209|         42|  143|        635|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  13|   0|   13|          0|
    |reg_132               |  32|   0|   32|          0|
    |reg_139               |  32|   0|   32|          0|
    |trunc_ln74_1_reg_214  |   8|   0|    8|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  85|   0|   85|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |   ip22zilog_convert_to_zs  | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |   ip22zilog_convert_to_zs  | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |   ip22zilog_convert_to_zs  | return value |
|ap_done                            | out |    1| ap_ctrl_hs |   ip22zilog_convert_to_zs  | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |   ip22zilog_convert_to_zs  | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |   ip22zilog_convert_to_zs  | return value |
|up_curregs_address0                | out |    7|  ap_memory |         up_curregs         |     array    |
|up_curregs_ce0                     | out |    1|  ap_memory |         up_curregs         |     array    |
|up_curregs_we0                     | out |    1|  ap_memory |         up_curregs         |     array    |
|up_curregs_d0                      | out |   32|  ap_memory |         up_curregs         |     array    |
|up_curregs_q0                      |  in |   32|  ap_memory |         up_curregs         |     array    |
|up_curregs_address1                | out |    7|  ap_memory |         up_curregs         |     array    |
|up_curregs_ce1                     | out |    1|  ap_memory |         up_curregs         |     array    |
|up_curregs_we1                     | out |    1|  ap_memory |         up_curregs         |     array    |
|up_curregs_d1                      | out |   32|  ap_memory |         up_curregs         |     array    |
|up_curregs_q1                      |  in |   32|  ap_memory |         up_curregs         |     array    |
|up_parity_mask                     | out |   32|   ap_vld   |       up_parity_mask       |    pointer   |
|up_parity_mask_ap_vld              | out |    1|   ap_vld   |       up_parity_mask       |    pointer   |
|up_port_read_status_mask           | out |   32|   ap_vld   |  up_port_read_status_mask  |    pointer   |
|up_port_read_status_mask_ap_vld    | out |    1|   ap_vld   |  up_port_read_status_mask  |    pointer   |
|up_port_ignore_status_mask         | out |   32|   ap_vld   | up_port_ignore_status_mask |    pointer   |
|up_port_ignore_status_mask_ap_vld  | out |    1|   ap_vld   | up_port_ignore_status_mask |    pointer   |
|cflag                              |  in |   32|   ap_none  |            cflag           |    scalar    |
|iflag                              |  in |   32|   ap_none  |            iflag           |    scalar    |
|brg                                |  in |   32|   ap_none  |             brg            |    scalar    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%up_curregs_addr = getelementptr [100 x i32]* %up_curregs, i64 0, i64 0" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:67]   --->   Operation 14 'getelementptr' 'up_curregs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:67]   --->   Operation 15 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 16 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:68]   --->   Operation 16 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%up_curregs_addr_3 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 17 'getelementptr' 'up_curregs_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.66ns)   --->   "%up_curregs_load_6 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 18 'load' 'up_curregs_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 19 [2/2] (2.66ns)   --->   "%up_curregs_load = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71]   --->   Operation 19 'load' 'up_curregs_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 20 [1/2] (2.66ns)   --->   "%up_curregs_load_6 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 20 'load' 'up_curregs_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %up_curregs_load_6, i32 4, i32 31)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %up_curregs_load_6 to i2" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 22 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i2.i2(i28 %tmp, i2 0, i2 %trunc_ln103)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 23 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.66ns)   --->   "store volatile i32 %and_ln, i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 24 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 25 [1/2] (2.66ns)   --->   "%up_curregs_load = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71]   --->   Operation 25 'load' 'up_curregs_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 26 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71]   --->   Operation 26 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 27 [2/2] (2.66ns)   --->   "%up_curregs_load_7 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107]   --->   Operation 27 'load' 'up_curregs_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 5.32>
ST_5 : Operation 28 [2/2] (2.66ns)   --->   "%up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72]   --->   Operation 28 'load' 'up_curregs_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 29 [1/2] (2.66ns)   --->   "%up_curregs_load_7 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107]   --->   Operation 29 'load' 'up_curregs_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 30 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_7, i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107]   --->   Operation 30 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 31 [1/2] (2.66ns)   --->   "%up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72]   --->   Operation 31 'load' 'up_curregs_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%up_curregs_addr_1 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 3" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78]   --->   Operation 32 'getelementptr' 'up_curregs_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [2/2] (2.66ns)   --->   "%up_curregs_load_2 = load volatile i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78]   --->   Operation 33 'load' 'up_curregs_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%up_curregs_addr_2 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 5" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:79]   --->   Operation 34 'getelementptr' 'up_curregs_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (2.66ns)   --->   "%up_curregs_load_3 = load volatile i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:79]   --->   Operation 35 'load' 'up_curregs_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 36 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_1, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 37 [1/2] (2.66ns)   --->   "%up_curregs_load_2 = load volatile i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78]   --->   Operation 37 'load' 'up_curregs_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 38 [1/2] (2.66ns)   --->   "%up_curregs_load_3 = load volatile i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:79]   --->   Operation 38 'load' 'up_curregs_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 39 [2/2] (2.66ns)   --->   "%up_curregs_load_8 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:111]   --->   Operation 39 'load' 'up_curregs_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 40 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_2, i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 41 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_3, i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:79]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 42 [1/2] (2.66ns)   --->   "%up_curregs_load_8 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:111]   --->   Operation 42 'load' 'up_curregs_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%brg_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %brg)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:63]   --->   Operation 43 'read' 'brg_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %brg_read to i8" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:73]   --->   Operation 44 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %trunc_ln73 to i32" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:73]   --->   Operation 45 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (2.66ns)   --->   "store volatile i32 %zext_ln73, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:73]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %brg_read, i32 8, i32 15)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:74]   --->   Operation 47 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_8, i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:111]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 49 [2/2] (2.66ns)   --->   "%up_curregs_load_4 = load volatile i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98]   --->   Operation 49 'load' 'up_curregs_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 50 [2/2] (2.66ns)   --->   "%up_curregs_load_5 = load volatile i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:99]   --->   Operation 50 'load' 'up_curregs_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %trunc_ln74_1 to i32" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:74]   --->   Operation 51 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (2.66ns)   --->   "store volatile i32 %zext_ln74, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:74]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 53 [1/2] (2.66ns)   --->   "%up_curregs_load_4 = load volatile i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98]   --->   Operation 53 'load' 'up_curregs_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 54 [1/2] (2.66ns)   --->   "%up_curregs_load_5 = load volatile i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:99]   --->   Operation 54 'load' 'up_curregs_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 55 [2/2] (2.66ns)   --->   "%up_curregs_load_9 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:113]   --->   Operation 55 'load' 'up_curregs_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 56 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_4, i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 57 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_5, i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:99]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 58 [1/2] (2.66ns)   --->   "%up_curregs_load_9 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:113]   --->   Operation 58 'load' 'up_curregs_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 0)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:123]   --->   Operation 59 'write' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %up_curregs), !map !215"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_parity_mask), !map !221"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_read_status_mask), !map !225"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_ignore_status_mask), !map !229"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cflag), !map !233"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %iflag), !map !239"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %brg), !map !243"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @ip22zilog_convert_to) nounwind"   --->   Operation 67 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:75]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_parity_mask, i32 255)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:100]   --->   Operation 69 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_9, i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:113]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_read_status_mask, i32 0)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:117]   --->   Operation 71 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 255)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:133]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:134]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ up_curregs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ up_parity_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ up_port_read_status_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ up_port_ignore_status_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cflag]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iflag]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ brg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
up_curregs_addr   (getelementptr ) [ 00111111111111]
store_ln67        (store         ) [ 00000000000000]
store_ln68        (store         ) [ 00000000000000]
up_curregs_addr_3 (getelementptr ) [ 00011111111111]
up_curregs_load_6 (load          ) [ 00000000000000]
tmp               (partselect    ) [ 00000000000000]
trunc_ln103       (trunc         ) [ 00000000000000]
and_ln            (bitconcatenate) [ 00000000000000]
store_ln103       (store         ) [ 00000000000000]
up_curregs_load   (load          ) [ 00000000000000]
store_ln71        (store         ) [ 00000000000000]
up_curregs_load_7 (load          ) [ 00000000000000]
store_ln107       (store         ) [ 00000000000000]
up_curregs_load_1 (load          ) [ 00000001000000]
up_curregs_addr_1 (getelementptr ) [ 00000001111110]
up_curregs_addr_2 (getelementptr ) [ 00000001111110]
store_ln72        (store         ) [ 00000000000000]
up_curregs_load_2 (load          ) [ 00000000100000]
up_curregs_load_3 (load          ) [ 00000000100000]
store_ln78        (store         ) [ 00000000000000]
store_ln79        (store         ) [ 00000000000000]
up_curregs_load_8 (load          ) [ 00000000010000]
brg_read          (read          ) [ 00000000000000]
trunc_ln73        (trunc         ) [ 00000000000000]
zext_ln73         (zext          ) [ 00000000000000]
store_ln73        (store         ) [ 00000000000000]
trunc_ln74_1      (partselect    ) [ 00000000001100]
store_ln111       (store         ) [ 00000000000000]
zext_ln74         (zext          ) [ 00000000000000]
store_ln74        (store         ) [ 00000000000000]
up_curregs_load_4 (load          ) [ 00000000000010]
up_curregs_load_5 (load          ) [ 00000000000010]
store_ln98        (store         ) [ 00000000000000]
store_ln99        (store         ) [ 00000000000000]
up_curregs_load_9 (load          ) [ 00000000000001]
write_ln123       (write         ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule ) [ 00000000000000]
store_ln75        (store         ) [ 00000000000000]
write_ln100       (write         ) [ 00000000000000]
store_ln113       (store         ) [ 00000000000000]
write_ln117       (write         ) [ 00000000000000]
write_ln133       (write         ) [ 00000000000000]
ret_ln134         (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="up_curregs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_curregs"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="up_parity_mask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_parity_mask"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="up_port_read_status_mask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_port_read_status_mask"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="up_port_ignore_status_mask">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_port_ignore_status_mask"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cflag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cflag"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="iflag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iflag"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="brg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip22zilog_convert_to"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="brg_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brg_read/9 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="9" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/12 write_ln133/13 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln100_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/13 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln117_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/13 "/>
</bind>
</comp>

<comp id="83" class="1004" name="up_curregs_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="up_curregs_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="7" slack="0"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
<pin id="109" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln67/1 store_ln68/2 up_curregs_load_6/2 up_curregs_load/3 store_ln103/3 store_ln71/4 up_curregs_load_7/4 up_curregs_load_1/5 store_ln107/5 up_curregs_load_2/6 up_curregs_load_3/6 store_ln72/7 up_curregs_load_8/7 store_ln78/8 store_ln79/8 store_ln73/9 store_ln111/9 up_curregs_load_4/10 up_curregs_load_5/10 store_ln74/11 up_curregs_load_9/11 store_ln98/12 store_ln99/12 store_ln75/13 store_ln113/13 "/>
</bind>
</comp>

<comp id="98" class="1004" name="up_curregs_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="up_curregs_addr_3/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="up_curregs_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="up_curregs_addr_1/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="up_curregs_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="up_curregs_addr_2/6 "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="up_curregs_load_1 up_curregs_load_2 up_curregs_load_8 up_curregs_load_4 up_curregs_load_9 "/>
</bind>
</comp>

<comp id="139" class="1005" name="reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="up_curregs_load_3 up_curregs_load_5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="28" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="0" index="3" bw="6" slack="0"/>
<pin id="149" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln103_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="and_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="28" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="2" slack="0"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln73_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln73_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln74_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="0" index="3" bw="5" slack="0"/>
<pin id="183" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_1/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln74_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="2"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/11 "/>
</bind>
</comp>

<comp id="192" class="1005" name="up_curregs_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="1"/>
<pin id="194" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="up_curregs_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="up_curregs_addr_3_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="up_curregs_addr_3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="up_curregs_addr_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="1"/>
<pin id="206" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="up_curregs_addr_1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="up_curregs_addr_2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="up_curregs_addr_2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="trunc_ln74_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="2"/>
<pin id="216" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln74_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="50" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="83" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="111"><net_src comp="91" pin="7"/><net_sink comp="91" pin=4"/></net>

<net id="112"><net_src comp="91" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="91" pin=4"/></net>

<net id="135"><net_src comp="91" pin="7"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="91" pin=4"/></net>

<net id="137"><net_src comp="91" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="142"><net_src comp="91" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="91" pin="7"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="91" pin="7"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="144" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="168"><net_src comp="158" pin="4"/><net_sink comp="91" pin=1"/></net>

<net id="172"><net_src comp="52" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="91" pin=4"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="52" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="91" pin=4"/></net>

<net id="195"><net_src comp="83" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="201"><net_src comp="98" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="207"><net_src comp="113" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="212"><net_src comp="122" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="217"><net_src comp="178" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: up_curregs | {1 2 3 4 5 7 8 9 11 12 13 }
	Port: up_parity_mask | {13 }
	Port: up_port_read_status_mask | {13 }
	Port: up_port_ignore_status_mask | {12 13 }
 - Input state : 
	Port: ip22zilog_convert_to_zs : up_curregs | {2 3 4 5 6 7 8 10 11 12 }
	Port: ip22zilog_convert_to_zs : brg | {9 }
  - Chain level:
	State 1
		store_ln67 : 1
	State 2
		up_curregs_load_6 : 1
	State 3
		tmp : 1
		trunc_ln103 : 1
		and_ln : 2
		store_ln103 : 3
	State 4
		store_ln71 : 1
	State 5
		store_ln107 : 1
	State 6
		up_curregs_load_2 : 1
		up_curregs_load_3 : 1
	State 7
	State 8
	State 9
		zext_ln73 : 1
		store_ln73 : 2
	State 10
	State 11
		store_ln74 : 1
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |   brg_read_read_fu_52   |
|----------|-------------------------|
|          |     grp_write_fu_58     |
|   write  | write_ln100_write_fu_66 |
|          | write_ln117_write_fu_74 |
|----------|-------------------------|
|partselect|        tmp_fu_144       |
|          |   trunc_ln74_1_fu_178   |
|----------|-------------------------|
|   trunc  |    trunc_ln103_fu_154   |
|          |    trunc_ln73_fu_169    |
|----------|-------------------------|
|bitconcatenate|      and_ln_fu_158      |
|----------|-------------------------|
|   zext   |     zext_ln73_fu_173    |
|          |     zext_ln74_fu_188    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|         reg_132         |   32   |
|         reg_139         |   32   |
|   trunc_ln74_1_reg_214  |    8   |
|up_curregs_addr_1_reg_204|    7   |
|up_curregs_addr_2_reg_209|    7   |
|up_curregs_addr_3_reg_198|    7   |
| up_curregs_addr_reg_192 |    7   |
+-------------------------+--------+
|          Total          |   100  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_58 |  p2  |   2  |   9  |   18   |
| grp_access_fu_91 |  p0  |   5  |   7  |   35   ||    27   |
| grp_access_fu_91 |  p1  |   5  |  32  |   160  ||    27   |
| grp_access_fu_91 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_91 |  p4  |   5  |   7  |   35   ||    27   |
|      reg_132     |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   312  ||  7.188  ||   117   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   117  |
|  Register |    -   |   100  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   100  |   117  |
+-----------+--------+--------+--------+
