# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 1-frame_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:29 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v 
# -- Compiling module main
# ** Warning: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(25): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(170): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	main
# End time: 15:40:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/UART_Tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:29 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/UART_Tx.v 
# -- Compiling module UART_Tx
# 
# Top level modules:
# 	UART_Tx
# End time: 15:40:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/exposition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:29 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/exposition.v 
# -- Compiling module Exposition
# 
# Top level modules:
# 	Exposition
# End time: 15:40:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/time_of_hold_hv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:29 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/time_of_hold_hv.v 
# -- Compiling module time_of_hold_HV
# 
# Top level modules:
# 	time_of_hold_HV
# End time: 15:40:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/spi_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:29 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/spi_tx.v 
# -- Compiling module SPI_TX
# 
# Top level modules:
# 	SPI_TX
# End time: 15:40:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:29 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/uart_rx.v 
# -- Compiling module UART_Rx
# 
# Top level modules:
# 	UART_Rx
# End time: 15:40:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/my_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:29 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/my_ram.v 
# -- Compiling module my_RAM
# 
# Top level modules:
# 	my_RAM
# End time: 15:40:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system/simulation/modelsim {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:29 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 15:40:29 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  main_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" main_vlg_tst 
# Start time: 15:40:30 on Dec 01,2021
# Loading work.main_vlg_tst
# Loading work.main
# Loading work.Exposition
# Loading work.time_of_hold_HV
# Loading work.SPI_TX
# Loading work.UART_Rx
# Loading work.UART_Tx
# Loading work.my_RAM
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v
# ** Error: (vsim-3063) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): Port 'f' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Missing connection for port 'launch_5kV'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Missing connection for port 'launch_ex'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Missing connection for port 'EX_OUT'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Missing connection for port 'OUT_5kv'.
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(64): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/TH1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/time_of_hold_hv.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(64): [TFMPC] - Missing connection for port 'delay'.
# ** Error (suppressible): (vsim-3053) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(66): Illegal output or inout port connection for port 'cs'.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/s1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/spi_tx.v
# ** Error (suppressible): (vsim-3053) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(66): Illegal output or inout port connection for port 'sdi'.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/s1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/spi_tx.v
# ** Error (suppressible): (vsim-3053) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(66): Illegal output or inout port connection for port 'out_spi_clk'.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/s1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/spi_tx.v
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(70): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/u1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/uart_rx.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(70): [TFMPC] - Missing connection for port 'UART_clk'.
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(73): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/t1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/UART_Tx.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(73): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(73): [TFMPC] - Missing connection for port 'UART_clk'.
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(75): [TFMPC] - Too few port connections. Expected 10, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/r1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/my_ram.v
# ** Error (suppressible): (vsim-3053) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(75): Illegal output or inout port connection for port 'thhv'.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/r1 File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/my_ram.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(75): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(75): [TFMPC] - Missing connection for port 'data_out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v(75): [TFMPC] - Missing connection for port 'res_value'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./1-frame_run_msim_rtl_verilog.do PAUSED at line 18
# End time: 15:40:33 on Dec 01,2021, Elapsed time: 0:00:03
# Errors: 5, Warnings: 16
