$date
	Thu Feb 22 20:12:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TestPulseWiden $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out $end
$var reg 1 $ clk $end
$var reg 1 % in $end
$scope module pw1 $end
$var wire 1 $ clk $end
$var wire 1 % in $end
$var wire 1 # out $end
$var parameter 32 & RATIO $end
$var reg 3 ' cnt [2:0] $end
$upscope $end
$scope module pw2 $end
$var wire 1 $ clk $end
$var wire 1 % in $end
$var wire 1 " out $end
$var parameter 32 ( RATIO $end
$var reg 2 ) cnt [1:0] $end
$upscope $end
$scope module pw3 $end
$var wire 1 $ clk $end
$var wire 1 % in $end
$var wire 1 ! out $end
$var parameter 32 * RATIO $end
$var reg 2 + cnt [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b10 (
b100 &
$end
#0
$dumpvars
b0 +
b0 )
b0 '
0%
0$
0#
0"
0!
$end
#5
1$
#10
0$
#15
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
0$
#44
1%
#45
1#
b100 '
1"
b10 )
1!
b11 +
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
0%
#105
b11 '
b1 )
b10 +
1$
#110
0$
#115
b1 +
0"
b0 )
b10 '
1$
#120
0$
#125
b1 '
0!
b0 +
1$
#130
0$
#135
0#
b0 '
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
1%
