# Test `seer_resolve` moves reducing operation up front
read_verilog << EOF
module top(input clk, input rst, input [1:0] a, output b);
  wire [1:0] c;
  SEER #(
  	.WIDTH(2),
  	.OFFSET(-5)
  ) m1(.A(a), .Y(c));
  SEER #(
  	.WIDTH(1),
  	.OFFSET(-5)
  ) m2(.A(^c), .Y(b));
endmodule
EOF

read_verilog -sv support/lib.v
seer_resolve
seer_timetravel
seer_merge
clean -purge
seer_stat -assert-max 10
