<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>RPort<br>
<small>
[<a class="el" href="group__xg_nut_arch_h8300h.html">H8/300H</a>]</small>
</h1>RPort hardware specification.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for RPort:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_r_port_cfg.png" border="0" alt="" usemap="#group____xg__r__port__cfg_map">
<map name="group____xg__r__port__cfg_map">
<area shape="rect" href="group__xg_nut_arch_h8300h.html" title="Renesas 16 Bit CPU." alt="H8/300H" coords="17,5,79,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_r_port_cfg.html#g2ee4419218a059be2a3d226eeb719bf7">NutInitSysIrq</a>()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_r_port_cfg.html#g447391ab729ba80e599354bd4a4ecace">NIC_IO_BASE</a>&nbsp;&nbsp;&nbsp;(0x800000UL + 0x300UL)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_r_port_cfg.html#g9f874ec52b790d78e67e5931d9dd551d">NicIntIsEnabled</a>()&nbsp;&nbsp;&nbsp;(INTC.IER.BIT.IRQ0E == 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_r_port_cfg.html#gcb3c81bd909db94c1f766e22dbc8e3bc">NicDisableInt</a>()&nbsp;&nbsp;&nbsp;INTC.IER.BIT.IRQ0E = 0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_r_port_cfg.html#g483cfe555bff2540cad3985b32f2d062">NicEnableInt</a>()&nbsp;&nbsp;&nbsp;INTC.IER.BIT.IRQ0E = 1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_r_port_cfg.html#g9b1633c464250837a86f0dcd10257254">NicMcu16bitBus</a>()&nbsp;&nbsp;&nbsp;BSC.ABWCR.BIT.ABW4 = 0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_r_port_cfg.html#g30cd60565e6d67bd3ec3a49daf1158f2">NicMcu8bitBus</a>()&nbsp;&nbsp;&nbsp;BSC.ABWCR.BIT.ABW4 = 1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_r_port_cfg.html#g8a91740a6d50dd9e2db797f7399e856b">RTL_SIGNAL</a>&nbsp;&nbsp;&nbsp;sig_INT0</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
RPort hardware specification. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g2ee4419218a059be2a3d226eeb719bf7"></a><!-- doxytag: member="rport.h::NutInitSysIrq" ref="g2ee4419218a059be2a3d226eeb719bf7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NutInitSysIrq          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">INTC.ISCR.BIT.IRQ0SC = 0;           \
    INTC.IPRA.BIT._IRQ0  = 0;
</pre></div>Low level sensing interrupt; Very important! High poriority; CKE1-0 in SCR, default setting; C/A# in SMR, default setting; P95DDR, default setting: P9DDR = B_1100_0000; SCI1.SMR.BIT.CA = 0; 
<p>Definition at line <a class="el" href="rport_8h-source.html#l00060">60</a> of file <a class="el" href="rport_8h-source.html">rport.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g447391ab729ba80e599354bd4a4ecace"></a><!-- doxytag: member="rport.h::NIC_IO_BASE" ref="g447391ab729ba80e599354bd4a4ecace" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_IO_BASE&nbsp;&nbsp;&nbsp;(0x800000UL + 0x300UL)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IO base address of RTL chip. 
<p>Definition at line <a class="el" href="rport_8h-source.html#l00067">67</a> of file <a class="el" href="rport_8h-source.html">rport.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9f874ec52b790d78e67e5931d9dd551d"></a><!-- doxytag: member="rport.h::NicIntIsEnabled" ref="g9f874ec52b790d78e67e5931d9dd551d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NicIntIsEnabled          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(INTC.IER.BIT.IRQ0E == 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Check Nic Int is set or not 
<p>Definition at line <a class="el" href="rport_8h-source.html#l00072">72</a> of file <a class="el" href="rport_8h-source.html">rport.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcb3c81bd909db94c1f766e22dbc8e3bc"></a><!-- doxytag: member="rport.h::NicDisableInt" ref="gcb3c81bd909db94c1f766e22dbc8e3bc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NicDisableInt          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;INTC.IER.BIT.IRQ0E = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable Nic Interruption 
<p>Definition at line <a class="el" href="rport_8h-source.html#l00077">77</a> of file <a class="el" href="rport_8h-source.html">rport.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g483cfe555bff2540cad3985b32f2d062"></a><!-- doxytag: member="rport.h::NicEnableInt" ref="g483cfe555bff2540cad3985b32f2d062" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NicEnableInt          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;INTC.IER.BIT.IRQ0E = 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable Nic Interruption 
<p>Definition at line <a class="el" href="rport_8h-source.html#l00082">82</a> of file <a class="el" href="rport_8h-source.html">rport.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9b1633c464250837a86f0dcd10257254"></a><!-- doxytag: member="rport.h::NicMcu16bitBus" ref="g9b1633c464250837a86f0dcd10257254" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NicMcu16bitBus          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;BSC.ABWCR.BIT.ABW4 = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Switch MCU data bus (area 4) into 16 bit mode 
<p>Definition at line <a class="el" href="rport_8h-source.html#l00087">87</a> of file <a class="el" href="rport_8h-source.html">rport.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g30cd60565e6d67bd3ec3a49daf1158f2"></a><!-- doxytag: member="rport.h::NicMcu8bitBus" ref="g30cd60565e6d67bd3ec3a49daf1158f2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NicMcu8bitBus          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;BSC.ABWCR.BIT.ABW4 = 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Switch MCU data bus (area 4) into 8 bit mode 
<p>Definition at line <a class="el" href="rport_8h-source.html#l00092">92</a> of file <a class="el" href="rport_8h-source.html">rport.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8a91740a6d50dd9e2db797f7399e856b"></a><!-- doxytag: member="rport.h::RTL_SIGNAL" ref="g8a91740a6d50dd9e2db797f7399e856b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_SIGNAL&nbsp;&nbsp;&nbsp;sig_INT0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
interruption signal handler of RTL_SIGNAL_BIT. 
<p>Definition at line <a class="el" href="rport_8h-source.html#l00097">97</a> of file <a class="el" href="rport_8h-source.html">rport.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
