# nano-rv32i-cpu

This is a course lab project for ZJU CS2051M Computer Architecture (24 fall). Thanks to TAs for providing the framework for this project. This repository contains the verilog code for a simple RV32I CPU featuring the following:

- Lab 1: RISC-V (RV32I) CPU with pipelining and forwarding
- Lab 2: Exception and Interrupt handling
- Lab 3: Dynamic Branch Prediction (BHT and BTB)
- Lab 4: L1 Cache
- Lab 5: Scoreboard Out-of-Order Execution
- Lab 6: Tomasulo Out-of-Order Execution

## Notes

Please be aware of [Code of Academic Honesty](https://www.zhihu.com/question/68235594/answer/261395370).
