

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_ps_i'
================================================================
* Date:           Wed Apr 12 06:47:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ps_i    |       19|       19|         5|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %AB"   --->   Operation 9 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln145_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln145_3"   --->   Operation 10 'read' 'trunc_ln145_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln145_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln145_2"   --->   Operation 11 'read' 'trunc_ln145_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_24"   --->   Operation 12 'read' 'tmp_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_23"   --->   Operation 13 'read' 'tmp_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_22"   --->   Operation 14 'read' 'tmp_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_21"   --->   Operation 15 'read' 'tmp_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_20"   --->   Operation 16 'read' 'tmp_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_19"   --->   Operation 17 'read' 'tmp_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_18"   --->   Operation 18 'read' 'tmp_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_17"   --->   Operation 19 'read' 'tmp_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_16"   --->   Operation 20 'read' 'tmp_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_15"   --->   Operation 21 'read' 'tmp_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_14"   --->   Operation 22 'read' 'tmp_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_13"   --->   Operation 23 'read' 'tmp_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tempB_a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tempB_a_1"   --->   Operation 24 'read' 'tempB_a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tempB_a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tempB_a"   --->   Operation 25 'read' 'tempB_a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln23"   --->   Operation 26 'read' 'zext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %i" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 30 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i, i5 16" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 31 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %i, i5 1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 33 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc42.split, void %for.inc48.exitStub" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 34 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %i" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 35 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln26, i6 %zext_ln23_read" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 37 'zext' 'p_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %p_cast" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 38 'getelementptr' 'A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i512 %AB, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 39 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 40 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %add_ln26, i5 %i_1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 41 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 42 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 43 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 44 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tempB_a_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 44 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tempB_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 45 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_13_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 46 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 47 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 48 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_16_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 49 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_17_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 50 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_18_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 51 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_19_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 52 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_20_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 53 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_21_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 54 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_22_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 55 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_23_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 56 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_24_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 57 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %trunc_ln145_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 58 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %trunc_ln145_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 59 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 60 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i512 %AB_load" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 61 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tempB_a_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 62 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tempB_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 64 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_13_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 67 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 68 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 69 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 70 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 71 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_16_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_17_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 74 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 75 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_18_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 76 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_19_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_20_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 81 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_21_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 82 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_22_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_23_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 87 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_24_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 88 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %trunc_ln145_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %trunc_ln145_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [E:/Xilinx/Vitis/LabB/solution4/directives.tcl:7]   --->   Operation 93 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 94 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %mul_ln28, i32 %trunc_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (2.55ns)   --->   "%add_ln28_1 = add i32 %tmp_s, i32 %mul_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln28_2 = add i32 %tmp_1, i32 %mul_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (2.55ns)   --->   "%add_ln28_3 = add i32 %tmp_2, i32 %mul_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %tmp_3, i32 %mul_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln28_5 = add i32 %tmp_4, i32 %mul_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln28_6 = add i32 %tmp_5, i32 %mul_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'add' 'add_ln28_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln28_7 = add i32 %tmp_6, i32 %mul_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'add' 'add_ln28_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln28_8 = add i32 %tmp_7, i32 %mul_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 103 'add' 'add_ln28_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln28_9 = add i32 %tmp_8, i32 %mul_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 104 'add' 'add_ln28_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln28_10 = add i32 %tmp_9, i32 %mul_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 105 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln28_11 = add i32 %tmp_10, i32 %mul_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 106 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln28_12 = add i32 %tmp_11, i32 %mul_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 107 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln28_13 = add i32 %tmp_12, i32 %mul_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 108 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln28_14 = add i32 %tmp_25, i32 %mul_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln28_15 = add i32 %tmp_26, i32 %mul_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_15, i32 %add_ln28_14, i32 %add_ln28_13, i32 %add_ln28_12, i32 %add_ln28_11, i32 %add_ln28_10, i32 %add_ln28_9, i32 %add_ln28_8, i32 %add_ln28_7, i32 %add_ln28_6, i32 %add_ln28_5, i32 %add_ln28_4, i32 %add_ln28_3, i32 %add_ln28_2, i32 %add_ln28_1, i32 %add_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 111 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr, i512 %tmp_27, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 112 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc42" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 113 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0 ns)
	'load' operation ('i', LabB/BlockMatrix_design.cpp:26) on local variable 'i' [42]  (0 ns)
	'add' operation ('add_ln26', LabB/BlockMatrix_design.cpp:26) [46]  (1.78 ns)
	'store' operation ('store_ln26', LabB/BlockMatrix_design.cpp:26) of variable 'add_ln26', LabB/BlockMatrix_design.cpp:26 on local variable 'i' [108]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load', LabB/BlockMatrix_design.cpp:28) on array 'A' [58]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', LabB/BlockMatrix_design.cpp:28) [59]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', LabB/BlockMatrix_design.cpp:28) [59]  (6.91 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln28', LabB/BlockMatrix_design.cpp:28) [60]  (2.55 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [107]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
