#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Feb 23 19:46:40 2017
# Process ID: 10332
# Current directory: C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11136 C:\Users\Dingler\Documents\ProjectDaltonismo\Daltonismo\Daltonismo.xpr
# Log file: C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/vivado.log
# Journal file: C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/Daltonismo.xpr
INFO: [Project 1-313] Project file moved from 'G:/Cody DALTonismo/ProjectDaltonismo/Daltonismo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 745.836 ; gain = 99.879
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276723443B
set_property PROGRAM.FILE {C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices xc7a200t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROGRAM.FILE {C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices xc7a200t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 849.930 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Feb 23 20:05:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/Daltonismo.runs/synth_1/runme.log
[Thu Feb 23 20:05:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/Daltonismo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 893 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/.Xil/Vivado-10332-DESKTOP-IINKG52/dcp/top_module_early.xdc]
Finished Parsing XDC File [C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/.Xil/Vivado-10332-DESKTOP-IINKG52/dcp/top_module_early.xdc]
Parsing XDC File [C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/.Xil/Vivado-10332-DESKTOP-IINKG52/dcp/top_module.xdc]
Finished Parsing XDC File [C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/.Xil/Vivado-10332-DESKTOP-IINKG52/dcp/top_module.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1177.371 ; gain = 11.902
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1177.371 ; gain = 11.902
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 1299.305 ; gain = 389.027
open_report: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1300.402 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROGRAM.FILE {C:/Users/Dingler/Documents/ProjectDaltonismo/Daltonismo/Daltonismo.runs/impl_1/top_module.bit} [lindex [get_hw_devices xc7a200t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1336.590 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
