============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = E:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     19234
   Run Date =   Wed Aug 28 21:40:02 2024

   Run on =     ERIKPSW
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  4.674126s wall, 2.531250s user + 0.046875s system = 2.578125s CPU (55.2%)

RUN-1004 : used memory is 454 MB, reserved memory is 418 MB, peak memory is 483 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.541158s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 500 MB, reserved memory is 462 MB, peak memory is 516 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.792839s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.8%)

RUN-1004 : used memory is 500 MB, reserved memory is 462 MB, peak memory is 516 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 9 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.693557s wall, 0.359375s user + 0.125000s system = 0.484375s CPU (28.6%)

RUN-1004 : used memory is 419 MB, reserved memory is 447 MB, peak memory is 516 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.396001s wall, 0.093750s user + 0.281250s system = 0.375000s CPU (5.9%)

RUN-1004 : used memory is 471 MB, reserved memory is 478 MB, peak memory is 516 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.616974s wall, 0.156250s user + 0.296875s system = 0.453125s CPU (6.8%)

RUN-1004 : used memory is 471 MB, reserved memory is 478 MB, peak memory is 516 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.467104s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 478 MB, reserved memory is 485 MB, peak memory is 516 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.704857s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 478 MB, reserved memory is 485 MB, peak memory is 516 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.467457s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 481 MB, reserved memory is 488 MB, peak memory is 516 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.670587s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 481 MB, reserved memory is 488 MB, peak memory is 516 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 8 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.500095s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 482 MB, reserved memory is 490 MB, peak memory is 516 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.701471s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 482 MB, reserved memory is 490 MB, peak memory is 516 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.478003s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 481 MB, reserved memory is 490 MB, peak memory is 516 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.672998s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 481 MB, reserved memory is 490 MB, peak memory is 516 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.441632s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 540 MB, reserved memory is 519 MB, peak memory is 558 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.651059s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 540 MB, reserved memory is 519 MB, peak memory is 558 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 12 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.442551s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 545 MB, reserved memory is 525 MB, peak memory is 563 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.664244s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 545 MB, reserved memory is 525 MB, peak memory is 563 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: literal value 'd2 truncated to fit in 1 bits in ../src/onehot2binary.v(153)
HDL-5007 WARNING: literal value 'd3 truncated to fit in 1 bits in ../src/onehot2binary.v(154)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 10 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.436318s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 547 MB, reserved memory is 527 MB, peak memory is 565 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.652453s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 547 MB, reserved memory is 527 MB, peak memory is 565 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: literal value 'd2 truncated to fit in 1 bits in ../src/onehot2binary.v(153)
HDL-5007 WARNING: literal value 'd3 truncated to fit in 1 bits in ../src/onehot2binary.v(154)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 12 feed throughs used by 12 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.535395s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 553 MB, reserved memory is 533 MB, peak memory is 570 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.752292s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 553 MB, reserved memory is 533 MB, peak memory is 570 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: literal value 'd2 truncated to fit in 1 bits in ../src/onehot2binary.v(153)
HDL-5007 WARNING: literal value 'd3 truncated to fit in 1 bits in ../src/onehot2binary.v(154)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 13 feed throughs used by 10 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.364634s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.5%)

RUN-1004 : used memory is 556 MB, reserved memory is 537 MB, peak memory is 573 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.586056s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (3.6%)

RUN-1004 : used memory is 556 MB, reserved memory is 537 MB, peak memory is 573 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 11 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.444857s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 555 MB, reserved memory is 537 MB, peak memory is 573 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.653434s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 555 MB, reserved memory is 537 MB, peak memory is 573 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 13 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.443782s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 562 MB, reserved memory is 546 MB, peak memory is 580 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.634686s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 562 MB, reserved memory is 546 MB, peak memory is 580 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 9 feed throughs used by 8 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.458016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 564 MB, reserved memory is 547 MB, peak memory is 581 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.660898s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 564 MB, reserved memory is 547 MB, peak memory is 581 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 9 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.442021s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 561 MB, reserved memory is 549 MB, peak memory is 581 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.641925s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 561 MB, reserved memory is 549 MB, peak memory is 581 MB
GUI-1001 : Download success!
