{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534397641441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534397641444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 12:34:01 2018 " "Processing started: Thu Aug 16 12:34:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534397641444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397641444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397641444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534397642011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534397642012 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "setTime.v(11) " "Verilog HDL warning at setTime.v(11): extended using \"x\" or \"z\"" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534397653905 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "setTime.v(12) " "Verilog HDL warning at setTime.v(12): extended using \"x\" or \"z\"" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534397653905 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "setTime.v(24) " "Verilog HDL warning at setTime.v(24): extended using \"x\" or \"z\"" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534397653906 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "setTime.v(25) " "Verilog HDL warning at setTime.v(25): extended using \"x\" or \"z\"" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534397653906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settime.v 1 1 " "Found 1 design units, including 1 entities, in source file settime.v" { { "Info" "ISGN_ENTITY_NAME" "1 setTime " "Found entity 1: setTime" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397653907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397653907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "countdown.v(38) " "Verilog HDL warning at countdown.v(38): extended using \"x\" or \"z\"" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534397653909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397653911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397653911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiniProject " "Found entity 1: MiniProject" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397653912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397653912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.v 1 1 " "Found 1 design units, including 1 entities, in source file time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time " "Found entity 1: Time" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397653915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397653915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toledr.v 1 1 " "Found 1 design units, including 1 entities, in source file toledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 toLEDR " "Found entity 1: toLEDR" {  } { { "toLEDR.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/toLEDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397653915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397653915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397653925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397653925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintoBCD " "Found entity 1: bintoBCD" {  } { { "bintoBCD.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/bintoBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397653927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397653927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ic7447.v 1 1 " "Found 1 design units, including 1 entities, in source file ic7447.v" { { "Info" "ISGN_ENTITY_NAME" "1 IC7447 " "Found entity 1: IC7447" {  } { { "IC7447.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/IC7447.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397653927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397653927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniProject " "Elaborating entity \"MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534397653970 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 352 -200 -32 368 "SW\[9\]" "" } { 32 -200 -32 48 "SW\[8..7\]" "" } { 48 -200 -32 64 "SW\[6..0\]" "" } { 144 -200 -32 160 "SW\[17\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1534397653970 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 352 -200 -32 368 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397653979 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[8..7\] SW8..7 " "Converted element name(s) from \"SW\[8..7\]\" to \"SW8..7\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 32 -200 -32 48 "SW\[8..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397653979 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[6..0\] SW6..0 " "Converted element name(s) from \"SW\[6..0\]\" to \"SW6..0\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 48 -200 -32 64 "SW\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397653979 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17\] SW17 " "Converted element name(s) from \"SW\[17\]\" to \"SW17\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 144 -200 -32 160 "SW\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397653979 ""}  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 352 -200 -32 368 "SW\[9\]" "" } { 32 -200 -32 48 "SW\[8..7\]" "" } { 48 -200 -32 64 "SW\[6..0\]" "" } { 144 -200 -32 160 "SW\[17\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1534397653979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC7447 IC7447:inst11 " "Elaborating entity \"IC7447\" for hierarchy \"IC7447:inst11\"" {  } { { "MiniProject.bdf" "inst11" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 328 1144 1304 408 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoBCD bintoBCD:inst8 " "Elaborating entity \"bintoBCD\" for hierarchy \"bintoBCD:inst8\"" {  } { { "MiniProject.bdf" "inst8" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 232 928 1096 312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintoBCD.v(14) " "Verilog HDL assignment warning at bintoBCD.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bintoBCD.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/bintoBCD.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534397654023 "|MiniProject|bintoBCD:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:inst1 " "Elaborating entity \"countdown\" for hierarchy \"countdown:inst1\"" {  } { { "MiniProject.bdf" "inst1" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 184 712 880 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654026 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "prevCLK countdown.v(12) " "Verilog HDL warning at countdown.v(12): initial value for variable prevCLK should be constant" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1534397654026 "|MiniProject|countdown:inst1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "prevEnSet countdown.v(12) " "Verilog HDL warning at countdown.v(12): initial value for variable prevEnSet should be constant" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1534397654026 "|MiniProject|countdown:inst1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Q countdown.v(12) " "Verilog HDL warning at countdown.v(12): initial value for variable Q should be constant" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1534397654026 "|MiniProject|countdown:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 countdown.v(25) " "Verilog HDL assignment warning at countdown.v(25): truncated value with size 32 to match size of target (23)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 countdown.v(28) " "Verilog HDL assignment warning at countdown.v(28): truncated value with size 32 to match size of target (2)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 countdown.v(32) " "Verilog HDL assignment warning at countdown.v(32): truncated value with size 32 to match size of target (7)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select countdown.v(22) " "Verilog HDL Always Construct warning at countdown.v(22): inferring latch(es) for variable \"select\", which holds its previous value in one or more paths through the always construct" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter countdown.v(22) " "Verilog HDL Always Construct warning at countdown.v(22): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q countdown.v(22) " "Verilog HDL Always Construct warning at countdown.v(22): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] countdown.v(37) " "Inferred latch for \"Q\[0\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] countdown.v(37) " "Inferred latch for \"Q\[1\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] countdown.v(37) " "Inferred latch for \"Q\[2\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] countdown.v(37) " "Inferred latch for \"Q\[3\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] countdown.v(37) " "Inferred latch for \"Q\[4\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] countdown.v(37) " "Inferred latch for \"Q\[5\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] countdown.v(37) " "Inferred latch for \"Q\[6\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] countdown.v(37) " "Inferred latch for \"counter\[0\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] countdown.v(37) " "Inferred latch for \"counter\[1\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] countdown.v(37) " "Inferred latch for \"counter\[2\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] countdown.v(37) " "Inferred latch for \"counter\[3\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] countdown.v(37) " "Inferred latch for \"counter\[4\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] countdown.v(37) " "Inferred latch for \"counter\[5\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] countdown.v(37) " "Inferred latch for \"counter\[6\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] countdown.v(37) " "Inferred latch for \"counter\[7\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] countdown.v(37) " "Inferred latch for \"counter\[8\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] countdown.v(37) " "Inferred latch for \"counter\[9\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] countdown.v(37) " "Inferred latch for \"counter\[10\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] countdown.v(37) " "Inferred latch for \"counter\[11\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] countdown.v(37) " "Inferred latch for \"counter\[12\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] countdown.v(37) " "Inferred latch for \"counter\[13\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] countdown.v(37) " "Inferred latch for \"counter\[14\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] countdown.v(37) " "Inferred latch for \"counter\[15\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] countdown.v(37) " "Inferred latch for \"counter\[16\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] countdown.v(37) " "Inferred latch for \"counter\[17\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] countdown.v(37) " "Inferred latch for \"counter\[18\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654027 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] countdown.v(37) " "Inferred latch for \"counter\[19\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654028 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] countdown.v(37) " "Inferred latch for \"counter\[20\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654028 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] countdown.v(37) " "Inferred latch for \"counter\[21\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654028 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] countdown.v(37) " "Inferred latch for \"counter\[22\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654028 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[0\] countdown.v(37) " "Inferred latch for \"select\[0\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654028 "|MiniProject|countdown:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[1\] countdown.v(37) " "Inferred latch for \"select\[1\]\" at countdown.v(37)" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/countdown.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654028 "|MiniProject|countdown:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst5 " "Elaborating entity \"pll\" for hierarchy \"pll:inst5\"" {  } { { "MiniProject.bdf" "inst5" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 176 -16 248 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst5\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst5\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst5\|altpll:altpll_component " "Instantiated megafunction \"pll:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534397654086 ""}  } { { "pll.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534397654086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534397654121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst5\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst5\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time Time:inst " "Elaborating entity \"Time\" for hierarchy \"Time:inst\"" {  } { { "MiniProject.bdf" "inst" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 264 512 680 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654138 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Time.v(16) " "Verilog HDL Case Statement warning at Time.v(16): incomplete case statement has no default case item" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1534397654138 "|MiniProject|Time:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tG Time.v(16) " "Verilog HDL Always Construct warning at Time.v(16): inferring latch(es) for variable \"tG\", which holds its previous value in one or more paths through the always construct" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534397654138 "|MiniProject|Time:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Time.v(16) " "Verilog HDL Always Construct warning at Time.v(16): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tY Time.v(16) " "Verilog HDL Always Construct warning at Time.v(16): inferring latch(es) for variable \"tY\", which holds its previous value in one or more paths through the always construct" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tR Time.v(16) " "Verilog HDL Always Construct warning at Time.v(16): inferring latch(es) for variable \"tR\", which holds its previous value in one or more paths through the always construct" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tR\[0\] Time.v(16) " "Inferred latch for \"tR\[0\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tR\[1\] Time.v(16) " "Inferred latch for \"tR\[1\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tR\[2\] Time.v(16) " "Inferred latch for \"tR\[2\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tR\[3\] Time.v(16) " "Inferred latch for \"tR\[3\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tR\[4\] Time.v(16) " "Inferred latch for \"tR\[4\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tR\[5\] Time.v(16) " "Inferred latch for \"tR\[5\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tR\[6\] Time.v(16) " "Inferred latch for \"tR\[6\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[0\] Time.v(16) " "Inferred latch for \"tY\[0\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[1\] Time.v(16) " "Inferred latch for \"tY\[1\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[2\] Time.v(16) " "Inferred latch for \"tY\[2\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[3\] Time.v(16) " "Inferred latch for \"tY\[3\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[4\] Time.v(16) " "Inferred latch for \"tY\[4\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[5\] Time.v(16) " "Inferred latch for \"tY\[5\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[6\] Time.v(16) " "Inferred latch for \"tY\[6\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Time.v(16) " "Inferred latch for \"Q\[0\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Time.v(16) " "Inferred latch for \"Q\[1\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Time.v(16) " "Inferred latch for \"Q\[2\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Time.v(16) " "Inferred latch for \"Q\[3\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Time.v(16) " "Inferred latch for \"Q\[4\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Time.v(16) " "Inferred latch for \"Q\[5\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Time.v(16) " "Inferred latch for \"Q\[6\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tG\[0\] Time.v(16) " "Inferred latch for \"tG\[0\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tG\[1\] Time.v(16) " "Inferred latch for \"tG\[1\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tG\[2\] Time.v(16) " "Inferred latch for \"tG\[2\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tG\[3\] Time.v(16) " "Inferred latch for \"tG\[3\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tG\[4\] Time.v(16) " "Inferred latch for \"tG\[4\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tG\[5\] Time.v(16) " "Inferred latch for \"tG\[5\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tG\[6\] Time.v(16) " "Inferred latch for \"tG\[6\]\" at Time.v(16)" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397654141 "|MiniProject|Time:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setTime setTime:inst4 " "Elaborating entity \"setTime\" for hierarchy \"setTime:inst4\"" {  } { { "MiniProject.bdf" "inst4" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { -8 280 464 136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654142 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "prevSub setTime.v(10) " "Verilog HDL warning at setTime.v(10): initial value for variable prevSub should be constant" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1534397654143 "|MiniProject|setTime:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toLEDR toLEDR:inst113 " "Elaborating entity \"toLEDR\" for hierarchy \"toLEDR:inst113\"" {  } { { "MiniProject.bdf" "inst113" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 104 912 1072 216 "inst113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397654144 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:inst5\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:inst5\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/db/pll_altpll.v" 79 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/pll.v" 90 0 0 } } { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 176 -16 248 344 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534397654282 "|MiniProject|pll:inst5|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1534397654282 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1534397654282 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[1\]\" " "Converted tri-state node \"gdfx_temp0\[1\]\" into a selector" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1534397654393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[0\]\" " "Converted tri-state node \"gdfx_temp0\[0\]\" into a selector" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/Time.v" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1534397654393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "setTime:inst4\|Dout\[6\] " "Converted tri-state buffer \"setTime:inst4\|Dout\[6\]\" feeding internal logic into a wire" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1534397654393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "setTime:inst4\|Dout\[5\] " "Converted tri-state buffer \"setTime:inst4\|Dout\[5\]\" feeding internal logic into a wire" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1534397654393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "setTime:inst4\|Dout\[4\] " "Converted tri-state buffer \"setTime:inst4\|Dout\[4\]\" feeding internal logic into a wire" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1534397654393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "setTime:inst4\|Dout\[3\] " "Converted tri-state buffer \"setTime:inst4\|Dout\[3\]\" feeding internal logic into a wire" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1534397654393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "setTime:inst4\|Dout\[2\] " "Converted tri-state buffer \"setTime:inst4\|Dout\[2\]\" feeding internal logic into a wire" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1534397654393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "setTime:inst4\|Dout\[1\] " "Converted tri-state buffer \"setTime:inst4\|Dout\[1\]\" feeding internal logic into a wire" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1534397654393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "setTime:inst4\|Dout\[0\] " "Converted tri-state buffer \"setTime:inst4\|Dout\[0\]\" feeding internal logic into a wire" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/setTime.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1534397654393 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1534397654393 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 352 1320 1496 368 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534397654724 "|MiniProject|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 256 1320 1496 272 "HEX1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534397654724 "|MiniProject|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 128 1320 1496 144 "LEDR\[0\]" "" } { 160 1320 1496 176 "LEDR\[2\]" "" } { 144 1320 1496 160 "LEDR\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534397654724 "|MiniProject|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 128 1320 1496 144 "LEDR\[0\]" "" } { 160 1320 1496 176 "LEDR\[2\]" "" } { 144 1320 1496 160 "LEDR\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534397654724 "|MiniProject|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1534397654724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534397654796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/dangn/Documents/education/digital-system/Mini Project/project/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397655176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534397655358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534397655358 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 240 -200 -32 256 "CLOCK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534397655513 "|MiniProject|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 16 -200 -32 32 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534397655513 "|MiniProject|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW6 " "No output dependent on input pin \"SW6\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 48 -200 -32 64 "SW6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534397655513 "|MiniProject|SW6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW8 " "No output dependent on input pin \"SW8\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 32 -200 -32 48 "SW8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534397655513 "|MiniProject|SW8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7 " "No output dependent on input pin \"SW7\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 32 -200 -32 48 "SW7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534397655513 "|MiniProject|SW7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW9 " "No output dependent on input pin \"SW9\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/digital-system/Mini Project/project/MiniProject.bdf" { { 352 -200 -32 368 "SW9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534397655513 "|MiniProject|SW9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1534397655513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534397655513 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534397655513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534397655513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534397655513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534397655574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 12:34:15 2018 " "Processing ended: Thu Aug 16 12:34:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534397655574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534397655574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534397655574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534397655574 ""}
