// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module assign( input in, output out );

// design a module that delays a signal by a certain amount of time
module delay_delay( input clk, input [2:0] in, output out );

// design a module that delays a signal by a certain amount of time
module delay( input clk, input [2:0] in, output out );

// design a module that delays a signal by a certain amount of time
module delay_delay_a( input clk, input [2:0] in, output out );

// design a module that delays a signal by a certain amount of time
module delay_delay_b( input clk, input [2:0] in, output out );

// design a module that delays a signal by a certain amount of time
module delay_delay_c( input clk, input [2:0] in, output out );

endmodule
