Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 19 02:09:09 2023
| Host         : DESKTOP-6DEOV28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testLedec_timing_summary_routed.rpt -pb testLedec_timing_summary_routed.pb -rpx testLedec_timing_summary_routed.rpx -warn_on_violation
| Design       : testLedec
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     27          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (108)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (108)
--------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 md_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 4.465ns (54.291%)  route 3.759ns (45.709%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  md_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  md_reg[0]/Q
                         net (fo=10, routed)          1.840     2.399    md[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.152     2.551 r  anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.919     4.470    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     8.224 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.224    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.172ns  (logic 4.455ns (54.509%)  route 3.718ns (45.491%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  md_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  md_reg[0]/Q
                         net (fo=10, routed)          1.843     2.402    md[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.152     2.554 r  anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.429    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     8.172 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.172    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.233ns (53.618%)  route 3.662ns (46.382%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  md_reg[2]/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  md_reg[2]/Q
                         net (fo=11, routed)          1.754     2.313    md[2]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     2.437 r  g0_b3/O
                         net (fo=1, routed)           1.908     4.345    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.895 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.895    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 4.496ns (57.973%)  route 3.259ns (42.027%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  md_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  md_reg[0]/Q
                         net (fo=10, routed)          0.982     1.541    md[0]
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  g0_b6/O
                         net (fo=1, routed)           2.277     3.970    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     7.755 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.755    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 4.219ns (54.574%)  route 3.512ns (45.426%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  md_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  md_reg[0]/Q
                         net (fo=10, routed)          1.840     2.399    md[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.124     2.523 r  anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.195    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.730 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.730    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 4.176ns (54.184%)  route 3.531ns (45.816%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  md_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  md_reg[0]/Q
                         net (fo=10, routed)          1.843     2.402    md[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     2.526 r  g0_b4/O
                         net (fo=1, routed)           1.688     4.214    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.707 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.707    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 4.257ns (56.675%)  route 3.255ns (43.325%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  md_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  md_reg[0]/Q
                         net (fo=10, routed)          0.979     1.538    md[0]
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.124     1.662 r  anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.275     3.938    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.512 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.512    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 4.238ns (57.690%)  route 3.108ns (42.310%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  md_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  md_reg[0]/Q
                         net (fo=10, routed)          0.982     1.541    md[0]
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.124     1.665 r  g0_b5/O
                         net (fo=1, routed)           2.127     3.791    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.347 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.347    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 4.472ns (62.018%)  route 2.739ns (37.982%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  md_reg[2]/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  md_reg[2]/Q
                         net (fo=11, routed)          0.815     1.374    md[2]
    SLICE_X1Y72          LUT1 (Prop_lut1_I0_O)        0.150     1.524 r  g0_b1/O
                         net (fo=1, routed)           1.923     3.448    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     7.210 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.210    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 4.217ns (62.906%)  route 2.486ns (37.094%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  md_reg[2]/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  md_reg[2]/Q
                         net (fo=11, routed)          0.815     1.374    md[2]
    SLICE_X1Y72          LUT1 (Prop_lut1_I0_O)        0.124     1.498 r  g0_b2/O
                         net (fo=1, routed)           1.671     3.169    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.703 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.703    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[14]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[12]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[18]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[16]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[22]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[20]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[0]_i_1_n_5
    SLICE_X0Y70          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[6]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[4]_i_1_n_5
    SLICE_X0Y71          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    counter_reg[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    counter_reg[8]_i_1_n_5
    SLICE_X0Y72          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.134     0.275    counter_reg[26]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    counter_reg[24]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            md_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.203ns (52.364%)  route 0.185ns (47.636%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  md_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  md_reg[0]/Q
                         net (fo=10, routed)          0.185     0.343    md[0]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045     0.388 r  md_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    plusOp[1]
    SLICE_X1Y72          LDCE                                         r  md_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 md_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            md_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.200ns (50.518%)  route 0.196ns (49.482%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  md_reg[2]/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  md_reg[2]/Q
                         net (fo=11, routed)          0.196     0.354    md[2]
    SLICE_X0Y68          LUT3 (Prop_lut3_I2_O)        0.042     0.396 r  md_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.396    md_reg[2]_i_1_n_0
    SLICE_X0Y68          LDCE                                         r  md_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[14]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    counter_reg[12]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





