$date
	Thu Mar 23 16:33:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_register_8bit_tb $end
$var wire 8 ! Q [7:0] $end
$var reg 1 " Clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$var reg 1 % right $end
$scope module DUT $end
$var wire 1 " Clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var wire 1 % right $end
$var reg 8 & Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
x$
1#
0"
b0 !
$end
#5
b1 !
b1 &
1"
#10
0"
0#
#15
b10 !
b10 &
1"
#20
0"
#25
b100 !
b100 &
1"
#30
0"
#35
b1000 !
b1000 &
1"
#40
0"
#45
b10000 !
b10000 &
1"
#50
0"
#55
b100000 !
b100000 &
1"
#60
0"
#65
b1000000 !
b1000000 &
1"
#70
0"
#75
b10000000 !
b10000000 &
1"
#80
0"
#85
b0 !
b0 &
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
