m255
K3
13
cModel Technology
Z0 dE:\Field_Programable_Gate_Array\FPGA_text_final\tst6_1\simulation\qsim
vcount_add
Z1 !s100 gIVQVL1RS<AG[_]=KZkOS2
Z2 IVzgc?NZ<Zf<jkXLD[9j]70
Z3 VWQFUC1XNzbi6JO`G4P>^32
Z4 dE:\Field_Programable_Gate_Array\FPGA_text_final\tst6_1\simulation\qsim
Z5 w1652688099
Z6 8mea.vo
Z7 Fmea.vo
L0 31
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -work|work|mea.vo|
Z10 o-work work -O0
!i10b 1
!s85 0
Z11 !s108 1652688099.656000
Z12 !s107 mea.vo|
!s101 -O0
vcount_add_vlg_check_tst
!i10b 1
Z13 !s100 gcnJAUkgKNKi1d>hladNY0
Z14 IB36Dzn^11>lLaBA`9n9V`0
Z15 V_gzjB>M3[U]`YUekzbX]X0
R4
Z16 w1652688098
Z17 8Waveform1.vwf.vt
Z18 FWaveform1.vwf.vt
L0 61
R8
r1
!s85 0
31
Z19 !s108 1652688099.725000
Z20 !s107 Waveform1.vwf.vt|
Z21 !s90 -work|work|Waveform1.vwf.vt|
!s101 -O0
R10
vcount_add_vlg_sample_tst
!i10b 1
Z22 !s100 OWDFI3YKOHQ9OVL`fOgAb2
Z23 IU_THGCzBXN[?K4;C<QlHg2
Z24 V^lA1Ck@PgOMhIeIY1DBI00
R4
R16
R17
R18
L0 29
R8
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R10
vcount_add_vlg_vec_tst
!i10b 1
!s100 f6M9FCk@_03zAfPhGBO0T0
I<d>]ckiOndm5X07XTJoGi3
Z25 V36QlPaVcXX:nH:5d2FAEP1
R4
R16
R17
R18
Z26 L0 641
R8
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R10
vswitch_scoure
Z27 I34OnM=07odm:<97A0]KFS0
Z28 VhSL462m@ENbDQGE?XPMSi3
R4
Z29 w1652687732
R6
R7
L0 31
R8
r1
31
R9
R10
Z30 !s100 Ak2cziQUVeQkMEJ0@H1Ka1
Z31 !s108 1652687732.699000
R12
!i10b 1
!s85 0
!s101 -O0
vswitch_scoure_vlg_check_tst
Z32 IBgFc6A_B>I<OPm5MENPYi3
Z33 VGECk<Ok>=[cC]f`I4XT1b3
R4
Z34 w1652687731
Z35 8Waveform.vwf.vt
Z36 FWaveform.vwf.vt
L0 61
R8
r1
31
Z37 !s108 1652687732.761000
Z38 !s107 Waveform.vwf.vt|
Z39 !s90 -work|work|Waveform.vwf.vt|
R10
Z40 !s100 INXCHLCbQEO0X4]KV]YS30
!i10b 1
!s85 0
!s101 -O0
vswitch_scoure_vlg_sample_tst
Z41 !s100 @512AeM6?XHlfQLZlT<1i0
Z42 I5?>@D41_kS`?D3KGl9Q<A0
Z43 VF:afSDLDOJMa7kgLL@:=^1
R4
R34
R35
R36
L0 29
R8
r1
31
R37
R38
R39
R10
!i10b 1
!s85 0
!s101 -O0
vswitch_scoure_vlg_vec_tst
Z44 I4_mSz45`A:CmNIDM0Ka[O3
Z45 VOWljI]I5>1kB1c;clbV[02
R4
R34
R35
R36
Z46 L0 156
R8
r1
31
R37
R38
R39
R10
Z47 !s100 [J5V4:WkS=4MC?9HeeVl?2
!i10b 1
!s85 0
!s101 -O0
