


ARM Macro Assembler    Page 1 


    1 00000000         ; GPIO Registers
    2 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
    3 00000000         ;PORT E base address EQU 0x40024000
    4 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
    5 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
    6 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons
    7 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
    8 00000000 40024400 
                       PORTE_DIR
                               EQU              0x40024400  ; 
    9 00000000         
   10 00000000         ; ADC Registers
   11 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
   12 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
   13 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   14 00000000 40038080 
                       ADC0_SSMUX2
                               EQU              0x40038080  ; Input channel sel
                                                            ect
   15 00000000 40038084 
                       ADC0_SSCTL2
                               EQU              0x40038084  ; Sample sequence c
                                                            ontrol
   16 00000000 40038FC4 
                       ADC0_PP EQU              0x40038FC4  ; Sample rate
   17 00000000         
   18 00000000         
   19 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004
   20 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028
   21 00000000 40038088 
                       ADC0_SSFIFO2
                               EQU              0x40038088
   22 00000000 4003800C 
                       ADC0_ISC



ARM Macro Assembler    Page 2 


                               EQU              0x4003800C
   23 00000000         
   24 00000000         
   25 00000000                 AREA             main, READONLY, CODE
   26 00000000                 THUMB
   27 00000000                 EXPORT           READ_POT3
   28 00000000         
   29 00000000                 EXTERN           CONVRT
   30 00000000                 EXTERN           OutStr
   31 00000000         
   32 00000000         READ_POT3
                               PROC
   33 00000000 B500            PUSH             {LR}
   34 00000002         ;;;;;;;;;;;;;;;INIT_GPIO_POT1;;;;;;;;;;;;;;;;;;;;;;;;;
   35 00000002 492E            LDR              R1, =RCGCGPIO ; Start clock of 
                                                            Port E
   36 00000004 6808            LDR              R0, [R1]
   37 00000006 F040 0010       ORR              R0, R0, #0x10 ; Set bit 4 to en
                                                            able port E clock
   38 0000000A 6008            STR              R0, [R1]
   39 0000000C BF00            NOP
   40 0000000E BF00            NOP
   41 00000010 BF00            NOP                          ; Let clock stabili
                                                            ze   
   42 00000012         
   43 00000012 492B            LDR              R1, =PORTE_DIR ; Make PE2 input
                                                            
   44 00000014 6808            LDR              R0, [R1]
   45 00000016 F020 0004       BIC              R0, R0, #0x04
   46 0000001A 6008            STR              R0, [R1]
   47 0000001C         
   48 0000001C         ; Enable alternate functions
   49 0000001C 4929            LDR              R1, =PORTE_AFSEL ; Enable alter
                                                            nate function for P
                                                            E2
   50 0000001E 6808            LDR              R0, [R1]
   51 00000020 F040 0004       ORR              R0, R0, #0x04 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE2
   52 00000024 6008            STR              R0, [R1]
   53 00000026         ; PCTL does not have to be configured
   54 00000026         ; since ADC0 is automatically selected when
   55 00000026         ; port pin is set to analog.
   56 00000026         
   57 00000026 4928            LDR              R1, =PORTE_DEN ; Disable digita
                                                            l function of PE3 
   58 00000028 6808            LDR              R0, [R1]
   59 0000002A F020 0004       BIC              R0, R0, #0x04 ; clear bit 3 to 
                                                            disable analog on P
                                                            E3
   60 0000002E 6008            STR              R0, [R1]
   61 00000030         
   62 00000030         
   63 00000030 4926            LDR              R1, =PORTE_AMSEL ;Enable analog
                                                             function of PE3 
   64 00000032 6808            LDR              R0, [R1]
   65 00000034 F040 0004       ORR              R0, R0, #0x04 ; set bit 3 to en
                                                            able analog on PE3
   66 00000038 6008            STR              R0, [R1]



ARM Macro Assembler    Page 3 


   67 0000003A         ;;;;;;;;;;;;;;;INIT_GPIO_POT1;;;;;;;;;;;;;;;;;;;;;;;;;
   68 0000003A         
   69 0000003A         
   70 0000003A         
   71 0000003A         
   72 0000003A         ;;;;;;;;;;;;;;;INIT_ADC_POT1;;;;;;;;;;;;;;;;;;;;;;;;;
   73 0000003A 4925            LDR              R1, =RCGCADC ; Enable ADC0 cloc
                                                            k 
   74 0000003C 6808            LDR              R0, [R1]
   75 0000003E F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   76 00000042 6008            STR              R0, [R1]
   77 00000044 BF00            NOP
   78 00000046 BF00            NOP
   79 00000048 BF00            NOP
   80 0000004A BF00            NOP
   81 0000004C BF00            NOP
   82 0000004E BF00            NOP
   83 00000050 BF00            NOP
   84 00000052 BF00            NOP                          ; Let clock stabili
                                                            ze
   85 00000054 491F            LDR              R1, =ADC0_ACTSS ;Disable sequen
                                                            cer 3 while ADC
   86 00000056 6808            LDR              R0, [R1]
   87 00000058 F020 0004       BIC              R0, R0, #0x04 ; clear bit 3 to 
                                                            disable seq 2
   88 0000005C 6008            STR              R0, [R1]
   89 0000005E         
   90 0000005E 491E            LDR              R1, =ADC0_EMUX ;Select Event Mu
                                                            ltiplexer(trigger s
                                                            ource) 
   91 00000060 6808            LDR              R0, [R1]    ;as processor trigg
                                                            er for SS2 
   92 00000062 F420 6070       BIC              R0, R0, #0x0F00
   93 00000066 6008            STR              R0, [R1]
   94 00000068         
   95 00000068 491C            LDR              R1, =ADC0_SSMUX2 ;Select input 
                                                            channel as AIN0
   96 0000006A 6808            LDR              R0, [R1]
   97 0000006C F020 00F0       BIC              R0, R0, #0x00F0
   98 00000070 6008            STR              R0, [R1]
   99 00000072         
  100 00000072 491B            LDR              R1, =ADC0_SSCTL2 ;Config Sample
                                                             Sequencer Control 
                                                            2. IE0=1, END0=1
  101 00000074 6808            LDR              R0, [R1]    ;IE0:Sample Interru
                                                            pt Enable =1
  102 00000076 F040 0006       ORR              R0, R0, #0x06 ;END0:Sample is E
                                                            nd of Sequence=  1
  103 0000007A 6008            STR              R0, [R1]    ;--> First sample i
                                                            s the last sample o
                                                            f seqence   
  104 0000007C         
  105 0000007C         ; Set sample rate
  106 0000007C 4919            LDR              R1, =ADC0_PP
  107 0000007E 6808            LDR              R0, [R1]
  108 00000080 F040 0001       ORR              R0, R0, #0x01 ;Set sample rate 
                                                            as 125 kilo-samples
                                                             per second (ksps)



ARM Macro Assembler    Page 4 


  109 00000084 6008            STR              R0, [R1]
  110 00000086         
  111 00000086         ; Done with setup, enable sequencer
  112 00000086 4913            LDR              R1, =ADC0_ACTSS 
                                                            ;Enable sequencer 2
                                                            
  113 00000088 6808            LDR              R0, [R1]
  114 0000008A F040 0004       ORR              R0, R0, #0x04
  115 0000008E 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et
  116 00000090         ;;;;;;;;;;;;;;;INIT_ADC_POT1;;;;;;;;;;;;;;;;;;;;;;;;;
  117 00000090         
  118 00000090         
  119 00000090         ;Initiate sampling by enabling sequencer 3 in ADC0_PSSI
  120 00000090 4915    InitSamp
                               LDR              R1,=ADC0_PSSI ;Initiate ss3(sam
                                                            ple sequencer 2)
  121 00000092 6808            LDR              R0,[R1]
  122 00000094 F040 0004       ORR              R0,R0,#0x04
  123 00000098 6008            STR              R0,[R1]
  124 0000009A         
  125 0000009A         
  126 0000009A 4914    WaitSamp
                               LDR              R1,=ADC0_RIS ;Check ADC Raw Int
                                                            errupt Status regis
                                                            ter  
  127 0000009C 6808            LDR              R0,[R1]     ;whether INR3 is 1(
                                                            sample is completed
                                                            )
  128 0000009E F010 0004       ANDS             R0,R0,#0x04 ; isolate bit 3
  129 000000A2 D0FA            BEQ              WaitSamp
  130 000000A4         
  131 000000A4 4912            LDR              R1,=ADC0_SSFIFO2 ;Read ADC-inpu
                                                            t from SSFIFO3 
  132 000000A6 F8D1 8000       LDR              R8,[R1]     ;Store it at R4
  133 000000AA         
  134 000000AA 4912            LDR              R1,=ADC0_ISC ;Set Interrupt Sta
                                                            tus and Clear regis
                                                            ter
  135 000000AC 6808            LDR              R0,[R1]     ; to continue sampl
                                                            ing
  136 000000AE F040 0008       ORR              R0,R0,#0x08
  137 000000B2 6008            STR              R0,[R1]
  138 000000B4 F85D EB04       POP              {LR}
  139 000000B8 4770            BX               LR
  140 000000BA                 ENDP
  141 000000BA 00 00           ALIGN
  142 000000BC                 END
              400FE608 
              40024400 
              40024420 
              4002451C 
              40024528 
              400FE638 
              40038000 
              40038014 
              40038080 
              40038084 



ARM Macro Assembler    Page 5 


              40038FC4 
              40038028 
              40038004 
              40038088 
              4003800C 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\read_pot3.d -o.\objects\read_pot3.o -I.\RTE\_Target_1
 -IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\
ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SE
TA 526" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\read_pot3.lst READ_
POT3.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

InitSamp 00000090

Symbol: InitSamp
   Definitions
      At line 120 in file READ_POT3.s
   Uses
      None
Comment: InitSamp unused
READ_POT3 00000000

Symbol: READ_POT3
   Definitions
      At line 32 in file READ_POT3.s
   Uses
      At line 27 in file READ_POT3.s
Comment: READ_POT3 used once
WaitSamp 0000009A

Symbol: WaitSamp
   Definitions
      At line 126 in file READ_POT3.s
   Uses
      At line 129 in file READ_POT3.s
Comment: WaitSamp used once
main 00000000

Symbol: main
   Definitions
      At line 25 in file READ_POT3.s
   Uses
      None
Comment: main unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 12 in file READ_POT3.s
   Uses
      At line 85 in file READ_POT3.s
      At line 112 in file READ_POT3.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 13 in file READ_POT3.s
   Uses
      At line 90 in file READ_POT3.s
Comment: ADC0_EMUX used once
ADC0_ISC 4003800C

Symbol: ADC0_ISC
   Definitions
      At line 22 in file READ_POT3.s
   Uses
      At line 134 in file READ_POT3.s
Comment: ADC0_ISC used once
ADC0_PP 40038FC4

Symbol: ADC0_PP
   Definitions
      At line 16 in file READ_POT3.s
   Uses
      At line 106 in file READ_POT3.s
Comment: ADC0_PP used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 20 in file READ_POT3.s
   Uses
      At line 120 in file READ_POT3.s
Comment: ADC0_PSSI used once
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 19 in file READ_POT3.s
   Uses
      At line 126 in file READ_POT3.s
Comment: ADC0_RIS used once
ADC0_SSCTL2 40038084

Symbol: ADC0_SSCTL2
   Definitions
      At line 15 in file READ_POT3.s
   Uses
      At line 100 in file READ_POT3.s
Comment: ADC0_SSCTL2 used once
ADC0_SSFIFO2 40038088




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSFIFO2
   Definitions
      At line 21 in file READ_POT3.s
   Uses
      At line 131 in file READ_POT3.s
Comment: ADC0_SSFIFO2 used once
ADC0_SSMUX2 40038080

Symbol: ADC0_SSMUX2
   Definitions
      At line 14 in file READ_POT3.s
   Uses
      At line 95 in file READ_POT3.s
Comment: ADC0_SSMUX2 used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 6 in file READ_POT3.s
   Uses
      At line 49 in file READ_POT3.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 7 in file READ_POT3.s
   Uses
      At line 63 in file READ_POT3.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 4 in file READ_POT3.s
   Uses
      At line 57 in file READ_POT3.s
Comment: PORTE_DEN used once
PORTE_DIR 40024400

Symbol: PORTE_DIR
   Definitions
      At line 8 in file READ_POT3.s
   Uses
      At line 43 in file READ_POT3.s
Comment: PORTE_DIR used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 5 in file READ_POT3.s
   Uses
      None
Comment: PORTE_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 11 in file READ_POT3.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 73 in file READ_POT3.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 2 in file READ_POT3.s
   Uses
      At line 35 in file READ_POT3.s
Comment: RCGCGPIO used once
16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

CONVRT 00000000

Symbol: CONVRT
   Definitions
      At line 29 in file READ_POT3.s
   Uses
      None
Comment: CONVRT unused
OutStr 00000000

Symbol: OutStr
   Definitions
      At line 30 in file READ_POT3.s
   Uses
      None
Comment: OutStr unused
2 symbols
358 symbols in table
