(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT the) (NN architecture)) (PP (IN of) (NP (NP (JJ partial) (NN sum) (NN generator)) (PP (IN for) (NP (NP (NN constituent) (NNS codes)) (VP (VBN based) (NP (JJ polar) (NN code) (NN decoder))))))))) (. .))
(S (NP (NP (JJ Constituent) (NNS codes)) (VP (VBN based) (NP (JJ polar) (NN code) (NN decoder)))) (VP (VBZ has) (NP (NP (DT the) (NN advantage)) (PP (IN of) (NP (JJ low) (NN latency))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (DT no) (ADJP (ADVP (RB purposefully)) (VBN designed)) (NML (JJ partial) (NN sum)) (NN generator) (NN design)) (VP (VBZ exists) (SBAR (S (NP (DT that)) (VP (MD can) (VP (VB yield) (NP (NP (VBN desired) (NN timing)) (PP (IN for) (NP (DT the) (NN decoder))))))))) (. .))
(S (PP (IN From) (NP (DT this))) (, ,) (NP (PRP we)) (VP (VBP concoct) (NP (DT a) (ADJP (NP (NN shift) (HYPH -) (NN register)) (VBN based)) (NML (JJ partial) (NN sum)) (NN generator))) (. .))
(S (S (ADVP (RB Next)) (, ,) (NP (NP (DT the) (JJ overall) (NN architecture)) (CC and) (NP (NN design) (NNS details))) (VP (VBP are) (VP (VBN described)))) (, ,) (CC and) (S (NP (NP (DT the) (NN overhead)) (PP (VBN compared) (PP (IN with) (NP (JJ conventional) (NML (JJ partial) (NN sum)) (NN generator))))) (VP (VBZ is) (VP (VBN evaluated)))) (. .))
(S (ADVP (RB Finally)) (, ,) (S (NP (DT the) (NN implementation)) (VP (VBZ results) (PP (IN with) (NP (DT both) (NML (NNP ASIC) (CC and) (NNP FPGA)) (NN technology))))) (CC and) (S (NP (JJ relevant) (NNS discussions)) (VP (VBP are) (VP (VBN presented)))) (. .))
