C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Top_LEVEL
-- Compiling architecture Top_LEVEL_Arc of Top_LEVEL
** Warning: C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd(36): (vcom-1246) Range 3 to 0 is null.
** Error (suppressible): C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd(42): (vcom-1272) Length of formal "BCD_2" is 4; length of actual is 0.
** Error (suppressible): C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd(42): (vcom-1272) Length of formal "BCD_1" is 4; length of actual is 0.
** Error (suppressible): C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd(42): (vcom-1272) Length of formal "BCD_0" is 4; length of actual is 0.
** Error (suppressible): C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd(44): (vcom-1272) Length of formal "bcd" is 4; length of actual is 0.
** Error (suppressible): C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd(45): (vcom-1272) Length of formal "bcd" is 4; length of actual is 0.
** Error (suppressible): C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd(46): (vcom-1272) Length of formal "bcd" is 4; length of actual is 0.
** Note: C:/Users/karee/VHDLProjects/AllHomeWork/TOP_LEVEL_COUNTER.vhd(47): VHDL Compiler exiting

} {} {}} C:/Users/karee/VHDLProjects/AllHomeWork/SEG7.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/karee/VHDLProjects/AllHomeWork/SEG7.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sego
-- Compiling architecture behaviour of sego

} {} {}} C:/Users/karee/VHDLProjects/AllHomeWork/Mux.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/karee/VHDLProjects/AllHomeWork/Mux.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Mux
-- Compiling architecture Mux_Arc of Mux
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/Mux.vhd(12): Illegal concurrent statement.
** Note: C:/Users/karee/VHDLProjects/AllHomeWork/Mux.vhd(20): VHDL Compiler exiting

} {8.0 9.0} {}} C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity J_K_FF
-- Compiling architecture J_K_FF_Arc of J_K_FF
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(16): Symbol "qq" has already been declared in this region.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(16): near "=": syntax error
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(21): Illegal target for assignment.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(21): Target type (error) in variable assignment is different from expression type.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(23): Illegal target for assignment.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(23): Target type (error) in variable assignment is different from expression type.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(25): (vcom-1590) Bad expression in operand of prefix expression 'not'.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(25): Illegal target for assignment.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(25): Bad right hand side (prefix expression) in variable assignment.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(27): Illegal target for assignment.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(27): Cannot read output "Q".
	VHDL 2008 allows reading outputs.
	This facility is enabled by compiling with -2008.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(27): Target type (error) in variable assignment is different from expression type ieee.std_logic_1164.STD_LOGIC.
** Error: C:/Users/karee/VHDLProjects/AllHomeWork/J_K_FF.vhd(29): near "end": (vcom-1576) expecting ';'.

} {8.0 19.0 21.0 23.0} {}}
