Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 21 16:54:46 2022
| Host         : PHY-100057LT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           21 |
| Yes          | No                    | No                     |              73 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              77 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------+-------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |        Enable Signal       |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------+-------------------------------------+------------------+----------------+--------------+
|  instance_name/inst/clk_out |                            | lis_AP/pulse_i_1__1_n_0             |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out |                            | lis_B/pulse_i_1__0_n_0              |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out |                            | lis_A/p_0_in                        |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out |                            | lis_BP/pulse_i_1__2_n_0             |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out | select_all/select_reg[0]_0 |                                     |                1 |              1 |         1.00 |
|  tick_BUFG                  |                            |                                     |                2 |              3 |         1.50 |
|  send_data/CLK              |                            | select_all/clear                    |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out | select_all/select_reg[0]_0 | monitor/packet_bit_count[7]_i_1_n_0 |                1 |              5 |         5.00 |
|  instance_name/inst/clk_out | lis_AP/E[0]                | monitor/SR[0]                       |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out | lis_B/pulse_B              | monitor/SR[0]                       |                3 |              8 |         2.67 |
|  instance_name/inst/clk_out | raw_ABBP/E[0]              | monitor/SR[0]                       |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out | raw_APB/E[0]               | monitor/SR[0]                       |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out | raw_APBP/E[0]              | monitor/SR[0]                       |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out | raw_AB/E[0]                | monitor/SR[0]                       |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out | raw_ABP/E[0]               | monitor/SR[0]                       |                3 |              8 |         2.67 |
|  instance_name/inst/clk_out | lis_A/pulse_A              | monitor/SR[0]                       |                3 |              8 |         2.67 |
|  instance_name/inst/clk_out | lis_BP/pulse_BP            | monitor/SR[0]                       |                3 |              8 |         2.67 |
|  tick_BUFG                  |                            | send_data/i[31]_i_1_n_0             |                8 |             31 |         3.88 |
|  instance_name/inst/clk_out |                            | gen/tick_i_1_n_0                    |                8 |             32 |         4.00 |
|  instance_name/inst/clk_out | monitor/SR[0]              |                                     |               15 |             72 |         4.80 |
|  instance_name/inst/clk_out |                            |                                     |               36 |            137 |         3.81 |
+-----------------------------+----------------------------+-------------------------------------+------------------+----------------+--------------+


