Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/ --output-directory=C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/ --report-file=bsf:C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola.qsys
Progress: Loading peridot_testsuite/cq_viola.qsys
Progress: Reading input file
Progress: Adding clk_core [clock_source 13.1]
Progress: Parameterizing module clk_core
Progress: Adding nios2_e [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_e
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding ipl_memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ipl_memory
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding systimer [altera_avalon_timer 13.1]
Progress: Parameterizing module systimer
Progress: Adding clk_peri [clock_source 13.1]
Progress: Parameterizing module clk_peri
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding gpio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module gpio_0
Progress: Adding epcs_spi [altera_avalon_spi 13.1]
Progress: Parameterizing module epcs_spi
Progress: Adding peripherals_bridge [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module peripherals_bridge
Progress: Adding peridot_bridge [peridot_avalon_bridge 0.9]
Progress: Parameterizing module peridot_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cq_viola.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cq_viola.sysid: Time stamp will be automatically updated when this component is generated.
Info: cq_viola.gpio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/ --output-directory=C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola.html --report-file=sopcinfo:C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola.sopcinfo --report-file=cmp:C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola.cmp --report-file=qip:C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/cq_viola.qip --report-file=svd --report-file=regmap:C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/cq_viola.regmap --report-file=debuginfo:C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/cq_viola.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola.qsys --language=VERILOG
Progress: Loading peridot_testsuite/cq_viola.qsys
Progress: Reading input file
Progress: Adding clk_core [clock_source 13.1]
Progress: Parameterizing module clk_core
Progress: Adding nios2_e [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_e
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding ipl_memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ipl_memory
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding systimer [altera_avalon_timer 13.1]
Progress: Parameterizing module systimer
Progress: Adding clk_peri [clock_source 13.1]
Progress: Parameterizing module clk_peri
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding gpio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module gpio_0
Progress: Adding epcs_spi [altera_avalon_spi 13.1]
Progress: Parameterizing module epcs_spi
Progress: Adding peripherals_bridge [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module peripherals_bridge
Progress: Adding peridot_bridge [peridot_avalon_bridge 0.9]
Progress: Parameterizing module peridot_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cq_viola.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cq_viola.sysid: Time stamp will be automatically updated when this component is generated.
Info: cq_viola.gpio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cq_viola: Generating cq_viola "cq_viola" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 42 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 20 connections
Info: merlin_translator_transform: After transform: 14 modules, 41 connections
Info: merlin_domain_transform: After transform: 28 modules, 106 connections
Info: merlin_router_transform: After transform: 35 modules, 127 connections
Info: merlin_traffic_limiter_transform: After transform: 36 modules, 131 connections
Info: merlin_burst_transform: After transform: 37 modules, 134 connections
Info: merlin_network_to_switch_transform: After transform: 50 modules, 168 connections
Info: merlin_width_transform: After transform: 52 modules, 174 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src2 and cmd_xbar_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src1 and rsp_xbar_mux_002.sink2
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 56 modules, 194 connections
Info: limiter_update_transform: After transform: 56 modules, 195 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 60 modules, 257 connections
Info: merlin_hierarchy_transform: After transform: 14 modules, 43 connections
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 20 connections
Info: merlin_translator_transform: After transform: 15 modules, 41 connections
Info: merlin_domain_transform: After transform: 29 modules, 114 connections
Info: merlin_router_transform: After transform: 36 modules, 135 connections
Info: merlin_traffic_limiter_transform: After transform: 37 modules, 139 connections
Info: merlin_network_to_switch_transform: After transform: 50 modules, 165 connections
Info: limiter_update_transform: After transform: 50 modules, 166 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 52 modules, 217 connections
Info: merlin_hierarchy_transform: After transform: 15 modules, 46 connections
Info: merlin_mm_transform: After transform: 15 modules, 46 connections
Info: merlin_interrupt_mapper_transform: After transform: 16 modules, 49 connections
Info: merlin_interrupt_sync_transform: After transform: 19 modules, 64 connections
Info: reset_adaptation_transform: After transform: 22 modules, 76 connections
Info: nios2_e: Starting RTL generation for module 'cq_viola_nios2_e'
Info: nios2_e:   Generation command is [exec C:/develop/altera/13.1/quartus/bin/eperlcmd.exe -I C:/develop/altera/13.1/quartus/bin/perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/develop/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/develop/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/develop/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/develop/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cq_viola_nios2_e --dir=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0001_nios2_e_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0001_nios2_e_gen//cq_viola_nios2_e_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_e: # 2014.06.24 16:32:29 (*) Starting Nios II generation
Info: nios2_e: # 2014.06.24 16:32:29 (*)   Checking for plaintext license.
Info: nios2_e: # 2014.06.24 16:32:30 (*)   Plaintext license not found.
Info: nios2_e: # 2014.06.24 16:32:30 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_e: # 2014.06.24 16:32:30 (*)   Elaborating CPU configuration settings
Info: nios2_e: # 2014.06.24 16:32:30 (*)   Creating all objects for CPU
Info: nios2_e: # 2014.06.24 16:32:32 (*)   Generating RTL from CPU objects
Info: nios2_e: # 2014.06.24 16:32:32 (*)   Creating plain-text RTL
Info: nios2_e: # 2014.06.24 16:32:33 (*) Done Nios II generation
Info: nios2_e: Done RTL generation for module 'cq_viola_nios2_e'
Info: nios2_e: "cq_viola" instantiated altera_nios2_qsys "nios2_e"
Info: jtag_uart: Starting RTL generation for module 'cq_viola_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/develop/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/develop/altera/13.1/quartus/bin/perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cq_viola_jtag_uart --dir=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0002_jtag_uart_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0002_jtag_uart_gen//cq_viola_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'cq_viola_jtag_uart'
Info: jtag_uart: "cq_viola" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: ipl_memory: Starting RTL generation for module 'cq_viola_ipl_memory'
Info: ipl_memory:   Generation command is [exec C:/develop/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/develop/altera/13.1/quartus/bin/perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cq_viola_ipl_memory --dir=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0003_ipl_memory_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0003_ipl_memory_gen//cq_viola_ipl_memory_component_configuration.pl  --do_build_sim=0  ]
Info: ipl_memory: Done RTL generation for module 'cq_viola_ipl_memory'
Info: ipl_memory: "cq_viola" instantiated altera_avalon_onchip_memory2 "ipl_memory"
Info: sysid: "cq_viola" instantiated altera_avalon_sysid_qsys "sysid"
Info: systimer: Starting RTL generation for module 'cq_viola_systimer'
Info: systimer:   Generation command is [exec C:/DEVELOP/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/DEVELOP/altera/13.1/quartus/bin//perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cq_viola_systimer --dir=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0005_systimer_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0005_systimer_gen//cq_viola_systimer_component_configuration.pl  --do_build_sim=0  ]
Info: systimer: Done RTL generation for module 'cq_viola_systimer'
Info: systimer: "cq_viola" instantiated altera_avalon_timer "systimer"
Info: led: Starting RTL generation for module 'cq_viola_led'
Info: led:   Generation command is [exec C:/develop/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/develop/altera/13.1/quartus/bin/perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cq_viola_led --dir=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0006_led_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0006_led_gen//cq_viola_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'cq_viola_led'
Info: led: "cq_viola" instantiated altera_avalon_pio "led"
Info: sdram: Starting RTL generation for module 'cq_viola_sdram'
Info: sdram:   Generation command is [exec C:/develop/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/develop/altera/13.1/quartus/bin/perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cq_viola_sdram --dir=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0007_sdram_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0007_sdram_gen//cq_viola_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'cq_viola_sdram'
Info: sdram: "cq_viola" instantiated altera_avalon_new_sdram_controller "sdram"
Info: gpio_0: Starting RTL generation for module 'cq_viola_gpio_0'
Info: gpio_0:   Generation command is [exec C:/develop/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/develop/altera/13.1/quartus/bin/perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cq_viola_gpio_0 --dir=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0008_gpio_0_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0008_gpio_0_gen//cq_viola_gpio_0_component_configuration.pl  --do_build_sim=0  ]
Info: gpio_0: Done RTL generation for module 'cq_viola_gpio_0'
Info: gpio_0: "cq_viola" instantiated altera_avalon_pio "gpio_0"
Info: epcs_spi: Starting RTL generation for module 'cq_viola_epcs_spi'
Info: epcs_spi:   Generation command is [exec C:/develop/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/develop/altera/13.1/quartus/bin/perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=cq_viola_epcs_spi --dir=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0009_epcs_spi_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6245_2764231090469391441.dir/0009_epcs_spi_gen//cq_viola_epcs_spi_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_spi: Done RTL generation for module 'cq_viola_epcs_spi'
Info: epcs_spi: "cq_viola" instantiated altera_avalon_spi "epcs_spi"
Info: peripherals_bridge: "cq_viola" instantiated altera_avalon_mm_bridge "peripherals_bridge"
Info: peridot_bridge: "cq_viola" instantiated peridot_avalon_bridge "peridot_bridge"
Info: pipeline_bridge_swap_transform: After transform: 53 modules, 180 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: mm_interconnect_0: "cq_viola" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 44 modules, 146 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 146 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 146 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 146 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 146 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 146 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 146 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 146 connections
Info: mm_interconnect_1: "cq_viola" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "cq_viola" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "cq_viola" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "cq_viola" instantiated altera_reset_controller "rst_controller"
Info: nios2_e_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_e_instruction_master_translator"
Info: nios2_e_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_e_jtag_debug_module_translator"
Info: nios2_e_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_e_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cq_viola: Done "cq_viola" with 49 modules, 71 files, 1545926 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
