<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Oct  1 18:53:33 2021" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:vcu118:part0:2.3" DEVICE="xcvu9p" NAME="mkAWSteria_HW_reclocked" PACKAGE="flga2104" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="RST_N" SIGIS="rst" SIGNAME="External_Ports_RST_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="resetn"/>
        <CONNECTION INSTANCE="clk_out1_reset_synchronizer" PORT="src_resetn"/>
        <CONNECTION INSTANCE="clk_out2_reset_synchronizer" PORT="src_resetn"/>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_aresetn"/>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="m_env_ready_synchronizer" PORT="src_clk"/>
        <CONNECTION INSTANCE="m_halted_synchronizer" PORT="dest_clk"/>
        <CONNECTION INSTANCE="m_glcount_synchronizer" PORT="src_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_env_ready_env_ready" SIGIS="undef" SIGNAME="External_Ports_m_env_ready_env_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="m_env_ready_synchronizer" PORT="src_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_halted" SIGIS="undef" SIGNAME="m_halted_synchronizer_dest_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="m_halted_synchronizer" PORT="dest_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="m_glcount_glcount" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_glcount_glcount">
      <CONNECTIONS>
        <CONNECTION INSTANCE="m_glcount_synchronizer" PORT="src_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="CLK_b_CLK" SIGIS="clk"/>
    <PORT DIR="I" NAME="RST_N_b_RST_N" SIGIS="rst"/>
    <PORT DIR="O" LEFT="15" NAME="ddr_B_M_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ddr_B_M_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ddr_B_M_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr_B_M_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr_B_M_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr_B_M_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_B_M_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr_B_M_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_B_M_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_B_M_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_B_M_awvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_B_M_awready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="ddr_B_M_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ddr_B_M_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_B_M_wlast" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_B_M_wvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_B_M_wready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="ddr_B_M_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ddr_B_M_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_B_M_bvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_B_M_bready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ddr_B_M_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ddr_B_M_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ddr_B_M_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr_B_M_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr_B_M_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr_B_M_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_B_M_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr_B_M_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_B_M_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_B_M_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_B_M_arvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_B_M_arready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="ddr_B_M_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="ddr_B_M_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ddr_B_M_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_B_M_rlast" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_B_M_rvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_B_M_rready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ddr_A_M_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ddr_A_M_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ddr_A_M_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr_A_M_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr_A_M_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr_A_M_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_A_M_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr_A_M_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_A_M_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_A_M_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_A_M_awvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_A_M_awready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="ddr_A_M_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ddr_A_M_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_A_M_wlast" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_A_M_wvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_A_M_wready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="ddr_A_M_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ddr_A_M_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_A_M_bvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_A_M_bready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ddr_A_M_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ddr_A_M_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ddr_A_M_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr_A_M_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr_A_M_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr_A_M_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_A_M_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr_A_M_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_A_M_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr_A_M_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_A_M_arvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_A_M_arready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="ddr_A_M_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="ddr_A_M_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ddr_A_M_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_A_M_rlast" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr_A_M_rvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr_A_M_rready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="host_AXI4L_S_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="host_AXI4L_S_awprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4L_S_awvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4L_S_awready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="host_AXI4L_S_wdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="host_AXI4L_S_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4L_S_wvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4L_S_wready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="host_AXI4L_S_bresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4L_S_bvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4L_S_bready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="host_AXI4L_S_araddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="host_AXI4L_S_arprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4L_S_arvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4L_S_arready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="host_AXI4L_S_rdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="host_AXI4L_S_rresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4L_S_rvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4L_S_rready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="host_AXI4_S_awid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="host_AXI4_S_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="host_AXI4_S_awlen" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="host_AXI4_S_awsize" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="host_AXI4_S_awburst" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="host_AXI4_S_awlock" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_awcache" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="host_AXI4_S_awprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_awregion" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_awqos" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4_S_awvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4_S_awready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="host_AXI4_S_wdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="host_AXI4_S_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4_S_wlast" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4_S_wvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4_S_wready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="host_AXI4_S_bid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="host_AXI4_S_bresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4_S_bvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4_S_bready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="host_AXI4_S_arid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="host_AXI4_S_araddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="host_AXI4_S_arlen" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="host_AXI4_S_arsize" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="host_AXI4_S_arburst" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="host_AXI4_S_arlock" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_arcache" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="host_AXI4_S_arprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_arregion" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_arqos" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4_S_arvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4_S_arready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="host_AXI4_S_rid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="host_AXI4_S_rdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="host_AXI4_S_rresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4_S_rlast" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="host_AXI4_S_rvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="host_AXI4_S_rready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_host_AXI4L_S" DATAWIDTH="32" NAME="host_AXI4L_S" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_in1_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="host_AXI4L_S_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="host_AXI4L_S_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="host_AXI4L_S_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="host_AXI4L_S_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="host_AXI4L_S_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="host_AXI4L_S_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="host_AXI4L_S_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="host_AXI4L_S_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="host_AXI4L_S_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="host_AXI4L_S_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="host_AXI4L_S_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="host_AXI4L_S_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="host_AXI4L_S_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="host_AXI4L_S_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="host_AXI4L_S_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="host_AXI4L_S_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="host_AXI4L_S_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="host_AXI4L_S_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="host_AXI4L_S_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_host_AXI4_S" DATAWIDTH="512" NAME="host_AXI4_S" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_in1_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="host_AXI4_S_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="host_AXI4_S_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="host_AXI4_S_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="host_AXI4_S_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="host_AXI4_S_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="host_AXI4_S_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="host_AXI4_S_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="host_AXI4_S_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="host_AXI4_S_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="host_AXI4_S_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="host_AXI4_S_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="host_AXI4_S_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="host_AXI4_S_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="host_AXI4_S_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="host_AXI4_S_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="host_AXI4_S_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="host_AXI4_S_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="host_AXI4_S_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="host_AXI4_S_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="host_AXI4_S_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="host_AXI4_S_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="host_AXI4_S_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="host_AXI4_S_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="host_AXI4_S_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="host_AXI4_S_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="host_AXI4_S_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="host_AXI4_S_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="host_AXI4_S_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="host_AXI4_S_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="host_AXI4_S_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="host_AXI4_S_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="host_AXI4_S_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="host_AXI4_S_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="host_AXI4_S_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="host_AXI4_S_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="host_AXI4_S_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="host_AXI4_S_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="host_AXI4_S_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="host_AXI4_S_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ddr_A_clock_converter_M_AXI" DATAWIDTH="512" NAME="ddr_A_M" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_in1_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="ddr_A_M_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ddr_A_M_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="ddr_A_M_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="ddr_A_M_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="ddr_A_M_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ddr_A_M_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ddr_A_M_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="ddr_A_M_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="ddr_A_M_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="ddr_A_M_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ddr_A_M_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ddr_A_M_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ddr_A_M_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ddr_A_M_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="ddr_A_M_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ddr_A_M_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ddr_A_M_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="ddr_A_M_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ddr_A_M_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ddr_A_M_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ddr_A_M_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="ddr_A_M_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ddr_A_M_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="ddr_A_M_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ddr_A_M_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="ddr_A_M_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ddr_A_M_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ddr_A_M_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="ddr_A_M_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="ddr_A_M_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="ddr_A_M_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ddr_A_M_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ddr_A_M_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="ddr_A_M_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ddr_A_M_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ddr_A_M_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="ddr_A_M_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ddr_A_M_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ddr_A_M_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ddr_B_clock_converter_M_AXI" DATAWIDTH="512" NAME="ddr_B_M" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_in1_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="ddr_B_M_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ddr_B_M_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="ddr_B_M_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="ddr_B_M_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="ddr_B_M_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ddr_B_M_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ddr_B_M_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="ddr_B_M_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="ddr_B_M_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="ddr_B_M_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ddr_B_M_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ddr_B_M_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ddr_B_M_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ddr_B_M_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="ddr_B_M_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ddr_B_M_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ddr_B_M_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="ddr_B_M_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ddr_B_M_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ddr_B_M_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ddr_B_M_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="ddr_B_M_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ddr_B_M_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="ddr_B_M_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ddr_B_M_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="ddr_B_M_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ddr_B_M_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ddr_B_M_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="ddr_B_M_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="ddr_B_M_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="ddr_B_M_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ddr_B_M_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ddr_B_M_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="ddr_B_M_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ddr_B_M_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ddr_B_M_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="ddr_B_M_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ddr_B_M_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ddr_B_M_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/clk_out1_reset_synchronizer" HWVERSION="1.0" INSTANCE="clk_out1_reset_synchronizer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reset_synchronizer" VLNV="xilinx.com:module_ref:reset_synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_reset_synchronizer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="src_resetn" SIGIS="rst" SIGNAME="External_Ports_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="dest_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dest_resetn" SIGIS="rst" SIGNAME="clk_out1_reset_synchronizer_dest_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="RST_N"/>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_out2_reset_synchronizer" HWVERSION="1.0" INSTANCE="clk_out2_reset_synchronizer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reset_synchronizer" VLNV="xilinx.com:module_ref:reset_synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_reset_synchronizer_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="src_resetn" SIGIS="rst" SIGNAME="External_Ports_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="dest_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dest_resetn" SIGIS="rst" SIGNAME="clk_out2_reset_synchronizer_dest_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="RST_N_b_RST_N"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/clk_wiz_0" HWVERSION="6.0" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="250.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________250.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1____25.000______0.000______50.0______176.064____154.678"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2____10.000______0.000______50.0______213.887____154.678"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="25.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="10.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="25.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="10.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="24.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="4.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="48.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="120"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="40.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="2.5"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="25.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="10.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="250.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="40.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="25.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="10.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="24.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="4.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="48.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="120"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="176.064"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="154.678"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="213.887"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="154.678"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_out1_reset_synchronizer" PORT="dest_clk"/>
            <CONNECTION INSTANCE="m_env_ready_synchronizer" PORT="dest_clk"/>
            <CONNECTION INSTANCE="m_halted_synchronizer" PORT="src_clk"/>
            <CONNECTION INSTANCE="m_glcount_synchronizer" PORT="dest_clk"/>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_out2_reset_synchronizer" PORT="dest_clk"/>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="CLK_b_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/ddr_A_clock_converter" HWVERSION="2.1" INSTANCE="ddr_A_clock_converter" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_host_AXI4_clock_converter_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="clk_out1_reset_synchronizer_dest_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_out1_reset_synchronizer" PORT="dest_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_A_M_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_A_M_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mkAWSteria_HW_0_ddr_A_M" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ddr_A_clock_converter_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_in1_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/ddr_B_clock_converter" HWVERSION="2.1" INSTANCE="ddr_B_clock_converter" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_ddr_A_clock_converter_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="clk_out1_reset_synchronizer_dest_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_out1_reset_synchronizer" PORT="dest_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="ddr_B_M_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="ddr_B_M_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mkAWSteria_HW_0_ddr_B_M" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ddr_B_clock_converter_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_in1_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/host_AXI4L_clock_converter" HWVERSION="2.1" INSTANCE="host_AXI4L_clock_converter" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_axi_clock_converter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4L_S_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="clk_out1_reset_synchronizer_dest_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_out1_reset_synchronizer" PORT="dest_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4L_S_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_host_AXI4L_S" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_in1_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="host_AXI4L_clock_converter_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/host_AXI4_clock_converter" HWVERSION="2.1" INSTANCE="host_AXI4_clock_converter" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_axi_clock_converter_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_reclocked_imp" PORT="host_AXI4_S_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="clk_out1_reset_synchronizer_dest_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_out1_reset_synchronizer" PORT="dest_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="host_AXI4_S_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_host_AXI4_S" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_in1_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="host_AXI4_clock_converter_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/m_env_ready_synchronizer" HWVERSION="1.0" INSTANCE="m_env_ready_synchronizer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bit_1_synchronizer" VLNV="xilinx.com:module_ref:bit_1_synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_bit_1_synchronizer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="src_clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="src_in" SIGIS="undef" SIGNAME="External_Ports_m_env_ready_env_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_env_ready_env_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="dest_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dest_out" SIGIS="undef" SIGNAME="m_env_ready_synchronizer_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="m_env_ready_env_ready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/m_glcount_synchronizer" HWVERSION="1.0" INSTANCE="m_glcount_synchronizer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bit_64_synchronizer" VLNV="xilinx.com:module_ref:bit_64_synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_bit_64_synchronizer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="src_clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="src_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_glcount_glcount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_glcount_glcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="dest_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dest_out" RIGHT="0" SIGIS="undef" SIGNAME="m_glcount_synchronizer_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="m_glcount_glcount"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/m_halted_synchronizer" HWVERSION="1.0" INSTANCE="m_halted_synchronizer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bit_1_synchronizer" VLNV="xilinx.com:module_ref:bit_1_synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_bit_1_synchronizer_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="src_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="src_in" SIGIS="undef" SIGNAME="mkAWSteria_HW_0_m_halted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mkAWSteria_HW_0" PORT="m_halted"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="dest_clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dest_out" SIGIS="undef" SIGNAME="m_halted_synchronizer_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_halted"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mkAWSteria_HW_0" HWVERSION="1.0" INSTANCE="mkAWSteria_HW_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mkAWSteria_HW" VLNV="xilinx.com:module_ref:mkAWSteria_HW:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mkAWSteria_HW_reclocked_mkAWSteria_HW_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="CLK_b_CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST_N_b_RST_N" SIGIS="rst" SIGNAME="clk_out2_reset_synchronizer_dest_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_out2_reset_synchronizer" PORT="dest_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST_N" SIGIS="rst" SIGNAME="clk_out1_reset_synchronizer_dest_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_out1_reset_synchronizer" PORT="dest_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4_S_awvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="host_AXI4_S_awid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="host_AXI4_S_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="host_AXI4_S_awlen" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="host_AXI4_S_awsize" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="host_AXI4_S_awburst" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4_S_awlock" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_awcache" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="host_AXI4_S_awprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_awqos" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_awregion" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4_S_awready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4_S_wvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="host_AXI4_S_wdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="host_AXI4_S_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4_S_wlast" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4_S_wready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4_S_bvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="host_AXI4_S_bid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="host_AXI4_S_bresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4_S_bready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4_S_arvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="host_AXI4_S_arid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="host_AXI4_S_araddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="host_AXI4_S_arlen" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="host_AXI4_S_arsize" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="host_AXI4_S_arburst" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4_S_arlock" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_arcache" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="host_AXI4_S_arprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_arqos" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="host_AXI4_S_arregion" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4_S_arready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4_S_rvalid" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="host_AXI4_S_rid" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="host_AXI4_S_rdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="host_AXI4_S_rresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4_S_rlast" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4_S_rready" SIGIS="undef" SIGNAME="host_AXI4_clock_converter_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4_clock_converter" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4L_S_awvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="host_AXI4L_S_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="host_AXI4L_S_awprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4L_S_awready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4L_S_wvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="host_AXI4L_S_wdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="host_AXI4L_S_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4L_S_wready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4L_S_bvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="host_AXI4L_S_bresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4L_S_bready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4L_S_arvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="host_AXI4L_S_araddr" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="host_AXI4L_S_arprot" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4L_S_arready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="host_AXI4L_S_rvalid" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="host_AXI4L_S_rresp" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="host_AXI4L_S_rdata" RIGHT="0" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="host_AXI4L_S_rready" SIGIS="undef" SIGNAME="host_AXI4L_clock_converter_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="host_AXI4L_clock_converter" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_A_M_awvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ddr_A_M_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ddr_A_M_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ddr_A_M_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr_A_M_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ddr_A_M_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_A_M_awlock" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_A_M_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr_A_M_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_A_M_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_A_M_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_A_M_awready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_A_M_wvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="ddr_A_M_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ddr_A_M_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_A_M_wlast" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_A_M_wready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_A_M_bvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ddr_A_M_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ddr_A_M_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_A_M_bready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_A_M_arvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ddr_A_M_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ddr_A_M_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ddr_A_M_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr_A_M_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ddr_A_M_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_A_M_arlock" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_A_M_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr_A_M_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_A_M_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_A_M_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_A_M_arready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_A_M_rvalid" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ddr_A_M_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="ddr_A_M_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ddr_A_M_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_A_M_rlast" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_A_M_rready" SIGIS="undef" SIGNAME="ddr_A_clock_converter_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_A_clock_converter" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_B_M_awvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ddr_B_M_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ddr_B_M_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ddr_B_M_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr_B_M_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ddr_B_M_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_B_M_awlock" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_B_M_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr_B_M_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_B_M_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_B_M_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_B_M_awready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_B_M_wvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="ddr_B_M_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ddr_B_M_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_B_M_wlast" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_B_M_wready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_B_M_bvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ddr_B_M_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ddr_B_M_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_B_M_bready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_B_M_arvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ddr_B_M_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ddr_B_M_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ddr_B_M_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr_B_M_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ddr_B_M_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_B_M_arlock" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_B_M_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr_B_M_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_B_M_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr_B_M_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_B_M_arready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_B_M_rvalid" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ddr_B_M_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="ddr_B_M_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ddr_B_M_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_B_M_rlast" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_B_M_rready" SIGIS="undef" SIGNAME="ddr_B_clock_converter_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_B_clock_converter" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_env_ready_env_ready" SIGIS="undef" SIGNAME="m_env_ready_synchronizer_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="m_env_ready_synchronizer" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_halted" SIGIS="undef" SIGNAME="mkAWSteria_HW_0_m_halted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="m_halted_synchronizer" PORT="src_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_glcount_glcount" RIGHT="0" SIGIS="undef" SIGNAME="m_glcount_synchronizer_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="m_glcount_synchronizer" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mkAWSteria_HW_0_ddr_A_M" DATAWIDTH="512" NAME="ddr_A_M" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="ddr_A_M_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ddr_A_M_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ddr_A_M_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="ddr_A_M_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="ddr_A_M_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ddr_A_M_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ddr_A_M_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ddr_A_M_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="ddr_A_M_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="ddr_A_M_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ddr_A_M_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ddr_A_M_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ddr_A_M_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ddr_A_M_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ddr_A_M_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ddr_A_M_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ddr_A_M_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="ddr_A_M_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ddr_A_M_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ddr_A_M_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ddr_A_M_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ddr_A_M_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ddr_A_M_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ddr_A_M_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ddr_A_M_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ddr_A_M_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ddr_A_M_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ddr_A_M_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ddr_A_M_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="ddr_A_M_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="ddr_A_M_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ddr_A_M_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ddr_A_M_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ddr_A_M_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ddr_A_M_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ddr_A_M_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ddr_A_M_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ddr_A_M_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ddr_A_M_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mkAWSteria_HW_0_ddr_B_M" DATAWIDTH="512" NAME="ddr_B_M" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="ddr_B_M_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ddr_B_M_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ddr_B_M_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="ddr_B_M_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="ddr_B_M_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ddr_B_M_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ddr_B_M_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ddr_B_M_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="ddr_B_M_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="ddr_B_M_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ddr_B_M_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ddr_B_M_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ddr_B_M_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ddr_B_M_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ddr_B_M_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ddr_B_M_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ddr_B_M_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="ddr_B_M_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ddr_B_M_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ddr_B_M_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ddr_B_M_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ddr_B_M_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ddr_B_M_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ddr_B_M_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ddr_B_M_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ddr_B_M_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ddr_B_M_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ddr_B_M_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ddr_B_M_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="ddr_B_M_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="ddr_B_M_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ddr_B_M_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ddr_B_M_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ddr_B_M_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ddr_B_M_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ddr_B_M_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ddr_B_M_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ddr_B_M_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ddr_B_M_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="host_AXI4L_clock_converter_M_AXI" DATAWIDTH="32" NAME="host_AXI4L_S" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="host_AXI4L_S_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="host_AXI4L_S_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="host_AXI4L_S_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="host_AXI4L_S_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="host_AXI4L_S_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="host_AXI4L_S_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="host_AXI4L_S_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="host_AXI4L_S_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="host_AXI4L_S_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="host_AXI4L_S_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="host_AXI4L_S_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="host_AXI4L_S_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="host_AXI4L_S_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="host_AXI4L_S_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="host_AXI4L_S_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="host_AXI4L_S_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="host_AXI4L_S_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="host_AXI4L_S_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="host_AXI4L_S_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="host_AXI4_clock_converter_M_AXI" DATAWIDTH="512" NAME="host_AXI4_S" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="host_AXI4_S_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="host_AXI4_S_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="host_AXI4_S_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="host_AXI4_S_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="host_AXI4_S_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="host_AXI4_S_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="host_AXI4_S_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="host_AXI4_S_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="host_AXI4_S_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="host_AXI4_S_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="host_AXI4_S_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="host_AXI4_S_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="host_AXI4_S_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="host_AXI4_S_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="host_AXI4_S_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="host_AXI4_S_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="host_AXI4_S_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="host_AXI4_S_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="host_AXI4_S_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="host_AXI4_S_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="host_AXI4_S_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="host_AXI4_S_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="host_AXI4_S_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="host_AXI4_S_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="host_AXI4_S_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="host_AXI4_S_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="host_AXI4_S_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="host_AXI4_S_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="host_AXI4_S_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="host_AXI4_S_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="host_AXI4_S_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="host_AXI4_S_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="host_AXI4_S_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="host_AXI4_S_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="host_AXI4_S_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="host_AXI4_S_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="host_AXI4_S_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="host_AXI4_S_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="host_AXI4_S_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
