<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>HCSR04Bz</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn:reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>HCSR04Bz_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ff221bd4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>HCSR04Bz_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ff221bd4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9b757d80</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>trigger_sig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>echo_sig</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/HCSR04Bz_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/main.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HCSR04Bz_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1859bc0f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/HCSR04Bz_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/main.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HCSR04Bz_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/HCSR04Bz_v1_0/data/HCSR04Bz.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04Bz_v1_0/data/HCSR04Bz.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04Bz_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04Bz_v1_0/src/HCSR04Bz.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04Bz_v1_0/src/HCSR04Bz.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04Bz_v1_0/src/HCSR04Bz_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/HCSR04Bz_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">HCSR04Bz_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>HCSR04Bz_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-03-05T20:49:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bf3694_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a8f329_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecf8557_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4756ade1_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1850e9bf_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59827d09_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121b64c8_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55edbb49_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cd92f_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a467dfe_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7023d275_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201620df_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f71ecfe_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb8ff13_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20701e6d_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a77a91_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336f90e8_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262367ed_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da1f5e2_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2daeff1e_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6d2d32_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5092b7c5_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8bf20a_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17976509_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a942c9_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@909d9d_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290fa2f9_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455db00a_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fae9b21_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eaae309_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17da7c32_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1fd54f_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca0e66d_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11077ec6_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dee93d4_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213bc722_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ca175f_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a122a3a_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a47e81_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246c3817_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12710a10_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6943ce81_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43613be9_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4608e3_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78127d59_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eedae63_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f606ce_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32384121_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a063442_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44688fae_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3853bfad_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713c680f_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdc600b_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa4dbe5_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7999e8_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b26d64_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a564cc_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19779314_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5e287e_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f4d332_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d6b022_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7265ba65_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472b5d35_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652078c3_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fa03c3_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5e7f49_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee0b22_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc7d94_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e096768_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8c8f62_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e81a7d_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16923061_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172fc182_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4007acc4_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b286ed4_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a89dc85_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51624fb2_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7529c58e_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f45536_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6e54f3_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3861fd01_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42091e1e_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68634660_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0f14dc_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d91623_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d25def_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c3ce20_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2743d72_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea98cea_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209698e4_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db8f54c_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c46fdd1_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e5aa18_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e2df4b_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127d5e5f_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7c6796_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42444608_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4570e3ea_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a74341_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bbd42e_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456caad3_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edc6e61_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153e9e6a_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3576ef_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d580cc0_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2afc29_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e32b733_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc5a50d_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc79b6a_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361f6fbd_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c555de4_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ca8609_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284153a7_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7087f871_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea143e8_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f9482f_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664c99b6_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe254c6_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31635839_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78680c44_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cc6c7b_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6182ee6_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6890c282_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db104c7_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a021e56_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710105af_ARCHIVE_LOCATION">c:/Users/ellio/NGCP/ip_repo/HCSR04Bz_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="29a945c3"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f415ec23"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2530c304"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fa62b59c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
