
2_Uart_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000278  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000420  08000420  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000420  08000420  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08000420  08000420  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000420  08000420  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000420  08000420  00010420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000424  08000424  00010424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08000428  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          0000001c  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000030  20000030  00020014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .debug_info   000007fd  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000021e  00000000  00000000  00020841  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000078  00000000  00000000  00020a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000050  00000000  00000000  00020ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001904b  00000000  00000000  00020b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000dee  00000000  00000000  00039b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b95e  00000000  00000000  0003a961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000c62bf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000dc  00000000  00000000  000c6310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000014 	.word	0x20000014
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000408 	.word	0x08000408

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000018 	.word	0x20000018
 80001e4:	08000408 	.word	0x08000408

080001e8 <main>:

uint8_t mess[20]= "Hello Trung\n";


int main(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (1<<3);   //ENABLE clock for port D
 80001ee:	4b17      	ldr	r3, [pc, #92]	; (800024c <main+0x64>)
 80001f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f2:	4a16      	ldr	r2, [pc, #88]	; (800024c <main+0x64>)
 80001f4:	f043 0308 	orr.w	r3, r3, #8
 80001f8:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOD->MODER |= (0x55<<24);  // Output for D12 ,D13, D14, D15
 80001fa:	4b15      	ldr	r3, [pc, #84]	; (8000250 <main+0x68>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a14      	ldr	r2, [pc, #80]	; (8000250 <main+0x68>)
 8000200:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000204:	6013      	str	r3, [r2, #0]
	GPIOD->ODR &=~ (0xF<<12);
 8000206:	4b12      	ldr	r3, [pc, #72]	; (8000250 <main+0x68>)
 8000208:	695b      	ldr	r3, [r3, #20]
 800020a:	4a11      	ldr	r2, [pc, #68]	; (8000250 <main+0x68>)
 800020c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000210:	6153      	str	r3, [r2, #20]
	//mess = "Hello world";
    /* Loop forever */
	UART2_Init();
 8000212:	f000 f823 	bl	800025c <UART2_Init>
	while(1){

		for(int i = 0; i <1000000; i++){}
 8000216:	2300      	movs	r3, #0
 8000218:	607b      	str	r3, [r7, #4]
 800021a:	e002      	b.n	8000222 <main+0x3a>
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	3301      	adds	r3, #1
 8000220:	607b      	str	r3, [r7, #4]
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	4a0b      	ldr	r2, [pc, #44]	; (8000254 <main+0x6c>)
 8000226:	4293      	cmp	r3, r2
 8000228:	ddf8      	ble.n	800021c <main+0x34>
		UART_Transmit(mess,20);
 800022a:	2114      	movs	r1, #20
 800022c:	480a      	ldr	r0, [pc, #40]	; (8000258 <main+0x70>)
 800022e:	f000 f86f 	bl	8000310 <UART_Transmit>
		GPIOD->ODR ^=(1<<15);
 8000232:	4b07      	ldr	r3, [pc, #28]	; (8000250 <main+0x68>)
 8000234:	695b      	ldr	r3, [r3, #20]
 8000236:	4a06      	ldr	r2, [pc, #24]	; (8000250 <main+0x68>)
 8000238:	f483 4300 	eor.w	r3, r3, #32768	; 0x8000
 800023c:	6153      	str	r3, [r2, #20]
		GPIOD->ODR ^=(1<<12);
 800023e:	4b04      	ldr	r3, [pc, #16]	; (8000250 <main+0x68>)
 8000240:	695b      	ldr	r3, [r3, #20]
 8000242:	4a03      	ldr	r2, [pc, #12]	; (8000250 <main+0x68>)
 8000244:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8000248:	6153      	str	r3, [r2, #20]
		for(int i = 0; i <1000000; i++){}
 800024a:	e7e4      	b.n	8000216 <main+0x2e>
 800024c:	40023800 	.word	0x40023800
 8000250:	40020c00 	.word	0x40020c00
 8000254:	000f423f 	.word	0x000f423f
 8000258:	20000000 	.word	0x20000000

0800025c <UART2_Init>:
 *  Created on: Oct 30, 2023
 *      Author: nguye
 */
#include "uart2.h"

void UART2_Init(void){
 800025c:	b480      	push	{r7}
 800025e:	af00      	add	r7, sp, #0
	/*--------------------------------Configuration uart gpio pin------------------------------------------*/
	/*Enble clock access to port A*/
	RCC->AHB1ENR |= (1U<<0);
 8000260:	4b28      	ldr	r3, [pc, #160]	; (8000304 <UART2_Init+0xa8>)
 8000262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000264:	4a27      	ldr	r2, [pc, #156]	; (8000304 <UART2_Init+0xa8>)
 8000266:	f043 0301 	orr.w	r3, r3, #1
 800026a:	6313      	str	r3, [r2, #48]	; 0x30
	/*Set PA2  & PA 3 mode to alternate function mode */
	GPIOA->MODER |= (0x2<<4);
 800026c:	4b26      	ldr	r3, [pc, #152]	; (8000308 <UART2_Init+0xac>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a25      	ldr	r2, [pc, #148]	; (8000308 <UART2_Init+0xac>)
 8000272:	f043 0320 	orr.w	r3, r3, #32
 8000276:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x2<<6);
 8000278:	4b23      	ldr	r3, [pc, #140]	; (8000308 <UART2_Init+0xac>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a22      	ldr	r2, [pc, #136]	; (8000308 <UART2_Init+0xac>)
 800027e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000282:	6013      	str	r3, [r2, #0]
	/*Set PA2 & PA3 alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0] |= (0x7<<8);
 8000284:	4b20      	ldr	r3, [pc, #128]	; (8000308 <UART2_Init+0xac>)
 8000286:	6a1b      	ldr	r3, [r3, #32]
 8000288:	4a1f      	ldr	r2, [pc, #124]	; (8000308 <UART2_Init+0xac>)
 800028a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800028e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (0x7<<12);
 8000290:	4b1d      	ldr	r3, [pc, #116]	; (8000308 <UART2_Init+0xac>)
 8000292:	6a1b      	ldr	r3, [r3, #32]
 8000294:	4a1c      	ldr	r2, [pc, #112]	; (8000308 <UART2_Init+0xac>)
 8000296:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800029a:	6213      	str	r3, [r2, #32]
	/*-------------------------------Configuration uart module -------------------------------------------*/
	/*Enable clock access to uart 2*/
	RCC->APB1ENR = (1U<<17);
 800029c:	4b19      	ldr	r3, [pc, #100]	; (8000304 <UART2_Init+0xa8>)
 800029e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80002a2:	641a      	str	r2, [r3, #64]	; 0x40
	/*Configure baudrate*/
	/*9600- 16Mhz*/
	USART2->BRR |= (0x68<<4);			/*Clock input 16Mhz*/
 80002a4:	4b19      	ldr	r3, [pc, #100]	; (800030c <UART2_Init+0xb0>)
 80002a6:	689b      	ldr	r3, [r3, #8]
 80002a8:	4a18      	ldr	r2, [pc, #96]	; (800030c <UART2_Init+0xb0>)
 80002aa:	f443 63d0 	orr.w	r3, r3, #1664	; 0x680
 80002ae:	6093      	str	r3, [r2, #8]
	USART2->BRR |= (0x03<<0);			/*Baudrate = 9600bps*/
 80002b0:	4b16      	ldr	r3, [pc, #88]	; (800030c <UART2_Init+0xb0>)
 80002b2:	689b      	ldr	r3, [r3, #8]
 80002b4:	4a15      	ldr	r2, [pc, #84]	; (800030c <UART2_Init+0xb0>)
 80002b6:	f043 0303 	orr.w	r3, r3, #3
 80002ba:	6093      	str	r3, [r2, #8]
	/*Configure word length*/
	USART2->CR1 &=~(1U<<12);			/*8 bit Data */
 80002bc:	4b13      	ldr	r3, [pc, #76]	; (800030c <UART2_Init+0xb0>)
 80002be:	68db      	ldr	r3, [r3, #12]
 80002c0:	4a12      	ldr	r2, [pc, #72]	; (800030c <UART2_Init+0xb0>)
 80002c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80002c6:	60d3      	str	r3, [r2, #12]

	/*Configure number of stop bits*/
	USART2->CR2 &=~(0x3<<12);			/* 1 stop bit*/
 80002c8:	4b10      	ldr	r3, [pc, #64]	; (800030c <UART2_Init+0xb0>)
 80002ca:	691b      	ldr	r3, [r3, #16]
 80002cc:	4a0f      	ldr	r2, [pc, #60]	; (800030c <UART2_Init+0xb0>)
 80002ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80002d2:	6113      	str	r3, [r2, #16]

	/*Configure transfer direction*/
	USART2->CR1 |= (1U<<3); 			/*Transmit*/
 80002d4:	4b0d      	ldr	r3, [pc, #52]	; (800030c <UART2_Init+0xb0>)
 80002d6:	68db      	ldr	r3, [r3, #12]
 80002d8:	4a0c      	ldr	r2, [pc, #48]	; (800030c <UART2_Init+0xb0>)
 80002da:	f043 0308 	orr.w	r3, r3, #8
 80002de:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= (1U<<2);				/*Receiver*/
 80002e0:	4b0a      	ldr	r3, [pc, #40]	; (800030c <UART2_Init+0xb0>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	4a09      	ldr	r2, [pc, #36]	; (800030c <UART2_Init+0xb0>)
 80002e6:	f043 0304 	orr.w	r3, r3, #4
 80002ea:	60d3      	str	r3, [r2, #12]
	/*Enable uart module*/
	USART2->CR1 |= (1U<<13);
 80002ec:	4b07      	ldr	r3, [pc, #28]	; (800030c <UART2_Init+0xb0>)
 80002ee:	68db      	ldr	r3, [r3, #12]
 80002f0:	4a06      	ldr	r2, [pc, #24]	; (800030c <UART2_Init+0xb0>)
 80002f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002f6:	60d3      	str	r3, [r2, #12]
}
 80002f8:	bf00      	nop
 80002fa:	46bd      	mov	sp, r7
 80002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	40023800 	.word	0x40023800
 8000308:	40020000 	.word	0x40020000
 800030c:	40004400 	.word	0x40004400

08000310 <UART_Transmit>:



void UART_Transmit( uint8_t* TX_Data, uint8_t TX_Size){
 8000310:	b480      	push	{r7}
 8000312:	b085      	sub	sp, #20
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	460b      	mov	r3, r1
 800031a:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 800031c:	2300      	movs	r3, #0
 800031e:	73fb      	strb	r3, [r7, #15]
	while( i < TX_Size){
 8000320:	e010      	b.n	8000344 <UART_Transmit+0x34>
		/* Check Transmit Data Register Empty*/
		while(!(USART2->SR& (1<<7))){}
 8000322:	bf00      	nop
 8000324:	4b10      	ldr	r3, [pc, #64]	; (8000368 <UART_Transmit+0x58>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800032c:	2b00      	cmp	r3, #0
 800032e:	d0f9      	beq.n	8000324 <UART_Transmit+0x14>
		/* Send data <=> Clear TXE Flag (Transmit Data Register empty)*/
		USART2->DR=(uint8_t)(*TX_Data & 0xFF);
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	4b0c      	ldr	r3, [pc, #48]	; (8000368 <UART_Transmit+0x58>)
 8000336:	605a      	str	r2, [r3, #4]
		TX_Data++;
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	3301      	adds	r3, #1
 800033c:	607b      	str	r3, [r7, #4]
		i++;
 800033e:	7bfb      	ldrb	r3, [r7, #15]
 8000340:	3301      	adds	r3, #1
 8000342:	73fb      	strb	r3, [r7, #15]
	while( i < TX_Size){
 8000344:	7bfa      	ldrb	r2, [r7, #15]
 8000346:	78fb      	ldrb	r3, [r7, #3]
 8000348:	429a      	cmp	r2, r3
 800034a:	d3ea      	bcc.n	8000322 <UART_Transmit+0x12>
	}
	/*Waiting transmit complete*/
	while(!(USART2->SR &(1<<6))){}
 800034c:	bf00      	nop
 800034e:	4b06      	ldr	r3, [pc, #24]	; (8000368 <UART_Transmit+0x58>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000356:	2b00      	cmp	r3, #0
 8000358:	d0f9      	beq.n	800034e <UART_Transmit+0x3e>
}
 800035a:	bf00      	nop
 800035c:	bf00      	nop
 800035e:	3714      	adds	r7, #20
 8000360:	46bd      	mov	sp, r7
 8000362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000366:	4770      	bx	lr
 8000368:	40004400 	.word	0x40004400

0800036c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800036c:	480d      	ldr	r0, [pc, #52]	; (80003a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800036e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000370:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000374:	480c      	ldr	r0, [pc, #48]	; (80003a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000376:	490d      	ldr	r1, [pc, #52]	; (80003ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000378:	4a0d      	ldr	r2, [pc, #52]	; (80003b0 <LoopForever+0xe>)
  movs r3, #0
 800037a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800037c:	e002      	b.n	8000384 <LoopCopyDataInit>

0800037e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800037e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000382:	3304      	adds	r3, #4

08000384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000388:	d3f9      	bcc.n	800037e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800038a:	4a0a      	ldr	r2, [pc, #40]	; (80003b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800038c:	4c0a      	ldr	r4, [pc, #40]	; (80003b8 <LoopForever+0x16>)
  movs r3, #0
 800038e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000390:	e001      	b.n	8000396 <LoopFillZerobss>

08000392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000394:	3204      	adds	r2, #4

08000396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000398:	d3fb      	bcc.n	8000392 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800039a:	f000 f811 	bl	80003c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800039e:	f7ff ff23 	bl	80001e8 <main>

080003a2 <LoopForever>:

LoopForever:
  b LoopForever
 80003a2:	e7fe      	b.n	80003a2 <LoopForever>
  ldr   r0, =_estack
 80003a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003ac:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80003b0:	08000428 	.word	0x08000428
  ldr r2, =_sbss
 80003b4:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80003b8:	20000030 	.word	0x20000030

080003bc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003bc:	e7fe      	b.n	80003bc <ADC_IRQHandler>
	...

080003c0 <__libc_init_array>:
 80003c0:	b570      	push	{r4, r5, r6, lr}
 80003c2:	4d0d      	ldr	r5, [pc, #52]	; (80003f8 <__libc_init_array+0x38>)
 80003c4:	4c0d      	ldr	r4, [pc, #52]	; (80003fc <__libc_init_array+0x3c>)
 80003c6:	1b64      	subs	r4, r4, r5
 80003c8:	10a4      	asrs	r4, r4, #2
 80003ca:	2600      	movs	r6, #0
 80003cc:	42a6      	cmp	r6, r4
 80003ce:	d109      	bne.n	80003e4 <__libc_init_array+0x24>
 80003d0:	4d0b      	ldr	r5, [pc, #44]	; (8000400 <__libc_init_array+0x40>)
 80003d2:	4c0c      	ldr	r4, [pc, #48]	; (8000404 <__libc_init_array+0x44>)
 80003d4:	f000 f818 	bl	8000408 <_init>
 80003d8:	1b64      	subs	r4, r4, r5
 80003da:	10a4      	asrs	r4, r4, #2
 80003dc:	2600      	movs	r6, #0
 80003de:	42a6      	cmp	r6, r4
 80003e0:	d105      	bne.n	80003ee <__libc_init_array+0x2e>
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003e8:	4798      	blx	r3
 80003ea:	3601      	adds	r6, #1
 80003ec:	e7ee      	b.n	80003cc <__libc_init_array+0xc>
 80003ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80003f2:	4798      	blx	r3
 80003f4:	3601      	adds	r6, #1
 80003f6:	e7f2      	b.n	80003de <__libc_init_array+0x1e>
 80003f8:	08000420 	.word	0x08000420
 80003fc:	08000420 	.word	0x08000420
 8000400:	08000420 	.word	0x08000420
 8000404:	08000424 	.word	0x08000424

08000408 <_init>:
 8000408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800040a:	bf00      	nop
 800040c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800040e:	bc08      	pop	{r3}
 8000410:	469e      	mov	lr, r3
 8000412:	4770      	bx	lr

08000414 <_fini>:
 8000414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000416:	bf00      	nop
 8000418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800041a:	bc08      	pop	{r3}
 800041c:	469e      	mov	lr, r3
 800041e:	4770      	bx	lr
