INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/EdgeDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EdgeDetector'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sim_1/new/EdgeDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EdgeDetector_tb'
