$date
	Wed May 26 22:27:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! out [31:0] $end
$var wire 1 " clk_stall $end
$var reg 32 # addr [31:0] $end
$var reg 1 $ clk $end
$scope module insmem $end
$var wire 32 % addr [31:0] $end
$var wire 1 $ clk $end
$var reg 32 & addr_buf [31:0] $end
$var reg 1 " clk_stall $end
$var reg 1 ' new_read $end
$var reg 32 ( read_data [31:0] $end
$var integer 32 ) state [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
1'
bx &
b0 %
0$
b0 #
0"
bx !
$end
#1
1"
b1 )
b0 &
1$
#2
0$
#3
b0 )
0'
b10011 !
b10011 (
0"
1$
#4
0$
#5
1"
b1 )
b100 &
1'
1$
b100 #
b100 %
#6
0$
#7
b0 )
0'
b1000100110111 !
b1000100110111 (
0"
1$
#8
0$
#9
1$
#10
1'
0$
b1000 #
b1000 %
#11
1"
b1 )
b1000 &
1$
#12
0$
#13
b0 )
0'
b1000000000000010000000100010011 !
b1000000000000010000000100010011 (
0"
1$
#14
0$
#15
1"
b1 )
b1100 &
1'
1$
b1100 #
b1100 %
#16
0$
#17
b0 )
0'
b10000000000000001101111 !
b10000000000000001101111 (
0"
1$
#18
0$
#19
1$
#20
1'
0$
b10000 #
b10000 %
#21
1"
b1 )
b10000 &
1$
#22
0$
#23
b0 )
0'
b11111110000000010000000100010011 !
b11111110000000010000000100010011 (
0"
1$
#24
0$
#25
1"
b1 )
b10100 &
1'
1$
b10100 #
b10100 %
#26
0$
#27
b0 )
0'
b100000010010111000100011 !
b100000010010111000100011 (
0"
1$
#28
0$
#29
1$
#30
0$
