INFO-FLOW: Workspace C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1 opened at Tue Sep 14 14:03:13 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.149 sec.
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.226 sec.
Command     ap_source done; 0.226 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/Vivado/2020.1/data;D:/xilinx/vitis/2020.1/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/xilinx/vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 2.472 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.659 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -clock_enable=0 
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=0
Execute     config_interface -clock_enable=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=none 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
Execute     config_interface -default_slave_interface=none 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute     config_interface -m_axi_auto_max_ports=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_bitwidth=1024 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
Execute     config_interface -m_axi_max_bitwidth=1024 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_read_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
Execute     config_interface -m_axi_max_read_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_write_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
Execute     config_interface -m_axi_max_write_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_min_bitwidth=8 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
Execute     config_interface -m_axi_min_bitwidth=8 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_read_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
Execute     config_interface -m_axi_num_read_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_write_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
Execute     config_interface -m_axi_num_write_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=off 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
Execute     config_interface -m_axi_offset=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -register_io=off 
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
Execute     config_interface -register_io=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -s_axilite_data64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
Execute     config_interface -s_axilite_data64=0 
Command   open_solution done; 3.06 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/Vivado/2020.1/data;D:/xilinx/vitis/2020.1/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.212 sec.
Execute   create_clock -period 10 -name default 
Execute   config_interface -clock_enable=0 -default_slave_interface none -m_axi_addr64=0 -m_axi_alignment_byte_size 0 -m_axi_auto_max_ports=0 -m_axi_latency 0 -m_axi_max_bitwidth 1024 -m_axi_max_read_burst_length 16 -m_axi_max_widen_bitwidth 0 -m_axi_max_write_burst_length 16 -m_axi_min_bitwidth 8 -m_axi_num_read_outstanding 16 -m_axi_num_write_outstanding 16 -m_axi_offset off -register_io off -s_axilite_data64=0 
Execute   source ./MBKM-Tutorial5/solution1/directives.tcl 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'MBKM-Tutorial5/Top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling MBKM-Tutorial5/Top.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.Top.cpp.diag.yml -fno-limit-debug-info --sysroot D:/xilinx/vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E MBKM-Tutorial5/Top.cpp -std=c++11 -DHLSLIB_SYNTHESIS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/xilinx/vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/vitis/2020.1/common/technology/autopilot -I D:/xilinx/vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.Top.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.Top.cpp.err.log 
Command       ap_eval done; 1.953 sec.
INFO-FLOW: Done: GCC PP 39 time: 2 seconds per iteration
Execute       set_directive_top VecDotProduct -name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
Execute       source D:/xilinx/vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/xilinx/vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/xilinx/vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  -directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.745 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  -directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.038 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.718 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.err.log 
Command         ap_eval done; 2.641 sec.
Execute         source D:/xilinx/vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/xilinx/vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.942 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.err.log 
Command         ap_eval done; 1.013 sec.
Command       clang_tidy done; 1.017 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.err.log 
Command         ap_eval done; 1.071 sec.
Command       clang_tidy done; 1.075 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.Top.pp.0.cpp.diag.yml C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.Top.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.Top.pp.0.cpp.err.log 
Command       ap_eval done; 1.037 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.Top.pp.0.cpp.err.log 
Command         ap_eval done; 1.163 sec.
Command       clang_tidy done; 1.167 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.Top.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.pragma.2.cpp -std=c++11 -DHLSLIB_SYNTHESIS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/vitis/2020.1/common/technology/autopilot -I D:/xilinx/vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.Top.pragma.2.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.Top.pragma.2.cpp.err.log 
Command       ap_eval done; 2.163 sec.
WARNING: [HLS 207-5324] unused parameter 'name': MBKM-Tutorial5/Stream.h:354:35
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:500:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:502:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:504:9
INFO: [HLS 200-10] Analyzing design file 'MBKM-Tutorial5/InterfaceModule.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling MBKM-Tutorial5/InterfaceModule.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.InterfaceModule.cpp.diag.yml -fno-limit-debug-info --sysroot D:/xilinx/vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E MBKM-Tutorial5/InterfaceModule.cpp -std=c++11 -DHLSLIB_SYNTHESIS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/xilinx/vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/vitis/2020.1/common/technology/autopilot -I D:/xilinx/vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.InterfaceModule.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.InterfaceModule.cpp.err.log 
Command       ap_eval done; 0.968 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute       set_directive_top VecDotProduct -name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp std=c++11 -target fpga  -directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.265 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp std=c++11 -target fpga  -directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.054 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.386 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.err.log 
Command         ap_eval done; 2.541 sec.
Command       clang_tidy done; 2.793 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.err.log 
Command         ap_eval done; 1.349 sec.
Command       clang_tidy done; 1.354 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.err.log 
Command         ap_eval done; 1.36 sec.
Command       clang_tidy done; 1.365 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.InterfaceModule.pp.0.cpp.diag.yml C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.InterfaceModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.InterfaceModule.pp.0.cpp.err.log 
Command       ap_eval done; 1.267 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.InterfaceModule.pp.0.cpp.err.log 
Command         ap_eval done; 1.81 sec.
Command       clang_tidy done; 1.822 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.InterfaceModule.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.pragma.2.cpp -std=c++11 -DHLSLIB_SYNTHESIS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/vitis/2020.1/common/technology/autopilot -I D:/xilinx/vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.InterfaceModule.pragma.2.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.InterfaceModule.pragma.2.cpp.err.log 
Command       ap_eval done; 3.042 sec.
WARNING: [HLS 207-5324] unused parameter 'name': MBKM-Tutorial5/Stream.h:354:35
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:500:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:502:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:504:9
INFO: [HLS 200-10] Analyzing design file 'MBKM-Tutorial5/ComputationModule.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling MBKM-Tutorial5/ComputationModule.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.ComputationModule.cpp.diag.yml -fno-limit-debug-info --sysroot D:/xilinx/vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E MBKM-Tutorial5/ComputationModule.cpp -std=c++11 -DHLSLIB_SYNTHESIS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/xilinx/vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/vitis/2020.1/common/technology/autopilot -I D:/xilinx/vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.ComputationModule.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.ComputationModule.cpp.err.log 
Command       ap_eval done; 2.362 sec.
INFO-FLOW: Done: GCC PP 39 time: 2.4 seconds per iteration
Execute       set_directive_top VecDotProduct -name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
INFO-FLOW: Setting directive 'TOP' name=VecDotProduct 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp std=c++11 -target fpga  -directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.87 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp std=c++11 -target fpga  -directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.552 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.375 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.err.log 
Command         ap_eval done; 4.86 sec.
Command       clang_tidy done; 5.357 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.err.log 
Command         ap_eval done; 2.74 sec.
Command       clang_tidy done; 2.751 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.err.log 
Command         ap_eval done; 1.851 sec.
Command       clang_tidy done; 1.861 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.ComputationModule.pp.0.cpp.diag.yml C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.ComputationModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/xilinx-dataflow-lawyer.ComputationModule.pp.0.cpp.err.log 
Command       ap_eval done; 1.807 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp std=c++11 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang-tidy.ComputationModule.pp.0.cpp.err.log 
Command         ap_eval done; 2.326 sec.
Command       clang_tidy done; 2.333 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.ComputationModule.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.pragma.2.cpp -std=c++11 -DHLSLIB_SYNTHESIS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/vitis/2020.1/common/technology/autopilot -I D:/xilinx/vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.ComputationModule.pragma.2.cpp.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.ComputationModule.pragma.2.cpp.err.log 
Command       ap_eval done; 3.159 sec.
WARNING: [HLS 207-5324] unused parameter 'name': MBKM-Tutorial5/Stream.h:354:35
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:500:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:502:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:504:9
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.g.bc" "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.g.bc" "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.g.bc"  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Top.g.bc C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/InterfaceModule.g.bc C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ComputationModule.g.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.144 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.152 sec.
Execute       run_link_or_opt -opt -out C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.113 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.125 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/vitis/2020.1/win64/lib/libhlsm_39.bc D:/xilinx/vitis/2020.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/vitis/2020.1/win64/lib/libhlsm_39.bc D:/xilinx/vitis/2020.1/win64/lib/libhlsmc++_39.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 6.931 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 6.935 sec.
Execute       run_link_or_opt -opt -out C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=VecDotProduct -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=VecDotProduct -reflow-float-conversion -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.507 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.512 sec.
Execute       run_link_or_opt -out C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/vitis/2020.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/vitis/2020.1/win64/lib/libfloatconversion_39.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.143 sec.
Execute       run_link_or_opt -opt -out C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=VecDotProduct 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=VecDotProduct -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=VecDotProduct -mllvm -hls-db-dir -mllvm C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.lto.bc > C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 1.487 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::stream()' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' (MBKM-Tutorial5/Stream.h:112:48)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' (MBKM-Tutorial5/Stream.h:495:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<short, 16>, 0>::stream()' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' (MBKM-Tutorial5/Stream.h:112:48)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' (MBKM-Tutorial5/Stream.h:495:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' (MBKM-Tutorial5/Stream.h:112:48)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' into 'hlslib::Stream<int, 16ul, (hlslib::Storage)0>::Stream(char const*)' (MBKM-Tutorial5/Stream.h:495:36)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*)' (MBKM-Tutorial5/Stream.h:91:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::write(hlslib::DataPack<signed char, 16> const&)' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<signed char, 16> const&, unsigned long)' (MBKM-Tutorial5/Stream.h:404:10)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<signed char, 16> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::write(hlslib::DataPack<signed char, 16> const&)' (MBKM-Tutorial5/Stream.h:175:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::write(hlslib::DataPack<signed char, 16> const&)' into 'VecReader(hlslib::DataPack<signed char, 16>*, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/InterfaceModule.cpp:7:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::read(hlslib::DataPack<signed char, 16>&)' into 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::read()' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::read()' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' (MBKM-Tutorial5/Stream.h:199:17)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::read()' (MBKM-Tutorial5/Stream.h:163:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::operator=(ap_uint<128> const&)' into 'hlslib::DataPack<signed char, 16>::operator=(hlslib::DataPack<signed char, 16>&&)' (MBKM-Tutorial5/DataPack.h:55:8)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<signed char, 16>::DataPackProxy(hlslib::DataPack<signed char, 16>&, int)' into 'hlslib::DataPack<signed char, 16>::operator[](unsigned long)' (MBKM-Tutorial5/DataPack.h:241:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>::ap_range_ref(ap_int_base<128, false>*, int, int)' into 'ap_int_base<128, false>::range(int, int) const' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<128, false>(ap_range_ref<128, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<128, false>(ap_range_ref<128, false> const&)' into 'ap_uint<8>::ap_uint<128, false>(ap_range_ref<128, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int.h:240:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::range(int, int) const' into 'hlslib::DataPack<signed char, 16>::Get(int) const' (MBKM-Tutorial5/DataPack.h:81:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<128, false>(ap_range_ref<128, false> const&)' into 'hlslib::DataPack<signed char, 16>::Get(int) const' (MBKM-Tutorial5/DataPack.h:81:16)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::Get(int) const' into 'hlslib::(anonymous namespace)::DataPackProxy<signed char, 16>::operator signed char() const' (MBKM-Tutorial5/DataPack.h:226:15)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::DataPackProxy(hlslib::DataPack<short, 16>&, int)' into 'hlslib::DataPack<short, 16>::operator[](unsigned long)' (MBKM-Tutorial5/DataPack.h:241:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<256, false>::ap_range_ref(ap_int_base<256, false>*, int, int)' into 'ap_int_base<256, false>::range(int, int)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:903:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_range_ref<256, false>& ap_range_ref<256, false>::operator=<16, false>(ap_int_base<16, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::range(int, int)' into 'hlslib::DataPack<short, 16>::Set(int, short)' (MBKM-Tutorial5/DataPack.h:95:11)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<256, false>& ap_range_ref<256, false>::operator=<16, false>(ap_int_base<16, false> const&)' into 'hlslib::DataPack<short, 16>::Set(int, short)' (MBKM-Tutorial5/DataPack.h:95:49)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::Set(int, short)' into 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator=(short&&)' (MBKM-Tutorial5/DataPack.h:211:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<short, 16>, 0>::write(hlslib::DataPack<short, 16> const&)' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<short, 16> const&, unsigned long)' (MBKM-Tutorial5/Stream.h:404:10)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<short, 16> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::write(hlslib::DataPack<short, 16> const&)' (MBKM-Tutorial5/Stream.h:175:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::read()' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:13:15)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::write(hlslib::DataPack<short, 16> const&)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:23:9)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator=(short&&)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::operator[](unsigned long)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:2)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<signed char, 16>::operator signed char() const' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:22)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::operator[](unsigned long)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:22)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<signed char, 16>::operator signed char() const' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:12)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::operator[](unsigned long)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:12)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::operator=(hlslib::DataPack<signed char, 16>&&)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:14:8)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::read()' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:14:16)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::operator=(hlslib::DataPack<signed char, 16>&&)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:13:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<short, 16>, 0>::read(hlslib::DataPack<short, 16>&)' into 'hls::stream<hlslib::DataPack<short, 16>, 0>::read()' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<short, 16>, 0>::read()' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' (MBKM-Tutorial5/Stream.h:199:17)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::read()' (MBKM-Tutorial5/Stream.h:163:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<256>::operator=(ap_uint<256> const&)' into 'hlslib::DataPack<short, 16>::operator=(hlslib::DataPack<short, 16>&&)' (MBKM-Tutorial5/DataPack.h:55:8)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<256, false>::ap_range_ref(ap_int_base<256, false>*, int, int)' into 'ap_int_base<256, false>::range(int, int) const' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<256, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<256, false>(ap_range_ref<256, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<256, false>(ap_range_ref<256, false> const&)' into 'ap_uint<16>::ap_uint<256, false>(ap_range_ref<256, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int.h:240:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::range(int, int) const' into 'hlslib::DataPack<short, 16>::Get(int) const' (MBKM-Tutorial5/DataPack.h:81:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint<256, false>(ap_range_ref<256, false> const&)' into 'hlslib::DataPack<short, 16>::Get(int) const' (MBKM-Tutorial5/DataPack.h:81:16)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::Get(int) const' into 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator short() const' (MBKM-Tutorial5/DataPack.h:226:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::WriteBlocking(int const&, unsigned long)' (MBKM-Tutorial5/Stream.h:404:10)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::WriteBlocking(int const&, unsigned long)' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::write(int const&)' (MBKM-Tutorial5/Stream.h:175:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::read()' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:38:18)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::write(int const&)' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:62:13)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator short() const' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:43:25)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::operator[](unsigned long)' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:43:25)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator short() const' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:43:13)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::operator[](unsigned long)' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:43:13)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::operator=(hlslib::DataPack<short, 16>&&)' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::ReadBlocking()' (MBKM-Tutorial5/Stream.h:199:17)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::read()' (MBKM-Tutorial5/Stream.h:163:9)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::read()' into 'Accumulator(hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:72:17)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::write(int const&)' into 'Accumulator(hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:76:12)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::read()' into 'ScaWriter(hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int*)' (MBKM-Tutorial5/InterfaceModule.cpp:12:16)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:12:30)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:13:30)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:14:30)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 16ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:15:29)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:16:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_2' (MBKM-Tutorial5/ComputationModule.cpp:17:20) in function 'EWiseMultipiler' completely with a factor of 16 (MBKM-Tutorial5/ComputationModule.cpp:17:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (MBKM-Tutorial5/ComputationModule.cpp:41:20) in function 'AdderTree' completely with a factor of 8 (MBKM-Tutorial5/ComputationModule.cpp:41:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (MBKM-Tutorial5/ComputationModule.cpp:47:20) in function 'AdderTree' completely with a factor of 4 (MBKM-Tutorial5/ComputationModule.cpp:47:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_4' (MBKM-Tutorial5/ComputationModule.cpp:53:20) in function 'AdderTree' completely with a factor of 2 (MBKM-Tutorial5/ComputationModule.cpp:53:20)
INFO: [HLS 214-115] Burst read of variable length and bit width 128 has been inferred on port 'ddr0' (MBKM-Tutorial5/InterfaceModule.cpp:4:18)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:25 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:25 . Memory (MB): peak = 997.863 ; gain = 879.828
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top VecDotProduct -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.0.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.405 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:01:26 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.1.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.764 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:26 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.g.1.bc to C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.o.1.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'fifoC3.stream_' (MBKM-Tutorial5/Top.cpp:16) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'VecDotProduct'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'VecDotProduct', detected/extracted 7 process function(s): 
	 'VecDotProduct.entry4'
	 'VecReader'
	 'VecReader1'
	 'EWiseMultipiler'
	 'AdderTree'
	 'Accumulator'
	 'ScaWriter'.
Command         transform done; 3.036 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'AdderTree' (MBKM-Tutorial5/ComputationModule.cpp:27:1)...12 expression(s) balanced.
Command         transform done; 1.155 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:31 . Memory (MB): peak = 997.863 ; gain = 879.828
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.o.2.bc -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1449] Process VecReader has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VecReader1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 2.05 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:33 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.659 sec.
Command     elaborate done; 88.686 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'VecDotProduct' ...
Execute       ap_set_top_model VecDotProduct 
WARNING: [SYN 201-103] Legalizing function name 'VecDotProduct.entry43' to 'VecDotProduct_entry43'.
Execute       get_model_list VecDotProduct -filter all-wo-channel -topdown 
Execute       preproc_iomode -model VecDotProduct 
Execute       preproc_iomode -model ScaWriter 
Execute       preproc_iomode -model Accumulator 
Execute       preproc_iomode -model AdderTree 
Execute       preproc_iomode -model EWiseMultipiler 
Execute       preproc_iomode -model VecReader1 
Execute       preproc_iomode -model VecReader 
Execute       preproc_iomode -model VecDotProduct.entry43 
Execute       get_model_list VecDotProduct -filter all-wo-channel 
INFO-FLOW: Model list for configure: VecDotProduct.entry43 VecReader VecReader1 EWiseMultipiler AdderTree Accumulator ScaWriter VecDotProduct
INFO-FLOW: Configuring Module : VecDotProduct.entry43 ...
Execute       set_default_model VecDotProduct.entry43 
Execute       apply_spec_resource_limit VecDotProduct.entry43 
INFO-FLOW: Configuring Module : VecReader ...
Execute       set_default_model VecReader 
Execute       apply_spec_resource_limit VecReader 
INFO-FLOW: Configuring Module : VecReader1 ...
Execute       set_default_model VecReader1 
Execute       apply_spec_resource_limit VecReader1 
INFO-FLOW: Configuring Module : EWiseMultipiler ...
Execute       set_default_model EWiseMultipiler 
Execute       apply_spec_resource_limit EWiseMultipiler 
INFO-FLOW: Configuring Module : AdderTree ...
Execute       set_default_model AdderTree 
Execute       apply_spec_resource_limit AdderTree 
INFO-FLOW: Configuring Module : Accumulator ...
Execute       set_default_model Accumulator 
Execute       apply_spec_resource_limit Accumulator 
INFO-FLOW: Configuring Module : ScaWriter ...
Execute       set_default_model ScaWriter 
Execute       apply_spec_resource_limit ScaWriter 
INFO-FLOW: Configuring Module : VecDotProduct ...
Execute       set_default_model VecDotProduct 
Execute       apply_spec_resource_limit VecDotProduct 
INFO-FLOW: Model list for preprocess: VecDotProduct.entry43 VecReader VecReader1 EWiseMultipiler AdderTree Accumulator ScaWriter VecDotProduct
INFO-FLOW: Preprocessing Module: VecDotProduct.entry43 ...
Execute       set_default_model VecDotProduct.entry43 
Execute       cdfg_preprocess -model VecDotProduct.entry43 
Execute       rtl_gen_preprocess VecDotProduct.entry43 
INFO-FLOW: Preprocessing Module: VecReader ...
Execute       set_default_model VecReader 
Execute       cdfg_preprocess -model VecReader 
Execute       rtl_gen_preprocess VecReader 
INFO-FLOW: Preprocessing Module: VecReader1 ...
Execute       set_default_model VecReader1 
Execute       cdfg_preprocess -model VecReader1 
Execute       rtl_gen_preprocess VecReader1 
INFO-FLOW: Preprocessing Module: EWiseMultipiler ...
Execute       set_default_model EWiseMultipiler 
Execute       cdfg_preprocess -model EWiseMultipiler 
Execute       rtl_gen_preprocess EWiseMultipiler 
INFO-FLOW: Preprocessing Module: AdderTree ...
Execute       set_default_model AdderTree 
Execute       cdfg_preprocess -model AdderTree 
Execute       rtl_gen_preprocess AdderTree 
INFO-FLOW: Preprocessing Module: Accumulator ...
Execute       set_default_model Accumulator 
Execute       cdfg_preprocess -model Accumulator 
Execute       rtl_gen_preprocess Accumulator 
INFO-FLOW: Preprocessing Module: ScaWriter ...
Execute       set_default_model ScaWriter 
Execute       cdfg_preprocess -model ScaWriter 
Execute       rtl_gen_preprocess ScaWriter 
INFO-FLOW: Preprocessing Module: VecDotProduct ...
Execute       set_default_model VecDotProduct 
Execute       cdfg_preprocess -model VecDotProduct 
Execute       rtl_gen_preprocess VecDotProduct 
INFO-FLOW: Model list for synthesis: VecDotProduct.entry43 VecReader VecReader1 EWiseMultipiler AdderTree Accumulator ScaWriter VecDotProduct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecDotProduct_entry43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model VecDotProduct.entry43 
Execute       schedule -model VecDotProduct.entry43 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.119 seconds; current allocated memory: 229.158 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.sched.adb -f 
INFO-FLOW: Finish scheduling VecDotProduct.entry43.
Execute       set_default_model VecDotProduct.entry43 
Execute       bind -model VecDotProduct.entry43 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.295 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.bind.adb -f 
INFO-FLOW: Finish binding VecDotProduct.entry43.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecReader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model VecReader 
Execute       schedule -model VecReader 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 229.391 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.sched.adb -f 
INFO-FLOW: Finish scheduling VecReader.
Execute       set_default_model VecReader 
Execute       bind -model VecReader 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 229.547 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.bind.adb -f 
INFO-FLOW: Finish binding VecReader.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecReader1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model VecReader1 
Execute       schedule -model VecReader1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 229.658 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.sched.adb -f 
INFO-FLOW: Finish scheduling VecReader1.
Execute       set_default_model VecReader1 
Execute       bind -model VecReader1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 229.872 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.bind.adb -f 
INFO-FLOW: Finish binding VecReader1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EWiseMultipiler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model EWiseMultipiler 
Execute       schedule -model EWiseMultipiler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 230.108 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.sched.adb -f 
INFO-FLOW: Finish scheduling EWiseMultipiler.
Execute       set_default_model EWiseMultipiler 
Execute       bind -model EWiseMultipiler 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 230.457 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.bind.adb -f 
INFO-FLOW: Finish binding EWiseMultipiler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AdderTree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AdderTree 
Execute       schedule -model AdderTree 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 230.663 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.sched.adb -f 
INFO-FLOW: Finish scheduling AdderTree.
Execute       set_default_model AdderTree 
Execute       bind -model AdderTree 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 230.906 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.bind.adb -f 
INFO-FLOW: Finish binding AdderTree.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Accumulator 
Execute       schedule -model Accumulator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 230.995 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.sched.adb -f 
INFO-FLOW: Finish scheduling Accumulator.
Execute       set_default_model Accumulator 
Execute       bind -model Accumulator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 231.089 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.bind.adb -f 
INFO-FLOW: Finish binding Accumulator.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ScaWriter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ScaWriter 
Execute       schedule -model ScaWriter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 231.142 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.sched.adb -f 
INFO-FLOW: Finish scheduling ScaWriter.
Execute       set_default_model ScaWriter 
Execute       bind -model ScaWriter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 231.270 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.bind.adb -f 
INFO-FLOW: Finish binding ScaWriter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecDotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model VecDotProduct 
Execute       schedule -model VecDotProduct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.281 sec.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 231.414 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.sched.adb -f 
INFO-FLOW: Finish scheduling VecDotProduct.
Execute       set_default_model VecDotProduct 
Execute       bind -model VecDotProduct 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.536 sec.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 231.708 MB.
Execute       syn_report -verbosereport -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.198 sec.
Execute       db_write -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.bind.adb -f 
INFO-FLOW: Finish binding VecDotProduct.
Execute       get_model_list VecDotProduct -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess VecDotProduct.entry43 
Execute       rtl_gen_preprocess VecReader 
Execute       rtl_gen_preprocess VecReader1 
Execute       rtl_gen_preprocess EWiseMultipiler 
Execute       rtl_gen_preprocess AdderTree 
Execute       rtl_gen_preprocess Accumulator 
Execute       rtl_gen_preprocess ScaWriter 
Execute       rtl_gen_preprocess VecDotProduct 
INFO-FLOW: Model list for RTL generation: VecDotProduct.entry43 VecReader VecReader1 EWiseMultipiler AdderTree Accumulator ScaWriter VecDotProduct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecDotProduct_entry43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model VecDotProduct.entry43 -top_prefix VecDotProduct_ -sub_prefix VecDotProduct_ -mg_file C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecDotProduct_entry43'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 231.852 MB.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       gen_rtl VecDotProduct.entry43 -style xilinx -f -lang vhdl -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/vhdl/VecDotProduct_VecDotProduct_entry43 
Execute       gen_rtl VecDotProduct.entry43 -style xilinx -f -lang vlog -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/verilog/VecDotProduct_VecDotProduct_entry43 
Execute       syn_report -csynth -model VecDotProduct.entry43 -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/VecDotProduct_entry43_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model VecDotProduct.entry43 -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/VecDotProduct_entry43_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model VecDotProduct.entry43 -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model VecDotProduct.entry43 -f -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.adb 
Execute       gen_tb_info VecDotProduct.entry43 -p C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecReader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model VecReader -top_prefix VecDotProduct_ -sub_prefix VecDotProduct_ -mg_file C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecReader'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 232.486 MB.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       gen_rtl VecReader -style xilinx -f -lang vhdl -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/vhdl/VecDotProduct_VecReader 
Execute       gen_rtl VecReader -style xilinx -f -lang vlog -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/verilog/VecDotProduct_VecReader 
Execute       syn_report -csynth -model VecReader -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/VecReader_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model VecReader -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/VecReader_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model VecReader -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model VecReader -f -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.adb 
Execute       gen_tb_info VecReader -p C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecReader1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model VecReader1 -top_prefix VecDotProduct_ -sub_prefix VecDotProduct_ -mg_file C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecReader1'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 233.297 MB.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       gen_rtl VecReader1 -style xilinx -f -lang vhdl -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/vhdl/VecDotProduct_VecReader1 
Execute       gen_rtl VecReader1 -style xilinx -f -lang vlog -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/verilog/VecDotProduct_VecReader1 
Execute       syn_report -csynth -model VecReader1 -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/VecReader1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model VecReader1 -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/VecReader1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model VecReader1 -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model VecReader1 -f -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.adb 
Execute       gen_tb_info VecReader1 -p C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EWiseMultipiler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model EWiseMultipiler -top_prefix VecDotProduct_ -sub_prefix VecDotProduct_ -mg_file C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'EWiseMultipiler'.
Command       create_rtl_model done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 234.598 MB.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       gen_rtl EWiseMultipiler -style xilinx -f -lang vhdl -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/vhdl/VecDotProduct_EWiseMultipiler 
Execute       gen_rtl EWiseMultipiler -style xilinx -f -lang vlog -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/verilog/VecDotProduct_EWiseMultipiler 
Execute       syn_report -csynth -model EWiseMultipiler -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/EWiseMultipiler_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model EWiseMultipiler -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/EWiseMultipiler_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model EWiseMultipiler -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.171 sec.
Execute       db_write -model EWiseMultipiler -f -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.adb 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info EWiseMultipiler -p C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AdderTree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AdderTree -top_prefix VecDotProduct_ -sub_prefix VecDotProduct_ -mg_file C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AdderTree'.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 236.199 MB.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       gen_rtl AdderTree -style xilinx -f -lang vhdl -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/vhdl/VecDotProduct_AdderTree 
Execute       gen_rtl AdderTree -style xilinx -f -lang vlog -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/verilog/VecDotProduct_AdderTree 
Execute       syn_report -csynth -model AdderTree -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/AdderTree_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AdderTree -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/AdderTree_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AdderTree -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.114 sec.
Execute       db_write -model AdderTree -f -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.adb 
Command       db_write done; 0.123 sec.
Execute       gen_tb_info AdderTree -p C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Accumulator -top_prefix VecDotProduct_ -sub_prefix VecDotProduct_ -mg_file C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator'.
INFO: [HLS 200-111]  Elapsed time: 0.913 seconds; current allocated memory: 237.278 MB.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       gen_rtl Accumulator -style xilinx -f -lang vhdl -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/vhdl/VecDotProduct_Accumulator 
Execute       gen_rtl Accumulator -style xilinx -f -lang vlog -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/verilog/VecDotProduct_Accumulator 
Execute       syn_report -csynth -model Accumulator -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/Accumulator_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Accumulator -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/Accumulator_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Accumulator -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Accumulator -f -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.adb 
Execute       gen_tb_info Accumulator -p C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ScaWriter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ScaWriter -top_prefix VecDotProduct_ -sub_prefix VecDotProduct_ -mg_file C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ScaWriter'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 237.864 MB.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       gen_rtl ScaWriter -style xilinx -f -lang vhdl -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/vhdl/VecDotProduct_ScaWriter 
Execute       gen_rtl ScaWriter -style xilinx -f -lang vlog -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/verilog/VecDotProduct_ScaWriter 
Execute       syn_report -csynth -model ScaWriter -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/ScaWriter_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ScaWriter -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/ScaWriter_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ScaWriter -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ScaWriter -f -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.adb 
Execute       gen_tb_info ScaWriter -p C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecDotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model VecDotProduct -top_prefix  -sub_prefix VecDotProduct_ -mg_file C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/ddr0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/ddr1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/ddr2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/vecA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/vecB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/scaC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/readRep' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'VecDotProduct' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'readRep' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'vecA', 'vecB', 'scaC' and 'return' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecDotProduct'.
Command       create_rtl_model done; 0.271 sec.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 240.133 MB.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       gen_rtl VecDotProduct -istop -style xilinx -f -lang vhdl -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/vhdl/VecDotProduct 
Execute       gen_rtl VecDotProduct -istop -style xilinx -f -lang vlog -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/verilog/VecDotProduct 
Execute       syn_report -csynth -model VecDotProduct -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/VecDotProduct_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model VecDotProduct -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/syn/report/VecDotProduct_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model VecDotProduct -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.122 sec.
Execute       db_write -model VecDotProduct -f -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.adb 
Execute       gen_tb_info VecDotProduct -p C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct 
Execute       export_constraint_db -f -tool general -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.constraint.tcl 
Execute       syn_report -designview -model VecDotProduct -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.design.xml 
Command       syn_report done; 0.175 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model VecDotProduct -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model VecDotProduct -o C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks VecDotProduct 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain VecDotProduct 
INFO-FLOW: Model list for RTL component generation: VecDotProduct.entry43 VecReader VecReader1 EWiseMultipiler AdderTree Accumulator ScaWriter VecDotProduct
INFO-FLOW: Handling components in module [VecDotProduct_entry43] ... 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.compgen.tcl 
INFO-FLOW: Handling components in module [VecReader] ... 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.compgen.tcl 
INFO-FLOW: Handling components in module [VecReader1] ... 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.compgen.tcl 
INFO-FLOW: Handling components in module [EWiseMultipiler] ... 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.compgen.tcl 
INFO-FLOW: Found component VecDotProduct_mul_8s_8s_16_1_1.
INFO-FLOW: Append model VecDotProduct_mul_8s_8s_16_1_1
INFO-FLOW: Handling components in module [AdderTree] ... 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.compgen.tcl 
INFO-FLOW: Handling components in module [Accumulator] ... 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.compgen.tcl 
INFO-FLOW: Handling components in module [ScaWriter] ... 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.compgen.tcl 
INFO-FLOW: Handling components in module [VecDotProduct] ... 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.tcl 
INFO-FLOW: Found component VecDotProduct_fifo_w64_d2_S.
INFO-FLOW: Append model VecDotProduct_fifo_w64_d2_S
INFO-FLOW: Found component VecDotProduct_fifo_w64_d2_S.
INFO-FLOW: Append model VecDotProduct_fifo_w64_d2_S
INFO-FLOW: Found component VecDotProduct_fifo_w64_d6_S.
INFO-FLOW: Append model VecDotProduct_fifo_w64_d6_S
INFO-FLOW: Found component VecDotProduct_fifo_w128_d16_A.
INFO-FLOW: Append model VecDotProduct_fifo_w128_d16_A
INFO-FLOW: Found component VecDotProduct_fifo_w128_d16_A.
INFO-FLOW: Append model VecDotProduct_fifo_w128_d16_A
INFO-FLOW: Found component VecDotProduct_fifo_w256_d16_A.
INFO-FLOW: Append model VecDotProduct_fifo_w256_d16_A
INFO-FLOW: Found component VecDotProduct_fifo_w32_d16_S.
INFO-FLOW: Append model VecDotProduct_fifo_w32_d16_S
INFO-FLOW: Found component VecDotProduct_fifo_w32_d2_S.
INFO-FLOW: Append model VecDotProduct_fifo_w32_d2_S
INFO-FLOW: Found component VecDotProduct_start_for_ScaWriter_U0.
INFO-FLOW: Append model VecDotProduct_start_for_ScaWriter_U0
INFO-FLOW: Found component VecDotProduct_start_for_EWiseMultipiler_U0.
INFO-FLOW: Append model VecDotProduct_start_for_EWiseMultipiler_U0
INFO-FLOW: Found component VecDotProduct_start_for_AdderTree_U0.
INFO-FLOW: Append model VecDotProduct_start_for_AdderTree_U0
INFO-FLOW: Found component VecDotProduct_start_for_Accumulator_U0.
INFO-FLOW: Append model VecDotProduct_start_for_Accumulator_U0
INFO-FLOW: Found component VecDotProduct_control_s_axi.
INFO-FLOW: Append model VecDotProduct_control_s_axi
INFO-FLOW: Found component VecDotProduct_control_r_s_axi.
INFO-FLOW: Append model VecDotProduct_control_r_s_axi
INFO-FLOW: Found component VecDotProduct_ddr0_m_axi.
INFO-FLOW: Append model VecDotProduct_ddr0_m_axi
INFO-FLOW: Found component VecDotProduct_ddr1_m_axi.
INFO-FLOW: Append model VecDotProduct_ddr1_m_axi
INFO-FLOW: Found component VecDotProduct_ddr2_m_axi.
INFO-FLOW: Append model VecDotProduct_ddr2_m_axi
INFO-FLOW: Append model VecDotProduct_entry43
INFO-FLOW: Append model VecReader
INFO-FLOW: Append model VecReader1
INFO-FLOW: Append model EWiseMultipiler
INFO-FLOW: Append model AdderTree
INFO-FLOW: Append model Accumulator
INFO-FLOW: Append model ScaWriter
INFO-FLOW: Append model VecDotProduct
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: VecDotProduct_mul_8s_8s_16_1_1 VecDotProduct_fifo_w64_d2_S VecDotProduct_fifo_w64_d2_S VecDotProduct_fifo_w64_d6_S VecDotProduct_fifo_w128_d16_A VecDotProduct_fifo_w128_d16_A VecDotProduct_fifo_w256_d16_A VecDotProduct_fifo_w32_d16_S VecDotProduct_fifo_w32_d2_S VecDotProduct_start_for_ScaWriter_U0 VecDotProduct_start_for_EWiseMultipiler_U0 VecDotProduct_start_for_AdderTree_U0 VecDotProduct_start_for_Accumulator_U0 VecDotProduct_control_s_axi VecDotProduct_control_r_s_axi VecDotProduct_ddr0_m_axi VecDotProduct_ddr1_m_axi VecDotProduct_ddr2_m_axi VecDotProduct_entry43 VecReader VecReader1 EWiseMultipiler AdderTree Accumulator ScaWriter VecDotProduct
INFO-FLOW: To file: write model VecDotProduct_mul_8s_8s_16_1_1
INFO-FLOW: To file: write model VecDotProduct_fifo_w64_d2_S
INFO-FLOW: To file: write model VecDotProduct_fifo_w64_d2_S
INFO-FLOW: To file: write model VecDotProduct_fifo_w64_d6_S
INFO-FLOW: To file: write model VecDotProduct_fifo_w128_d16_A
INFO-FLOW: To file: write model VecDotProduct_fifo_w128_d16_A
INFO-FLOW: To file: write model VecDotProduct_fifo_w256_d16_A
INFO-FLOW: To file: write model VecDotProduct_fifo_w32_d16_S
INFO-FLOW: To file: write model VecDotProduct_fifo_w32_d2_S
INFO-FLOW: To file: write model VecDotProduct_start_for_ScaWriter_U0
INFO-FLOW: To file: write model VecDotProduct_start_for_EWiseMultipiler_U0
INFO-FLOW: To file: write model VecDotProduct_start_for_AdderTree_U0
INFO-FLOW: To file: write model VecDotProduct_start_for_Accumulator_U0
INFO-FLOW: To file: write model VecDotProduct_control_s_axi
INFO-FLOW: To file: write model VecDotProduct_control_r_s_axi
INFO-FLOW: To file: write model VecDotProduct_ddr0_m_axi
INFO-FLOW: To file: write model VecDotProduct_ddr1_m_axi
INFO-FLOW: To file: write model VecDotProduct_ddr2_m_axi
INFO-FLOW: To file: write model VecDotProduct_entry43
INFO-FLOW: To file: write model VecReader
INFO-FLOW: To file: write model VecReader1
INFO-FLOW: To file: write model EWiseMultipiler
INFO-FLOW: To file: write model AdderTree
INFO-FLOW: To file: write model Accumulator
INFO-FLOW: To file: write model ScaWriter
INFO-FLOW: To file: write model VecDotProduct
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): VecDotProduct
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.152 sec.
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.244 sec.
Command       ap_source done; 0.244 sec.
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'VecDotProduct_mul_8s_8s_16_1_1_Multiplier_0'
Command       ap_source done; 0.174 sec.
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'vecA_c_U(VecDotProduct_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'vecB_c_U(VecDotProduct_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'scaC_c_U(VecDotProduct_fifo_w64_d6_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifoA_stream_s_U(VecDotProduct_fifo_w128_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifoB_stream_s_U(VecDotProduct_fifo_w128_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifoC1_stream_s_U(VecDotProduct_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifoC2_stream_s_U(VecDotProduct_fifo_w32_d16_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifoC3_stream_s_U(VecDotProduct_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ScaWriter_U0_U(VecDotProduct_start_for_ScaWriter_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_EWiseMultipiler_U0_U(VecDotProduct_start_for_EWiseMultipiler_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AdderTree_U0_U(VecDotProduct_start_for_AdderTree_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Accumulator_U0_U(VecDotProduct_start_for_Accumulator_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
Execute         is_m_axi_addr64 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 1.933 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.208 sec.
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.323 sec.
Command       ap_source done; 0.323 sec.
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=VecDotProduct xml_exists=0
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.351 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.compgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.constraint.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=26 #gSsdmPorts=0
Execute       source D:/xilinx/vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.dataonly.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.dataonly.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.dataonly.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.dataonly.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct_entry43.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecReader1.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/EWiseMultipiler.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/AdderTree.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/Accumulator.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/ScaWriter.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.constraint.tcl 
Execute       sc_get_clocks VecDotProduct 
Execute       source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:53 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO: [VHDL 208-304] Generating VHDL RTL for VecDotProduct.
INFO: [VLOG 209-307] Generating Verilog RTL for VecDotProduct.
Execute       syn_report -model VecDotProduct -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 20.237 sec.
Command   csynth_design done; 108.941 sec.
Command ap_source done; 112.355 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1 opened at Tue Sep 14 14:05:20 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.346 sec.
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.552 sec.
Command     ap_source done; 0.553 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/Vivado/2020.1/data;D:/xilinx/vitis/2020.1/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/xilinx/vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 7.147 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_part_info done; 0.172 sec.
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command         ap_part_info done; 0.149 sec.
Execute         config_chip_info -speed medium 
Command       add_library done; 0.211 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_part_info done; 0.206 sec.
Execute       get_default_platform 
Command     set_part done; 8.055 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command     ap_part_info done; 0.166 sec.
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -clock_enable=false 
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=false
Execute     config_interface -clock_enable=false 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=none 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
Execute     config_interface -default_slave_interface=none 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute     config_interface -m_axi_auto_max_ports=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_bitwidth=1024 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
Execute     config_interface -m_axi_max_bitwidth=1024 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_read_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
Execute     config_interface -m_axi_max_read_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_write_burst_length=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
Execute     config_interface -m_axi_max_write_burst_length=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_min_bitwidth=8 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
Execute     config_interface -m_axi_min_bitwidth=8 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_read_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
Execute     config_interface -m_axi_num_read_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_num_write_outstanding=16 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
Execute     config_interface -m_axi_num_write_outstanding=16 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=off 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
Execute     config_interface -m_axi_offset=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -register_io=off 
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
Execute     config_interface -register_io=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -s_axilite_data64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
Execute     config_interface -s_axilite_data64=0 
Command   open_solution done; 9.369 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/Vivado/2020.1/data;D:/xilinx/vitis/2020.1/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command     ap_part_info done; 0.186 sec.
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_part_info done; 0.21 sec.
Execute       config_chip_info -speed medium 
Command     add_library done; 0.379 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command     ap_part_info done; 0.182 sec.
Execute     get_default_platform 
Command   set_part done; 1.134 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_interface -default_slave_interface none -m_axi_addr64=0 -m_axi_alignment_byte_size 0 -m_axi_auto_max_ports=0 -m_axi_latency 0 -m_axi_max_bitwidth 1024 -m_axi_max_read_burst_length 16 -m_axi_max_widen_bitwidth 0 -m_axi_max_write_burst_length 16 -m_axi_min_bitwidth 8 -m_axi_num_read_outstanding 16 -m_axi_num_write_outstanding 16 -m_axi_offset off -register_io off -s_axilite_data64=0 
Execute   source ./MBKM-Tutorial5/solution1/directives.tcl 
Execute   cosim_design -wave_debug -enable_dataflow_profiling -trace_level all 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.306 sec.
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.517 sec.
Command     ap_source done; 0.517 sec.
Execute     source D:/xilinx/vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/xilinx/vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/Top_tb.cpp 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/Top.h 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/Top.cpp 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/Stream.h 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/InterfaceModule.h 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/InterfaceModule.cpp 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/DataPack.h 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/DataConfig.h 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/ComputationModule.h 
Execute     is_encrypted C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/ComputationModule.cpp 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/Top_tb.cpp C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/Top_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/Top_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/Top_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 4.664 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/Top.cpp C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.407 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/InterfaceModule.cpp C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/InterfaceModule.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/InterfaceModule.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/InterfaceModule.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.045 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/ComputationModule.cpp C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/ComputationModule.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/ComputationModule.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/./sim/autowrap/testbench/ComputationModule.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.407 sec.
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.rtl_wrap.cfg.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'ddr0' has a depth of '10000'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'ddr1' has a depth of '10000'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'ddr2' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.671 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
Execute     source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/.autopilot/db/VecDotProduct.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 217.671 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 247.475 sec.
Command ap_source done; 258.347 sec.
Execute cleanup_all 
