%%
disp('4 by 1 mux')
d0=input('input in 0 or 1:');
d1=input('input in 0 or 1:');
d2=input('input in 0 or 1:');
d3=input('input in 0 or 1:');
s0=input('select line in 0 or 1:');
s1=input('select line in 0 or 1:');
a=not(s0);
b=not(s1);
c=and(a,b);
c1=and(c,d0);
c2=and(b,s0);
c3=and(c2,d1);
c4=and(a,s0);
c5=and(c4,d2);
c6=and(s1,s0);
c7=and(c6,d3);
f=or(c1,c3);
f1=or(c5,c7);
out1=or(f,f1)