

================================================================
== Vitis HLS Report for 'fp2div2_503_Pipeline_VITIS_LOOP_382_1213'
================================================================
* Date:           Tue May 20 14:35:05 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       16|       16|  0.160 us|  0.160 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_382_1  |       14|       14|         2|          2|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     69|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln383_fu_110_p2       |         +|   0|  0|  11|           3|           1|
    |icmp_ln382_fu_104_p2      |      icmp|   0|  0|  11|           3|           2|
    |select_ln383_1_fu_203_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln383_fu_188_p3    |    select|   0|  0|  63|           1|          63|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  87|           8|          67|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  14|          3|    1|          3|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |c_0_address0_local  |  14|          3|    3|          9|
    |c_1_address0_local  |  14|          3|    3|          9|
    |i_242_fu_42         |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  69|         15|   14|         35|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln383_reg_234    |  3|   0|    3|          0|
    |ap_CS_fsm            |  2|   0|    2|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |c_0_addr_reg_245     |  2|   0|    3|          1|
    |c_1_addr_reg_251     |  2|   0|    3|          1|
    |i_242_fu_42          |  3|   0|    3|          0|
    |trunc_ln382_reg_239  |  1|   0|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 14|   0|   16|          2|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1213|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1213|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1213|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1213|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1213|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1213|  return value|
|c_1_address0  |  out|    3|   ap_memory|                                       c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                       c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                                       c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|                                       c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                                       c_1|         array|
|c_1_address1  |  out|    3|   ap_memory|                                       c_1|         array|
|c_1_ce1       |  out|    1|   ap_memory|                                       c_1|         array|
|c_1_q1        |   in|   64|   ap_memory|                                       c_1|         array|
|c_0_address0  |  out|    3|   ap_memory|                                       c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                       c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                                       c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|                                       c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                                       c_0|         array|
|c_0_address1  |  out|    3|   ap_memory|                                       c_0|         array|
|c_0_ce1       |  out|    1|   ap_memory|                                       c_0|         array|
|c_0_q1        |   in|   64|   ap_memory|                                       c_0|         array|
+--------------+-----+-----+------------+------------------------------------------+--------------+

