\hypertarget{group___l_l_w_u___peripheral}{}\section{L\+L\+WU}
\label{group___l_l_w_u___peripheral}\index{L\+L\+WU@{L\+L\+WU}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_l_w_u___register___accessor___macros}{L\+L\+W\+U -\/ Register accessor macros}
\item 
\hyperlink{group___l_l_w_u___register___masks}{L\+L\+W\+U Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr})0x4007\+C000u)
\item 
\#define \hyperlink{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr})0x4007\+C000u)
\item 
\#define \hyperlink{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr})0x4007\+C000u)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{L\+L\+WU@{L\+L\+WU}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!L\+L\+WU@{L\+L\+WU}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{LLWU_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr})0x4007\+C000u)}\hypertarget{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{}\label{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}
Peripheral L\+L\+WU base pointer 

Definition at line 7144 of file M\+K20\+D7.\+h.

\index{L\+L\+WU@{L\+L\+WU}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!L\+L\+WU@{L\+L\+WU}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{LLWU_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr})0x4007\+C000u)}\hypertarget{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{}\label{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}
Peripheral L\+L\+WU base pointer 

Definition at line 7144 of file M\+K20\+D7.\+h.

\index{L\+L\+WU@{L\+L\+WU}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!L\+L\+WU@{L\+L\+WU}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{LLWU_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr})0x4007\+C000u)}\hypertarget{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{}\label{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}
Peripheral L\+L\+WU base pointer 

Definition at line 7790 of file M\+K20\+D\+Z10.\+h.



\subsection{Typedef Documentation}
\index{L\+L\+WU@{L\+L\+WU}!L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr@{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}
\index{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr@{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}!L\+L\+WU@{L\+L\+WU}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}{LLWU_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf L\+L\+W\+U\+\_\+\+Mem\+Map}$\ast$ {\bf L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{}\label{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}
L\+L\+WU -\/ Peripheral register structure \index{L\+L\+WU@{L\+L\+WU}!L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr@{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}
\index{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr@{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}!L\+L\+WU@{L\+L\+WU}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}{LLWU_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf L\+L\+W\+U\+\_\+\+Mem\+Map}$\ast$ {\bf L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{}\label{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}
L\+L\+WU -\/ Peripheral register structure \index{L\+L\+WU@{L\+L\+WU}!L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr@{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}
\index{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr@{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}!L\+L\+WU@{L\+L\+WU}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}{LLWU_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf L\+L\+W\+U\+\_\+\+Mem\+Map}$\ast$ {\bf L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{}\label{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}
L\+L\+WU -\/ Peripheral register structure 