// Seed: 1733444178
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5
    , id_9,
    input wire id_6,
    output uwire id_7
);
  uwire id_10 = id_2;
  wire  id_11;
  wire  id_12;
endmodule
module module_1 (
    input  wand  id_0,
    input  logic id_1,
    output wand  id_2,
    output logic id_3
);
  reg id_5 = id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
  always @(1'd0 or 1) begin : LABEL_0
    if (id_1) begin : LABEL_0
      id_3 <= 1'h0;
      id_2 = 1;
    end else id_5 <= id_1;
  end
endmodule
