/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [28:0] celloutsig_0_22z;
  reg [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [28:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [4:0] celloutsig_0_34z;
  wire [16:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [9:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  reg [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_1z[3];
  assign celloutsig_0_7z = ~celloutsig_0_2z[4];
  assign celloutsig_0_28z = ~celloutsig_0_9z;
  assign celloutsig_0_37z = { celloutsig_0_19z[7:1], celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_17z } & { celloutsig_0_22z[24:21], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_25z };
  assign celloutsig_0_8z = celloutsig_0_0z[3:1] & { in_data[81:80], celloutsig_0_7z };
  assign celloutsig_0_19z = { celloutsig_0_12z[7:2], celloutsig_0_13z, celloutsig_0_17z } & { celloutsig_0_0z[4:0], celloutsig_0_8z };
  assign celloutsig_0_4z = { in_data[46:34], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } === { celloutsig_0_2z[4:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_8z === celloutsig_0_0z[6:4];
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z } && { in_data[13:7], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } && { in_data[32:21], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_23z[2:0], celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_6z } && celloutsig_0_0z[6:1];
  assign celloutsig_0_30z = celloutsig_0_29z ? { in_data[79:73], celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z } : { celloutsig_0_22z[27:0], celloutsig_0_25z };
  assign celloutsig_1_19z = - { celloutsig_1_11z[14], 1'h1, celloutsig_1_18z };
  assign celloutsig_0_26z = - { celloutsig_0_22z[24:15], celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_3z[0] & celloutsig_1_14z;
  assign celloutsig_0_20z = celloutsig_0_9z & celloutsig_0_13z;
  assign celloutsig_0_25z = in_data[78] & celloutsig_0_19z[2];
  assign celloutsig_0_50z = | in_data[54:49];
  assign celloutsig_1_4z = | celloutsig_1_3z;
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, in_data[44:8] };
  assign celloutsig_0_15z = | { celloutsig_0_13z, celloutsig_0_12z[6:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_31z = | celloutsig_0_30z[21:2];
  assign celloutsig_1_0z = ~^ in_data[167:160];
  assign celloutsig_1_2z = ~^ in_data[160:155];
  assign celloutsig_0_6z = ~^ celloutsig_0_0z[6:1];
  assign celloutsig_1_14z = ~^ { celloutsig_1_11z[6:2], celloutsig_1_2z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_5z[5:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } <<< { celloutsig_1_5z[6:3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, 1'h1 };
  assign celloutsig_1_11z = { celloutsig_1_9z[14:3], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } <<< { celloutsig_1_9z[15:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_2z = { celloutsig_0_1z[1:0], celloutsig_0_1z } <<< celloutsig_0_0z;
  assign celloutsig_1_5z = { celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } >>> { in_data[117:114], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z } >>> { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[43:39] >>> celloutsig_0_0z[4:0];
  assign celloutsig_0_22z = { in_data[77:69], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } >>> { in_data[92:74], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[8:2] ^ in_data[95:89];
  assign celloutsig_0_51z = celloutsig_0_37z[13:4] ^ { celloutsig_0_2z[4:2], celloutsig_0_13z, celloutsig_0_50z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_1_3z = in_data[144:142] ^ in_data[145:143];
  assign celloutsig_0_5z = ~((celloutsig_0_4z & celloutsig_0_2z[6]) | celloutsig_0_3z);
  assign celloutsig_1_7z = ~((celloutsig_1_4z & in_data[137]) | in_data[157]);
  assign celloutsig_0_10z = ~((celloutsig_0_5z & celloutsig_0_8z[1]) | celloutsig_0_8z[0]);
  assign celloutsig_0_13z = ~((in_data[4] & celloutsig_0_6z) | celloutsig_0_3z);
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_1z = { in_data[169:166], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_23z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_23z = celloutsig_0_2z[6:3];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_34z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_34z = celloutsig_0_2z[5:1];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
