
---------- Begin Simulation Statistics ----------
final_tick                               75079741929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 356830                       # Simulator instruction rate (inst/s)
host_mem_usage                               67289088                       # Number of bytes of host memory used
host_op_rate                                   650552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5604.92                       # Real time elapsed on the host
host_tick_rate                            13395336106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000000                       # Number of instructions simulated
sim_ops                                    3646290102                       # Number of ops (including micro ops) simulated
sim_seconds                                 75.079742                       # Number of seconds simulated
sim_ticks                                75079741929000                       # Number of ticks simulated
system.cpu.Branches                         527244279                       # Number of branches fetched
system.cpu.committedInsts                  2000000000                       # Number of instructions committed
system.cpu.committedOps                    3646290102                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   635643654                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                      36901770                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   195685413                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                       1213394                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                  2623429466                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                      75079741929                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                75079741929                       # Number of busy cycles
system.cpu.num_cc_register_reads           2489608714                       # number of times the CC registers were read
system.cpu.num_cc_register_writes          1164611431                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    384365879                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                7680040                       # Number of float alu accesses
system.cpu.num_fp_insts                       7680040                       # number of float instructions
system.cpu.num_fp_register_reads             11504313                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6384054                       # number of times the floating registers were written
system.cpu.num_func_calls                    87973241                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            3632924588                       # Number of integer alu accesses
system.cpu.num_int_insts                   3632924588                       # number of integer instructions
system.cpu.num_int_register_reads          7156180291                       # number of times the integer registers were read
system.cpu.num_int_register_writes         2944547866                       # number of times the integer registers were written
system.cpu.num_load_insts                   635602272                       # Number of load instructions
system.cpu.num_mem_refs                     831287685                       # number of memory refs
system.cpu.num_store_insts                  195685413                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               5714278      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                2782885733     76.32%     76.48% # Class of executed instruction
system.cpu.op_class::IntMult                  7019774      0.19%     76.67% # Class of executed instruction
system.cpu.op_class::IntDiv                  13426745      0.37%     77.04% # Class of executed instruction
system.cpu.op_class::FloatAdd                  421343      0.01%     77.05% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::SimdAlu                      168      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     77.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                  1295892      0.04%     77.09% # Class of executed instruction
system.cpu.op_class::SimdMisc                 4245237      0.12%     77.20% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   4      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.20% # Class of executed instruction
system.cpu.op_class::MemRead                634306443     17.40%     94.60% # Class of executed instruction
system.cpu.op_class::MemWrite               195685261      5.37%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1295829      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                152      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 3646296875                       # Class of executed instruction
system.cpu.workload.numSyscalls                   425                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests    102179066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops     74410911                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests      203941517                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops         74410911                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     67783215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     135575054                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           65997541                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3005795                       # Transaction distribution
system.membus.trans_dist::CleanEvict         64777420                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1794298                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1794298                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      65997541                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave    203366893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total    203366893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              203366893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave   4531048576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total   4531048576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4531048576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          67791839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                67791839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            67791839                       # Request fanout histogram
system.membus.reqLayer0.occupancy        147598234000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy       368766520567                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst       2623174750                       # number of demand (read+write) hits
system.icache.demand_hits::total           2623174750                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst      2623174750                       # number of overall hits
system.icache.overall_hits::total          2623174750                       # number of overall hits
system.icache.demand_misses::.cpu.inst         254716                       # number of demand (read+write) misses
system.icache.demand_misses::total             254716                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        254716                       # number of overall misses
system.icache.overall_misses::total            254716                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  11557194000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  11557194000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  11557194000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  11557194000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst   2623429466                       # number of demand (read+write) accesses
system.icache.demand_accesses::total       2623429466                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst   2623429466                       # number of overall (read+write) accesses
system.icache.overall_accesses::total      2623429466                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000097                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000097                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 45372.862325                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 45372.862325                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 45372.862325                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 45372.862325                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       254716                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        254716                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       254716                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       254716                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  11047762000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  11047762000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  11047762000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  11047762000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 43372.862325                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 43372.862325                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 43372.862325                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 43372.862325                       # average overall mshr miss latency
system.icache.replacements                     254326                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst      2623174750                       # number of ReadReq hits
system.icache.ReadReq_hits::total          2623174750                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        254716                       # number of ReadReq misses
system.icache.ReadReq_misses::total            254716                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  11557194000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  11557194000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst   2623429466                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total      2623429466                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000097                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 45372.862325                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 45372.862325                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       254716                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       254716                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  11047762000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  11047762000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43372.862325                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 43372.862325                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               388.277471                       # Cycle average of tags in use
system.icache.tags.total_refs               379518638                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                254326                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs               1492.252613                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                957000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   388.277471                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.758354                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.758354                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses            2623684182                       # Number of tag accesses
system.icache.tags.data_accesses           2623684182                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data      4338561856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total          4338677696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks    192370880                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total        192370880                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data         67790029                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             67791839                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks       3005795                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total             3005795                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst               1543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           57786052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               57787595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst          1543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total              1543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2562221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2562221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2562221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst              1543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          57786052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              60349816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples   3004617.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1810.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples  67564933.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.027787954500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        166890                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        166890                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState            157391867                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             2840694                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     67791839                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     3005795                       # Number of write requests accepted
system.mem_ctrl.readBursts                   67791839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   3005795                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                  225096                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0            4627848                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1            4529105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2            4706257                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3            4423381                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4            4122486                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5            3926812                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6            3896128                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7            4010816                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8            4000418                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9            4067179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10           3937320                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11           4516720                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12           3793936                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13           4154299                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14           4347756                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15           4506282                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0             363703                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1             366337                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2             372606                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3             325355                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4             132711                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              59974                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              58425                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              58392                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              58645                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              62373                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             58585                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11            225339                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             57975                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13            106203                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14            349376                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15            348596                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.51                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                  956603119447                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                337833715000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             2223479550697                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14157.90                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32907.90                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                  21703626                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                  2132828                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  32.12                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 70.99                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               67791839                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               3005795                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                 67551680                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    10754                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     3482                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      827                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                  161781                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                  162569                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                  166786                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                  167043                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                  167174                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                  168154                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                  167328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                  167225                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                  169252                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                  167447                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                  167491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                  168912                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                  167511                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                  167602                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                  167125                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                  166990                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                  167005                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                  166908                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                     204                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      84                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples     46734883                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean      96.642278                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     82.839125                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     73.910726                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127      35243469     75.41%     75.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255      8406796     17.99%     93.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383      2683003      5.74%     99.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511       236290      0.51%     99.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        65911      0.14%     99.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        25067      0.05%     99.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        20264      0.04%     99.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        18403      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        35680      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total      46734883                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples       166890                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      404.845329                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     591.817397                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511         118238     70.85%     70.85% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023        34238     20.52%     91.36% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1535         7022      4.21%     95.57% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-2047         2859      1.71%     97.28% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2559         1557      0.93%     98.22% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2560-3071         1157      0.69%     98.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3583          849      0.51%     99.42% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-4095          573      0.34%     99.76% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4607          255      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4608-5119           91      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5120-5631           28      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-6143            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6144-6655            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6656-7167            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7168-7679            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         166890                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       166890                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       18.003445                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.997290                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.469676                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              4479      2.68%      2.68% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               371      0.22%      2.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18            156054     93.51%     96.41% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19              2462      1.48%     97.89% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20              3131      1.88%     99.76% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               392      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         166890                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM              4324271552                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                 14406144                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                192294080                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys               4338677696                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys             192370880                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         57.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          2.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      57.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       2.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.47                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.45                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   75079740562000                       # Total gap between requests
system.mem_ctrl.avgGap                     1060483.75                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       115840                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data   4324155712                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks    192294080                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1542.892889929555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 57594173.886335231364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 2561197.935148006771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1810                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data     67790029                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks      3005795                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     59772250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data 2223419778447                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1764429964153001                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33023.34                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32798.63                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 587009414.86                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     33.78                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy          164234144340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy           87292517895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy         237932717400                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          6614220240                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5926731351840.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      24627850798020                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      8091378123840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        39142033873575                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         521.339483                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 20803585002758                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF 2507077560000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 51769079366242                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy          169452927420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy           90066363090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy         244493827620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          9069765660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5926731351840.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      24964759872660                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      7807665218880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        39212239327170                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         522.274562                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 20063388422502                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF 2507077560000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 52509275946498                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          198626                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data        13877543                       # number of demand (read+write) hits
system.l2cache.demand_hits::total            14076169                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         198626                       # number of overall hits
system.l2cache.overall_hits::.cpu.data       13877543                       # number of overall hits
system.l2cache.overall_hits::total           14076169                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         56090                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data      87630192                       # number of demand (read+write) misses
system.l2cache.demand_misses::total          87686282                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        56090                       # number of overall misses
system.l2cache.overall_misses::.cpu.data     87630192                       # number of overall misses
system.l2cache.overall_misses::total         87686282                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   6112011000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 67725377445000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 67731489456000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   6112011000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 67725377445000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 67731489456000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       254716                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data    101507735                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total       101762451                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       254716                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data    101507735                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total      101762451                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.220206                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.863286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.861676                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.220206                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.863286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.861676                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 108967.926547                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 772854.377005                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 772429.710910                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 108967.926547                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 772854.377005                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 772429.710910                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks        7662702                       # number of writebacks
system.l2cache.writebacks::total              7662702                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        56090                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data     87630192                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total     87686282                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        56090                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data     87630192                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total     87686282                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   4990211000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 65972773590015                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 65977763801015                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   4990211000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 65972773590015                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 65977763801015                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.220206                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.863286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.861676                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.220206                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.863286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.861676                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 88967.926547                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 752854.376834                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 752429.710739                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 88967.926547                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 752854.376834                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 752429.710739                       # average overall mshr miss latency
system.l2cache.replacements                  91857066                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks     11494392                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total     11494392                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks     11494392                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total     11494392                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks     42489828                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total     42489828                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data       142344                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total          142344                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data       275173                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total        275173                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data  19901536000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total  19901536000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data       417517                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total       417517                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.659070                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.659070                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 72323.723621                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 72323.723621                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data       275173                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total       275173                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data  15967749000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total  15967749000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.659070                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.659070                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 58028.036908                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 58028.036908                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data      1495446                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1495446                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data      3998274                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total        3998274                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 2032633557000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 2032633557000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data      5493720                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      5493720                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.727790                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.727790                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 508377.754251                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 508377.754251                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data      3998274                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total      3998274                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 1952668077000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 1952668077000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.727790                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.727790                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 488377.754251                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 488377.754251                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       198626                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data     12382097                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total     12580723                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        56090                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data     83631918                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total     83688008                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   6112011000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data 65692743888000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 65698855899000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       254716                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data     96014015                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total     96268731                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.220206                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.871039                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.869317                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 108967.926547                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 785498.473059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 785045.043718                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        56090                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data     83631918                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total     83688008                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   4990211000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data 64020105513015                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 64025095724015                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.220206                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.871039                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.869317                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 88967.926547                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 765498.472880                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 765045.043539                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1023.984155                       # Cycle average of tags in use
system.l2cache.tags.total_refs              161428367                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs             91857066                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.757386                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               936000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    53.158688                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.098264                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   970.727203                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.051913                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000096                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.947976                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999985                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          591                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            295799606                       # Number of tag accesses
system.l2cache.tags.data_accesses           295799606                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            52207                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data          7528687                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total              7580894                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           52207                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data         7528687                       # number of overall hits
system.l3Dram.overall_hits::total             7580894                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           3883                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data       80044855                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total           80048738                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          3883                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data      80044855                       # number of overall misses
system.l3Dram.overall_misses::total          80048738                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   1985061000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 63866980913000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 63868965974000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   1985061000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 63866980913000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 63868965974000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        56090                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data     87573542                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total         87629632                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        56090                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data     87573542                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total        87629632                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.069228                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.914030                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.913489                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.069228                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.914030                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.913489                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 511218.387844                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 797889.894522                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 797875.988676                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 511218.387844                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 797889.894522                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 797875.988676                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks         6077516                       # number of writebacks
system.l3Dram.writebacks::total               6077516                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         3883                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data     80044855                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total      80048738                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         3883                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data     80044855                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total     80048738                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   1849156000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 61065410988000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 61067260144000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   1849156000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 61065410988000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 61067260144000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.069228                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.914030                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.913489                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.069228                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.914030                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.913489                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 476218.387844                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 762889.894522                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 762875.988676                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 476218.387844                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 762889.894522                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 762875.988676                       # average overall mshr miss latency
system.l3Dram.replacements                   84153057                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks      7662702                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total      7662702                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks      7662702                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total      7662702                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks     36455207                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total     36455207                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data       327447                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total           327447                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data         4376                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total           4376                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data       331823                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total       331823                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.013188                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.013188                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data         4376                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total         4376                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data    550521000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total    550521000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.013188                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.013188                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 125804.616088                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 125804.616088                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data        931767                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total            931767                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data      3009857                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total         3009857                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 1834108131000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 1834108131000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data      3941624                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total       3941624                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.763608                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.763608                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 609367.199505                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 609367.199505                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data      3009857                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total      3009857                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 1728763136000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 1728763136000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.763608                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.763608                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 574367.199505                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 574367.199505                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        52207                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data      6596920                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total       6649127                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         3883                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data     77034998                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total     77038881                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   1985061000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data 62032872782000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total 62034857843000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        56090                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data     83631918                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total     83688008                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.069228                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.921120                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.920549                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 511218.387844                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 805255.720030                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 805240.899631                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         3883                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data     77034998                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total     77038881                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   1849156000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data 59336647852000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total 59338497008000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.069228                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.921120                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.920549                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 476218.387844                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 770255.720030                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 770240.899631                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              2047.923352                       # Cycle average of tags in use
system.l3Dram.tags.total_refs               140333221                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs              84153057                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.667595                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                901000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   115.806514                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst     0.154272                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  1931.962566                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.056546                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.000075                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.943341                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.999963                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1234                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses             260953583                       # Number of tag accesses
system.l3Dram.tags.data_accesses            260953583                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data        729397039                       # number of demand (read+write) hits
system.dcache.demand_hits::total            729397039                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data       729397039                       # number of overall hits
system.dcache.overall_hits::total           729397039                       # number of overall hits
system.dcache.demand_misses::.cpu.data      101663990                       # number of demand (read+write) misses
system.dcache.demand_misses::total          101663990                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data     101925255                       # number of overall misses
system.dcache.overall_misses::total         101925255                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 68307429968969                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 68307429968969                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 68307429968969                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 68307429968969                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data    831061029                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total        831061029                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data    831322294                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total       831322294                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.122330                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.122330                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.122606                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.122606                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 671894.049889                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 671894.049889                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 670171.783911                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 670171.783911                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs       56722170                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                222478                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   254.956310                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks        11494392                       # number of writebacks
system.dcache.writebacks::total              11494392                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               3                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              3                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data    101663987                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total     101663987                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data    101925252                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total    101925252                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 68104100670969                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 68104100670969                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 68352331062969                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 68352331062969                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.122330                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.122330                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.122606                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.122606                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 669894.056693                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 669894.056693                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 670612.333271                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 670612.333271                       # average overall mshr miss latency
system.dcache.replacements                  101507223                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data       539629629                       # number of ReadReq hits
system.dcache.ReadReq_hits::total           539629629                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data      95752750                       # number of ReadReq misses
system.dcache.ReadReq_misses::total          95752750                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data 66188365505000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total 66188365505000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data    635382379                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total       635382379                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.150701                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.150701                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 691242.450008                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 691242.450008                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data     95752750                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total     95752750                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data 65996860005000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total 65996860005000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.150701                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.150701                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 689242.450008                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 689242.450008                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data      189767410                       # number of WriteReq hits
system.dcache.WriteReq_hits::total          189767410                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data      5911240                       # number of WriteReq misses
system.dcache.WriteReq_misses::total          5911240                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 2119064463969                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 2119064463969                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data    195678650                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total      195678650                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.030209                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.030209                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 358480.532675                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 358480.532675                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total             3                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data      5911237                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total      5911237                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 2107240665969                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 2107240665969                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030209                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.030209                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 356480.490626                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 356480.490626                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_misses::.cpu.data       261265                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total          261265                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data       261265                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total        261265                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data       261265                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total       261265                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data 248230392000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total 248230392000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 950109.628155                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 950109.628155                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.992621                       # Cycle average of tags in use
system.dcache.tags.total_refs               831318313                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs             101507223                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.189745                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1920000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.992621                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.999986                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.999986                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses             932830029                       # Number of tag accesses
system.dcache.tags.data_accesses            932830029                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         2073                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data     12254826                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total       12256899                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         2073                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data     12254826                       # number of overall hits
system.DynamicCache.overall_hits::total      12256899                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         1810                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data     67790029                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total     67791839                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         1810                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data     67790029                       # number of overall misses
system.DynamicCache.overall_misses::total     67791839                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   1526681000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 57160905439000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 57162432120000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   1526681000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 57160905439000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 57162432120000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         3883                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data     80044855                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total     80048738                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         3883                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data     80044855                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total     80048738                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.466134                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.846901                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.846882                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.466134                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.846901                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.846882                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 843470.165746                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 843205.207052                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 843205.214126                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 843470.165746                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 843205.207052                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 843205.214126                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks      3005795                       # number of writebacks
system.DynamicCache.writebacks::total         3005795                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         1810                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data     67790029                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total     67791839                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         1810                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data     67790029                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total     67791839                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1363781000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 51059802829000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 51061166610000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1363781000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 51059802829000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 51061166610000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.466134                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.846901                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.846882                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.466134                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.846901                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.846882                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 753470.165746                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 753205.207052                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 753205.214126                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 753470.165746                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 753205.207052                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 753205.214126                       # average overall mshr miss latency
system.DynamicCache.replacements             69990465                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks      6077516                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total      6077516                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks      6077516                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total      6077516                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks     17489857                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total     17489857                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data         4376                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total         4376                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data         4376                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total         4376                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data      1215559                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total      1215559                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data      1794298                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total      1794298                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 1514017295000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 1514017295000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data      3009857                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total      3009857                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.596141                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.596141                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 843793.670282                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 843793.670282                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data      1794298                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total      1794298                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 1352530475000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 1352530475000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.596141                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.596141                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 753793.670282                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 753793.670282                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         2073                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data     11039267                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total     11041340                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         1810                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data     65995731                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total     65997541                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   1526681000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data 55646888144000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total 55648414825000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         3883                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data     77034998                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total     77038881                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.466134                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.856698                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.856678                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 843470.165746                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 843189.207860                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 843189.215565                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         1810                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data     65995731                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total     65997541                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1363781000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data 49707272354000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total 49708636135000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.466134                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.856698                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.856678                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 753470.165746                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 753189.207860                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 753189.215565                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        8191.045503                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs         143491050                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs        69990465                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            2.050151                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          811000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   258.639059                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst     0.278323                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  7932.128121                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.031572                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.000034                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.968277                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          579                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         3858                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         3662                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses       231002906                       # Number of tag accesses
system.DynamicCache.tags.data_accesses      231002906                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp            96268731                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty      28240405                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict         318195070                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq            417517                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp           417517                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq            5493720                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp           5493720                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq       96268731                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side    305357727                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       763758                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total               306121485                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side   7232136128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side     16301824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total               7248437952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                         244673926                       # Total snoops (count)
system.l2bar.snoopTraffic                  1071744832                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples          346853894                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.214531                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.410497                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                272442982     78.55%     78.55% # Request fanout histogram
system.l2bar.snoop_fanout::1                 74410912     21.45%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total            346853894                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy         226930301000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           764148000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy        304940722000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 75079741929000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 75079741929000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
