
STM32f103c6_SPWM3PHASE_DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003624  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a8  08003758  08003758  00013758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d00  08003d00  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08003d00  08003d00  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d00  08003d00  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d00  08003d00  00013d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d04  08003d04  00013d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08003d08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000001c  08003d24  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  08003d24  00020094  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002d98  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000080f  00000000  00000000  00022ddd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000168  00000000  00000000  000235f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000120  00000000  00000000  00023758  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000023ab  00000000  00000000  00023878  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00002006  00000000  00000000  00025c23  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00009e47  00000000  00000000  00027c29  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00031a70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000b54  00000000  00000000  00031aec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000001c 	.word	0x2000001c
 800014c:	00000000 	.word	0x00000000
 8000150:	0800373c 	.word	0x0800373c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000020 	.word	0x20000020
 800016c:	0800373c 	.word	0x0800373c

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	; 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ae:	f1a4 0401 	sub.w	r4, r4, #1
 80002b2:	d1e9      	bne.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__gedf2>:
 800090c:	f04f 3cff 	mov.w	ip, #4294967295
 8000910:	e006      	b.n	8000920 <__cmpdf2+0x4>
 8000912:	bf00      	nop

08000914 <__ledf2>:
 8000914:	f04f 0c01 	mov.w	ip, #1
 8000918:	e002      	b.n	8000920 <__cmpdf2+0x4>
 800091a:	bf00      	nop

0800091c <__cmpdf2>:
 800091c:	f04f 0c01 	mov.w	ip, #1
 8000920:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000924:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000928:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800092c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000930:	bf18      	it	ne
 8000932:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000936:	d01b      	beq.n	8000970 <__cmpdf2+0x54>
 8000938:	b001      	add	sp, #4
 800093a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800093e:	bf0c      	ite	eq
 8000940:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000944:	ea91 0f03 	teqne	r1, r3
 8000948:	bf02      	ittt	eq
 800094a:	ea90 0f02 	teqeq	r0, r2
 800094e:	2000      	moveq	r0, #0
 8000950:	4770      	bxeq	lr
 8000952:	f110 0f00 	cmn.w	r0, #0
 8000956:	ea91 0f03 	teq	r1, r3
 800095a:	bf58      	it	pl
 800095c:	4299      	cmppl	r1, r3
 800095e:	bf08      	it	eq
 8000960:	4290      	cmpeq	r0, r2
 8000962:	bf2c      	ite	cs
 8000964:	17d8      	asrcs	r0, r3, #31
 8000966:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096a:	f040 0001 	orr.w	r0, r0, #1
 800096e:	4770      	bx	lr
 8000970:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d102      	bne.n	8000980 <__cmpdf2+0x64>
 800097a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800097e:	d107      	bne.n	8000990 <__cmpdf2+0x74>
 8000980:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d1d6      	bne.n	8000938 <__cmpdf2+0x1c>
 800098a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800098e:	d0d3      	beq.n	8000938 <__cmpdf2+0x1c>
 8000990:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop

08000998 <__aeabi_cdrcmple>:
 8000998:	4684      	mov	ip, r0
 800099a:	4610      	mov	r0, r2
 800099c:	4662      	mov	r2, ip
 800099e:	468c      	mov	ip, r1
 80009a0:	4619      	mov	r1, r3
 80009a2:	4663      	mov	r3, ip
 80009a4:	e000      	b.n	80009a8 <__aeabi_cdcmpeq>
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdcmpeq>:
 80009a8:	b501      	push	{r0, lr}
 80009aa:	f7ff ffb7 	bl	800091c <__cmpdf2>
 80009ae:	2800      	cmp	r0, #0
 80009b0:	bf48      	it	mi
 80009b2:	f110 0f00 	cmnmi.w	r0, #0
 80009b6:	bd01      	pop	{r0, pc}

080009b8 <__aeabi_dcmpeq>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff fff4 	bl	80009a8 <__aeabi_cdcmpeq>
 80009c0:	bf0c      	ite	eq
 80009c2:	2001      	moveq	r0, #1
 80009c4:	2000      	movne	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmplt>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffea 	bl	80009a8 <__aeabi_cdcmpeq>
 80009d4:	bf34      	ite	cc
 80009d6:	2001      	movcc	r0, #1
 80009d8:	2000      	movcs	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmple>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffe0 	bl	80009a8 <__aeabi_cdcmpeq>
 80009e8:	bf94      	ite	ls
 80009ea:	2001      	movls	r0, #1
 80009ec:	2000      	movhi	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmpge>:
 80009f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f8:	f7ff ffce 	bl	8000998 <__aeabi_cdrcmple>
 80009fc:	bf94      	ite	ls
 80009fe:	2001      	movls	r0, #1
 8000a00:	2000      	movhi	r0, #0
 8000a02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a06:	bf00      	nop

08000a08 <__aeabi_dcmpgt>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff ffc4 	bl	8000998 <__aeabi_cdrcmple>
 8000a10:	bf34      	ite	cc
 8000a12:	2001      	movcc	r0, #1
 8000a14:	2000      	movcs	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_frsub>:
 8000a6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a70:	e002      	b.n	8000a78 <__addsf3>
 8000a72:	bf00      	nop

08000a74 <__aeabi_fsub>:
 8000a74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a78 <__addsf3>:
 8000a78:	0042      	lsls	r2, r0, #1
 8000a7a:	bf1f      	itttt	ne
 8000a7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a80:	ea92 0f03 	teqne	r2, r3
 8000a84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8c:	d06a      	beq.n	8000b64 <__addsf3+0xec>
 8000a8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a96:	bfc1      	itttt	gt
 8000a98:	18d2      	addgt	r2, r2, r3
 8000a9a:	4041      	eorgt	r1, r0
 8000a9c:	4048      	eorgt	r0, r1
 8000a9e:	4041      	eorgt	r1, r0
 8000aa0:	bfb8      	it	lt
 8000aa2:	425b      	neglt	r3, r3
 8000aa4:	2b19      	cmp	r3, #25
 8000aa6:	bf88      	it	hi
 8000aa8:	4770      	bxhi	lr
 8000aaa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4240      	negne	r0, r0
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ac2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4249      	negne	r1, r1
 8000aca:	ea92 0f03 	teq	r2, r3
 8000ace:	d03f      	beq.n	8000b50 <__addsf3+0xd8>
 8000ad0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad8:	eb10 000c 	adds.w	r0, r0, ip
 8000adc:	f1c3 0320 	rsb	r3, r3, #32
 8000ae0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__addsf3+0x78>
 8000aea:	4249      	negs	r1, r1
 8000aec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000af0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000af4:	d313      	bcc.n	8000b1e <__addsf3+0xa6>
 8000af6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000afa:	d306      	bcc.n	8000b0a <__addsf3+0x92>
 8000afc:	0840      	lsrs	r0, r0, #1
 8000afe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b02:	f102 0201 	add.w	r2, r2, #1
 8000b06:	2afe      	cmp	r2, #254	; 0xfe
 8000b08:	d251      	bcs.n	8000bae <__addsf3+0x136>
 8000b0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b12:	bf08      	it	eq
 8000b14:	f020 0001 	biceq.w	r0, r0, #1
 8000b18:	ea40 0003 	orr.w	r0, r0, r3
 8000b1c:	4770      	bx	lr
 8000b1e:	0049      	lsls	r1, r1, #1
 8000b20:	eb40 0000 	adc.w	r0, r0, r0
 8000b24:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b28:	f1a2 0201 	sub.w	r2, r2, #1
 8000b2c:	d1ed      	bne.n	8000b0a <__addsf3+0x92>
 8000b2e:	fab0 fc80 	clz	ip, r0
 8000b32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b36:	ebb2 020c 	subs.w	r2, r2, ip
 8000b3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b3e:	bfaa      	itet	ge
 8000b40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b44:	4252      	neglt	r2, r2
 8000b46:	4318      	orrge	r0, r3
 8000b48:	bfbc      	itt	lt
 8000b4a:	40d0      	lsrlt	r0, r2
 8000b4c:	4318      	orrlt	r0, r3
 8000b4e:	4770      	bx	lr
 8000b50:	f092 0f00 	teq	r2, #0
 8000b54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b58:	bf06      	itte	eq
 8000b5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b5e:	3201      	addeq	r2, #1
 8000b60:	3b01      	subne	r3, #1
 8000b62:	e7b5      	b.n	8000ad0 <__addsf3+0x58>
 8000b64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b6c:	bf18      	it	ne
 8000b6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b72:	d021      	beq.n	8000bb8 <__addsf3+0x140>
 8000b74:	ea92 0f03 	teq	r2, r3
 8000b78:	d004      	beq.n	8000b84 <__addsf3+0x10c>
 8000b7a:	f092 0f00 	teq	r2, #0
 8000b7e:	bf08      	it	eq
 8000b80:	4608      	moveq	r0, r1
 8000b82:	4770      	bx	lr
 8000b84:	ea90 0f01 	teq	r0, r1
 8000b88:	bf1c      	itt	ne
 8000b8a:	2000      	movne	r0, #0
 8000b8c:	4770      	bxne	lr
 8000b8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b92:	d104      	bne.n	8000b9e <__addsf3+0x126>
 8000b94:	0040      	lsls	r0, r0, #1
 8000b96:	bf28      	it	cs
 8000b98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b9c:	4770      	bx	lr
 8000b9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ba2:	bf3c      	itt	cc
 8000ba4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bxcc	lr
 8000baa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bbc:	bf16      	itet	ne
 8000bbe:	4608      	movne	r0, r1
 8000bc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc4:	4601      	movne	r1, r0
 8000bc6:	0242      	lsls	r2, r0, #9
 8000bc8:	bf06      	itte	eq
 8000bca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bce:	ea90 0f01 	teqeq	r0, r1
 8000bd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_ui2f>:
 8000bd8:	f04f 0300 	mov.w	r3, #0
 8000bdc:	e004      	b.n	8000be8 <__aeabi_i2f+0x8>
 8000bde:	bf00      	nop

08000be0 <__aeabi_i2f>:
 8000be0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	bf48      	it	mi
 8000be6:	4240      	negmi	r0, r0
 8000be8:	ea5f 0c00 	movs.w	ip, r0
 8000bec:	bf08      	it	eq
 8000bee:	4770      	bxeq	lr
 8000bf0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	e01c      	b.n	8000c36 <__aeabi_l2f+0x2a>

08000bfc <__aeabi_ul2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	e00a      	b.n	8000c20 <__aeabi_l2f+0x14>
 8000c0a:	bf00      	nop

08000c0c <__aeabi_l2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c18:	d502      	bpl.n	8000c20 <__aeabi_l2f+0x14>
 8000c1a:	4240      	negs	r0, r0
 8000c1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c20:	ea5f 0c01 	movs.w	ip, r1
 8000c24:	bf02      	ittt	eq
 8000c26:	4684      	moveq	ip, r0
 8000c28:	4601      	moveq	r1, r0
 8000c2a:	2000      	moveq	r0, #0
 8000c2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c30:	bf08      	it	eq
 8000c32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c3a:	fabc f28c 	clz	r2, ip
 8000c3e:	3a08      	subs	r2, #8
 8000c40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c44:	db10      	blt.n	8000c68 <__aeabi_l2f+0x5c>
 8000c46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c50:	f1c2 0220 	rsb	r2, r2, #32
 8000c54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c58:	fa20 f202 	lsr.w	r2, r0, r2
 8000c5c:	eb43 0002 	adc.w	r0, r3, r2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f102 0220 	add.w	r2, r2, #32
 8000c6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c70:	f1c2 0220 	rsb	r2, r2, #32
 8000c74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c78:	fa21 f202 	lsr.w	r2, r1, r2
 8000c7c:	eb43 0002 	adc.w	r0, r3, r2
 8000c80:	bf08      	it	eq
 8000c82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_fmul>:
 8000c88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c90:	bf1e      	ittt	ne
 8000c92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c96:	ea92 0f0c 	teqne	r2, ip
 8000c9a:	ea93 0f0c 	teqne	r3, ip
 8000c9e:	d06f      	beq.n	8000d80 <__aeabi_fmul+0xf8>
 8000ca0:	441a      	add	r2, r3
 8000ca2:	ea80 0c01 	eor.w	ip, r0, r1
 8000ca6:	0240      	lsls	r0, r0, #9
 8000ca8:	bf18      	it	ne
 8000caa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cae:	d01e      	beq.n	8000cee <__aeabi_fmul+0x66>
 8000cb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cb4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cbc:	fba0 3101 	umull	r3, r1, r0, r1
 8000cc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cc8:	bf3e      	ittt	cc
 8000cca:	0049      	lslcc	r1, r1, #1
 8000ccc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cd0:	005b      	lslcc	r3, r3, #1
 8000cd2:	ea40 0001 	orr.w	r0, r0, r1
 8000cd6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cda:	2afd      	cmp	r2, #253	; 0xfd
 8000cdc:	d81d      	bhi.n	8000d1a <__aeabi_fmul+0x92>
 8000cde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	4770      	bx	lr
 8000cee:	f090 0f00 	teq	r0, #0
 8000cf2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cf6:	bf08      	it	eq
 8000cf8:	0249      	lsleq	r1, r1, #9
 8000cfa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cfe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d02:	3a7f      	subs	r2, #127	; 0x7f
 8000d04:	bfc2      	ittt	gt
 8000d06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d0e:	4770      	bxgt	lr
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	3a01      	subs	r2, #1
 8000d1a:	dc5d      	bgt.n	8000dd8 <__aeabi_fmul+0x150>
 8000d1c:	f112 0f19 	cmn.w	r2, #25
 8000d20:	bfdc      	itt	le
 8000d22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d26:	4770      	bxle	lr
 8000d28:	f1c2 0200 	rsb	r2, r2, #0
 8000d2c:	0041      	lsls	r1, r0, #1
 8000d2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d32:	f1c2 0220 	rsb	r2, r2, #32
 8000d36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d3e:	f140 0000 	adc.w	r0, r0, #0
 8000d42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d46:	bf08      	it	eq
 8000d48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4c:	4770      	bx	lr
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d56:	bf02      	ittt	eq
 8000d58:	0040      	lsleq	r0, r0, #1
 8000d5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5e:	3a01      	subeq	r2, #1
 8000d60:	d0f9      	beq.n	8000d56 <__aeabi_fmul+0xce>
 8000d62:	ea40 000c 	orr.w	r0, r0, ip
 8000d66:	f093 0f00 	teq	r3, #0
 8000d6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6e:	bf02      	ittt	eq
 8000d70:	0049      	lsleq	r1, r1, #1
 8000d72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d76:	3b01      	subeq	r3, #1
 8000d78:	d0f9      	beq.n	8000d6e <__aeabi_fmul+0xe6>
 8000d7a:	ea41 010c 	orr.w	r1, r1, ip
 8000d7e:	e78f      	b.n	8000ca0 <__aeabi_fmul+0x18>
 8000d80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d84:	ea92 0f0c 	teq	r2, ip
 8000d88:	bf18      	it	ne
 8000d8a:	ea93 0f0c 	teqne	r3, ip
 8000d8e:	d00a      	beq.n	8000da6 <__aeabi_fmul+0x11e>
 8000d90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d94:	bf18      	it	ne
 8000d96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d9a:	d1d8      	bne.n	8000d4e <__aeabi_fmul+0xc6>
 8000d9c:	ea80 0001 	eor.w	r0, r0, r1
 8000da0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000da4:	4770      	bx	lr
 8000da6:	f090 0f00 	teq	r0, #0
 8000daa:	bf17      	itett	ne
 8000dac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000db0:	4608      	moveq	r0, r1
 8000db2:	f091 0f00 	teqne	r1, #0
 8000db6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dba:	d014      	beq.n	8000de6 <__aeabi_fmul+0x15e>
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	d101      	bne.n	8000dc6 <__aeabi_fmul+0x13e>
 8000dc2:	0242      	lsls	r2, r0, #9
 8000dc4:	d10f      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dc6:	ea93 0f0c 	teq	r3, ip
 8000dca:	d103      	bne.n	8000dd4 <__aeabi_fmul+0x14c>
 8000dcc:	024b      	lsls	r3, r1, #9
 8000dce:	bf18      	it	ne
 8000dd0:	4608      	movne	r0, r1
 8000dd2:	d108      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dd4:	ea80 0001 	eor.w	r0, r0, r1
 8000dd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ddc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	4770      	bx	lr
 8000de6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dee:	4770      	bx	lr

08000df0 <__aeabi_fdiv>:
 8000df0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df8:	bf1e      	ittt	ne
 8000dfa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dfe:	ea92 0f0c 	teqne	r2, ip
 8000e02:	ea93 0f0c 	teqne	r3, ip
 8000e06:	d069      	beq.n	8000edc <__aeabi_fdiv+0xec>
 8000e08:	eba2 0203 	sub.w	r2, r2, r3
 8000e0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e10:	0249      	lsls	r1, r1, #9
 8000e12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e16:	d037      	beq.n	8000e88 <__aeabi_fdiv+0x98>
 8000e18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	bf38      	it	cc
 8000e2c:	005b      	lslcc	r3, r3, #1
 8000e2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e36:	428b      	cmp	r3, r1
 8000e38:	bf24      	itt	cs
 8000e3a:	1a5b      	subcs	r3, r3, r1
 8000e3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e44:	bf24      	itt	cs
 8000e46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e52:	bf24      	itt	cs
 8000e54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	bf18      	it	ne
 8000e6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e72:	d1e0      	bne.n	8000e36 <__aeabi_fdiv+0x46>
 8000e74:	2afd      	cmp	r2, #253	; 0xfd
 8000e76:	f63f af50 	bhi.w	8000d1a <__aeabi_fmul+0x92>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e80:	bf08      	it	eq
 8000e82:	f020 0001 	biceq.w	r0, r0, #1
 8000e86:	4770      	bx	lr
 8000e88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e90:	327f      	adds	r2, #127	; 0x7f
 8000e92:	bfc2      	ittt	gt
 8000e94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e9c:	4770      	bxgt	lr
 8000e9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea2:	f04f 0300 	mov.w	r3, #0
 8000ea6:	3a01      	subs	r2, #1
 8000ea8:	e737      	b.n	8000d1a <__aeabi_fmul+0x92>
 8000eaa:	f092 0f00 	teq	r2, #0
 8000eae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eb2:	bf02      	ittt	eq
 8000eb4:	0040      	lsleq	r0, r0, #1
 8000eb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eba:	3a01      	subeq	r2, #1
 8000ebc:	d0f9      	beq.n	8000eb2 <__aeabi_fdiv+0xc2>
 8000ebe:	ea40 000c 	orr.w	r0, r0, ip
 8000ec2:	f093 0f00 	teq	r3, #0
 8000ec6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0049      	lsleq	r1, r1, #1
 8000ece:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ed2:	3b01      	subeq	r3, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fdiv+0xda>
 8000ed6:	ea41 010c 	orr.w	r1, r1, ip
 8000eda:	e795      	b.n	8000e08 <__aeabi_fdiv+0x18>
 8000edc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ee0:	ea92 0f0c 	teq	r2, ip
 8000ee4:	d108      	bne.n	8000ef8 <__aeabi_fdiv+0x108>
 8000ee6:	0242      	lsls	r2, r0, #9
 8000ee8:	f47f af7d 	bne.w	8000de6 <__aeabi_fmul+0x15e>
 8000eec:	ea93 0f0c 	teq	r3, ip
 8000ef0:	f47f af70 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e776      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000ef8:	ea93 0f0c 	teq	r3, ip
 8000efc:	d104      	bne.n	8000f08 <__aeabi_fdiv+0x118>
 8000efe:	024b      	lsls	r3, r1, #9
 8000f00:	f43f af4c 	beq.w	8000d9c <__aeabi_fmul+0x114>
 8000f04:	4608      	mov	r0, r1
 8000f06:	e76e      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f08:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f0c:	bf18      	it	ne
 8000f0e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f12:	d1ca      	bne.n	8000eaa <__aeabi_fdiv+0xba>
 8000f14:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f18:	f47f af5c 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000f1c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f20:	f47f af3c 	bne.w	8000d9c <__aeabi_fmul+0x114>
 8000f24:	e75f      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f26:	bf00      	nop

08000f28 <__gesf2>:
 8000f28:	f04f 3cff 	mov.w	ip, #4294967295
 8000f2c:	e006      	b.n	8000f3c <__cmpsf2+0x4>
 8000f2e:	bf00      	nop

08000f30 <__lesf2>:
 8000f30:	f04f 0c01 	mov.w	ip, #1
 8000f34:	e002      	b.n	8000f3c <__cmpsf2+0x4>
 8000f36:	bf00      	nop

08000f38 <__cmpsf2>:
 8000f38:	f04f 0c01 	mov.w	ip, #1
 8000f3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f4c:	bf18      	it	ne
 8000f4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f52:	d011      	beq.n	8000f78 <__cmpsf2+0x40>
 8000f54:	b001      	add	sp, #4
 8000f56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f5a:	bf18      	it	ne
 8000f5c:	ea90 0f01 	teqne	r0, r1
 8000f60:	bf58      	it	pl
 8000f62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f66:	bf88      	it	hi
 8000f68:	17c8      	asrhi	r0, r1, #31
 8000f6a:	bf38      	it	cc
 8000f6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f70:	bf18      	it	ne
 8000f72:	f040 0001 	orrne.w	r0, r0, #1
 8000f76:	4770      	bx	lr
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	d102      	bne.n	8000f84 <__cmpsf2+0x4c>
 8000f7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f82:	d105      	bne.n	8000f90 <__cmpsf2+0x58>
 8000f84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f88:	d1e4      	bne.n	8000f54 <__cmpsf2+0x1c>
 8000f8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f8e:	d0e1      	beq.n	8000f54 <__cmpsf2+0x1c>
 8000f90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <__aeabi_cfrcmple>:
 8000f98:	4684      	mov	ip, r0
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	4661      	mov	r1, ip
 8000f9e:	e7ff      	b.n	8000fa0 <__aeabi_cfcmpeq>

08000fa0 <__aeabi_cfcmpeq>:
 8000fa0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fa2:	f7ff ffc9 	bl	8000f38 <__cmpsf2>
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	bf48      	it	mi
 8000faa:	f110 0f00 	cmnmi.w	r0, #0
 8000fae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fb0 <__aeabi_fcmpeq>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff fff4 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fb8:	bf0c      	ite	eq
 8000fba:	2001      	moveq	r0, #1
 8000fbc:	2000      	movne	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_fcmplt>:
 8000fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc8:	f7ff ffea 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fcc:	bf34      	ite	cc
 8000fce:	2001      	movcc	r0, #1
 8000fd0:	2000      	movcs	r0, #0
 8000fd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fd6:	bf00      	nop

08000fd8 <__aeabi_fcmple>:
 8000fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fdc:	f7ff ffe0 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fe0:	bf94      	ite	ls
 8000fe2:	2001      	movls	r0, #1
 8000fe4:	2000      	movhi	r0, #0
 8000fe6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fea:	bf00      	nop

08000fec <__aeabi_fcmpge>:
 8000fec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff0:	f7ff ffd2 	bl	8000f98 <__aeabi_cfrcmple>
 8000ff4:	bf94      	ite	ls
 8000ff6:	2001      	movls	r0, #1
 8000ff8:	2000      	movhi	r0, #0
 8000ffa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffe:	bf00      	nop

08001000 <__aeabi_fcmpgt>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff ffc8 	bl	8000f98 <__aeabi_cfrcmple>
 8001008:	bf34      	ite	cc
 800100a:	2001      	movcc	r0, #1
 800100c:	2000      	movcs	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <__aeabi_f2iz>:
 8001014:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001018:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800101c:	d30f      	bcc.n	800103e <__aeabi_f2iz+0x2a>
 800101e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001022:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001026:	d90d      	bls.n	8001044 <__aeabi_f2iz+0x30>
 8001028:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800102c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001030:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001034:	fa23 f002 	lsr.w	r0, r3, r2
 8001038:	bf18      	it	ne
 800103a:	4240      	negne	r0, r0
 800103c:	4770      	bx	lr
 800103e:	f04f 0000 	mov.w	r0, #0
 8001042:	4770      	bx	lr
 8001044:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001048:	d101      	bne.n	800104e <__aeabi_f2iz+0x3a>
 800104a:	0242      	lsls	r2, r0, #9
 800104c:	d105      	bne.n	800105a <__aeabi_f2iz+0x46>
 800104e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001052:	bf08      	it	eq
 8001054:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001058:	4770      	bx	lr
 800105a:	f04f 0000 	mov.w	r0, #0
 800105e:	4770      	bx	lr

08001060 <__aeabi_f2uiz>:
 8001060:	0042      	lsls	r2, r0, #1
 8001062:	d20e      	bcs.n	8001082 <__aeabi_f2uiz+0x22>
 8001064:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001068:	d30b      	bcc.n	8001082 <__aeabi_f2uiz+0x22>
 800106a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800106e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001072:	d409      	bmi.n	8001088 <__aeabi_f2uiz+0x28>
 8001074:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001078:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800107c:	fa23 f002 	lsr.w	r0, r3, r2
 8001080:	4770      	bx	lr
 8001082:	f04f 0000 	mov.w	r0, #0
 8001086:	4770      	bx	lr
 8001088:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800108c:	d101      	bne.n	8001092 <__aeabi_f2uiz+0x32>
 800108e:	0242      	lsls	r2, r0, #9
 8001090:	d102      	bne.n	8001098 <__aeabi_f2uiz+0x38>
 8001092:	f04f 30ff 	mov.w	r0, #4294967295
 8001096:	4770      	bx	lr
 8001098:	f04f 0000 	mov.w	r0, #0
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <getposition>:
#include "STM32f103c6.h"
#include "GPIO_DRIVER.h"
uint8_t getposition(uint16_t pin_num){
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	80fb      	strh	r3, [r7, #6]
	uint8_t rval;
	if(pin_num == pin0){
 80010aa:	88fb      	ldrh	r3, [r7, #6]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d101      	bne.n	80010b4 <getposition+0x14>
		rval =0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin1){
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d101      	bne.n	80010be <getposition+0x1e>
		rval =4;
 80010ba:	2304      	movs	r3, #4
 80010bc:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin2){
 80010be:	88fb      	ldrh	r3, [r7, #6]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d101      	bne.n	80010c8 <getposition+0x28>
		rval =8;
 80010c4:	2308      	movs	r3, #8
 80010c6:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin3){
 80010c8:	88fb      	ldrh	r3, [r7, #6]
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d101      	bne.n	80010d2 <getposition+0x32>
		rval =12;
 80010ce:	230c      	movs	r3, #12
 80010d0:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin4){
 80010d2:	88fb      	ldrh	r3, [r7, #6]
 80010d4:	2b04      	cmp	r3, #4
 80010d6:	d101      	bne.n	80010dc <getposition+0x3c>
		rval =16;
 80010d8:	2310      	movs	r3, #16
 80010da:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin5){
 80010dc:	88fb      	ldrh	r3, [r7, #6]
 80010de:	2b05      	cmp	r3, #5
 80010e0:	d101      	bne.n	80010e6 <getposition+0x46>
		rval =20;
 80010e2:	2314      	movs	r3, #20
 80010e4:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin6){
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	2b06      	cmp	r3, #6
 80010ea:	d101      	bne.n	80010f0 <getposition+0x50>
		rval =24;
 80010ec:	2318      	movs	r3, #24
 80010ee:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin7){
 80010f0:	88fb      	ldrh	r3, [r7, #6]
 80010f2:	2b07      	cmp	r3, #7
 80010f4:	d101      	bne.n	80010fa <getposition+0x5a>
		rval =28;
 80010f6:	231c      	movs	r3, #28
 80010f8:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin8){
 80010fa:	88fb      	ldrh	r3, [r7, #6]
 80010fc:	2b08      	cmp	r3, #8
 80010fe:	d101      	bne.n	8001104 <getposition+0x64>
		rval =0;
 8001100:	2300      	movs	r3, #0
 8001102:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin9){
 8001104:	88fb      	ldrh	r3, [r7, #6]
 8001106:	2b09      	cmp	r3, #9
 8001108:	d101      	bne.n	800110e <getposition+0x6e>
		rval =4;
 800110a:	2304      	movs	r3, #4
 800110c:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin10){
 800110e:	88fb      	ldrh	r3, [r7, #6]
 8001110:	2b0a      	cmp	r3, #10
 8001112:	d101      	bne.n	8001118 <getposition+0x78>
		rval =8;
 8001114:	2308      	movs	r3, #8
 8001116:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin11){
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	2b0b      	cmp	r3, #11
 800111c:	d101      	bne.n	8001122 <getposition+0x82>
		rval =12;
 800111e:	230c      	movs	r3, #12
 8001120:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin12){
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	2b0c      	cmp	r3, #12
 8001126:	d101      	bne.n	800112c <getposition+0x8c>
		rval =16;
 8001128:	2310      	movs	r3, #16
 800112a:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin13){
 800112c:	88fb      	ldrh	r3, [r7, #6]
 800112e:	2b0d      	cmp	r3, #13
 8001130:	d101      	bne.n	8001136 <getposition+0x96>
		rval =20;
 8001132:	2314      	movs	r3, #20
 8001134:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin14){
 8001136:	88fb      	ldrh	r3, [r7, #6]
 8001138:	2b0e      	cmp	r3, #14
 800113a:	d101      	bne.n	8001140 <getposition+0xa0>
		rval =24;
 800113c:	2318      	movs	r3, #24
 800113e:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin15){
 8001140:	88fb      	ldrh	r3, [r7, #6]
 8001142:	2b0f      	cmp	r3, #15
 8001144:	d101      	bne.n	800114a <getposition+0xaa>
		rval =28;
 8001146:	231c      	movs	r3, #28
 8001148:	73fb      	strb	r3, [r7, #15]
	}
	return rval;
 800114a:	7bfb      	ldrb	r3, [r7, #15]


}
 800114c:	4618      	mov	r0, r3
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr

08001156 <pinmode>:
// * @param [in] - GPIOx: where x can be (A...E Depending on device used) to select the GPIO Peripheral
// * @param [in] - pin: pin name
// * @param [in] - pinmode:mode of the pin
// * @retval -none
// * Note-
void pinmode(GPIO_typeDef* GPIOx,uint16_t pin,uint32_t pinmode){
 8001156:	b580      	push	{r7, lr}
 8001158:	b084      	sub	sp, #16
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	460b      	mov	r3, r1
 8001160:	607a      	str	r2, [r7, #4]
 8001162:	817b      	strh	r3, [r7, #10]

	if(pin<8){
 8001164:	897b      	ldrh	r3, [r7, #10]
 8001166:	2b07      	cmp	r3, #7
 8001168:	d856      	bhi.n	8001218 <pinmode+0xc2>
		GPIOx->GPIOx_CRL &=~(0xf<<(getposition(pin)));
 800116a:	897b      	ldrh	r3, [r7, #10]
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff ff97 	bl	80010a0 <getposition>
 8001172:	4603      	mov	r3, r0
 8001174:	461a      	mov	r2, r3
 8001176:	230f      	movs	r3, #15
 8001178:	4093      	lsls	r3, r2
 800117a:	43da      	mvns	r2, r3
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	401a      	ands	r2, r3
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	601a      	str	r2, [r3, #0]

		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b08      	cmp	r3, #8
 800118a:	d002      	beq.n	8001192 <pinmode+0x3c>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b18      	cmp	r3, #24
 8001190:	d133      	bne.n	80011fa <pinmode+0xa4>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2b18      	cmp	r3, #24
 8001196:	d117      	bne.n	80011c8 <pinmode+0x72>
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 8001198:	897b      	ldrh	r3, [r7, #10]
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ff80 	bl	80010a0 <getposition>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	2308      	movs	r3, #8
 80011a6:	fa03 f202 	lsl.w	r2, r3, r2
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	431a      	orrs	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR |= (1<<pin);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	897a      	ldrh	r2, [r7, #10]
 80011ba:	2101      	movs	r1, #1
 80011bc:	fa01 f202 	lsl.w	r2, r1, r2
 80011c0:	431a      	orrs	r2, r3
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80011c6:	e081      	b.n	80012cc <pinmode+0x176>
			}
			else{
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 80011c8:	897b      	ldrh	r3, [r7, #10]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ff68 	bl	80010a0 <getposition>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	2308      	movs	r3, #8
 80011d6:	fa03 f202 	lsl.w	r2, r3, r2
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	431a      	orrs	r2, r3
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	897a      	ldrh	r2, [r7, #10]
 80011ea:	2101      	movs	r1, #1
 80011ec:	fa01 f202 	lsl.w	r2, r1, r2
 80011f0:	43d2      	mvns	r2, r2
 80011f2:	401a      	ands	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80011f8:	e068      	b.n	80012cc <pinmode+0x176>
			}

		}
		else GPIOx->GPIOx_CRL |=(pinmode<<(getposition(pin)));
 80011fa:	897b      	ldrh	r3, [r7, #10]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff4f 	bl	80010a0 <getposition>
 8001202:	4603      	mov	r3, r0
 8001204:	461a      	mov	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	fa03 f202 	lsl.w	r2, r3, r2
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	431a      	orrs	r2, r3
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	601a      	str	r2, [r3, #0]

	}



}
 8001216:	e059      	b.n	80012cc <pinmode+0x176>
	else if(pin>7){
 8001218:	897b      	ldrh	r3, [r7, #10]
 800121a:	2b07      	cmp	r3, #7
 800121c:	d956      	bls.n	80012cc <pinmode+0x176>
		GPIOx->GPIOx_CRH &=~(0xf<<(getposition(pin)));
 800121e:	897b      	ldrh	r3, [r7, #10]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff3d 	bl	80010a0 <getposition>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	230f      	movs	r3, #15
 800122c:	4093      	lsls	r3, r2
 800122e:	43da      	mvns	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	401a      	ands	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	605a      	str	r2, [r3, #4]
		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b08      	cmp	r3, #8
 800123e:	d002      	beq.n	8001246 <pinmode+0xf0>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b18      	cmp	r3, #24
 8001244:	d133      	bne.n	80012ae <pinmode+0x158>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2b18      	cmp	r3, #24
 800124a:	d117      	bne.n	800127c <pinmode+0x126>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 800124c:	897b      	ldrh	r3, [r7, #10]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff26 	bl	80010a0 <getposition>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	2308      	movs	r3, #8
 800125a:	fa03 f202 	lsl.w	r2, r3, r2
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	431a      	orrs	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR |= (1<<pin);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	897a      	ldrh	r2, [r7, #10]
 800126e:	2101      	movs	r1, #1
 8001270:	fa01 f202 	lsl.w	r2, r1, r2
 8001274:	431a      	orrs	r2, r3
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 800127a:	e027      	b.n	80012cc <pinmode+0x176>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 800127c:	897b      	ldrh	r3, [r7, #10]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff0e 	bl	80010a0 <getposition>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	2308      	movs	r3, #8
 800128a:	fa03 f202 	lsl.w	r2, r3, r2
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	431a      	orrs	r2, r3
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	897a      	ldrh	r2, [r7, #10]
 800129e:	2101      	movs	r1, #1
 80012a0:	fa01 f202 	lsl.w	r2, r1, r2
 80012a4:	43d2      	mvns	r2, r2
 80012a6:	401a      	ands	r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80012ac:	e00e      	b.n	80012cc <pinmode+0x176>
		else GPIOx->GPIOx_CRH |=(pinmode<<(getposition(pin)));
 80012ae:	897b      	ldrh	r3, [r7, #10]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff fef5 	bl	80010a0 <getposition>
 80012b6:	4603      	mov	r3, r0
 80012b8:	461a      	mov	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	fa03 f202 	lsl.w	r2, r3, r2
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	431a      	orrs	r2, r3
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	605a      	str	r2, [r3, #4]
}
 80012ca:	e7ff      	b.n	80012cc <pinmode+0x176>
 80012cc:	bf00      	nop
 80012ce:	3710      	adds	r7, #16
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <MCAL_speed_init>:
 *      Author: mo
 */

#include "stm32_speed_DRIVER.h"

void MCAL_speed_init(uint8_t CLK_SORC,uint8_t mood){
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	460a      	mov	r2, r1
 80012de:	71fb      	strb	r3, [r7, #7]
 80012e0:	4613      	mov	r3, r2
 80012e2:	71bb      	strb	r3, [r7, #6]
	if(CLK_SORC==CLK_SORC_IN_CLK8MHz){
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d138      	bne.n	800135c <MCAL_speed_init+0x88>
		if(mood==mood_FAST_MOOD_72MHzCORE){
 80012ea:	79bb      	ldrb	r3, [r7, #6]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d135      	bne.n	800135c <MCAL_speed_init+0x88>
//			0: HSI oscillator clock / 2 selected as PLL input clock
//			1: Clock from PREDIV1 selected as PLL input clock
//			Note: When changing the main PLL’s entry clock source, the original clock source must be switched
//			off only after the selection of the new clock source.

			RCC->RCC_CFGR &=~(1<<16);//0: HSI oscillator clock / 2 selected as PLL input clock
 80012f0:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <MCAL_speed_init+0x94>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	4a1c      	ldr	r2, [pc, #112]	; (8001368 <MCAL_speed_init+0x94>)
 80012f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012fa:	6053      	str	r3, [r2, #4]
//			10xx: Reserved
//			1100: Reserved
//			1101: PLL input clock x 6.5
//			111x: Reserved

			RCC->RCC_CFGR &=~(0b1111<<18);
 80012fc:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <MCAL_speed_init+0x94>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	4a19      	ldr	r2, [pc, #100]	; (8001368 <MCAL_speed_init+0x94>)
 8001302:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8001306:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR |=(0b0111<<18);//0111: PLL input clock x 9
 8001308:	4b17      	ldr	r3, [pc, #92]	; (8001368 <MCAL_speed_init+0x94>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	4a16      	ldr	r2, [pc, #88]	; (8001368 <MCAL_speed_init+0x94>)
 800130e:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8001312:	6053      	str	r3, [r2, #4]
			RCC->RCC_CR |=(1<<24);//pll on
 8001314:	4b14      	ldr	r3, [pc, #80]	; (8001368 <MCAL_speed_init+0x94>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a13      	ldr	r2, [pc, #76]	; (8001368 <MCAL_speed_init+0x94>)
 800131a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800131e:	6013      	str	r3, [r2, #0]
			//00: HSI selected as system clock
			//01: HSE selected as system clock
			//10: PLL selected as system clock
			//11: Not allowed

			RCC->RCC_CFGR &=~(0b11<<0);
 8001320:	4b11      	ldr	r3, [pc, #68]	; (8001368 <MCAL_speed_init+0x94>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	4a10      	ldr	r2, [pc, #64]	; (8001368 <MCAL_speed_init+0x94>)
 8001326:	f023 0303 	bic.w	r3, r3, #3
 800132a:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR |=(0b10<<0);//10: PLL selected as system clock
 800132c:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <MCAL_speed_init+0x94>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	4a0d      	ldr	r2, [pc, #52]	; (8001368 <MCAL_speed_init+0x94>)
 8001332:	f043 0302 	orr.w	r3, r3, #2
 8001336:	6053      	str	r3, [r2, #4]
			//			1011: SYSCLK divided by 16
			//			1100: SYSCLK divided by 64
			//			1101: SYSCLK divided by 128
			//			1110: SYSCLK divided by 256
			//			1111: SYSCLK divided by 512
			RCC->RCC_CFGR &=~(0b1111<<4);//0xxx: SYSCLK not divided
 8001338:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <MCAL_speed_init+0x94>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	4a0a      	ldr	r2, [pc, #40]	; (8001368 <MCAL_speed_init+0x94>)
 800133e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001342:	6053      	str	r3, [r2, #4]
			//			0xx: HCLK not divided
			//			100: HCLK divided by 2
			//			101: HCLK divided by 4
			//			110: HCLK divided by 8
			//			111: HCLK divided by 16
			RCC->RCC_CFGR &=~(0b111<<11);//0xx: HCLK not divided
 8001344:	4b08      	ldr	r3, [pc, #32]	; (8001368 <MCAL_speed_init+0x94>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	4a07      	ldr	r2, [pc, #28]	; (8001368 <MCAL_speed_init+0x94>)
 800134a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800134e:	6053      	str	r3, [r2, #4]
			//			0xx: HCLK not divided
			//			100: HCLK divided by 2
			//			101: HCLK divided by 4
			//			110: HCLK divided by 8
			//			111: HCLK divided by 16
			RCC->RCC_CFGR &=~(0b111<<8);//0xx: HCLK not divided
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <MCAL_speed_init+0x94>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	4a04      	ldr	r2, [pc, #16]	; (8001368 <MCAL_speed_init+0x94>)
 8001356:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800135a:	6053      	str	r3, [r2, #4]

		}
	}


}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000

0800136c <EXTI0_IRQHandler>:
	Enable_NVIC(pin);
}



void EXTI0_IRQHandler(void){
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	// clear bit in pending register (EXTI_PR)
	EXIT->EXTI_PR |= (1<<0);
 8001370:	4b05      	ldr	r3, [pc, #20]	; (8001388 <EXTI0_IRQHandler+0x1c>)
 8001372:	695b      	ldr	r3, [r3, #20]
 8001374:	4a04      	ldr	r2, [pc, #16]	; (8001388 <EXTI0_IRQHandler+0x1c>)
 8001376:	f043 0301 	orr.w	r3, r3, #1
 800137a:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[0]();
 800137c:	4b03      	ldr	r3, [pc, #12]	; (800138c <EXTI0_IRQHandler+0x20>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4798      	blx	r3
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40010400 	.word	0x40010400
 800138c:	20000058 	.word	0x20000058

08001390 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<1);
 8001394:	4b05      	ldr	r3, [pc, #20]	; (80013ac <EXTI1_IRQHandler+0x1c>)
 8001396:	695b      	ldr	r3, [r3, #20]
 8001398:	4a04      	ldr	r2, [pc, #16]	; (80013ac <EXTI1_IRQHandler+0x1c>)
 800139a:	f043 0302 	orr.w	r3, r3, #2
 800139e:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[1]();
 80013a0:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <EXTI1_IRQHandler+0x20>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	4798      	blx	r3

}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40010400 	.word	0x40010400
 80013b0:	20000058 	.word	0x20000058

080013b4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<2);
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <EXTI2_IRQHandler+0x1c>)
 80013ba:	695b      	ldr	r3, [r3, #20]
 80013bc:	4a04      	ldr	r2, [pc, #16]	; (80013d0 <EXTI2_IRQHandler+0x1c>)
 80013be:	f043 0304 	orr.w	r3, r3, #4
 80013c2:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[2]();
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <EXTI2_IRQHandler+0x20>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	4798      	blx	r3
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40010400 	.word	0x40010400
 80013d4:	20000058 	.word	0x20000058

080013d8 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<3);
 80013dc:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <EXTI3_IRQHandler+0x1c>)
 80013de:	695b      	ldr	r3, [r3, #20]
 80013e0:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <EXTI3_IRQHandler+0x1c>)
 80013e2:	f043 0308 	orr.w	r3, r3, #8
 80013e6:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[3]();
 80013e8:	4b03      	ldr	r3, [pc, #12]	; (80013f8 <EXTI3_IRQHandler+0x20>)
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	4798      	blx	r3
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40010400 	.word	0x40010400
 80013f8:	20000058 	.word	0x20000058

080013fc <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<4);
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <EXTI4_IRQHandler+0x1c>)
 8001402:	695b      	ldr	r3, [r3, #20]
 8001404:	4a04      	ldr	r2, [pc, #16]	; (8001418 <EXTI4_IRQHandler+0x1c>)
 8001406:	f043 0310 	orr.w	r3, r3, #16
 800140a:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[4]();
 800140c:	4b03      	ldr	r3, [pc, #12]	; (800141c <EXTI4_IRQHandler+0x20>)
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	4798      	blx	r3
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40010400 	.word	0x40010400
 800141c:	20000058 	.word	0x20000058

08001420 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<5)) {EXIT->EXTI_PR |= (1<<5); GP_IRQ_Callback[5]();  }
 8001424:	4b26      	ldr	r3, [pc, #152]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001426:	695b      	ldr	r3, [r3, #20]
 8001428:	f003 0320 	and.w	r3, r3, #32
 800142c:	2b00      	cmp	r3, #0
 800142e:	d008      	beq.n	8001442 <EXTI9_5_IRQHandler+0x22>
 8001430:	4b23      	ldr	r3, [pc, #140]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001432:	695b      	ldr	r3, [r3, #20]
 8001434:	4a22      	ldr	r2, [pc, #136]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001436:	f043 0320 	orr.w	r3, r3, #32
 800143a:	6153      	str	r3, [r2, #20]
 800143c:	4b21      	ldr	r3, [pc, #132]	; (80014c4 <EXTI9_5_IRQHandler+0xa4>)
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<6)) {EXIT->EXTI_PR |= (1<<6); GP_IRQ_Callback[6]();  }
 8001442:	4b1f      	ldr	r3, [pc, #124]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800144a:	2b00      	cmp	r3, #0
 800144c:	d008      	beq.n	8001460 <EXTI9_5_IRQHandler+0x40>
 800144e:	4b1c      	ldr	r3, [pc, #112]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001450:	695b      	ldr	r3, [r3, #20]
 8001452:	4a1b      	ldr	r2, [pc, #108]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001458:	6153      	str	r3, [r2, #20]
 800145a:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <EXTI9_5_IRQHandler+0xa4>)
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<7)) {EXIT->EXTI_PR |= (1<<7); GP_IRQ_Callback[7]();  }
 8001460:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001462:	695b      	ldr	r3, [r3, #20]
 8001464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001468:	2b00      	cmp	r3, #0
 800146a:	d008      	beq.n	800147e <EXTI9_5_IRQHandler+0x5e>
 800146c:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	4a13      	ldr	r2, [pc, #76]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001476:	6153      	str	r3, [r2, #20]
 8001478:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <EXTI9_5_IRQHandler+0xa4>)
 800147a:	69db      	ldr	r3, [r3, #28]
 800147c:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<8)) {EXIT->EXTI_PR |= (1<<8); GP_IRQ_Callback[8]();  }
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001486:	2b00      	cmp	r3, #0
 8001488:	d008      	beq.n	800149c <EXTI9_5_IRQHandler+0x7c>
 800148a:	4b0d      	ldr	r3, [pc, #52]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	4a0c      	ldr	r2, [pc, #48]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 8001490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001494:	6153      	str	r3, [r2, #20]
 8001496:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <EXTI9_5_IRQHandler+0xa4>)
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<9)) {EXIT->EXTI_PR |= (1<<9); GP_IRQ_Callback[9]();  }
 800149c:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d008      	beq.n	80014ba <EXTI9_5_IRQHandler+0x9a>
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	4a04      	ldr	r2, [pc, #16]	; (80014c0 <EXTI9_5_IRQHandler+0xa0>)
 80014ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014b2:	6153      	str	r3, [r2, #20]
 80014b4:	4b03      	ldr	r3, [pc, #12]	; (80014c4 <EXTI9_5_IRQHandler+0xa4>)
 80014b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b8:	4798      	blx	r3
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40010400 	.word	0x40010400
 80014c4:	20000058 	.word	0x20000058

080014c8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<10)) {EXIT->EXTI_PR |= (1<<10); GP_IRQ_Callback[10]();  }
 80014cc:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d008      	beq.n	80014ea <EXTI15_10_IRQHandler+0x22>
 80014d8:	4b2a      	ldr	r3, [pc, #168]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	4a29      	ldr	r2, [pc, #164]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 80014de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014e2:	6153      	str	r3, [r2, #20]
 80014e4:	4b28      	ldr	r3, [pc, #160]	; (8001588 <EXTI15_10_IRQHandler+0xc0>)
 80014e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e8:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<11)) {EXIT->EXTI_PR |= (1<<11); GP_IRQ_Callback[11]();  }
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 80014ec:	695b      	ldr	r3, [r3, #20]
 80014ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d008      	beq.n	8001508 <EXTI15_10_IRQHandler+0x40>
 80014f6:	4b23      	ldr	r3, [pc, #140]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	4a22      	ldr	r2, [pc, #136]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 80014fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001500:	6153      	str	r3, [r2, #20]
 8001502:	4b21      	ldr	r3, [pc, #132]	; (8001588 <EXTI15_10_IRQHandler+0xc0>)
 8001504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001506:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<12)) {EXIT->EXTI_PR |= (1<<12); GP_IRQ_Callback[12]();  }
 8001508:	4b1e      	ldr	r3, [pc, #120]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 800150a:	695b      	ldr	r3, [r3, #20]
 800150c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d008      	beq.n	8001526 <EXTI15_10_IRQHandler+0x5e>
 8001514:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001516:	695b      	ldr	r3, [r3, #20]
 8001518:	4a1a      	ldr	r2, [pc, #104]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 800151a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800151e:	6153      	str	r3, [r2, #20]
 8001520:	4b19      	ldr	r3, [pc, #100]	; (8001588 <EXTI15_10_IRQHandler+0xc0>)
 8001522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001524:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<13)) {EXIT->EXTI_PR |= (1<<13); GP_IRQ_Callback[13]();  }
 8001526:	4b17      	ldr	r3, [pc, #92]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d008      	beq.n	8001544 <EXTI15_10_IRQHandler+0x7c>
 8001532:	4b14      	ldr	r3, [pc, #80]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	4a13      	ldr	r2, [pc, #76]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001538:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800153c:	6153      	str	r3, [r2, #20]
 800153e:	4b12      	ldr	r3, [pc, #72]	; (8001588 <EXTI15_10_IRQHandler+0xc0>)
 8001540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001542:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<14)) {EXIT->EXTI_PR |= (1<<14); GP_IRQ_Callback[14]();  }
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001546:	695b      	ldr	r3, [r3, #20]
 8001548:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d008      	beq.n	8001562 <EXTI15_10_IRQHandler+0x9a>
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001552:	695b      	ldr	r3, [r3, #20]
 8001554:	4a0b      	ldr	r2, [pc, #44]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001556:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800155a:	6153      	str	r3, [r2, #20]
 800155c:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <EXTI15_10_IRQHandler+0xc0>)
 800155e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001560:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<15)) {EXIT->EXTI_PR |= (1<<15); GP_IRQ_Callback[15]();  }
 8001562:	4b08      	ldr	r3, [pc, #32]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d008      	beq.n	8001580 <EXTI15_10_IRQHandler+0xb8>
 800156e:	4b05      	ldr	r3, [pc, #20]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	4a04      	ldr	r2, [pc, #16]	; (8001584 <EXTI15_10_IRQHandler+0xbc>)
 8001574:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001578:	6153      	str	r3, [r2, #20]
 800157a:	4b03      	ldr	r3, [pc, #12]	; (8001588 <EXTI15_10_IRQHandler+0xc0>)
 800157c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800157e:	4798      	blx	r3

}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40010400 	.word	0x40010400
 8001588:	20000058 	.word	0x20000058

0800158c <timer_INIT_CH2>:
float A = 0;
float B = .5;

//===========================================================================
//###########################################################################
void timer_INIT_CH2(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.

	pwm->TIMx_CCMR1 |=(1<<11);
 8001598:	4b24      	ldr	r3, [pc, #144]	; (800162c <timer_INIT_CH2+0xa0>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	699a      	ldr	r2, [r3, #24]
 800159e:	4b23      	ldr	r3, [pc, #140]	; (800162c <timer_INIT_CH2+0xa0>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015a6:	619a      	str	r2, [r3, #24]

	pwm->TIMx_CCER |=(1<<4);
 80015a8:	4b20      	ldr	r3, [pc, #128]	; (800162c <timer_INIT_CH2+0xa0>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	6a1a      	ldr	r2, [r3, #32]
 80015ae:	4b1f      	ldr	r3, [pc, #124]	; (800162c <timer_INIT_CH2+0xa0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f042 0210 	orr.w	r2, r2, #16
 80015b6:	621a      	str	r2, [r3, #32]
	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered

	pwm->TIMx_CR1 |=(1<<7);
 80015b8:	4b1c      	ldr	r3, [pc, #112]	; (800162c <timer_INIT_CH2+0xa0>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	4b1b      	ldr	r3, [pc, #108]	; (800162c <timer_INIT_CH2+0xa0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015c6:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	pwm->TIMx_CCMR1 |=(0b110<<12);
 80015c8:	4b18      	ldr	r3, [pc, #96]	; (800162c <timer_INIT_CH2+0xa0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	699a      	ldr	r2, [r3, #24]
 80015ce:	4b17      	ldr	r3, [pc, #92]	; (800162c <timer_INIT_CH2+0xa0>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80015d6:	619a      	str	r2, [r3, #24]

	pwm->TIMx_ARR=peak;//frec peak value
 80015d8:	4b14      	ldr	r3, [pc, #80]	; (800162c <timer_INIT_CH2+0xa0>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR2=(duty_cycle);//duty cycle
 80015e0:	4b12      	ldr	r3, [pc, #72]	; (800162c <timer_INIT_CH2+0xa0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	68ba      	ldr	r2, [r7, #8]
 80015e6:	639a      	str	r2, [r3, #56]	; 0x38
	pwm->TIMx_PSC=pre;//prescaller
 80015e8:	4b10      	ldr	r3, [pc, #64]	; (800162c <timer_INIT_CH2+0xa0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);
 80015f0:	4b0e      	ldr	r3, [pc, #56]	; (800162c <timer_INIT_CH2+0xa0>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <timer_INIT_CH2+0xa0>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015fe:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b101<<0);
 8001600:	4b0a      	ldr	r3, [pc, #40]	; (800162c <timer_INIT_CH2+0xa0>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	68da      	ldr	r2, [r3, #12]
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <timer_INIT_CH2+0xa0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f042 0205 	orr.w	r2, r2, #5
 800160e:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <timer_INIT_CH2+0xa0>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	695a      	ldr	r2, [r3, #20]
 8001616:	4b05      	ldr	r3, [pc, #20]	; (800162c <timer_INIT_CH2+0xa0>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f042 0201 	orr.w	r2, r2, #1
 800161e:	615a      	str	r2, [r3, #20]

	//pwm->TIMx_CR1 |=(1<<0);//enable the timer


}
 8001620:	bf00      	nop
 8001622:	3714      	adds	r7, #20
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000000 	.word	0x20000000

08001630 <timer_INIT_CH1>:
//===========================================================================
//###########################################################################
void timer_INIT_CH1(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
	//	Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
	pwm->TIMx_CCMR1 |=(1<<3);
 800163c:	4b24      	ldr	r3, [pc, #144]	; (80016d0 <timer_INIT_CH1+0xa0>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	699a      	ldr	r2, [r3, #24]
 8001642:	4b23      	ldr	r3, [pc, #140]	; (80016d0 <timer_INIT_CH1+0xa0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f042 0208 	orr.w	r2, r2, #8
 800164a:	619a      	str	r2, [r3, #24]
	//	CC1 channel configured as input:
	//	This bit determines if a capture of the counter value can actually be done into the input
	//	capture/compare register 1 (TIMx_CCR1) or not.
	//	0: Capture disabled.
	//	1: Capture enabled.
	pwm->TIMx_CCER |=(1<<0);
 800164c:	4b20      	ldr	r3, [pc, #128]	; (80016d0 <timer_INIT_CH1+0xa0>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6a1a      	ldr	r2, [r3, #32]
 8001652:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <timer_INIT_CH1+0xa0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f042 0201 	orr.w	r2, r2, #1
 800165a:	621a      	str	r2, [r3, #32]


	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	pwm->TIMx_CR1 |=(1<<7);
 800165c:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <timer_INIT_CH1+0xa0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <timer_INIT_CH1+0xa0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800166a:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	pwm->TIMx_CCMR1 |=(0b110<<4);
 800166c:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <timer_INIT_CH1+0xa0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	699a      	ldr	r2, [r3, #24]
 8001672:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <timer_INIT_CH1+0xa0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800167a:	619a      	str	r2, [r3, #24]

	pwm->TIMx_ARR=peak;//frec peak value
 800167c:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <timer_INIT_CH1+0xa0>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR1=(duty_cycle);//duty cycle
 8001684:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <timer_INIT_CH1+0xa0>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	68ba      	ldr	r2, [r7, #8]
 800168a:	635a      	str	r2, [r3, #52]	; 0x34
	pwm->TIMx_PSC=pre;//prescaller
 800168c:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <timer_INIT_CH1+0xa0>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68fa      	ldr	r2, [r7, #12]
 8001692:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);
 8001694:	4b0e      	ldr	r3, [pc, #56]	; (80016d0 <timer_INIT_CH1+0xa0>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800169a:	4b0d      	ldr	r3, [pc, #52]	; (80016d0 <timer_INIT_CH1+0xa0>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016a2:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b111<<0);
 80016a4:	4b0a      	ldr	r3, [pc, #40]	; (80016d0 <timer_INIT_CH1+0xa0>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	68da      	ldr	r2, [r3, #12]
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <timer_INIT_CH1+0xa0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 0207 	orr.w	r2, r2, #7
 80016b2:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <timer_INIT_CH1+0xa0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	695a      	ldr	r2, [r3, #20]
 80016ba:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <timer_INIT_CH1+0xa0>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f042 0201 	orr.w	r2, r2, #1
 80016c2:	615a      	str	r2, [r3, #20]

	//pwm->TIMx_CR1 |=(1<<0);//enable the timer


}
 80016c4:	bf00      	nop
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000000 	.word	0x20000000

080016d4 <timer_INIT_CH3>:

//===========================================================================
//###########################################################################
void timer_INIT_CH3(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
	//	Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
	pwm->TIMx_CCMR2 |=(1<<3);
 80016e0:	4b28      	ldr	r3, [pc, #160]	; (8001784 <timer_INIT_CH3+0xb0>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	69da      	ldr	r2, [r3, #28]
 80016e6:	4b27      	ldr	r3, [pc, #156]	; (8001784 <timer_INIT_CH3+0xb0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f042 0208 	orr.w	r2, r2, #8
 80016ee:	61da      	str	r2, [r3, #28]
	//	CC1 channel configured as input:
	//	This bit determines if a capture of the counter value can actually be done into the input
	//	capture/compare register 1 (TIMx_CCR1) or not.
	//	0: Capture disabled.
	//	1: Capture enabled.
	pwm->TIMx_CCER |=(1<<8);
 80016f0:	4b24      	ldr	r3, [pc, #144]	; (8001784 <timer_INIT_CH3+0xb0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6a1a      	ldr	r2, [r3, #32]
 80016f6:	4b23      	ldr	r3, [pc, #140]	; (8001784 <timer_INIT_CH3+0xb0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016fe:	621a      	str	r2, [r3, #32]


	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	pwm->TIMx_CR1 |=(1<<7);
 8001700:	4b20      	ldr	r3, [pc, #128]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	4b1f      	ldr	r3, [pc, #124]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800170e:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	pwm->TIMx_CCMR2 |=(0b110<<4);
 8001710:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	69da      	ldr	r2, [r3, #28]
 8001716:	4b1b      	ldr	r3, [pc, #108]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800171e:	61da      	str	r2, [r3, #28]

	pwm->TIMx_ARR=peak;//frec peak value
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR3=(duty_cycle);//duty cycle
 8001728:	4b16      	ldr	r3, [pc, #88]	; (8001784 <timer_INIT_CH3+0xb0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68ba      	ldr	r2, [r7, #8]
 800172e:	63da      	str	r2, [r3, #60]	; 0x3c
	pwm->TIMx_PSC=pre;//prescaller
 8001730:	4b14      	ldr	r3, [pc, #80]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);
 8001738:	4b12      	ldr	r3, [pc, #72]	; (8001784 <timer_INIT_CH3+0xb0>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001746:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b1111<<0);
 8001748:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <timer_INIT_CH3+0xb0>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f042 020f 	orr.w	r2, r2, #15
 8001756:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 8001758:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <timer_INIT_CH3+0xb0>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	695a      	ldr	r2, [r3, #20]
 800175e:	4b09      	ldr	r3, [pc, #36]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f042 0201 	orr.w	r2, r2, #1
 8001766:	615a      	str	r2, [r3, #20]

	pwm->TIMx_CR1 |=(1<<0);//enable the timer
 8001768:	4b06      	ldr	r3, [pc, #24]	; (8001784 <timer_INIT_CH3+0xb0>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	4b05      	ldr	r3, [pc, #20]	; (8001784 <timer_INIT_CH3+0xb0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f042 0201 	orr.w	r2, r2, #1
 8001776:	601a      	str	r2, [r3, #0]


}
 8001778:	bf00      	nop
 800177a:	3714      	adds	r7, #20
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000000 	.word	0x20000000

08001788 <timer2_INIT_CH1>:

//===========================================================================
//###########################################################################

void timer2_INIT_CH1(uint32_t pre , uint32_t peak ){
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]

	SPWM3PHASE->TIMx_CR1  |=(1<<2);
 8001792:	4b16      	ldr	r3, [pc, #88]	; (80017ec <timer2_INIT_CH1+0x64>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	4b14      	ldr	r3, [pc, #80]	; (80017ec <timer2_INIT_CH1+0x64>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f042 0204 	orr.w	r2, r2, #4
 80017a0:	601a      	str	r2, [r3, #0]
	SPWM3PHASE->TIMx_DIER |=(1<<0);
 80017a2:	4b12      	ldr	r3, [pc, #72]	; (80017ec <timer2_INIT_CH1+0x64>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68da      	ldr	r2, [r3, #12]
 80017a8:	4b10      	ldr	r3, [pc, #64]	; (80017ec <timer2_INIT_CH1+0x64>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f042 0201 	orr.w	r2, r2, #1
 80017b0:	60da      	str	r2, [r3, #12]



	SPWM3PHASE->TIMx_ARR=peak;//frec peak value
 80017b2:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <timer2_INIT_CH1+0x64>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	62da      	str	r2, [r3, #44]	; 0x2c

	SPWM3PHASE->TIMx_PSC=pre;//prescaller
 80017ba:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <timer2_INIT_CH1+0x64>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	629a      	str	r2, [r3, #40]	; 0x28

	SPWM3PHASE->TIMx_EGR |=(1<<0);
 80017c2:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <timer2_INIT_CH1+0x64>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	695a      	ldr	r2, [r3, #20]
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <timer2_INIT_CH1+0x64>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f042 0201 	orr.w	r2, r2, #1
 80017d0:	615a      	str	r2, [r3, #20]
	SPWM3PHASE->TIMx_CR1 |=(1<<0);//enable the timer
 80017d2:	4b06      	ldr	r3, [pc, #24]	; (80017ec <timer2_INIT_CH1+0x64>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <timer2_INIT_CH1+0x64>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f042 0201 	orr.w	r2, r2, #1
 80017e0:	601a      	str	r2, [r3, #0]




}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	20000004 	.word	0x20000004

080017f0 <pwm_INIT>:
//===========================================================================
//###########################################################################

void pwm_INIT(){
 80017f0:	b598      	push	{r3, r4, r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	MCAL_speed_init(CLK_SORC_IN_CLK8MHz, mood_FAST_MOOD_72MHzCORE);//speed of all 36MHz
 80017f4:	2100      	movs	r1, #0
 80017f6:	2000      	movs	r0, #0
 80017f8:	f7ff fd6c 	bl	80012d4 <MCAL_speed_init>
	GPIOA_Clock_Enable();//enable porta clock
 80017fc:	4b62      	ldr	r3, [pc, #392]	; (8001988 <pwm_INIT+0x198>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a61      	ldr	r2, [pc, #388]	; (8001988 <pwm_INIT+0x198>)
 8001802:	f043 0304 	orr.w	r3, r3, #4
 8001806:	6193      	str	r3, [r2, #24]
	GPIOB_Clock_Enable();//enable portb clock
 8001808:	4b5f      	ldr	r3, [pc, #380]	; (8001988 <pwm_INIT+0x198>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	4a5e      	ldr	r2, [pc, #376]	; (8001988 <pwm_INIT+0x198>)
 800180e:	f043 0308 	orr.w	r3, r3, #8
 8001812:	6193      	str	r3, [r2, #24]
	TIMER1_CLOCK_Enable();//enable timer1 clock
 8001814:	4b5c      	ldr	r3, [pc, #368]	; (8001988 <pwm_INIT+0x198>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a5b      	ldr	r2, [pc, #364]	; (8001988 <pwm_INIT+0x198>)
 800181a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800181e:	6193      	str	r3, [r2, #24]
	TIMER2_CLOCK_Enable();//enable timer2 clock
 8001820:	4b59      	ldr	r3, [pc, #356]	; (8001988 <pwm_INIT+0x198>)
 8001822:	69db      	ldr	r3, [r3, #28]
 8001824:	4a58      	ldr	r2, [pc, #352]	; (8001988 <pwm_INIT+0x198>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	61d3      	str	r3, [r2, #28]
	AFIO_Clock_Enable();//enable AF io clock
 800182c:	4b56      	ldr	r3, [pc, #344]	; (8001988 <pwm_INIT+0x198>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a55      	ldr	r2, [pc, #340]	; (8001988 <pwm_INIT+0x198>)
 8001832:	f043 0301 	orr.w	r3, r3, #1
 8001836:	6193      	str	r3, [r2, #24]
	//NVIC_TIM1_UP_Enable;
	//NVIC_TIM1_CC_Enable;//enable capture compare nvic
	NVIC_TIM2_global_interrupt_Enable;
 8001838:	4b54      	ldr	r3, [pc, #336]	; (800198c <pwm_INIT+0x19c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a53      	ldr	r2, [pc, #332]	; (800198c <pwm_INIT+0x19c>)
 800183e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001842:	6013      	str	r3, [r2, #0]
	//=====================pins mode============================
	pinmode(GPIOA, pin8, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001844:	220b      	movs	r2, #11
 8001846:	2108      	movs	r1, #8
 8001848:	4851      	ldr	r0, [pc, #324]	; (8001990 <pwm_INIT+0x1a0>)
 800184a:	f7ff fc84 	bl	8001156 <pinmode>
	pinmode(GPIOA, pin9, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 800184e:	220b      	movs	r2, #11
 8001850:	2109      	movs	r1, #9
 8001852:	484f      	ldr	r0, [pc, #316]	; (8001990 <pwm_INIT+0x1a0>)
 8001854:	f7ff fc7f 	bl	8001156 <pinmode>
	pinmode(GPIOA, pin10,GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001858:	220b      	movs	r2, #11
 800185a:	210a      	movs	r1, #10
 800185c:	484c      	ldr	r0, [pc, #304]	; (8001990 <pwm_INIT+0x1a0>)
 800185e:	f7ff fc7a 	bl	8001156 <pinmode>

	var4 = 126 * sin(A + Phase1);
 8001862:	4b4c      	ldr	r3, [pc, #304]	; (8001994 <pwm_INIT+0x1a4>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	4b4c      	ldr	r3, [pc, #304]	; (8001998 <pwm_INIT+0x1a8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4619      	mov	r1, r3
 800186c:	4610      	mov	r0, r2
 800186e:	f7ff f903 	bl	8000a78 <__addsf3>
 8001872:	4603      	mov	r3, r0
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe fddf 	bl	8000438 <__aeabi_f2d>
 800187a:	4603      	mov	r3, r0
 800187c:	460c      	mov	r4, r1
 800187e:	4618      	mov	r0, r3
 8001880:	4621      	mov	r1, r4
 8001882:	f000 f9b7 	bl	8001bf4 <sin>
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	4b44      	ldr	r3, [pc, #272]	; (800199c <pwm_INIT+0x1ac>)
 800188c:	f7fe fe2c 	bl	80004e8 <__aeabi_dmul>
 8001890:	4603      	mov	r3, r0
 8001892:	460c      	mov	r4, r1
 8001894:	4618      	mov	r0, r3
 8001896:	4621      	mov	r1, r4
 8001898:	f7ff f8c0 	bl	8000a1c <__aeabi_d2iz>
 800189c:	4602      	mov	r2, r0
 800189e:	4b40      	ldr	r3, [pc, #256]	; (80019a0 <pwm_INIT+0x1b0>)
 80018a0:	601a      	str	r2, [r3, #0]
	var1 = var4 + 128;
 80018a2:	4b3f      	ldr	r3, [pc, #252]	; (80019a0 <pwm_INIT+0x1b0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	3380      	adds	r3, #128	; 0x80
 80018a8:	4a3e      	ldr	r2, [pc, #248]	; (80019a4 <pwm_INIT+0x1b4>)
 80018aa:	6013      	str	r3, [r2, #0]
	var5 = 126 * sin(A + Phase2);
 80018ac:	4b39      	ldr	r3, [pc, #228]	; (8001994 <pwm_INIT+0x1a4>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4b3d      	ldr	r3, [pc, #244]	; (80019a8 <pwm_INIT+0x1b8>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4619      	mov	r1, r3
 80018b6:	4610      	mov	r0, r2
 80018b8:	f7ff f8de 	bl	8000a78 <__addsf3>
 80018bc:	4603      	mov	r3, r0
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fdba 	bl	8000438 <__aeabi_f2d>
 80018c4:	4603      	mov	r3, r0
 80018c6:	460c      	mov	r4, r1
 80018c8:	4618      	mov	r0, r3
 80018ca:	4621      	mov	r1, r4
 80018cc:	f000 f992 	bl	8001bf4 <sin>
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	4b31      	ldr	r3, [pc, #196]	; (800199c <pwm_INIT+0x1ac>)
 80018d6:	f7fe fe07 	bl	80004e8 <__aeabi_dmul>
 80018da:	4603      	mov	r3, r0
 80018dc:	460c      	mov	r4, r1
 80018de:	4618      	mov	r0, r3
 80018e0:	4621      	mov	r1, r4
 80018e2:	f7ff f89b 	bl	8000a1c <__aeabi_d2iz>
 80018e6:	4602      	mov	r2, r0
 80018e8:	4b30      	ldr	r3, [pc, #192]	; (80019ac <pwm_INIT+0x1bc>)
 80018ea:	601a      	str	r2, [r3, #0]
	var2 = var5 + 128;
 80018ec:	4b2f      	ldr	r3, [pc, #188]	; (80019ac <pwm_INIT+0x1bc>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	3380      	adds	r3, #128	; 0x80
 80018f2:	4a2f      	ldr	r2, [pc, #188]	; (80019b0 <pwm_INIT+0x1c0>)
 80018f4:	6013      	str	r3, [r2, #0]
	var6 = 126 * sin(A + Phase3);
 80018f6:	4b27      	ldr	r3, [pc, #156]	; (8001994 <pwm_INIT+0x1a4>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	4b2e      	ldr	r3, [pc, #184]	; (80019b4 <pwm_INIT+0x1c4>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4619      	mov	r1, r3
 8001900:	4610      	mov	r0, r2
 8001902:	f7ff f8b9 	bl	8000a78 <__addsf3>
 8001906:	4603      	mov	r3, r0
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fd95 	bl	8000438 <__aeabi_f2d>
 800190e:	4603      	mov	r3, r0
 8001910:	460c      	mov	r4, r1
 8001912:	4618      	mov	r0, r3
 8001914:	4621      	mov	r1, r4
 8001916:	f000 f96d 	bl	8001bf4 <sin>
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	4b1f      	ldr	r3, [pc, #124]	; (800199c <pwm_INIT+0x1ac>)
 8001920:	f7fe fde2 	bl	80004e8 <__aeabi_dmul>
 8001924:	4603      	mov	r3, r0
 8001926:	460c      	mov	r4, r1
 8001928:	4618      	mov	r0, r3
 800192a:	4621      	mov	r1, r4
 800192c:	f7ff f876 	bl	8000a1c <__aeabi_d2iz>
 8001930:	4602      	mov	r2, r0
 8001932:	4b21      	ldr	r3, [pc, #132]	; (80019b8 <pwm_INIT+0x1c8>)
 8001934:	601a      	str	r2, [r3, #0]
	var3 = var6 + 128;
 8001936:	4b20      	ldr	r3, [pc, #128]	; (80019b8 <pwm_INIT+0x1c8>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	3380      	adds	r3, #128	; 0x80
 800193c:	4a1f      	ldr	r2, [pc, #124]	; (80019bc <pwm_INIT+0x1cc>)
 800193e:	6013      	str	r3, [r2, #0]
	timer_INIT_CH1(presc,var1,top);
 8001940:	4b1f      	ldr	r3, [pc, #124]	; (80019c0 <pwm_INIT+0x1d0>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4618      	mov	r0, r3
 8001946:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <pwm_INIT+0x1b4>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4619      	mov	r1, r3
 800194c:	4b1d      	ldr	r3, [pc, #116]	; (80019c4 <pwm_INIT+0x1d4>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	f7ff fe6d 	bl	8001630 <timer_INIT_CH1>
	timer_INIT_CH2(presc,var2,top);
 8001956:	4b1a      	ldr	r3, [pc, #104]	; (80019c0 <pwm_INIT+0x1d0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4618      	mov	r0, r3
 800195c:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <pwm_INIT+0x1c0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4619      	mov	r1, r3
 8001962:	4b18      	ldr	r3, [pc, #96]	; (80019c4 <pwm_INIT+0x1d4>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	461a      	mov	r2, r3
 8001968:	f7ff fe10 	bl	800158c <timer_INIT_CH2>
	timer_INIT_CH3(presc, var3, top);
 800196c:	4b14      	ldr	r3, [pc, #80]	; (80019c0 <pwm_INIT+0x1d0>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	4b12      	ldr	r3, [pc, #72]	; (80019bc <pwm_INIT+0x1cc>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4619      	mov	r1, r3
 8001978:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <pwm_INIT+0x1d4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	461a      	mov	r2, r3
 800197e:	f7ff fea9 	bl	80016d4 <timer_INIT_CH3>
	//pinmode(GPIOB, pin0,GPIO_MODE_OUTPUT_push_pull_Speed10);
	//    pinmode(GPIOA, pin4,GPIO_MODE_OUTPUT_push_pull_Speed50);
	//pinmode(GPIOA, pin5,GPIO_MODE_OUTPUT_push_pull_Speed2);
}
 8001982:	bf00      	nop
 8001984:	bd98      	pop	{r3, r4, r7, pc}
 8001986:	bf00      	nop
 8001988:	40021000 	.word	0x40021000
 800198c:	e000e100 	.word	0xe000e100
 8001990:	40010800 	.word	0x40010800
 8001994:	20000054 	.word	0x20000054
 8001998:	2000000c 	.word	0x2000000c
 800199c:	405f8000 	.word	0x405f8000
 80019a0:	20000048 	.word	0x20000048
 80019a4:	2000003c 	.word	0x2000003c
 80019a8:	20000010 	.word	0x20000010
 80019ac:	2000004c 	.word	0x2000004c
 80019b0:	20000040 	.word	0x20000040
 80019b4:	20000014 	.word	0x20000014
 80019b8:	20000050 	.word	0x20000050
 80019bc:	20000044 	.word	0x20000044
 80019c0:	20000038 	.word	0x20000038
 80019c4:	20000008 	.word	0x20000008

080019c8 <main>:

//============================================================
//########################### main ##########################
//============================================================
int main(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
	pwm_INIT();
 80019cc:	f7ff ff10 	bl	80017f0 <pwm_INIT>
	//to calculate an accurate frequency
	//you must use this formula
	//inputs frequency and prescaler and the output is top"counterstics"
	//top=1/(f*(1\36*10^6) *13 * prescaler )

	timer2_INIT_CH1(1,13846);//100 Hz
 80019d0:	f243 6116 	movw	r1, #13846	; 0x3616
 80019d4:	2001      	movs	r0, #1
 80019d6:	f7ff fed7 	bl	8001788 <timer2_INIT_CH1>
 80019da:	2300      	movs	r3, #0

}
 80019dc:	4618      	mov	r0, r3
 80019de:	bd80      	pop	{r7, pc}

080019e0 <TIM2_IRQHandler>:
//============================================================
//####################### interrupt ##########################
//============================================================
void TIM2_IRQHandler(){
 80019e0:	b598      	push	{r3, r4, r7, lr}
 80019e2:	af00      	add	r7, sp, #0

	//pinwrite(GPIOB, pin0 ,HIGH);
	SPWM3PHASE->TIMx_SR &=~(1<<0);
 80019e4:	4b52      	ldr	r3, [pc, #328]	; (8001b30 <TIM2_IRQHandler+0x150>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	691a      	ldr	r2, [r3, #16]
 80019ea:	4b51      	ldr	r3, [pc, #324]	; (8001b30 <TIM2_IRQHandler+0x150>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 0201 	bic.w	r2, r2, #1
 80019f2:	611a      	str	r2, [r3, #16]
	A += B;
 80019f4:	4b4f      	ldr	r3, [pc, #316]	; (8001b34 <TIM2_IRQHandler+0x154>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b4f      	ldr	r3, [pc, #316]	; (8001b38 <TIM2_IRQHandler+0x158>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4619      	mov	r1, r3
 80019fe:	4610      	mov	r0, r2
 8001a00:	f7ff f83a 	bl	8000a78 <__addsf3>
 8001a04:	4603      	mov	r3, r0
 8001a06:	461a      	mov	r2, r3
 8001a08:	4b4a      	ldr	r3, [pc, #296]	; (8001b34 <TIM2_IRQHandler+0x154>)
 8001a0a:	601a      	str	r2, [r3, #0]
	if (A >=2* M_PI)
 8001a0c:	4b49      	ldr	r3, [pc, #292]	; (8001b34 <TIM2_IRQHandler+0x154>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7fe fd11 	bl	8000438 <__aeabi_f2d>
 8001a16:	a344      	add	r3, pc, #272	; (adr r3, 8001b28 <TIM2_IRQHandler+0x148>)
 8001a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a1c:	f7fe ffea 	bl	80009f4 <__aeabi_dcmpge>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <TIM2_IRQHandler+0x4e>
	{
		A = 0;
 8001a26:	4b43      	ldr	r3, [pc, #268]	; (8001b34 <TIM2_IRQHandler+0x154>)
 8001a28:	f04f 0200 	mov.w	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]
	}
	pwm->TIMx_ARR=top;//frec peak value
 8001a2e:	4b43      	ldr	r3, [pc, #268]	; (8001b3c <TIM2_IRQHandler+0x15c>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	4b43      	ldr	r3, [pc, #268]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR1=(126 * sinf(A + Phase1) + 128);//duty cycle
 8001a38:	4b3e      	ldr	r3, [pc, #248]	; (8001b34 <TIM2_IRQHandler+0x154>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4b41      	ldr	r3, [pc, #260]	; (8001b44 <TIM2_IRQHandler+0x164>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4619      	mov	r1, r3
 8001a42:	4610      	mov	r0, r2
 8001a44:	f7ff f818 	bl	8000a78 <__addsf3>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 f90c 	bl	8001c68 <sinf>
 8001a50:	4603      	mov	r3, r0
 8001a52:	493d      	ldr	r1, [pc, #244]	; (8001b48 <TIM2_IRQHandler+0x168>)
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff f917 	bl	8000c88 <__aeabi_fmul>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff f809 	bl	8000a78 <__addsf3>
 8001a66:	4603      	mov	r3, r0
 8001a68:	461a      	mov	r2, r3
 8001a6a:	4b35      	ldr	r3, [pc, #212]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001a6c:	681c      	ldr	r4, [r3, #0]
 8001a6e:	4610      	mov	r0, r2
 8001a70:	f7ff faf6 	bl	8001060 <__aeabi_f2uiz>
 8001a74:	4603      	mov	r3, r0
 8001a76:	6363      	str	r3, [r4, #52]	; 0x34
	pwm->TIMx_CCR2=(126 * sinf(A + Phase2) + 128);//duty cycle
 8001a78:	4b2e      	ldr	r3, [pc, #184]	; (8001b34 <TIM2_IRQHandler+0x154>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4b33      	ldr	r3, [pc, #204]	; (8001b4c <TIM2_IRQHandler+0x16c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4619      	mov	r1, r3
 8001a82:	4610      	mov	r0, r2
 8001a84:	f7fe fff8 	bl	8000a78 <__addsf3>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f8ec 	bl	8001c68 <sinf>
 8001a90:	4603      	mov	r3, r0
 8001a92:	492d      	ldr	r1, [pc, #180]	; (8001b48 <TIM2_IRQHandler+0x168>)
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff f8f7 	bl	8000c88 <__aeabi_fmul>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7fe ffe9 	bl	8000a78 <__addsf3>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4b25      	ldr	r3, [pc, #148]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001aac:	681c      	ldr	r4, [r3, #0]
 8001aae:	4610      	mov	r0, r2
 8001ab0:	f7ff fad6 	bl	8001060 <__aeabi_f2uiz>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	63a3      	str	r3, [r4, #56]	; 0x38
	pwm->TIMx_CCR3=(126 * sinf(A + Phase3) + 128);//duty cycle
 8001ab8:	4b1e      	ldr	r3, [pc, #120]	; (8001b34 <TIM2_IRQHandler+0x154>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4b24      	ldr	r3, [pc, #144]	; (8001b50 <TIM2_IRQHandler+0x170>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	f7fe ffd8 	bl	8000a78 <__addsf3>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 f8cc 	bl	8001c68 <sinf>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	491d      	ldr	r1, [pc, #116]	; (8001b48 <TIM2_IRQHandler+0x168>)
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff f8d7 	bl	8000c88 <__aeabi_fmul>
 8001ada:	4603      	mov	r3, r0
 8001adc:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe ffc9 	bl	8000a78 <__addsf3>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001aec:	681c      	ldr	r4, [r3, #0]
 8001aee:	4610      	mov	r0, r2
 8001af0:	f7ff fab6 	bl	8001060 <__aeabi_f2uiz>
 8001af4:	4603      	mov	r3, r0
 8001af6:	63e3      	str	r3, [r4, #60]	; 0x3c
	pwm->TIMx_PSC=presc;//prescaller
 8001af8:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <TIM2_IRQHandler+0x174>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4b10      	ldr	r3, [pc, #64]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	629a      	str	r2, [r3, #40]	; 0x28
	pwm->TIMx_EGR |=(1<<0);
 8001b02:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	695a      	ldr	r2, [r3, #20]
 8001b08:	4b0d      	ldr	r3, [pc, #52]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f042 0201 	orr.w	r2, r2, #1
 8001b10:	615a      	str	r2, [r3, #20]
	pwm->TIMx_CR1 |=(1<<0);//enable the timer
 8001b12:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <TIM2_IRQHandler+0x160>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f042 0201 	orr.w	r2, r2, #1
 8001b20:	601a      	str	r2, [r3, #0]
	//pinwrite(GPIOB, pin0 ,LOW);
}
 8001b22:	bf00      	nop
 8001b24:	bd98      	pop	{r3, r4, r7, pc}
 8001b26:	bf00      	nop
 8001b28:	54442d18 	.word	0x54442d18
 8001b2c:	401921fb 	.word	0x401921fb
 8001b30:	20000004 	.word	0x20000004
 8001b34:	20000054 	.word	0x20000054
 8001b38:	20000018 	.word	0x20000018
 8001b3c:	20000008 	.word	0x20000008
 8001b40:	20000000 	.word	0x20000000
 8001b44:	2000000c 	.word	0x2000000c
 8001b48:	42fc0000 	.word	0x42fc0000
 8001b4c:	20000010 	.word	0x20000010
 8001b50:	20000014 	.word	0x20000014
 8001b54:	20000038 	.word	0x20000038

08001b58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b58:	480d      	ldr	r0, [pc, #52]	; (8001b90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b5a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001b5c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b60:	480c      	ldr	r0, [pc, #48]	; (8001b94 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b62:	490d      	ldr	r1, [pc, #52]	; (8001b98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b64:	4a0d      	ldr	r2, [pc, #52]	; (8001b9c <LoopForever+0xe>)
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b68:	e002      	b.n	8001b70 <LoopCopyDataInit>

08001b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6e:	3304      	adds	r3, #4

08001b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b74:	d3f9      	bcc.n	8001b6a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b76:	4a0a      	ldr	r2, [pc, #40]	; (8001ba0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b78:	4c0a      	ldr	r4, [pc, #40]	; (8001ba4 <LoopForever+0x16>)
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b7c:	e001      	b.n	8001b82 <LoopFillZerobss>

08001b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b80:	3204      	adds	r2, #4

08001b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b84:	d3fb      	bcc.n	8001b7e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001b86:	f000 f811 	bl	8001bac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b8a:	f7ff ff1d 	bl	80019c8 <main>

08001b8e <LoopForever>:

LoopForever:
    b LoopForever
 8001b8e:	e7fe      	b.n	8001b8e <LoopForever>
  ldr   r0, =_estack
 8001b90:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b98:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001b9c:	08003d08 	.word	0x08003d08
  ldr r2, =_sbss
 8001ba0:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001ba4:	20000094 	.word	0x20000094

08001ba8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ba8:	e7fe      	b.n	8001ba8 <ADC1_2_IRQHandler>
	...

08001bac <__libc_init_array>:
 8001bac:	b570      	push	{r4, r5, r6, lr}
 8001bae:	2500      	movs	r5, #0
 8001bb0:	4e0c      	ldr	r6, [pc, #48]	; (8001be4 <__libc_init_array+0x38>)
 8001bb2:	4c0d      	ldr	r4, [pc, #52]	; (8001be8 <__libc_init_array+0x3c>)
 8001bb4:	1ba4      	subs	r4, r4, r6
 8001bb6:	10a4      	asrs	r4, r4, #2
 8001bb8:	42a5      	cmp	r5, r4
 8001bba:	d109      	bne.n	8001bd0 <__libc_init_array+0x24>
 8001bbc:	f001 fdbe 	bl	800373c <_init>
 8001bc0:	2500      	movs	r5, #0
 8001bc2:	4e0a      	ldr	r6, [pc, #40]	; (8001bec <__libc_init_array+0x40>)
 8001bc4:	4c0a      	ldr	r4, [pc, #40]	; (8001bf0 <__libc_init_array+0x44>)
 8001bc6:	1ba4      	subs	r4, r4, r6
 8001bc8:	10a4      	asrs	r4, r4, #2
 8001bca:	42a5      	cmp	r5, r4
 8001bcc:	d105      	bne.n	8001bda <__libc_init_array+0x2e>
 8001bce:	bd70      	pop	{r4, r5, r6, pc}
 8001bd0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bd4:	4798      	blx	r3
 8001bd6:	3501      	adds	r5, #1
 8001bd8:	e7ee      	b.n	8001bb8 <__libc_init_array+0xc>
 8001bda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bde:	4798      	blx	r3
 8001be0:	3501      	adds	r5, #1
 8001be2:	e7f2      	b.n	8001bca <__libc_init_array+0x1e>
 8001be4:	08003d00 	.word	0x08003d00
 8001be8:	08003d00 	.word	0x08003d00
 8001bec:	08003d00 	.word	0x08003d00
 8001bf0:	08003d04 	.word	0x08003d04

08001bf4 <sin>:
 8001bf4:	b530      	push	{r4, r5, lr}
 8001bf6:	4a1a      	ldr	r2, [pc, #104]	; (8001c60 <sin+0x6c>)
 8001bf8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	b087      	sub	sp, #28
 8001c00:	dc06      	bgt.n	8001c10 <sin+0x1c>
 8001c02:	2300      	movs	r3, #0
 8001c04:	2200      	movs	r2, #0
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f000 ffb5 	bl	8002b78 <__kernel_sin>
 8001c0e:	e006      	b.n	8001c1e <sin+0x2a>
 8001c10:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <sin+0x70>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	dd05      	ble.n	8001c22 <sin+0x2e>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	f7fe faad 	bl	8000178 <__aeabi_dsub>
 8001c1e:	b007      	add	sp, #28
 8001c20:	bd30      	pop	{r4, r5, pc}
 8001c22:	aa02      	add	r2, sp, #8
 8001c24:	f000 f858 	bl	8001cd8 <__ieee754_rem_pio2>
 8001c28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001c2c:	f000 0403 	and.w	r4, r0, #3
 8001c30:	2c01      	cmp	r4, #1
 8001c32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001c36:	d005      	beq.n	8001c44 <sin+0x50>
 8001c38:	2c02      	cmp	r4, #2
 8001c3a:	d006      	beq.n	8001c4a <sin+0x56>
 8001c3c:	b964      	cbnz	r4, 8001c58 <sin+0x64>
 8001c3e:	2401      	movs	r4, #1
 8001c40:	9400      	str	r4, [sp, #0]
 8001c42:	e7e2      	b.n	8001c0a <sin+0x16>
 8001c44:	f000 fb90 	bl	8002368 <__kernel_cos>
 8001c48:	e7e9      	b.n	8001c1e <sin+0x2a>
 8001c4a:	2401      	movs	r4, #1
 8001c4c:	9400      	str	r4, [sp, #0]
 8001c4e:	f000 ff93 	bl	8002b78 <__kernel_sin>
 8001c52:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8001c56:	e7e2      	b.n	8001c1e <sin+0x2a>
 8001c58:	f000 fb86 	bl	8002368 <__kernel_cos>
 8001c5c:	e7f9      	b.n	8001c52 <sin+0x5e>
 8001c5e:	bf00      	nop
 8001c60:	3fe921fb 	.word	0x3fe921fb
 8001c64:	7fefffff 	.word	0x7fefffff

08001c68 <sinf>:
 8001c68:	b507      	push	{r0, r1, r2, lr}
 8001c6a:	4a19      	ldr	r2, [pc, #100]	; (8001cd0 <sinf+0x68>)
 8001c6c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8001c70:	4293      	cmp	r3, r2
 8001c72:	4601      	mov	r1, r0
 8001c74:	dc04      	bgt.n	8001c80 <sinf+0x18>
 8001c76:	2200      	movs	r2, #0
 8001c78:	2100      	movs	r1, #0
 8001c7a:	f001 fb51 	bl	8003320 <__kernel_sinf>
 8001c7e:	e004      	b.n	8001c8a <sinf+0x22>
 8001c80:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8001c84:	db04      	blt.n	8001c90 <sinf+0x28>
 8001c86:	f7fe fef5 	bl	8000a74 <__aeabi_fsub>
 8001c8a:	b003      	add	sp, #12
 8001c8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c90:	4669      	mov	r1, sp
 8001c92:	f000 fa11 	bl	80020b8 <__ieee754_rem_pio2f>
 8001c96:	f000 0003 	and.w	r0, r0, #3
 8001c9a:	2801      	cmp	r0, #1
 8001c9c:	d006      	beq.n	8001cac <sinf+0x44>
 8001c9e:	2802      	cmp	r0, #2
 8001ca0:	d009      	beq.n	8001cb6 <sinf+0x4e>
 8001ca2:	b980      	cbnz	r0, 8001cc6 <sinf+0x5e>
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	9901      	ldr	r1, [sp, #4]
 8001ca8:	9800      	ldr	r0, [sp, #0]
 8001caa:	e7e6      	b.n	8001c7a <sinf+0x12>
 8001cac:	9901      	ldr	r1, [sp, #4]
 8001cae:	9800      	ldr	r0, [sp, #0]
 8001cb0:	f001 f818 	bl	8002ce4 <__kernel_cosf>
 8001cb4:	e7e9      	b.n	8001c8a <sinf+0x22>
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	9901      	ldr	r1, [sp, #4]
 8001cba:	9800      	ldr	r0, [sp, #0]
 8001cbc:	f001 fb30 	bl	8003320 <__kernel_sinf>
 8001cc0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8001cc4:	e7e1      	b.n	8001c8a <sinf+0x22>
 8001cc6:	9901      	ldr	r1, [sp, #4]
 8001cc8:	9800      	ldr	r0, [sp, #0]
 8001cca:	f001 f80b 	bl	8002ce4 <__kernel_cosf>
 8001cce:	e7f7      	b.n	8001cc0 <sinf+0x58>
 8001cd0:	3f490fd8 	.word	0x3f490fd8
 8001cd4:	00000000 	.word	0x00000000

08001cd8 <__ieee754_rem_pio2>:
 8001cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cdc:	4614      	mov	r4, r2
 8001cde:	4ac2      	ldr	r2, [pc, #776]	; (8001fe8 <__ieee754_rem_pio2+0x310>)
 8001ce0:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8001ce4:	4592      	cmp	sl, r2
 8001ce6:	b08d      	sub	sp, #52	; 0x34
 8001ce8:	468b      	mov	fp, r1
 8001cea:	dc07      	bgt.n	8001cfc <__ieee754_rem_pio2+0x24>
 8001cec:	2200      	movs	r2, #0
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e9c4 0100 	strd	r0, r1, [r4]
 8001cf4:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8001cf8:	2500      	movs	r5, #0
 8001cfa:	e023      	b.n	8001d44 <__ieee754_rem_pio2+0x6c>
 8001cfc:	4abb      	ldr	r2, [pc, #748]	; (8001fec <__ieee754_rem_pio2+0x314>)
 8001cfe:	4592      	cmp	sl, r2
 8001d00:	dc71      	bgt.n	8001de6 <__ieee754_rem_pio2+0x10e>
 8001d02:	a3ab      	add	r3, pc, #684	; (adr r3, 8001fb0 <__ieee754_rem_pio2+0x2d8>)
 8001d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d08:	2900      	cmp	r1, #0
 8001d0a:	4db9      	ldr	r5, [pc, #740]	; (8001ff0 <__ieee754_rem_pio2+0x318>)
 8001d0c:	dd36      	ble.n	8001d7c <__ieee754_rem_pio2+0xa4>
 8001d0e:	f7fe fa33 	bl	8000178 <__aeabi_dsub>
 8001d12:	45aa      	cmp	sl, r5
 8001d14:	4606      	mov	r6, r0
 8001d16:	460f      	mov	r7, r1
 8001d18:	d018      	beq.n	8001d4c <__ieee754_rem_pio2+0x74>
 8001d1a:	a3a7      	add	r3, pc, #668	; (adr r3, 8001fb8 <__ieee754_rem_pio2+0x2e0>)
 8001d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d20:	f7fe fa2a 	bl	8000178 <__aeabi_dsub>
 8001d24:	4602      	mov	r2, r0
 8001d26:	460b      	mov	r3, r1
 8001d28:	4630      	mov	r0, r6
 8001d2a:	e9c4 2300 	strd	r2, r3, [r4]
 8001d2e:	4639      	mov	r1, r7
 8001d30:	f7fe fa22 	bl	8000178 <__aeabi_dsub>
 8001d34:	a3a0      	add	r3, pc, #640	; (adr r3, 8001fb8 <__ieee754_rem_pio2+0x2e0>)
 8001d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3a:	f7fe fa1d 	bl	8000178 <__aeabi_dsub>
 8001d3e:	2501      	movs	r5, #1
 8001d40:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8001d44:	4628      	mov	r0, r5
 8001d46:	b00d      	add	sp, #52	; 0x34
 8001d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d4c:	a39c      	add	r3, pc, #624	; (adr r3, 8001fc0 <__ieee754_rem_pio2+0x2e8>)
 8001d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d52:	f7fe fa11 	bl	8000178 <__aeabi_dsub>
 8001d56:	a39c      	add	r3, pc, #624	; (adr r3, 8001fc8 <__ieee754_rem_pio2+0x2f0>)
 8001d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5c:	4606      	mov	r6, r0
 8001d5e:	460f      	mov	r7, r1
 8001d60:	f7fe fa0a 	bl	8000178 <__aeabi_dsub>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4630      	mov	r0, r6
 8001d6a:	e9c4 2300 	strd	r2, r3, [r4]
 8001d6e:	4639      	mov	r1, r7
 8001d70:	f7fe fa02 	bl	8000178 <__aeabi_dsub>
 8001d74:	a394      	add	r3, pc, #592	; (adr r3, 8001fc8 <__ieee754_rem_pio2+0x2f0>)
 8001d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7a:	e7de      	b.n	8001d3a <__ieee754_rem_pio2+0x62>
 8001d7c:	f7fe f9fe 	bl	800017c <__adddf3>
 8001d80:	45aa      	cmp	sl, r5
 8001d82:	4606      	mov	r6, r0
 8001d84:	460f      	mov	r7, r1
 8001d86:	d016      	beq.n	8001db6 <__ieee754_rem_pio2+0xde>
 8001d88:	a38b      	add	r3, pc, #556	; (adr r3, 8001fb8 <__ieee754_rem_pio2+0x2e0>)
 8001d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8e:	f7fe f9f5 	bl	800017c <__adddf3>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4630      	mov	r0, r6
 8001d98:	e9c4 2300 	strd	r2, r3, [r4]
 8001d9c:	4639      	mov	r1, r7
 8001d9e:	f7fe f9eb 	bl	8000178 <__aeabi_dsub>
 8001da2:	a385      	add	r3, pc, #532	; (adr r3, 8001fb8 <__ieee754_rem_pio2+0x2e0>)
 8001da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da8:	f7fe f9e8 	bl	800017c <__adddf3>
 8001dac:	f04f 35ff 	mov.w	r5, #4294967295
 8001db0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8001db4:	e7c6      	b.n	8001d44 <__ieee754_rem_pio2+0x6c>
 8001db6:	a382      	add	r3, pc, #520	; (adr r3, 8001fc0 <__ieee754_rem_pio2+0x2e8>)
 8001db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbc:	f7fe f9de 	bl	800017c <__adddf3>
 8001dc0:	a381      	add	r3, pc, #516	; (adr r3, 8001fc8 <__ieee754_rem_pio2+0x2f0>)
 8001dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc6:	4606      	mov	r6, r0
 8001dc8:	460f      	mov	r7, r1
 8001dca:	f7fe f9d7 	bl	800017c <__adddf3>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	4630      	mov	r0, r6
 8001dd4:	e9c4 2300 	strd	r2, r3, [r4]
 8001dd8:	4639      	mov	r1, r7
 8001dda:	f7fe f9cd 	bl	8000178 <__aeabi_dsub>
 8001dde:	a37a      	add	r3, pc, #488	; (adr r3, 8001fc8 <__ieee754_rem_pio2+0x2f0>)
 8001de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de4:	e7e0      	b.n	8001da8 <__ieee754_rem_pio2+0xd0>
 8001de6:	4a83      	ldr	r2, [pc, #524]	; (8001ff4 <__ieee754_rem_pio2+0x31c>)
 8001de8:	4592      	cmp	sl, r2
 8001dea:	f300 80d2 	bgt.w	8001f92 <__ieee754_rem_pio2+0x2ba>
 8001dee:	f001 fb0d 	bl	800340c <fabs>
 8001df2:	a377      	add	r3, pc, #476	; (adr r3, 8001fd0 <__ieee754_rem_pio2+0x2f8>)
 8001df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df8:	4606      	mov	r6, r0
 8001dfa:	460f      	mov	r7, r1
 8001dfc:	f7fe fb74 	bl	80004e8 <__aeabi_dmul>
 8001e00:	2200      	movs	r2, #0
 8001e02:	4b7d      	ldr	r3, [pc, #500]	; (8001ff8 <__ieee754_rem_pio2+0x320>)
 8001e04:	f7fe f9ba 	bl	800017c <__adddf3>
 8001e08:	f7fe fe08 	bl	8000a1c <__aeabi_d2iz>
 8001e0c:	4605      	mov	r5, r0
 8001e0e:	f7fe fb01 	bl	8000414 <__aeabi_i2d>
 8001e12:	a367      	add	r3, pc, #412	; (adr r3, 8001fb0 <__ieee754_rem_pio2+0x2d8>)
 8001e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001e1c:	f7fe fb64 	bl	80004e8 <__aeabi_dmul>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4630      	mov	r0, r6
 8001e26:	4639      	mov	r1, r7
 8001e28:	f7fe f9a6 	bl	8000178 <__aeabi_dsub>
 8001e2c:	a362      	add	r3, pc, #392	; (adr r3, 8001fb8 <__ieee754_rem_pio2+0x2e0>)
 8001e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e32:	4606      	mov	r6, r0
 8001e34:	460f      	mov	r7, r1
 8001e36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001e3a:	f7fe fb55 	bl	80004e8 <__aeabi_dmul>
 8001e3e:	2d1f      	cmp	r5, #31
 8001e40:	4680      	mov	r8, r0
 8001e42:	4689      	mov	r9, r1
 8001e44:	dc0e      	bgt.n	8001e64 <__ieee754_rem_pio2+0x18c>
 8001e46:	4b6d      	ldr	r3, [pc, #436]	; (8001ffc <__ieee754_rem_pio2+0x324>)
 8001e48:	1e6a      	subs	r2, r5, #1
 8001e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e4e:	4553      	cmp	r3, sl
 8001e50:	d008      	beq.n	8001e64 <__ieee754_rem_pio2+0x18c>
 8001e52:	4642      	mov	r2, r8
 8001e54:	464b      	mov	r3, r9
 8001e56:	4630      	mov	r0, r6
 8001e58:	4639      	mov	r1, r7
 8001e5a:	f7fe f98d 	bl	8000178 <__aeabi_dsub>
 8001e5e:	e9c4 0100 	strd	r0, r1, [r4]
 8001e62:	e011      	b.n	8001e88 <__ieee754_rem_pio2+0x1b0>
 8001e64:	464b      	mov	r3, r9
 8001e66:	4642      	mov	r2, r8
 8001e68:	4630      	mov	r0, r6
 8001e6a:	4639      	mov	r1, r7
 8001e6c:	f7fe f984 	bl	8000178 <__aeabi_dsub>
 8001e70:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8001e74:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8001e78:	ebaa 0303 	sub.w	r3, sl, r3
 8001e7c:	2b10      	cmp	r3, #16
 8001e7e:	dc1f      	bgt.n	8001ec0 <__ieee754_rem_pio2+0x1e8>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	e9c4 2300 	strd	r2, r3, [r4]
 8001e88:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8001e8c:	4630      	mov	r0, r6
 8001e8e:	4653      	mov	r3, sl
 8001e90:	4639      	mov	r1, r7
 8001e92:	f7fe f971 	bl	8000178 <__aeabi_dsub>
 8001e96:	4642      	mov	r2, r8
 8001e98:	464b      	mov	r3, r9
 8001e9a:	f7fe f96d 	bl	8000178 <__aeabi_dsub>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	f1bb 0f00 	cmp.w	fp, #0
 8001ea6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8001eaa:	f6bf af4b 	bge.w	8001d44 <__ieee754_rem_pio2+0x6c>
 8001eae:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8001eb2:	e9c4 3001 	strd	r3, r0, [r4, #4]
 8001eb6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8001eba:	60e1      	str	r1, [r4, #12]
 8001ebc:	426d      	negs	r5, r5
 8001ebe:	e741      	b.n	8001d44 <__ieee754_rem_pio2+0x6c>
 8001ec0:	a33f      	add	r3, pc, #252	; (adr r3, 8001fc0 <__ieee754_rem_pio2+0x2e8>)
 8001ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001eca:	f7fe fb0d 	bl	80004e8 <__aeabi_dmul>
 8001ece:	4680      	mov	r8, r0
 8001ed0:	4689      	mov	r9, r1
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	4630      	mov	r0, r6
 8001ed8:	4639      	mov	r1, r7
 8001eda:	f7fe f94d 	bl	8000178 <__aeabi_dsub>
 8001ede:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	4630      	mov	r0, r6
 8001ee8:	4639      	mov	r1, r7
 8001eea:	f7fe f945 	bl	8000178 <__aeabi_dsub>
 8001eee:	4642      	mov	r2, r8
 8001ef0:	464b      	mov	r3, r9
 8001ef2:	f7fe f941 	bl	8000178 <__aeabi_dsub>
 8001ef6:	a334      	add	r3, pc, #208	; (adr r3, 8001fc8 <__ieee754_rem_pio2+0x2f0>)
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	4606      	mov	r6, r0
 8001efe:	460f      	mov	r7, r1
 8001f00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001f04:	f7fe faf0 	bl	80004e8 <__aeabi_dmul>
 8001f08:	4632      	mov	r2, r6
 8001f0a:	463b      	mov	r3, r7
 8001f0c:	f7fe f934 	bl	8000178 <__aeabi_dsub>
 8001f10:	460b      	mov	r3, r1
 8001f12:	4602      	mov	r2, r0
 8001f14:	4680      	mov	r8, r0
 8001f16:	4689      	mov	r9, r1
 8001f18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001f1c:	f7fe f92c 	bl	8000178 <__aeabi_dsub>
 8001f20:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8001f24:	ebaa 0a03 	sub.w	sl, sl, r3
 8001f28:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8001f2c:	dc06      	bgt.n	8001f3c <__ieee754_rem_pio2+0x264>
 8001f2e:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	e9c4 2300 	strd	r2, r3, [r4]
 8001f3a:	e7a5      	b.n	8001e88 <__ieee754_rem_pio2+0x1b0>
 8001f3c:	a326      	add	r3, pc, #152	; (adr r3, 8001fd8 <__ieee754_rem_pio2+0x300>)
 8001f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001f46:	f7fe facf 	bl	80004e8 <__aeabi_dmul>
 8001f4a:	4680      	mov	r8, r0
 8001f4c:	4689      	mov	r9, r1
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001f56:	f7fe f90f 	bl	8000178 <__aeabi_dsub>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4606      	mov	r6, r0
 8001f60:	460f      	mov	r7, r1
 8001f62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001f66:	f7fe f907 	bl	8000178 <__aeabi_dsub>
 8001f6a:	4642      	mov	r2, r8
 8001f6c:	464b      	mov	r3, r9
 8001f6e:	f7fe f903 	bl	8000178 <__aeabi_dsub>
 8001f72:	a31b      	add	r3, pc, #108	; (adr r3, 8001fe0 <__ieee754_rem_pio2+0x308>)
 8001f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f78:	4680      	mov	r8, r0
 8001f7a:	4689      	mov	r9, r1
 8001f7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001f80:	f7fe fab2 	bl	80004e8 <__aeabi_dmul>
 8001f84:	4642      	mov	r2, r8
 8001f86:	464b      	mov	r3, r9
 8001f88:	f7fe f8f6 	bl	8000178 <__aeabi_dsub>
 8001f8c:	4680      	mov	r8, r0
 8001f8e:	4689      	mov	r9, r1
 8001f90:	e75f      	b.n	8001e52 <__ieee754_rem_pio2+0x17a>
 8001f92:	4a1b      	ldr	r2, [pc, #108]	; (8002000 <__ieee754_rem_pio2+0x328>)
 8001f94:	4592      	cmp	sl, r2
 8001f96:	dd35      	ble.n	8002004 <__ieee754_rem_pio2+0x32c>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	f7fe f8ec 	bl	8000178 <__aeabi_dsub>
 8001fa0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8001fa4:	e9c4 0100 	strd	r0, r1, [r4]
 8001fa8:	e6a6      	b.n	8001cf8 <__ieee754_rem_pio2+0x20>
 8001faa:	bf00      	nop
 8001fac:	f3af 8000 	nop.w
 8001fb0:	54400000 	.word	0x54400000
 8001fb4:	3ff921fb 	.word	0x3ff921fb
 8001fb8:	1a626331 	.word	0x1a626331
 8001fbc:	3dd0b461 	.word	0x3dd0b461
 8001fc0:	1a600000 	.word	0x1a600000
 8001fc4:	3dd0b461 	.word	0x3dd0b461
 8001fc8:	2e037073 	.word	0x2e037073
 8001fcc:	3ba3198a 	.word	0x3ba3198a
 8001fd0:	6dc9c883 	.word	0x6dc9c883
 8001fd4:	3fe45f30 	.word	0x3fe45f30
 8001fd8:	2e000000 	.word	0x2e000000
 8001fdc:	3ba3198a 	.word	0x3ba3198a
 8001fe0:	252049c1 	.word	0x252049c1
 8001fe4:	397b839a 	.word	0x397b839a
 8001fe8:	3fe921fb 	.word	0x3fe921fb
 8001fec:	4002d97b 	.word	0x4002d97b
 8001ff0:	3ff921fb 	.word	0x3ff921fb
 8001ff4:	413921fb 	.word	0x413921fb
 8001ff8:	3fe00000 	.word	0x3fe00000
 8001ffc:	08003758 	.word	0x08003758
 8002000:	7fefffff 	.word	0x7fefffff
 8002004:	ea4f 552a 	mov.w	r5, sl, asr #20
 8002008:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800200c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8002010:	460f      	mov	r7, r1
 8002012:	4606      	mov	r6, r0
 8002014:	f7fe fd02 	bl	8000a1c <__aeabi_d2iz>
 8002018:	f7fe f9fc 	bl	8000414 <__aeabi_i2d>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4630      	mov	r0, r6
 8002022:	4639      	mov	r1, r7
 8002024:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002028:	f7fe f8a6 	bl	8000178 <__aeabi_dsub>
 800202c:	2200      	movs	r2, #0
 800202e:	4b20      	ldr	r3, [pc, #128]	; (80020b0 <__ieee754_rem_pio2+0x3d8>)
 8002030:	f7fe fa5a 	bl	80004e8 <__aeabi_dmul>
 8002034:	460f      	mov	r7, r1
 8002036:	4606      	mov	r6, r0
 8002038:	f7fe fcf0 	bl	8000a1c <__aeabi_d2iz>
 800203c:	f7fe f9ea 	bl	8000414 <__aeabi_i2d>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4630      	mov	r0, r6
 8002046:	4639      	mov	r1, r7
 8002048:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800204c:	f7fe f894 	bl	8000178 <__aeabi_dsub>
 8002050:	2200      	movs	r2, #0
 8002052:	4b17      	ldr	r3, [pc, #92]	; (80020b0 <__ieee754_rem_pio2+0x3d8>)
 8002054:	f7fe fa48 	bl	80004e8 <__aeabi_dmul>
 8002058:	f04f 0803 	mov.w	r8, #3
 800205c:	2600      	movs	r6, #0
 800205e:	2700      	movs	r7, #0
 8002060:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002064:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8002068:	4632      	mov	r2, r6
 800206a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800206e:	463b      	mov	r3, r7
 8002070:	f108 3aff 	add.w	sl, r8, #4294967295
 8002074:	f7fe fca0 	bl	80009b8 <__aeabi_dcmpeq>
 8002078:	b9b8      	cbnz	r0, 80020aa <__ieee754_rem_pio2+0x3d2>
 800207a:	4b0e      	ldr	r3, [pc, #56]	; (80020b4 <__ieee754_rem_pio2+0x3dc>)
 800207c:	462a      	mov	r2, r5
 800207e:	9301      	str	r3, [sp, #4]
 8002080:	2302      	movs	r3, #2
 8002082:	4621      	mov	r1, r4
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	a806      	add	r0, sp, #24
 8002088:	4643      	mov	r3, r8
 800208a:	f000 fa2b 	bl	80024e4 <__kernel_rem_pio2>
 800208e:	f1bb 0f00 	cmp.w	fp, #0
 8002092:	4605      	mov	r5, r0
 8002094:	f6bf ae56 	bge.w	8001d44 <__ieee754_rem_pio2+0x6c>
 8002098:	6863      	ldr	r3, [r4, #4]
 800209a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800209e:	6063      	str	r3, [r4, #4]
 80020a0:	68e3      	ldr	r3, [r4, #12]
 80020a2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80020a6:	60e3      	str	r3, [r4, #12]
 80020a8:	e708      	b.n	8001ebc <__ieee754_rem_pio2+0x1e4>
 80020aa:	46d0      	mov	r8, sl
 80020ac:	e7dc      	b.n	8002068 <__ieee754_rem_pio2+0x390>
 80020ae:	bf00      	nop
 80020b0:	41700000 	.word	0x41700000
 80020b4:	080037d8 	.word	0x080037d8

080020b8 <__ieee754_rem_pio2f>:
 80020b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020bc:	4a9d      	ldr	r2, [pc, #628]	; (8002334 <__ieee754_rem_pio2f+0x27c>)
 80020be:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 80020c2:	4295      	cmp	r5, r2
 80020c4:	b087      	sub	sp, #28
 80020c6:	460c      	mov	r4, r1
 80020c8:	4607      	mov	r7, r0
 80020ca:	dc04      	bgt.n	80020d6 <__ieee754_rem_pio2f+0x1e>
 80020cc:	2300      	movs	r3, #0
 80020ce:	6020      	str	r0, [r4, #0]
 80020d0:	604b      	str	r3, [r1, #4]
 80020d2:	2600      	movs	r6, #0
 80020d4:	e01a      	b.n	800210c <__ieee754_rem_pio2f+0x54>
 80020d6:	4a98      	ldr	r2, [pc, #608]	; (8002338 <__ieee754_rem_pio2f+0x280>)
 80020d8:	4295      	cmp	r5, r2
 80020da:	dc4b      	bgt.n	8002174 <__ieee754_rem_pio2f+0xbc>
 80020dc:	2800      	cmp	r0, #0
 80020de:	f025 050f 	bic.w	r5, r5, #15
 80020e2:	4996      	ldr	r1, [pc, #600]	; (800233c <__ieee754_rem_pio2f+0x284>)
 80020e4:	4e96      	ldr	r6, [pc, #600]	; (8002340 <__ieee754_rem_pio2f+0x288>)
 80020e6:	dd23      	ble.n	8002130 <__ieee754_rem_pio2f+0x78>
 80020e8:	f7fe fcc4 	bl	8000a74 <__aeabi_fsub>
 80020ec:	42b5      	cmp	r5, r6
 80020ee:	4607      	mov	r7, r0
 80020f0:	d010      	beq.n	8002114 <__ieee754_rem_pio2f+0x5c>
 80020f2:	4994      	ldr	r1, [pc, #592]	; (8002344 <__ieee754_rem_pio2f+0x28c>)
 80020f4:	f7fe fcbe 	bl	8000a74 <__aeabi_fsub>
 80020f8:	4601      	mov	r1, r0
 80020fa:	6020      	str	r0, [r4, #0]
 80020fc:	4638      	mov	r0, r7
 80020fe:	f7fe fcb9 	bl	8000a74 <__aeabi_fsub>
 8002102:	4990      	ldr	r1, [pc, #576]	; (8002344 <__ieee754_rem_pio2f+0x28c>)
 8002104:	f7fe fcb6 	bl	8000a74 <__aeabi_fsub>
 8002108:	2601      	movs	r6, #1
 800210a:	6060      	str	r0, [r4, #4]
 800210c:	4630      	mov	r0, r6
 800210e:	b007      	add	sp, #28
 8002110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002114:	498c      	ldr	r1, [pc, #560]	; (8002348 <__ieee754_rem_pio2f+0x290>)
 8002116:	f7fe fcad 	bl	8000a74 <__aeabi_fsub>
 800211a:	498c      	ldr	r1, [pc, #560]	; (800234c <__ieee754_rem_pio2f+0x294>)
 800211c:	4605      	mov	r5, r0
 800211e:	f7fe fca9 	bl	8000a74 <__aeabi_fsub>
 8002122:	4601      	mov	r1, r0
 8002124:	6020      	str	r0, [r4, #0]
 8002126:	4628      	mov	r0, r5
 8002128:	f7fe fca4 	bl	8000a74 <__aeabi_fsub>
 800212c:	4987      	ldr	r1, [pc, #540]	; (800234c <__ieee754_rem_pio2f+0x294>)
 800212e:	e7e9      	b.n	8002104 <__ieee754_rem_pio2f+0x4c>
 8002130:	f7fe fca2 	bl	8000a78 <__addsf3>
 8002134:	42b5      	cmp	r5, r6
 8002136:	4607      	mov	r7, r0
 8002138:	d00e      	beq.n	8002158 <__ieee754_rem_pio2f+0xa0>
 800213a:	4982      	ldr	r1, [pc, #520]	; (8002344 <__ieee754_rem_pio2f+0x28c>)
 800213c:	f7fe fc9c 	bl	8000a78 <__addsf3>
 8002140:	4601      	mov	r1, r0
 8002142:	6020      	str	r0, [r4, #0]
 8002144:	4638      	mov	r0, r7
 8002146:	f7fe fc95 	bl	8000a74 <__aeabi_fsub>
 800214a:	497e      	ldr	r1, [pc, #504]	; (8002344 <__ieee754_rem_pio2f+0x28c>)
 800214c:	f7fe fc94 	bl	8000a78 <__addsf3>
 8002150:	f04f 36ff 	mov.w	r6, #4294967295
 8002154:	6060      	str	r0, [r4, #4]
 8002156:	e7d9      	b.n	800210c <__ieee754_rem_pio2f+0x54>
 8002158:	497b      	ldr	r1, [pc, #492]	; (8002348 <__ieee754_rem_pio2f+0x290>)
 800215a:	f7fe fc8d 	bl	8000a78 <__addsf3>
 800215e:	497b      	ldr	r1, [pc, #492]	; (800234c <__ieee754_rem_pio2f+0x294>)
 8002160:	4605      	mov	r5, r0
 8002162:	f7fe fc89 	bl	8000a78 <__addsf3>
 8002166:	4601      	mov	r1, r0
 8002168:	6020      	str	r0, [r4, #0]
 800216a:	4628      	mov	r0, r5
 800216c:	f7fe fc82 	bl	8000a74 <__aeabi_fsub>
 8002170:	4976      	ldr	r1, [pc, #472]	; (800234c <__ieee754_rem_pio2f+0x294>)
 8002172:	e7eb      	b.n	800214c <__ieee754_rem_pio2f+0x94>
 8002174:	4a76      	ldr	r2, [pc, #472]	; (8002350 <__ieee754_rem_pio2f+0x298>)
 8002176:	4295      	cmp	r5, r2
 8002178:	f300 808c 	bgt.w	8002294 <__ieee754_rem_pio2f+0x1dc>
 800217c:	f001 fa3e 	bl	80035fc <fabsf>
 8002180:	4974      	ldr	r1, [pc, #464]	; (8002354 <__ieee754_rem_pio2f+0x29c>)
 8002182:	4680      	mov	r8, r0
 8002184:	f7fe fd80 	bl	8000c88 <__aeabi_fmul>
 8002188:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800218c:	f7fe fc74 	bl	8000a78 <__addsf3>
 8002190:	f7fe ff40 	bl	8001014 <__aeabi_f2iz>
 8002194:	4606      	mov	r6, r0
 8002196:	f7fe fd23 	bl	8000be0 <__aeabi_i2f>
 800219a:	4968      	ldr	r1, [pc, #416]	; (800233c <__ieee754_rem_pio2f+0x284>)
 800219c:	4682      	mov	sl, r0
 800219e:	f7fe fd73 	bl	8000c88 <__aeabi_fmul>
 80021a2:	4601      	mov	r1, r0
 80021a4:	4640      	mov	r0, r8
 80021a6:	f7fe fc65 	bl	8000a74 <__aeabi_fsub>
 80021aa:	4966      	ldr	r1, [pc, #408]	; (8002344 <__ieee754_rem_pio2f+0x28c>)
 80021ac:	4680      	mov	r8, r0
 80021ae:	4650      	mov	r0, sl
 80021b0:	f7fe fd6a 	bl	8000c88 <__aeabi_fmul>
 80021b4:	2e1f      	cmp	r6, #31
 80021b6:	4681      	mov	r9, r0
 80021b8:	dc0c      	bgt.n	80021d4 <__ieee754_rem_pio2f+0x11c>
 80021ba:	4a67      	ldr	r2, [pc, #412]	; (8002358 <__ieee754_rem_pio2f+0x2a0>)
 80021bc:	1e71      	subs	r1, r6, #1
 80021be:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80021c2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d004      	beq.n	80021d4 <__ieee754_rem_pio2f+0x11c>
 80021ca:	4649      	mov	r1, r9
 80021cc:	4640      	mov	r0, r8
 80021ce:	f7fe fc51 	bl	8000a74 <__aeabi_fsub>
 80021d2:	e009      	b.n	80021e8 <__ieee754_rem_pio2f+0x130>
 80021d4:	4649      	mov	r1, r9
 80021d6:	4640      	mov	r0, r8
 80021d8:	f7fe fc4c 	bl	8000a74 <__aeabi_fsub>
 80021dc:	15ed      	asrs	r5, r5, #23
 80021de:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80021e2:	1aeb      	subs	r3, r5, r3
 80021e4:	2b08      	cmp	r3, #8
 80021e6:	dc01      	bgt.n	80021ec <__ieee754_rem_pio2f+0x134>
 80021e8:	6020      	str	r0, [r4, #0]
 80021ea:	e024      	b.n	8002236 <__ieee754_rem_pio2f+0x17e>
 80021ec:	4956      	ldr	r1, [pc, #344]	; (8002348 <__ieee754_rem_pio2f+0x290>)
 80021ee:	4650      	mov	r0, sl
 80021f0:	f7fe fd4a 	bl	8000c88 <__aeabi_fmul>
 80021f4:	4681      	mov	r9, r0
 80021f6:	4601      	mov	r1, r0
 80021f8:	4640      	mov	r0, r8
 80021fa:	f7fe fc3b 	bl	8000a74 <__aeabi_fsub>
 80021fe:	4601      	mov	r1, r0
 8002200:	4683      	mov	fp, r0
 8002202:	4640      	mov	r0, r8
 8002204:	f7fe fc36 	bl	8000a74 <__aeabi_fsub>
 8002208:	4649      	mov	r1, r9
 800220a:	f7fe fc33 	bl	8000a74 <__aeabi_fsub>
 800220e:	4680      	mov	r8, r0
 8002210:	494e      	ldr	r1, [pc, #312]	; (800234c <__ieee754_rem_pio2f+0x294>)
 8002212:	4650      	mov	r0, sl
 8002214:	f7fe fd38 	bl	8000c88 <__aeabi_fmul>
 8002218:	4641      	mov	r1, r8
 800221a:	f7fe fc2b 	bl	8000a74 <__aeabi_fsub>
 800221e:	4601      	mov	r1, r0
 8002220:	4681      	mov	r9, r0
 8002222:	4658      	mov	r0, fp
 8002224:	f7fe fc26 	bl	8000a74 <__aeabi_fsub>
 8002228:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800222c:	1aed      	subs	r5, r5, r3
 800222e:	2d19      	cmp	r5, #25
 8002230:	dc15      	bgt.n	800225e <__ieee754_rem_pio2f+0x1a6>
 8002232:	46d8      	mov	r8, fp
 8002234:	6020      	str	r0, [r4, #0]
 8002236:	6825      	ldr	r5, [r4, #0]
 8002238:	4640      	mov	r0, r8
 800223a:	4629      	mov	r1, r5
 800223c:	f7fe fc1a 	bl	8000a74 <__aeabi_fsub>
 8002240:	4649      	mov	r1, r9
 8002242:	f7fe fc17 	bl	8000a74 <__aeabi_fsub>
 8002246:	2f00      	cmp	r7, #0
 8002248:	6060      	str	r0, [r4, #4]
 800224a:	f6bf af5f 	bge.w	800210c <__ieee754_rem_pio2f+0x54>
 800224e:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8002252:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8002256:	6025      	str	r5, [r4, #0]
 8002258:	6060      	str	r0, [r4, #4]
 800225a:	4276      	negs	r6, r6
 800225c:	e756      	b.n	800210c <__ieee754_rem_pio2f+0x54>
 800225e:	493f      	ldr	r1, [pc, #252]	; (800235c <__ieee754_rem_pio2f+0x2a4>)
 8002260:	4650      	mov	r0, sl
 8002262:	f7fe fd11 	bl	8000c88 <__aeabi_fmul>
 8002266:	4605      	mov	r5, r0
 8002268:	4601      	mov	r1, r0
 800226a:	4658      	mov	r0, fp
 800226c:	f7fe fc02 	bl	8000a74 <__aeabi_fsub>
 8002270:	4601      	mov	r1, r0
 8002272:	4680      	mov	r8, r0
 8002274:	4658      	mov	r0, fp
 8002276:	f7fe fbfd 	bl	8000a74 <__aeabi_fsub>
 800227a:	4629      	mov	r1, r5
 800227c:	f7fe fbfa 	bl	8000a74 <__aeabi_fsub>
 8002280:	4605      	mov	r5, r0
 8002282:	4937      	ldr	r1, [pc, #220]	; (8002360 <__ieee754_rem_pio2f+0x2a8>)
 8002284:	4650      	mov	r0, sl
 8002286:	f7fe fcff 	bl	8000c88 <__aeabi_fmul>
 800228a:	4629      	mov	r1, r5
 800228c:	f7fe fbf2 	bl	8000a74 <__aeabi_fsub>
 8002290:	4681      	mov	r9, r0
 8002292:	e79a      	b.n	80021ca <__ieee754_rem_pio2f+0x112>
 8002294:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8002298:	db05      	blt.n	80022a6 <__ieee754_rem_pio2f+0x1ee>
 800229a:	4601      	mov	r1, r0
 800229c:	f7fe fbea 	bl	8000a74 <__aeabi_fsub>
 80022a0:	6060      	str	r0, [r4, #4]
 80022a2:	6020      	str	r0, [r4, #0]
 80022a4:	e715      	b.n	80020d2 <__ieee754_rem_pio2f+0x1a>
 80022a6:	15ee      	asrs	r6, r5, #23
 80022a8:	3e86      	subs	r6, #134	; 0x86
 80022aa:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 80022ae:	4628      	mov	r0, r5
 80022b0:	f7fe feb0 	bl	8001014 <__aeabi_f2iz>
 80022b4:	f7fe fc94 	bl	8000be0 <__aeabi_i2f>
 80022b8:	4601      	mov	r1, r0
 80022ba:	9003      	str	r0, [sp, #12]
 80022bc:	4628      	mov	r0, r5
 80022be:	f7fe fbd9 	bl	8000a74 <__aeabi_fsub>
 80022c2:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80022c6:	f7fe fcdf 	bl	8000c88 <__aeabi_fmul>
 80022ca:	4680      	mov	r8, r0
 80022cc:	f7fe fea2 	bl	8001014 <__aeabi_f2iz>
 80022d0:	f7fe fc86 	bl	8000be0 <__aeabi_i2f>
 80022d4:	4601      	mov	r1, r0
 80022d6:	9004      	str	r0, [sp, #16]
 80022d8:	4605      	mov	r5, r0
 80022da:	4640      	mov	r0, r8
 80022dc:	f7fe fbca 	bl	8000a74 <__aeabi_fsub>
 80022e0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80022e4:	f7fe fcd0 	bl	8000c88 <__aeabi_fmul>
 80022e8:	2100      	movs	r1, #0
 80022ea:	9005      	str	r0, [sp, #20]
 80022ec:	f7fe fe60 	bl	8000fb0 <__aeabi_fcmpeq>
 80022f0:	b1e8      	cbz	r0, 800232e <__ieee754_rem_pio2f+0x276>
 80022f2:	2100      	movs	r1, #0
 80022f4:	4628      	mov	r0, r5
 80022f6:	f7fe fe5b 	bl	8000fb0 <__aeabi_fcmpeq>
 80022fa:	2800      	cmp	r0, #0
 80022fc:	bf14      	ite	ne
 80022fe:	2301      	movne	r3, #1
 8002300:	2302      	moveq	r3, #2
 8002302:	4a18      	ldr	r2, [pc, #96]	; (8002364 <__ieee754_rem_pio2f+0x2ac>)
 8002304:	4621      	mov	r1, r4
 8002306:	9201      	str	r2, [sp, #4]
 8002308:	2202      	movs	r2, #2
 800230a:	a803      	add	r0, sp, #12
 800230c:	9200      	str	r2, [sp, #0]
 800230e:	4632      	mov	r2, r6
 8002310:	f000 fd68 	bl	8002de4 <__kernel_rem_pio2f>
 8002314:	2f00      	cmp	r7, #0
 8002316:	4606      	mov	r6, r0
 8002318:	f6bf aef8 	bge.w	800210c <__ieee754_rem_pio2f+0x54>
 800231c:	6823      	ldr	r3, [r4, #0]
 800231e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002322:	6023      	str	r3, [r4, #0]
 8002324:	6863      	ldr	r3, [r4, #4]
 8002326:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800232a:	6063      	str	r3, [r4, #4]
 800232c:	e795      	b.n	800225a <__ieee754_rem_pio2f+0x1a2>
 800232e:	2303      	movs	r3, #3
 8002330:	e7e7      	b.n	8002302 <__ieee754_rem_pio2f+0x24a>
 8002332:	bf00      	nop
 8002334:	3f490fd8 	.word	0x3f490fd8
 8002338:	4016cbe3 	.word	0x4016cbe3
 800233c:	3fc90f80 	.word	0x3fc90f80
 8002340:	3fc90fd0 	.word	0x3fc90fd0
 8002344:	37354443 	.word	0x37354443
 8002348:	37354400 	.word	0x37354400
 800234c:	2e85a308 	.word	0x2e85a308
 8002350:	43490f80 	.word	0x43490f80
 8002354:	3f22f984 	.word	0x3f22f984
 8002358:	080038e0 	.word	0x080038e0
 800235c:	2e85a300 	.word	0x2e85a300
 8002360:	248d3132 	.word	0x248d3132
 8002364:	08003960 	.word	0x08003960

08002368 <__kernel_cos>:
 8002368:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800236c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8002370:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8002374:	4680      	mov	r8, r0
 8002376:	460f      	mov	r7, r1
 8002378:	e9cd 2300 	strd	r2, r3, [sp]
 800237c:	da04      	bge.n	8002388 <__kernel_cos+0x20>
 800237e:	f7fe fb4d 	bl	8000a1c <__aeabi_d2iz>
 8002382:	2800      	cmp	r0, #0
 8002384:	f000 8086 	beq.w	8002494 <__kernel_cos+0x12c>
 8002388:	4642      	mov	r2, r8
 800238a:	463b      	mov	r3, r7
 800238c:	4640      	mov	r0, r8
 800238e:	4639      	mov	r1, r7
 8002390:	f7fe f8aa 	bl	80004e8 <__aeabi_dmul>
 8002394:	2200      	movs	r2, #0
 8002396:	4b4e      	ldr	r3, [pc, #312]	; (80024d0 <__kernel_cos+0x168>)
 8002398:	4604      	mov	r4, r0
 800239a:	460d      	mov	r5, r1
 800239c:	f7fe f8a4 	bl	80004e8 <__aeabi_dmul>
 80023a0:	a33f      	add	r3, pc, #252	; (adr r3, 80024a0 <__kernel_cos+0x138>)
 80023a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a6:	4682      	mov	sl, r0
 80023a8:	468b      	mov	fp, r1
 80023aa:	4620      	mov	r0, r4
 80023ac:	4629      	mov	r1, r5
 80023ae:	f7fe f89b 	bl	80004e8 <__aeabi_dmul>
 80023b2:	a33d      	add	r3, pc, #244	; (adr r3, 80024a8 <__kernel_cos+0x140>)
 80023b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b8:	f7fd fee0 	bl	800017c <__adddf3>
 80023bc:	4622      	mov	r2, r4
 80023be:	462b      	mov	r3, r5
 80023c0:	f7fe f892 	bl	80004e8 <__aeabi_dmul>
 80023c4:	a33a      	add	r3, pc, #232	; (adr r3, 80024b0 <__kernel_cos+0x148>)
 80023c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ca:	f7fd fed5 	bl	8000178 <__aeabi_dsub>
 80023ce:	4622      	mov	r2, r4
 80023d0:	462b      	mov	r3, r5
 80023d2:	f7fe f889 	bl	80004e8 <__aeabi_dmul>
 80023d6:	a338      	add	r3, pc, #224	; (adr r3, 80024b8 <__kernel_cos+0x150>)
 80023d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023dc:	f7fd fece 	bl	800017c <__adddf3>
 80023e0:	4622      	mov	r2, r4
 80023e2:	462b      	mov	r3, r5
 80023e4:	f7fe f880 	bl	80004e8 <__aeabi_dmul>
 80023e8:	a335      	add	r3, pc, #212	; (adr r3, 80024c0 <__kernel_cos+0x158>)
 80023ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ee:	f7fd fec3 	bl	8000178 <__aeabi_dsub>
 80023f2:	4622      	mov	r2, r4
 80023f4:	462b      	mov	r3, r5
 80023f6:	f7fe f877 	bl	80004e8 <__aeabi_dmul>
 80023fa:	a333      	add	r3, pc, #204	; (adr r3, 80024c8 <__kernel_cos+0x160>)
 80023fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002400:	f7fd febc 	bl	800017c <__adddf3>
 8002404:	4622      	mov	r2, r4
 8002406:	462b      	mov	r3, r5
 8002408:	f7fe f86e 	bl	80004e8 <__aeabi_dmul>
 800240c:	4622      	mov	r2, r4
 800240e:	462b      	mov	r3, r5
 8002410:	f7fe f86a 	bl	80004e8 <__aeabi_dmul>
 8002414:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002418:	4604      	mov	r4, r0
 800241a:	460d      	mov	r5, r1
 800241c:	4640      	mov	r0, r8
 800241e:	4639      	mov	r1, r7
 8002420:	f7fe f862 	bl	80004e8 <__aeabi_dmul>
 8002424:	460b      	mov	r3, r1
 8002426:	4602      	mov	r2, r0
 8002428:	4629      	mov	r1, r5
 800242a:	4620      	mov	r0, r4
 800242c:	f7fd fea4 	bl	8000178 <__aeabi_dsub>
 8002430:	4b28      	ldr	r3, [pc, #160]	; (80024d4 <__kernel_cos+0x16c>)
 8002432:	4680      	mov	r8, r0
 8002434:	429e      	cmp	r6, r3
 8002436:	4689      	mov	r9, r1
 8002438:	dc0e      	bgt.n	8002458 <__kernel_cos+0xf0>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4650      	mov	r0, sl
 8002440:	4659      	mov	r1, fp
 8002442:	f7fd fe99 	bl	8000178 <__aeabi_dsub>
 8002446:	4602      	mov	r2, r0
 8002448:	2000      	movs	r0, #0
 800244a:	460b      	mov	r3, r1
 800244c:	4922      	ldr	r1, [pc, #136]	; (80024d8 <__kernel_cos+0x170>)
 800244e:	f7fd fe93 	bl	8000178 <__aeabi_dsub>
 8002452:	b003      	add	sp, #12
 8002454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002458:	2400      	movs	r4, #0
 800245a:	4b20      	ldr	r3, [pc, #128]	; (80024dc <__kernel_cos+0x174>)
 800245c:	4622      	mov	r2, r4
 800245e:	429e      	cmp	r6, r3
 8002460:	bfcc      	ite	gt
 8002462:	4d1f      	ldrgt	r5, [pc, #124]	; (80024e0 <__kernel_cos+0x178>)
 8002464:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8002468:	462b      	mov	r3, r5
 800246a:	2000      	movs	r0, #0
 800246c:	491a      	ldr	r1, [pc, #104]	; (80024d8 <__kernel_cos+0x170>)
 800246e:	f7fd fe83 	bl	8000178 <__aeabi_dsub>
 8002472:	4622      	mov	r2, r4
 8002474:	4606      	mov	r6, r0
 8002476:	460f      	mov	r7, r1
 8002478:	462b      	mov	r3, r5
 800247a:	4650      	mov	r0, sl
 800247c:	4659      	mov	r1, fp
 800247e:	f7fd fe7b 	bl	8000178 <__aeabi_dsub>
 8002482:	4642      	mov	r2, r8
 8002484:	464b      	mov	r3, r9
 8002486:	f7fd fe77 	bl	8000178 <__aeabi_dsub>
 800248a:	4602      	mov	r2, r0
 800248c:	460b      	mov	r3, r1
 800248e:	4630      	mov	r0, r6
 8002490:	4639      	mov	r1, r7
 8002492:	e7dc      	b.n	800244e <__kernel_cos+0xe6>
 8002494:	2000      	movs	r0, #0
 8002496:	4910      	ldr	r1, [pc, #64]	; (80024d8 <__kernel_cos+0x170>)
 8002498:	e7db      	b.n	8002452 <__kernel_cos+0xea>
 800249a:	bf00      	nop
 800249c:	f3af 8000 	nop.w
 80024a0:	be8838d4 	.word	0xbe8838d4
 80024a4:	bda8fae9 	.word	0xbda8fae9
 80024a8:	bdb4b1c4 	.word	0xbdb4b1c4
 80024ac:	3e21ee9e 	.word	0x3e21ee9e
 80024b0:	809c52ad 	.word	0x809c52ad
 80024b4:	3e927e4f 	.word	0x3e927e4f
 80024b8:	19cb1590 	.word	0x19cb1590
 80024bc:	3efa01a0 	.word	0x3efa01a0
 80024c0:	16c15177 	.word	0x16c15177
 80024c4:	3f56c16c 	.word	0x3f56c16c
 80024c8:	5555554c 	.word	0x5555554c
 80024cc:	3fa55555 	.word	0x3fa55555
 80024d0:	3fe00000 	.word	0x3fe00000
 80024d4:	3fd33332 	.word	0x3fd33332
 80024d8:	3ff00000 	.word	0x3ff00000
 80024dc:	3fe90000 	.word	0x3fe90000
 80024e0:	3fd20000 	.word	0x3fd20000

080024e4 <__kernel_rem_pio2>:
 80024e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024e8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80024ec:	9307      	str	r3, [sp, #28]
 80024ee:	9104      	str	r1, [sp, #16]
 80024f0:	4bbf      	ldr	r3, [pc, #764]	; (80027f0 <__kernel_rem_pio2+0x30c>)
 80024f2:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80024f4:	1ed4      	subs	r4, r2, #3
 80024f6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80024fa:	2500      	movs	r5, #0
 80024fc:	9302      	str	r3, [sp, #8]
 80024fe:	9b07      	ldr	r3, [sp, #28]
 8002500:	9008      	str	r0, [sp, #32]
 8002502:	3b01      	subs	r3, #1
 8002504:	9306      	str	r3, [sp, #24]
 8002506:	2318      	movs	r3, #24
 8002508:	fb94 f4f3 	sdiv	r4, r4, r3
 800250c:	f06f 0317 	mvn.w	r3, #23
 8002510:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8002514:	fb04 3303 	mla	r3, r4, r3, r3
 8002518:	eb03 0a02 	add.w	sl, r3, r2
 800251c:	9a06      	ldr	r2, [sp, #24]
 800251e:	9b02      	ldr	r3, [sp, #8]
 8002520:	1aa7      	subs	r7, r4, r2
 8002522:	eb03 0802 	add.w	r8, r3, r2
 8002526:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8002528:	2200      	movs	r2, #0
 800252a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800252e:	2300      	movs	r3, #0
 8002530:	ae1e      	add	r6, sp, #120	; 0x78
 8002532:	4545      	cmp	r5, r8
 8002534:	dd14      	ble.n	8002560 <__kernel_rem_pio2+0x7c>
 8002536:	2600      	movs	r6, #0
 8002538:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 800253c:	9b02      	ldr	r3, [sp, #8]
 800253e:	429e      	cmp	r6, r3
 8002540:	dc39      	bgt.n	80025b6 <__kernel_rem_pio2+0xd2>
 8002542:	9b08      	ldr	r3, [sp, #32]
 8002544:	f04f 0800 	mov.w	r8, #0
 8002548:	3b08      	subs	r3, #8
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	9b07      	ldr	r3, [sp, #28]
 800254e:	f04f 0900 	mov.w	r9, #0
 8002552:	199d      	adds	r5, r3, r6
 8002554:	ab20      	add	r3, sp, #128	; 0x80
 8002556:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800255a:	9305      	str	r3, [sp, #20]
 800255c:	2700      	movs	r7, #0
 800255e:	e023      	b.n	80025a8 <__kernel_rem_pio2+0xc4>
 8002560:	42ef      	cmn	r7, r5
 8002562:	d40b      	bmi.n	800257c <__kernel_rem_pio2+0x98>
 8002564:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8002568:	e9cd 2300 	strd	r2, r3, [sp]
 800256c:	f7fd ff52 	bl	8000414 <__aeabi_i2d>
 8002570:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002574:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8002578:	3501      	adds	r5, #1
 800257a:	e7da      	b.n	8002532 <__kernel_rem_pio2+0x4e>
 800257c:	4610      	mov	r0, r2
 800257e:	4619      	mov	r1, r3
 8002580:	e7f8      	b.n	8002574 <__kernel_rem_pio2+0x90>
 8002582:	9905      	ldr	r1, [sp, #20]
 8002584:	9d00      	ldr	r5, [sp, #0]
 8002586:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800258a:	9105      	str	r1, [sp, #20]
 800258c:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8002590:	9500      	str	r5, [sp, #0]
 8002592:	f7fd ffa9 	bl	80004e8 <__aeabi_dmul>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4640      	mov	r0, r8
 800259c:	4649      	mov	r1, r9
 800259e:	f7fd fded 	bl	800017c <__adddf3>
 80025a2:	4680      	mov	r8, r0
 80025a4:	4689      	mov	r9, r1
 80025a6:	3701      	adds	r7, #1
 80025a8:	9b06      	ldr	r3, [sp, #24]
 80025aa:	429f      	cmp	r7, r3
 80025ac:	dde9      	ble.n	8002582 <__kernel_rem_pio2+0x9e>
 80025ae:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80025b2:	3601      	adds	r6, #1
 80025b4:	e7c2      	b.n	800253c <__kernel_rem_pio2+0x58>
 80025b6:	9b02      	ldr	r3, [sp, #8]
 80025b8:	aa0c      	add	r2, sp, #48	; 0x30
 80025ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80025be:	930b      	str	r3, [sp, #44]	; 0x2c
 80025c0:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80025c2:	9f02      	ldr	r7, [sp, #8]
 80025c4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80025c8:	930a      	str	r3, [sp, #40]	; 0x28
 80025ca:	2600      	movs	r6, #0
 80025cc:	ab98      	add	r3, sp, #608	; 0x260
 80025ce:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 80025d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80025d6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80025da:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80025de:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80025e2:	ab98      	add	r3, sp, #608	; 0x260
 80025e4:	445b      	add	r3, fp
 80025e6:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 80025ea:	1bbb      	subs	r3, r7, r6
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	dc71      	bgt.n	80026d4 <__kernel_rem_pio2+0x1f0>
 80025f0:	4652      	mov	r2, sl
 80025f2:	4640      	mov	r0, r8
 80025f4:	4649      	mov	r1, r9
 80025f6:	f000 ff93 	bl	8003520 <scalbn>
 80025fa:	2200      	movs	r2, #0
 80025fc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002600:	4604      	mov	r4, r0
 8002602:	460d      	mov	r5, r1
 8002604:	f7fd ff70 	bl	80004e8 <__aeabi_dmul>
 8002608:	f000 ff06 	bl	8003418 <floor>
 800260c:	2200      	movs	r2, #0
 800260e:	4b79      	ldr	r3, [pc, #484]	; (80027f4 <__kernel_rem_pio2+0x310>)
 8002610:	f7fd ff6a 	bl	80004e8 <__aeabi_dmul>
 8002614:	4602      	mov	r2, r0
 8002616:	460b      	mov	r3, r1
 8002618:	4620      	mov	r0, r4
 800261a:	4629      	mov	r1, r5
 800261c:	f7fd fdac 	bl	8000178 <__aeabi_dsub>
 8002620:	460d      	mov	r5, r1
 8002622:	4604      	mov	r4, r0
 8002624:	f7fe f9fa 	bl	8000a1c <__aeabi_d2iz>
 8002628:	9005      	str	r0, [sp, #20]
 800262a:	f7fd fef3 	bl	8000414 <__aeabi_i2d>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	4620      	mov	r0, r4
 8002634:	4629      	mov	r1, r5
 8002636:	f7fd fd9f 	bl	8000178 <__aeabi_dsub>
 800263a:	f1ba 0f00 	cmp.w	sl, #0
 800263e:	4680      	mov	r8, r0
 8002640:	4689      	mov	r9, r1
 8002642:	dd6c      	ble.n	800271e <__kernel_rem_pio2+0x23a>
 8002644:	1e7a      	subs	r2, r7, #1
 8002646:	ab0c      	add	r3, sp, #48	; 0x30
 8002648:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800264c:	f1ca 0118 	rsb	r1, sl, #24
 8002650:	9c05      	ldr	r4, [sp, #20]
 8002652:	fa40 f301 	asr.w	r3, r0, r1
 8002656:	441c      	add	r4, r3
 8002658:	408b      	lsls	r3, r1
 800265a:	1ac0      	subs	r0, r0, r3
 800265c:	ab0c      	add	r3, sp, #48	; 0x30
 800265e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8002662:	f1ca 0317 	rsb	r3, sl, #23
 8002666:	9405      	str	r4, [sp, #20]
 8002668:	fa40 f303 	asr.w	r3, r0, r3
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	9b00      	ldr	r3, [sp, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	dd62      	ble.n	800273a <__kernel_rem_pio2+0x256>
 8002674:	2200      	movs	r2, #0
 8002676:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800267a:	4614      	mov	r4, r2
 800267c:	9b05      	ldr	r3, [sp, #20]
 800267e:	3301      	adds	r3, #1
 8002680:	9305      	str	r3, [sp, #20]
 8002682:	4297      	cmp	r7, r2
 8002684:	f300 809f 	bgt.w	80027c6 <__kernel_rem_pio2+0x2e2>
 8002688:	f1ba 0f00 	cmp.w	sl, #0
 800268c:	dd07      	ble.n	800269e <__kernel_rem_pio2+0x1ba>
 800268e:	f1ba 0f01 	cmp.w	sl, #1
 8002692:	f000 80bb 	beq.w	800280c <__kernel_rem_pio2+0x328>
 8002696:	f1ba 0f02 	cmp.w	sl, #2
 800269a:	f000 80c1 	beq.w	8002820 <__kernel_rem_pio2+0x33c>
 800269e:	9b00      	ldr	r3, [sp, #0]
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d14a      	bne.n	800273a <__kernel_rem_pio2+0x256>
 80026a4:	4642      	mov	r2, r8
 80026a6:	464b      	mov	r3, r9
 80026a8:	2000      	movs	r0, #0
 80026aa:	4953      	ldr	r1, [pc, #332]	; (80027f8 <__kernel_rem_pio2+0x314>)
 80026ac:	f7fd fd64 	bl	8000178 <__aeabi_dsub>
 80026b0:	4680      	mov	r8, r0
 80026b2:	4689      	mov	r9, r1
 80026b4:	2c00      	cmp	r4, #0
 80026b6:	d040      	beq.n	800273a <__kernel_rem_pio2+0x256>
 80026b8:	4652      	mov	r2, sl
 80026ba:	2000      	movs	r0, #0
 80026bc:	494e      	ldr	r1, [pc, #312]	; (80027f8 <__kernel_rem_pio2+0x314>)
 80026be:	f000 ff2f 	bl	8003520 <scalbn>
 80026c2:	4602      	mov	r2, r0
 80026c4:	460b      	mov	r3, r1
 80026c6:	4640      	mov	r0, r8
 80026c8:	4649      	mov	r1, r9
 80026ca:	f7fd fd55 	bl	8000178 <__aeabi_dsub>
 80026ce:	4680      	mov	r8, r0
 80026d0:	4689      	mov	r9, r1
 80026d2:	e032      	b.n	800273a <__kernel_rem_pio2+0x256>
 80026d4:	2200      	movs	r2, #0
 80026d6:	4b49      	ldr	r3, [pc, #292]	; (80027fc <__kernel_rem_pio2+0x318>)
 80026d8:	4640      	mov	r0, r8
 80026da:	4649      	mov	r1, r9
 80026dc:	f7fd ff04 	bl	80004e8 <__aeabi_dmul>
 80026e0:	f7fe f99c 	bl	8000a1c <__aeabi_d2iz>
 80026e4:	f7fd fe96 	bl	8000414 <__aeabi_i2d>
 80026e8:	2200      	movs	r2, #0
 80026ea:	4b45      	ldr	r3, [pc, #276]	; (8002800 <__kernel_rem_pio2+0x31c>)
 80026ec:	e9cd 0100 	strd	r0, r1, [sp]
 80026f0:	f7fd fefa 	bl	80004e8 <__aeabi_dmul>
 80026f4:	4602      	mov	r2, r0
 80026f6:	460b      	mov	r3, r1
 80026f8:	4640      	mov	r0, r8
 80026fa:	4649      	mov	r1, r9
 80026fc:	f7fd fd3c 	bl	8000178 <__aeabi_dsub>
 8002700:	f7fe f98c 	bl	8000a1c <__aeabi_d2iz>
 8002704:	ab0c      	add	r3, sp, #48	; 0x30
 8002706:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800270a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800270e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002712:	f7fd fd33 	bl	800017c <__adddf3>
 8002716:	3601      	adds	r6, #1
 8002718:	4680      	mov	r8, r0
 800271a:	4689      	mov	r9, r1
 800271c:	e765      	b.n	80025ea <__kernel_rem_pio2+0x106>
 800271e:	d105      	bne.n	800272c <__kernel_rem_pio2+0x248>
 8002720:	1e7b      	subs	r3, r7, #1
 8002722:	aa0c      	add	r2, sp, #48	; 0x30
 8002724:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002728:	15c3      	asrs	r3, r0, #23
 800272a:	e79f      	b.n	800266c <__kernel_rem_pio2+0x188>
 800272c:	2200      	movs	r2, #0
 800272e:	4b35      	ldr	r3, [pc, #212]	; (8002804 <__kernel_rem_pio2+0x320>)
 8002730:	f7fe f960 	bl	80009f4 <__aeabi_dcmpge>
 8002734:	2800      	cmp	r0, #0
 8002736:	d143      	bne.n	80027c0 <__kernel_rem_pio2+0x2dc>
 8002738:	9000      	str	r0, [sp, #0]
 800273a:	2200      	movs	r2, #0
 800273c:	2300      	movs	r3, #0
 800273e:	4640      	mov	r0, r8
 8002740:	4649      	mov	r1, r9
 8002742:	f7fe f939 	bl	80009b8 <__aeabi_dcmpeq>
 8002746:	2800      	cmp	r0, #0
 8002748:	f000 80c3 	beq.w	80028d2 <__kernel_rem_pio2+0x3ee>
 800274c:	1e7c      	subs	r4, r7, #1
 800274e:	4623      	mov	r3, r4
 8002750:	2200      	movs	r2, #0
 8002752:	9902      	ldr	r1, [sp, #8]
 8002754:	428b      	cmp	r3, r1
 8002756:	da6a      	bge.n	800282e <__kernel_rem_pio2+0x34a>
 8002758:	2a00      	cmp	r2, #0
 800275a:	f000 8084 	beq.w	8002866 <__kernel_rem_pio2+0x382>
 800275e:	ab0c      	add	r3, sp, #48	; 0x30
 8002760:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002764:	f1aa 0a18 	sub.w	sl, sl, #24
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 80b0 	beq.w	80028ce <__kernel_rem_pio2+0x3ea>
 800276e:	4652      	mov	r2, sl
 8002770:	2000      	movs	r0, #0
 8002772:	4921      	ldr	r1, [pc, #132]	; (80027f8 <__kernel_rem_pio2+0x314>)
 8002774:	f000 fed4 	bl	8003520 <scalbn>
 8002778:	4625      	mov	r5, r4
 800277a:	4606      	mov	r6, r0
 800277c:	460f      	mov	r7, r1
 800277e:	f04f 0a00 	mov.w	sl, #0
 8002782:	00e3      	lsls	r3, r4, #3
 8002784:	aa98      	add	r2, sp, #608	; 0x260
 8002786:	eb02 0803 	add.w	r8, r2, r3
 800278a:	f8df b070 	ldr.w	fp, [pc, #112]	; 80027fc <__kernel_rem_pio2+0x318>
 800278e:	9306      	str	r3, [sp, #24]
 8002790:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 8002794:	2d00      	cmp	r5, #0
 8002796:	f280 80d2 	bge.w	800293e <__kernel_rem_pio2+0x45a>
 800279a:	2500      	movs	r5, #0
 800279c:	9a06      	ldr	r2, [sp, #24]
 800279e:	ab98      	add	r3, sp, #608	; 0x260
 80027a0:	189e      	adds	r6, r3, r2
 80027a2:	3ea8      	subs	r6, #168	; 0xa8
 80027a4:	1b63      	subs	r3, r4, r5
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f2c0 80f9 	blt.w	800299e <__kernel_rem_pio2+0x4ba>
 80027ac:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8002808 <__kernel_rem_pio2+0x324>
 80027b0:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 80027b4:	f04f 0a00 	mov.w	sl, #0
 80027b8:	f04f 0b00 	mov.w	fp, #0
 80027bc:	2700      	movs	r7, #0
 80027be:	e0e2      	b.n	8002986 <__kernel_rem_pio2+0x4a2>
 80027c0:	2302      	movs	r3, #2
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	e756      	b.n	8002674 <__kernel_rem_pio2+0x190>
 80027c6:	ab0c      	add	r3, sp, #48	; 0x30
 80027c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027cc:	b94c      	cbnz	r4, 80027e2 <__kernel_rem_pio2+0x2fe>
 80027ce:	b12b      	cbz	r3, 80027dc <__kernel_rem_pio2+0x2f8>
 80027d0:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80027d4:	a80c      	add	r0, sp, #48	; 0x30
 80027d6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80027da:	2301      	movs	r3, #1
 80027dc:	3201      	adds	r2, #1
 80027de:	461c      	mov	r4, r3
 80027e0:	e74f      	b.n	8002682 <__kernel_rem_pio2+0x19e>
 80027e2:	1acb      	subs	r3, r1, r3
 80027e4:	a80c      	add	r0, sp, #48	; 0x30
 80027e6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80027ea:	4623      	mov	r3, r4
 80027ec:	e7f6      	b.n	80027dc <__kernel_rem_pio2+0x2f8>
 80027ee:	bf00      	nop
 80027f0:	08003cb8 	.word	0x08003cb8
 80027f4:	40200000 	.word	0x40200000
 80027f8:	3ff00000 	.word	0x3ff00000
 80027fc:	3e700000 	.word	0x3e700000
 8002800:	41700000 	.word	0x41700000
 8002804:	3fe00000 	.word	0x3fe00000
 8002808:	08003c70 	.word	0x08003c70
 800280c:	1e7a      	subs	r2, r7, #1
 800280e:	ab0c      	add	r3, sp, #48	; 0x30
 8002810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002814:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002818:	a90c      	add	r1, sp, #48	; 0x30
 800281a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800281e:	e73e      	b.n	800269e <__kernel_rem_pio2+0x1ba>
 8002820:	1e7a      	subs	r2, r7, #1
 8002822:	ab0c      	add	r3, sp, #48	; 0x30
 8002824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002828:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800282c:	e7f4      	b.n	8002818 <__kernel_rem_pio2+0x334>
 800282e:	a90c      	add	r1, sp, #48	; 0x30
 8002830:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002834:	3b01      	subs	r3, #1
 8002836:	430a      	orrs	r2, r1
 8002838:	e78b      	b.n	8002752 <__kernel_rem_pio2+0x26e>
 800283a:	3401      	adds	r4, #1
 800283c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8002840:	2a00      	cmp	r2, #0
 8002842:	d0fa      	beq.n	800283a <__kernel_rem_pio2+0x356>
 8002844:	ab98      	add	r3, sp, #608	; 0x260
 8002846:	449b      	add	fp, r3
 8002848:	9b07      	ldr	r3, [sp, #28]
 800284a:	1c7e      	adds	r6, r7, #1
 800284c:	19dd      	adds	r5, r3, r7
 800284e:	ab98      	add	r3, sp, #608	; 0x260
 8002850:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8002854:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 8002858:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800285c:	443c      	add	r4, r7
 800285e:	42b4      	cmp	r4, r6
 8002860:	da04      	bge.n	800286c <__kernel_rem_pio2+0x388>
 8002862:	4627      	mov	r7, r4
 8002864:	e6b1      	b.n	80025ca <__kernel_rem_pio2+0xe6>
 8002866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002868:	2401      	movs	r4, #1
 800286a:	e7e7      	b.n	800283c <__kernel_rem_pio2+0x358>
 800286c:	f105 0308 	add.w	r3, r5, #8
 8002870:	9309      	str	r3, [sp, #36]	; 0x24
 8002872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002874:	2700      	movs	r7, #0
 8002876:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800287a:	f7fd fdcb 	bl	8000414 <__aeabi_i2d>
 800287e:	f04f 0800 	mov.w	r8, #0
 8002882:	f04f 0900 	mov.w	r9, #0
 8002886:	9b08      	ldr	r3, [sp, #32]
 8002888:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800288c:	3b08      	subs	r3, #8
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	f105 0310 	add.w	r3, r5, #16
 8002894:	9305      	str	r3, [sp, #20]
 8002896:	9b06      	ldr	r3, [sp, #24]
 8002898:	429f      	cmp	r7, r3
 800289a:	dd04      	ble.n	80028a6 <__kernel_rem_pio2+0x3c2>
 800289c:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80028a0:	3601      	adds	r6, #1
 80028a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80028a4:	e7db      	b.n	800285e <__kernel_rem_pio2+0x37a>
 80028a6:	9905      	ldr	r1, [sp, #20]
 80028a8:	9d00      	ldr	r5, [sp, #0]
 80028aa:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80028ae:	9105      	str	r1, [sp, #20]
 80028b0:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 80028b4:	9500      	str	r5, [sp, #0]
 80028b6:	f7fd fe17 	bl	80004e8 <__aeabi_dmul>
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	4640      	mov	r0, r8
 80028c0:	4649      	mov	r1, r9
 80028c2:	f7fd fc5b 	bl	800017c <__adddf3>
 80028c6:	3701      	adds	r7, #1
 80028c8:	4680      	mov	r8, r0
 80028ca:	4689      	mov	r9, r1
 80028cc:	e7e3      	b.n	8002896 <__kernel_rem_pio2+0x3b2>
 80028ce:	3c01      	subs	r4, #1
 80028d0:	e745      	b.n	800275e <__kernel_rem_pio2+0x27a>
 80028d2:	f1ca 0200 	rsb	r2, sl, #0
 80028d6:	4640      	mov	r0, r8
 80028d8:	4649      	mov	r1, r9
 80028da:	f000 fe21 	bl	8003520 <scalbn>
 80028de:	2200      	movs	r2, #0
 80028e0:	4ba3      	ldr	r3, [pc, #652]	; (8002b70 <__kernel_rem_pio2+0x68c>)
 80028e2:	4604      	mov	r4, r0
 80028e4:	460d      	mov	r5, r1
 80028e6:	f7fe f885 	bl	80009f4 <__aeabi_dcmpge>
 80028ea:	b1f8      	cbz	r0, 800292c <__kernel_rem_pio2+0x448>
 80028ec:	2200      	movs	r2, #0
 80028ee:	4ba1      	ldr	r3, [pc, #644]	; (8002b74 <__kernel_rem_pio2+0x690>)
 80028f0:	4620      	mov	r0, r4
 80028f2:	4629      	mov	r1, r5
 80028f4:	f7fd fdf8 	bl	80004e8 <__aeabi_dmul>
 80028f8:	f7fe f890 	bl	8000a1c <__aeabi_d2iz>
 80028fc:	4606      	mov	r6, r0
 80028fe:	f7fd fd89 	bl	8000414 <__aeabi_i2d>
 8002902:	2200      	movs	r2, #0
 8002904:	4b9a      	ldr	r3, [pc, #616]	; (8002b70 <__kernel_rem_pio2+0x68c>)
 8002906:	f7fd fdef 	bl	80004e8 <__aeabi_dmul>
 800290a:	460b      	mov	r3, r1
 800290c:	4602      	mov	r2, r0
 800290e:	4629      	mov	r1, r5
 8002910:	4620      	mov	r0, r4
 8002912:	f7fd fc31 	bl	8000178 <__aeabi_dsub>
 8002916:	f7fe f881 	bl	8000a1c <__aeabi_d2iz>
 800291a:	1c7c      	adds	r4, r7, #1
 800291c:	ab0c      	add	r3, sp, #48	; 0x30
 800291e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8002922:	f10a 0a18 	add.w	sl, sl, #24
 8002926:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800292a:	e720      	b.n	800276e <__kernel_rem_pio2+0x28a>
 800292c:	4620      	mov	r0, r4
 800292e:	4629      	mov	r1, r5
 8002930:	f7fe f874 	bl	8000a1c <__aeabi_d2iz>
 8002934:	ab0c      	add	r3, sp, #48	; 0x30
 8002936:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800293a:	463c      	mov	r4, r7
 800293c:	e717      	b.n	800276e <__kernel_rem_pio2+0x28a>
 800293e:	ab0c      	add	r3, sp, #48	; 0x30
 8002940:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002944:	f7fd fd66 	bl	8000414 <__aeabi_i2d>
 8002948:	4632      	mov	r2, r6
 800294a:	463b      	mov	r3, r7
 800294c:	f7fd fdcc 	bl	80004e8 <__aeabi_dmul>
 8002950:	4652      	mov	r2, sl
 8002952:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8002956:	465b      	mov	r3, fp
 8002958:	4630      	mov	r0, r6
 800295a:	4639      	mov	r1, r7
 800295c:	f7fd fdc4 	bl	80004e8 <__aeabi_dmul>
 8002960:	3d01      	subs	r5, #1
 8002962:	4606      	mov	r6, r0
 8002964:	460f      	mov	r7, r1
 8002966:	e715      	b.n	8002794 <__kernel_rem_pio2+0x2b0>
 8002968:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 800296c:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8002970:	f7fd fdba 	bl	80004e8 <__aeabi_dmul>
 8002974:	4602      	mov	r2, r0
 8002976:	460b      	mov	r3, r1
 8002978:	4650      	mov	r0, sl
 800297a:	4659      	mov	r1, fp
 800297c:	f7fd fbfe 	bl	800017c <__adddf3>
 8002980:	4682      	mov	sl, r0
 8002982:	468b      	mov	fp, r1
 8002984:	3701      	adds	r7, #1
 8002986:	9b02      	ldr	r3, [sp, #8]
 8002988:	429f      	cmp	r7, r3
 800298a:	dc01      	bgt.n	8002990 <__kernel_rem_pio2+0x4ac>
 800298c:	42bd      	cmp	r5, r7
 800298e:	daeb      	bge.n	8002968 <__kernel_rem_pio2+0x484>
 8002990:	ab48      	add	r3, sp, #288	; 0x120
 8002992:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002996:	e9c3 ab00 	strd	sl, fp, [r3]
 800299a:	3501      	adds	r5, #1
 800299c:	e702      	b.n	80027a4 <__kernel_rem_pio2+0x2c0>
 800299e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80029a0:	2b03      	cmp	r3, #3
 80029a2:	d86c      	bhi.n	8002a7e <__kernel_rem_pio2+0x59a>
 80029a4:	e8df f003 	tbb	[pc, r3]
 80029a8:	022f2f59 	.word	0x022f2f59
 80029ac:	9a06      	ldr	r2, [sp, #24]
 80029ae:	ab48      	add	r3, sp, #288	; 0x120
 80029b0:	189d      	adds	r5, r3, r2
 80029b2:	46aa      	mov	sl, r5
 80029b4:	46a3      	mov	fp, r4
 80029b6:	f1bb 0f00 	cmp.w	fp, #0
 80029ba:	f300 8087 	bgt.w	8002acc <__kernel_rem_pio2+0x5e8>
 80029be:	46a2      	mov	sl, r4
 80029c0:	f1ba 0f01 	cmp.w	sl, #1
 80029c4:	f300 809f 	bgt.w	8002b06 <__kernel_rem_pio2+0x622>
 80029c8:	2700      	movs	r7, #0
 80029ca:	463e      	mov	r6, r7
 80029cc:	9d06      	ldr	r5, [sp, #24]
 80029ce:	ab48      	add	r3, sp, #288	; 0x120
 80029d0:	3508      	adds	r5, #8
 80029d2:	441d      	add	r5, r3
 80029d4:	2c01      	cmp	r4, #1
 80029d6:	f300 80b3 	bgt.w	8002b40 <__kernel_rem_pio2+0x65c>
 80029da:	9b00      	ldr	r3, [sp, #0]
 80029dc:	9d48      	ldr	r5, [sp, #288]	; 0x120
 80029de:	9849      	ldr	r0, [sp, #292]	; 0x124
 80029e0:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 80029e2:	994b      	ldr	r1, [sp, #300]	; 0x12c
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f040 80b5 	bne.w	8002b54 <__kernel_rem_pio2+0x670>
 80029ea:	4603      	mov	r3, r0
 80029ec:	462a      	mov	r2, r5
 80029ee:	9804      	ldr	r0, [sp, #16]
 80029f0:	e9c0 2300 	strd	r2, r3, [r0]
 80029f4:	4622      	mov	r2, r4
 80029f6:	460b      	mov	r3, r1
 80029f8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80029fc:	463a      	mov	r2, r7
 80029fe:	4633      	mov	r3, r6
 8002a00:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8002a04:	e03b      	b.n	8002a7e <__kernel_rem_pio2+0x59a>
 8002a06:	f04f 0c00 	mov.w	ip, #0
 8002a0a:	4626      	mov	r6, r4
 8002a0c:	4667      	mov	r7, ip
 8002a0e:	9d06      	ldr	r5, [sp, #24]
 8002a10:	ab48      	add	r3, sp, #288	; 0x120
 8002a12:	3508      	adds	r5, #8
 8002a14:	441d      	add	r5, r3
 8002a16:	2e00      	cmp	r6, #0
 8002a18:	da42      	bge.n	8002aa0 <__kernel_rem_pio2+0x5bc>
 8002a1a:	9b00      	ldr	r3, [sp, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d049      	beq.n	8002ab4 <__kernel_rem_pio2+0x5d0>
 8002a20:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 8002a24:	4662      	mov	r2, ip
 8002a26:	460b      	mov	r3, r1
 8002a28:	9904      	ldr	r1, [sp, #16]
 8002a2a:	2601      	movs	r6, #1
 8002a2c:	e9c1 2300 	strd	r2, r3, [r1]
 8002a30:	a948      	add	r1, sp, #288	; 0x120
 8002a32:	463b      	mov	r3, r7
 8002a34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a38:	f7fd fb9e 	bl	8000178 <__aeabi_dsub>
 8002a3c:	4684      	mov	ip, r0
 8002a3e:	460f      	mov	r7, r1
 8002a40:	ad48      	add	r5, sp, #288	; 0x120
 8002a42:	42b4      	cmp	r4, r6
 8002a44:	da38      	bge.n	8002ab8 <__kernel_rem_pio2+0x5d4>
 8002a46:	9b00      	ldr	r3, [sp, #0]
 8002a48:	b10b      	cbz	r3, 8002a4e <__kernel_rem_pio2+0x56a>
 8002a4a:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8002a4e:	4662      	mov	r2, ip
 8002a50:	463b      	mov	r3, r7
 8002a52:	9904      	ldr	r1, [sp, #16]
 8002a54:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8002a58:	e011      	b.n	8002a7e <__kernel_rem_pio2+0x59a>
 8002a5a:	2700      	movs	r7, #0
 8002a5c:	463d      	mov	r5, r7
 8002a5e:	9b06      	ldr	r3, [sp, #24]
 8002a60:	aa98      	add	r2, sp, #608	; 0x260
 8002a62:	4413      	add	r3, r2
 8002a64:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8002a68:	2c00      	cmp	r4, #0
 8002a6a:	da0f      	bge.n	8002a8c <__kernel_rem_pio2+0x5a8>
 8002a6c:	9b00      	ldr	r3, [sp, #0]
 8002a6e:	b10b      	cbz	r3, 8002a74 <__kernel_rem_pio2+0x590>
 8002a70:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8002a74:	463a      	mov	r2, r7
 8002a76:	462b      	mov	r3, r5
 8002a78:	9904      	ldr	r1, [sp, #16]
 8002a7a:	e9c1 2300 	strd	r2, r3, [r1]
 8002a7e:	9b05      	ldr	r3, [sp, #20]
 8002a80:	f003 0007 	and.w	r0, r3, #7
 8002a84:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8002a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a8c:	4638      	mov	r0, r7
 8002a8e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8002a92:	4629      	mov	r1, r5
 8002a94:	f7fd fb72 	bl	800017c <__adddf3>
 8002a98:	3c01      	subs	r4, #1
 8002a9a:	4607      	mov	r7, r0
 8002a9c:	460d      	mov	r5, r1
 8002a9e:	e7e3      	b.n	8002a68 <__kernel_rem_pio2+0x584>
 8002aa0:	4660      	mov	r0, ip
 8002aa2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8002aa6:	4639      	mov	r1, r7
 8002aa8:	f7fd fb68 	bl	800017c <__adddf3>
 8002aac:	3e01      	subs	r6, #1
 8002aae:	4684      	mov	ip, r0
 8002ab0:	460f      	mov	r7, r1
 8002ab2:	e7b0      	b.n	8002a16 <__kernel_rem_pio2+0x532>
 8002ab4:	4639      	mov	r1, r7
 8002ab6:	e7b5      	b.n	8002a24 <__kernel_rem_pio2+0x540>
 8002ab8:	4660      	mov	r0, ip
 8002aba:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8002abe:	4639      	mov	r1, r7
 8002ac0:	f7fd fb5c 	bl	800017c <__adddf3>
 8002ac4:	3601      	adds	r6, #1
 8002ac6:	4684      	mov	ip, r0
 8002ac8:	460f      	mov	r7, r1
 8002aca:	e7ba      	b.n	8002a42 <__kernel_rem_pio2+0x55e>
 8002acc:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8002ad0:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 8002ad4:	4640      	mov	r0, r8
 8002ad6:	4649      	mov	r1, r9
 8002ad8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002adc:	f7fd fb4e 	bl	800017c <__adddf3>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	4606      	mov	r6, r0
 8002ae6:	460f      	mov	r7, r1
 8002ae8:	4640      	mov	r0, r8
 8002aea:	4649      	mov	r1, r9
 8002aec:	f7fd fb44 	bl	8000178 <__aeabi_dsub>
 8002af0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002af4:	f7fd fb42 	bl	800017c <__adddf3>
 8002af8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002afc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8002b00:	e9ca 6700 	strd	r6, r7, [sl]
 8002b04:	e757      	b.n	80029b6 <__kernel_rem_pio2+0x4d2>
 8002b06:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 8002b0a:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8002b0e:	4630      	mov	r0, r6
 8002b10:	4639      	mov	r1, r7
 8002b12:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002b16:	f7fd fb31 	bl	800017c <__adddf3>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	4680      	mov	r8, r0
 8002b20:	4689      	mov	r9, r1
 8002b22:	4630      	mov	r0, r6
 8002b24:	4639      	mov	r1, r7
 8002b26:	f7fd fb27 	bl	8000178 <__aeabi_dsub>
 8002b2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b2e:	f7fd fb25 	bl	800017c <__adddf3>
 8002b32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002b36:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8002b3a:	e9c5 8900 	strd	r8, r9, [r5]
 8002b3e:	e73f      	b.n	80029c0 <__kernel_rem_pio2+0x4dc>
 8002b40:	4638      	mov	r0, r7
 8002b42:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8002b46:	4631      	mov	r1, r6
 8002b48:	f7fd fb18 	bl	800017c <__adddf3>
 8002b4c:	3c01      	subs	r4, #1
 8002b4e:	4607      	mov	r7, r0
 8002b50:	460e      	mov	r6, r1
 8002b52:	e73f      	b.n	80029d4 <__kernel_rem_pio2+0x4f0>
 8002b54:	9b04      	ldr	r3, [sp, #16]
 8002b56:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8002b5a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8002b5e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8002b62:	601d      	str	r5, [r3, #0]
 8002b64:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8002b68:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8002b6c:	615e      	str	r6, [r3, #20]
 8002b6e:	e786      	b.n	8002a7e <__kernel_rem_pio2+0x59a>
 8002b70:	41700000 	.word	0x41700000
 8002b74:	3e700000 	.word	0x3e700000

08002b78 <__kernel_sin>:
 8002b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b7c:	b086      	sub	sp, #24
 8002b7e:	e9cd 2300 	strd	r2, r3, [sp]
 8002b82:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002b86:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8002b8a:	4682      	mov	sl, r0
 8002b8c:	460c      	mov	r4, r1
 8002b8e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8002b90:	da03      	bge.n	8002b9a <__kernel_sin+0x22>
 8002b92:	f7fd ff43 	bl	8000a1c <__aeabi_d2iz>
 8002b96:	2800      	cmp	r0, #0
 8002b98:	d050      	beq.n	8002c3c <__kernel_sin+0xc4>
 8002b9a:	4652      	mov	r2, sl
 8002b9c:	4623      	mov	r3, r4
 8002b9e:	4650      	mov	r0, sl
 8002ba0:	4621      	mov	r1, r4
 8002ba2:	f7fd fca1 	bl	80004e8 <__aeabi_dmul>
 8002ba6:	4606      	mov	r6, r0
 8002ba8:	460f      	mov	r7, r1
 8002baa:	4602      	mov	r2, r0
 8002bac:	460b      	mov	r3, r1
 8002bae:	4650      	mov	r0, sl
 8002bb0:	4621      	mov	r1, r4
 8002bb2:	f7fd fc99 	bl	80004e8 <__aeabi_dmul>
 8002bb6:	a33e      	add	r3, pc, #248	; (adr r3, 8002cb0 <__kernel_sin+0x138>)
 8002bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbc:	4680      	mov	r8, r0
 8002bbe:	4689      	mov	r9, r1
 8002bc0:	4630      	mov	r0, r6
 8002bc2:	4639      	mov	r1, r7
 8002bc4:	f7fd fc90 	bl	80004e8 <__aeabi_dmul>
 8002bc8:	a33b      	add	r3, pc, #236	; (adr r3, 8002cb8 <__kernel_sin+0x140>)
 8002bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bce:	f7fd fad3 	bl	8000178 <__aeabi_dsub>
 8002bd2:	4632      	mov	r2, r6
 8002bd4:	463b      	mov	r3, r7
 8002bd6:	f7fd fc87 	bl	80004e8 <__aeabi_dmul>
 8002bda:	a339      	add	r3, pc, #228	; (adr r3, 8002cc0 <__kernel_sin+0x148>)
 8002bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be0:	f7fd facc 	bl	800017c <__adddf3>
 8002be4:	4632      	mov	r2, r6
 8002be6:	463b      	mov	r3, r7
 8002be8:	f7fd fc7e 	bl	80004e8 <__aeabi_dmul>
 8002bec:	a336      	add	r3, pc, #216	; (adr r3, 8002cc8 <__kernel_sin+0x150>)
 8002bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf2:	f7fd fac1 	bl	8000178 <__aeabi_dsub>
 8002bf6:	4632      	mov	r2, r6
 8002bf8:	463b      	mov	r3, r7
 8002bfa:	f7fd fc75 	bl	80004e8 <__aeabi_dmul>
 8002bfe:	a334      	add	r3, pc, #208	; (adr r3, 8002cd0 <__kernel_sin+0x158>)
 8002c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c04:	f7fd faba 	bl	800017c <__adddf3>
 8002c08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c0c:	b9dd      	cbnz	r5, 8002c46 <__kernel_sin+0xce>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	4630      	mov	r0, r6
 8002c14:	4639      	mov	r1, r7
 8002c16:	f7fd fc67 	bl	80004e8 <__aeabi_dmul>
 8002c1a:	a32f      	add	r3, pc, #188	; (adr r3, 8002cd8 <__kernel_sin+0x160>)
 8002c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c20:	f7fd faaa 	bl	8000178 <__aeabi_dsub>
 8002c24:	4642      	mov	r2, r8
 8002c26:	464b      	mov	r3, r9
 8002c28:	f7fd fc5e 	bl	80004e8 <__aeabi_dmul>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4650      	mov	r0, sl
 8002c32:	4621      	mov	r1, r4
 8002c34:	f7fd faa2 	bl	800017c <__adddf3>
 8002c38:	4682      	mov	sl, r0
 8002c3a:	460c      	mov	r4, r1
 8002c3c:	4650      	mov	r0, sl
 8002c3e:	4621      	mov	r1, r4
 8002c40:	b006      	add	sp, #24
 8002c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c46:	2200      	movs	r2, #0
 8002c48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002c4c:	4b24      	ldr	r3, [pc, #144]	; (8002ce0 <__kernel_sin+0x168>)
 8002c4e:	f7fd fc4b 	bl	80004e8 <__aeabi_dmul>
 8002c52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002c56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002c5a:	4640      	mov	r0, r8
 8002c5c:	4649      	mov	r1, r9
 8002c5e:	f7fd fc43 	bl	80004e8 <__aeabi_dmul>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002c6a:	f7fd fa85 	bl	8000178 <__aeabi_dsub>
 8002c6e:	4632      	mov	r2, r6
 8002c70:	463b      	mov	r3, r7
 8002c72:	f7fd fc39 	bl	80004e8 <__aeabi_dmul>
 8002c76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002c7a:	f7fd fa7d 	bl	8000178 <__aeabi_dsub>
 8002c7e:	a316      	add	r3, pc, #88	; (adr r3, 8002cd8 <__kernel_sin+0x160>)
 8002c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c84:	4606      	mov	r6, r0
 8002c86:	460f      	mov	r7, r1
 8002c88:	4640      	mov	r0, r8
 8002c8a:	4649      	mov	r1, r9
 8002c8c:	f7fd fc2c 	bl	80004e8 <__aeabi_dmul>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4630      	mov	r0, r6
 8002c96:	4639      	mov	r1, r7
 8002c98:	f7fd fa70 	bl	800017c <__adddf3>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4650      	mov	r0, sl
 8002ca2:	4621      	mov	r1, r4
 8002ca4:	f7fd fa68 	bl	8000178 <__aeabi_dsub>
 8002ca8:	e7c6      	b.n	8002c38 <__kernel_sin+0xc0>
 8002caa:	bf00      	nop
 8002cac:	f3af 8000 	nop.w
 8002cb0:	5acfd57c 	.word	0x5acfd57c
 8002cb4:	3de5d93a 	.word	0x3de5d93a
 8002cb8:	8a2b9ceb 	.word	0x8a2b9ceb
 8002cbc:	3e5ae5e6 	.word	0x3e5ae5e6
 8002cc0:	57b1fe7d 	.word	0x57b1fe7d
 8002cc4:	3ec71de3 	.word	0x3ec71de3
 8002cc8:	19c161d5 	.word	0x19c161d5
 8002ccc:	3f2a01a0 	.word	0x3f2a01a0
 8002cd0:	1110f8a6 	.word	0x1110f8a6
 8002cd4:	3f811111 	.word	0x3f811111
 8002cd8:	55555549 	.word	0x55555549
 8002cdc:	3fc55555 	.word	0x3fc55555
 8002ce0:	3fe00000 	.word	0x3fe00000

08002ce4 <__kernel_cosf>:
 8002ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ce8:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8002cec:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8002cf0:	4606      	mov	r6, r0
 8002cf2:	4688      	mov	r8, r1
 8002cf4:	da03      	bge.n	8002cfe <__kernel_cosf+0x1a>
 8002cf6:	f7fe f98d 	bl	8001014 <__aeabi_f2iz>
 8002cfa:	2800      	cmp	r0, #0
 8002cfc:	d05c      	beq.n	8002db8 <__kernel_cosf+0xd4>
 8002cfe:	4631      	mov	r1, r6
 8002d00:	4630      	mov	r0, r6
 8002d02:	f7fd ffc1 	bl	8000c88 <__aeabi_fmul>
 8002d06:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002d0a:	4605      	mov	r5, r0
 8002d0c:	f7fd ffbc 	bl	8000c88 <__aeabi_fmul>
 8002d10:	492b      	ldr	r1, [pc, #172]	; (8002dc0 <__kernel_cosf+0xdc>)
 8002d12:	4607      	mov	r7, r0
 8002d14:	4628      	mov	r0, r5
 8002d16:	f7fd ffb7 	bl	8000c88 <__aeabi_fmul>
 8002d1a:	492a      	ldr	r1, [pc, #168]	; (8002dc4 <__kernel_cosf+0xe0>)
 8002d1c:	f7fd feac 	bl	8000a78 <__addsf3>
 8002d20:	4629      	mov	r1, r5
 8002d22:	f7fd ffb1 	bl	8000c88 <__aeabi_fmul>
 8002d26:	4928      	ldr	r1, [pc, #160]	; (8002dc8 <__kernel_cosf+0xe4>)
 8002d28:	f7fd fea4 	bl	8000a74 <__aeabi_fsub>
 8002d2c:	4629      	mov	r1, r5
 8002d2e:	f7fd ffab 	bl	8000c88 <__aeabi_fmul>
 8002d32:	4926      	ldr	r1, [pc, #152]	; (8002dcc <__kernel_cosf+0xe8>)
 8002d34:	f7fd fea0 	bl	8000a78 <__addsf3>
 8002d38:	4629      	mov	r1, r5
 8002d3a:	f7fd ffa5 	bl	8000c88 <__aeabi_fmul>
 8002d3e:	4924      	ldr	r1, [pc, #144]	; (8002dd0 <__kernel_cosf+0xec>)
 8002d40:	f7fd fe98 	bl	8000a74 <__aeabi_fsub>
 8002d44:	4629      	mov	r1, r5
 8002d46:	f7fd ff9f 	bl	8000c88 <__aeabi_fmul>
 8002d4a:	4922      	ldr	r1, [pc, #136]	; (8002dd4 <__kernel_cosf+0xf0>)
 8002d4c:	f7fd fe94 	bl	8000a78 <__addsf3>
 8002d50:	4629      	mov	r1, r5
 8002d52:	f7fd ff99 	bl	8000c88 <__aeabi_fmul>
 8002d56:	4629      	mov	r1, r5
 8002d58:	f7fd ff96 	bl	8000c88 <__aeabi_fmul>
 8002d5c:	4641      	mov	r1, r8
 8002d5e:	4605      	mov	r5, r0
 8002d60:	4630      	mov	r0, r6
 8002d62:	f7fd ff91 	bl	8000c88 <__aeabi_fmul>
 8002d66:	4601      	mov	r1, r0
 8002d68:	4628      	mov	r0, r5
 8002d6a:	f7fd fe83 	bl	8000a74 <__aeabi_fsub>
 8002d6e:	4b1a      	ldr	r3, [pc, #104]	; (8002dd8 <__kernel_cosf+0xf4>)
 8002d70:	4605      	mov	r5, r0
 8002d72:	429c      	cmp	r4, r3
 8002d74:	dc0a      	bgt.n	8002d8c <__kernel_cosf+0xa8>
 8002d76:	4601      	mov	r1, r0
 8002d78:	4638      	mov	r0, r7
 8002d7a:	f7fd fe7b 	bl	8000a74 <__aeabi_fsub>
 8002d7e:	4601      	mov	r1, r0
 8002d80:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002d84:	f7fd fe76 	bl	8000a74 <__aeabi_fsub>
 8002d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d8c:	4b13      	ldr	r3, [pc, #76]	; (8002ddc <__kernel_cosf+0xf8>)
 8002d8e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002d92:	429c      	cmp	r4, r3
 8002d94:	bfcc      	ite	gt
 8002d96:	4c12      	ldrgt	r4, [pc, #72]	; (8002de0 <__kernel_cosf+0xfc>)
 8002d98:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8002d9c:	4621      	mov	r1, r4
 8002d9e:	f7fd fe69 	bl	8000a74 <__aeabi_fsub>
 8002da2:	4621      	mov	r1, r4
 8002da4:	4606      	mov	r6, r0
 8002da6:	4638      	mov	r0, r7
 8002da8:	f7fd fe64 	bl	8000a74 <__aeabi_fsub>
 8002dac:	4629      	mov	r1, r5
 8002dae:	f7fd fe61 	bl	8000a74 <__aeabi_fsub>
 8002db2:	4601      	mov	r1, r0
 8002db4:	4630      	mov	r0, r6
 8002db6:	e7e5      	b.n	8002d84 <__kernel_cosf+0xa0>
 8002db8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002dbc:	e7e4      	b.n	8002d88 <__kernel_cosf+0xa4>
 8002dbe:	bf00      	nop
 8002dc0:	ad47d74e 	.word	0xad47d74e
 8002dc4:	310f74f6 	.word	0x310f74f6
 8002dc8:	3493f27c 	.word	0x3493f27c
 8002dcc:	37d00d01 	.word	0x37d00d01
 8002dd0:	3ab60b61 	.word	0x3ab60b61
 8002dd4:	3d2aaaab 	.word	0x3d2aaaab
 8002dd8:	3e999999 	.word	0x3e999999
 8002ddc:	3f480000 	.word	0x3f480000
 8002de0:	3e900000 	.word	0x3e900000

08002de4 <__kernel_rem_pio2f>:
 8002de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002de8:	b0d9      	sub	sp, #356	; 0x164
 8002dea:	9304      	str	r3, [sp, #16]
 8002dec:	9101      	str	r1, [sp, #4]
 8002dee:	4bc3      	ldr	r3, [pc, #780]	; (80030fc <__kernel_rem_pio2f+0x318>)
 8002df0:	9962      	ldr	r1, [sp, #392]	; 0x188
 8002df2:	1ed4      	subs	r4, r2, #3
 8002df4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002df8:	2500      	movs	r5, #0
 8002dfa:	9302      	str	r3, [sp, #8]
 8002dfc:	9b04      	ldr	r3, [sp, #16]
 8002dfe:	f04f 0a00 	mov.w	sl, #0
 8002e02:	3b01      	subs	r3, #1
 8002e04:	9303      	str	r3, [sp, #12]
 8002e06:	2308      	movs	r3, #8
 8002e08:	fb94 f4f3 	sdiv	r4, r4, r3
 8002e0c:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8002e10:	1c66      	adds	r6, r4, #1
 8002e12:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 8002e16:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8002e1a:	eb03 0802 	add.w	r8, r3, r2
 8002e1e:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8002e20:	1aa7      	subs	r7, r4, r2
 8002e22:	9005      	str	r0, [sp, #20]
 8002e24:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8002e28:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 8002e2c:	4545      	cmp	r5, r8
 8002e2e:	dd7f      	ble.n	8002f30 <__kernel_rem_pio2f+0x14c>
 8002e30:	f04f 0800 	mov.w	r8, #0
 8002e34:	f04f 0a00 	mov.w	sl, #0
 8002e38:	f06f 0b03 	mvn.w	fp, #3
 8002e3c:	9b04      	ldr	r3, [sp, #16]
 8002e3e:	aa1c      	add	r2, sp, #112	; 0x70
 8002e40:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8002e44:	ab44      	add	r3, sp, #272	; 0x110
 8002e46:	9a02      	ldr	r2, [sp, #8]
 8002e48:	4590      	cmp	r8, r2
 8002e4a:	f340 8097 	ble.w	8002f7c <__kernel_rem_pio2f+0x198>
 8002e4e:	4613      	mov	r3, r2
 8002e50:	aa08      	add	r2, sp, #32
 8002e52:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002e56:	9307      	str	r3, [sp, #28]
 8002e58:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8002e5a:	9f02      	ldr	r7, [sp, #8]
 8002e5c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002e60:	9306      	str	r3, [sp, #24]
 8002e62:	46ba      	mov	sl, r7
 8002e64:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 8002e68:	ab58      	add	r3, sp, #352	; 0x160
 8002e6a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8002e6e:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8002e72:	ad07      	add	r5, sp, #28
 8002e74:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 8002e78:	f1ba 0f00 	cmp.w	sl, #0
 8002e7c:	f300 8081 	bgt.w	8002f82 <__kernel_rem_pio2f+0x19e>
 8002e80:	4631      	mov	r1, r6
 8002e82:	4620      	mov	r0, r4
 8002e84:	f000 fbfe 	bl	8003684 <scalbnf>
 8002e88:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	f7fd fefb 	bl	8000c88 <__aeabi_fmul>
 8002e92:	f000 fbb7 	bl	8003604 <floorf>
 8002e96:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002e9a:	f7fd fef5 	bl	8000c88 <__aeabi_fmul>
 8002e9e:	4601      	mov	r1, r0
 8002ea0:	4620      	mov	r0, r4
 8002ea2:	f7fd fde7 	bl	8000a74 <__aeabi_fsub>
 8002ea6:	4604      	mov	r4, r0
 8002ea8:	f7fe f8b4 	bl	8001014 <__aeabi_f2iz>
 8002eac:	4681      	mov	r9, r0
 8002eae:	f7fd fe97 	bl	8000be0 <__aeabi_i2f>
 8002eb2:	4601      	mov	r1, r0
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	f7fd fddd 	bl	8000a74 <__aeabi_fsub>
 8002eba:	2e00      	cmp	r6, #0
 8002ebc:	4604      	mov	r4, r0
 8002ebe:	dd7e      	ble.n	8002fbe <__kernel_rem_pio2f+0x1da>
 8002ec0:	1e7b      	subs	r3, r7, #1
 8002ec2:	aa08      	add	r2, sp, #32
 8002ec4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8002ec8:	f1c6 0208 	rsb	r2, r6, #8
 8002ecc:	fa45 f002 	asr.w	r0, r5, r2
 8002ed0:	4481      	add	r9, r0
 8002ed2:	4090      	lsls	r0, r2
 8002ed4:	1a2d      	subs	r5, r5, r0
 8002ed6:	aa08      	add	r2, sp, #32
 8002ed8:	f1c6 0007 	rsb	r0, r6, #7
 8002edc:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 8002ee0:	4105      	asrs	r5, r0
 8002ee2:	2d00      	cmp	r5, #0
 8002ee4:	dd79      	ble.n	8002fda <__kernel_rem_pio2f+0x1f6>
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	4690      	mov	r8, r2
 8002eea:	f109 0901 	add.w	r9, r9, #1
 8002eee:	4297      	cmp	r7, r2
 8002ef0:	f300 80ae 	bgt.w	8003050 <__kernel_rem_pio2f+0x26c>
 8002ef4:	2e00      	cmp	r6, #0
 8002ef6:	dd05      	ble.n	8002f04 <__kernel_rem_pio2f+0x120>
 8002ef8:	2e01      	cmp	r6, #1
 8002efa:	f000 80c0 	beq.w	800307e <__kernel_rem_pio2f+0x29a>
 8002efe:	2e02      	cmp	r6, #2
 8002f00:	f000 80c7 	beq.w	8003092 <__kernel_rem_pio2f+0x2ae>
 8002f04:	2d02      	cmp	r5, #2
 8002f06:	d168      	bne.n	8002fda <__kernel_rem_pio2f+0x1f6>
 8002f08:	4621      	mov	r1, r4
 8002f0a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002f0e:	f7fd fdb1 	bl	8000a74 <__aeabi_fsub>
 8002f12:	4604      	mov	r4, r0
 8002f14:	f1b8 0f00 	cmp.w	r8, #0
 8002f18:	d05f      	beq.n	8002fda <__kernel_rem_pio2f+0x1f6>
 8002f1a:	4631      	mov	r1, r6
 8002f1c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002f20:	f000 fbb0 	bl	8003684 <scalbnf>
 8002f24:	4601      	mov	r1, r0
 8002f26:	4620      	mov	r0, r4
 8002f28:	f7fd fda4 	bl	8000a74 <__aeabi_fsub>
 8002f2c:	4604      	mov	r4, r0
 8002f2e:	e054      	b.n	8002fda <__kernel_rem_pio2f+0x1f6>
 8002f30:	42ef      	cmn	r7, r5
 8002f32:	d407      	bmi.n	8002f44 <__kernel_rem_pio2f+0x160>
 8002f34:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8002f38:	f7fd fe52 	bl	8000be0 <__aeabi_i2f>
 8002f3c:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8002f40:	3501      	adds	r5, #1
 8002f42:	e773      	b.n	8002e2c <__kernel_rem_pio2f+0x48>
 8002f44:	4650      	mov	r0, sl
 8002f46:	e7f9      	b.n	8002f3c <__kernel_rem_pio2f+0x158>
 8002f48:	fb0b 5207 	mla	r2, fp, r7, r5
 8002f4c:	9306      	str	r3, [sp, #24]
 8002f4e:	9b05      	ldr	r3, [sp, #20]
 8002f50:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8002f54:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 8002f58:	f7fd fe96 	bl	8000c88 <__aeabi_fmul>
 8002f5c:	4601      	mov	r1, r0
 8002f5e:	4648      	mov	r0, r9
 8002f60:	f7fd fd8a 	bl	8000a78 <__addsf3>
 8002f64:	4681      	mov	r9, r0
 8002f66:	9b06      	ldr	r3, [sp, #24]
 8002f68:	3701      	adds	r7, #1
 8002f6a:	9a03      	ldr	r2, [sp, #12]
 8002f6c:	4297      	cmp	r7, r2
 8002f6e:	ddeb      	ble.n	8002f48 <__kernel_rem_pio2f+0x164>
 8002f70:	f843 9028 	str.w	r9, [r3, r8, lsl #2]
 8002f74:	3504      	adds	r5, #4
 8002f76:	f108 0801 	add.w	r8, r8, #1
 8002f7a:	e764      	b.n	8002e46 <__kernel_rem_pio2f+0x62>
 8002f7c:	46d1      	mov	r9, sl
 8002f7e:	2700      	movs	r7, #0
 8002f80:	e7f3      	b.n	8002f6a <__kernel_rem_pio2f+0x186>
 8002f82:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8002f86:	4620      	mov	r0, r4
 8002f88:	f7fd fe7e 	bl	8000c88 <__aeabi_fmul>
 8002f8c:	f7fe f842 	bl	8001014 <__aeabi_f2iz>
 8002f90:	f7fd fe26 	bl	8000be0 <__aeabi_i2f>
 8002f94:	4641      	mov	r1, r8
 8002f96:	4683      	mov	fp, r0
 8002f98:	f7fd fe76 	bl	8000c88 <__aeabi_fmul>
 8002f9c:	4601      	mov	r1, r0
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	f7fd fd68 	bl	8000a74 <__aeabi_fsub>
 8002fa4:	f7fe f836 	bl	8001014 <__aeabi_f2iz>
 8002fa8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002fac:	f845 0f04 	str.w	r0, [r5, #4]!
 8002fb0:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 8002fb4:	4658      	mov	r0, fp
 8002fb6:	f7fd fd5f 	bl	8000a78 <__addsf3>
 8002fba:	4604      	mov	r4, r0
 8002fbc:	e75c      	b.n	8002e78 <__kernel_rem_pio2f+0x94>
 8002fbe:	d105      	bne.n	8002fcc <__kernel_rem_pio2f+0x1e8>
 8002fc0:	1e7b      	subs	r3, r7, #1
 8002fc2:	aa08      	add	r2, sp, #32
 8002fc4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8002fc8:	122d      	asrs	r5, r5, #8
 8002fca:	e78a      	b.n	8002ee2 <__kernel_rem_pio2f+0xfe>
 8002fcc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002fd0:	f7fe f80c 	bl	8000fec <__aeabi_fcmpge>
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	d139      	bne.n	800304c <__kernel_rem_pio2f+0x268>
 8002fd8:	4605      	mov	r5, r0
 8002fda:	2100      	movs	r1, #0
 8002fdc:	4620      	mov	r0, r4
 8002fde:	f7fd ffe7 	bl	8000fb0 <__aeabi_fcmpeq>
 8002fe2:	2800      	cmp	r0, #0
 8002fe4:	f000 80a0 	beq.w	8003128 <__kernel_rem_pio2f+0x344>
 8002fe8:	1e7c      	subs	r4, r7, #1
 8002fea:	4623      	mov	r3, r4
 8002fec:	2200      	movs	r2, #0
 8002fee:	9902      	ldr	r1, [sp, #8]
 8002ff0:	428b      	cmp	r3, r1
 8002ff2:	da55      	bge.n	80030a0 <__kernel_rem_pio2f+0x2bc>
 8002ff4:	2a00      	cmp	r2, #0
 8002ff6:	d07e      	beq.n	80030f6 <__kernel_rem_pio2f+0x312>
 8002ff8:	ab08      	add	r3, sp, #32
 8002ffa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002ffe:	3e08      	subs	r6, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	f000 808f 	beq.w	8003124 <__kernel_rem_pio2f+0x340>
 8003006:	4631      	mov	r1, r6
 8003008:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800300c:	f000 fb3a 	bl	8003684 <scalbnf>
 8003010:	46a0      	mov	r8, r4
 8003012:	4682      	mov	sl, r0
 8003014:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
 8003018:	af44      	add	r7, sp, #272	; 0x110
 800301a:	f1b8 0f00 	cmp.w	r8, #0
 800301e:	f280 80b5 	bge.w	800318c <__kernel_rem_pio2f+0x3a8>
 8003022:	f04f 0a00 	mov.w	sl, #0
 8003026:	2300      	movs	r3, #0
 8003028:	00a6      	lsls	r6, r4, #2
 800302a:	4a35      	ldr	r2, [pc, #212]	; (8003100 <__kernel_rem_pio2f+0x31c>)
 800302c:	4437      	add	r7, r6
 800302e:	eba4 010a 	sub.w	r1, r4, sl
 8003032:	2900      	cmp	r1, #0
 8003034:	f280 80db 	bge.w	80031ee <__kernel_rem_pio2f+0x40a>
 8003038:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800303a:	2b03      	cmp	r3, #3
 800303c:	f200 80ff 	bhi.w	800323e <__kernel_rem_pio2f+0x45a>
 8003040:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003044:	01200102 	.word	0x01200102
 8003048:	00d90120 	.word	0x00d90120
 800304c:	2502      	movs	r5, #2
 800304e:	e74a      	b.n	8002ee6 <__kernel_rem_pio2f+0x102>
 8003050:	ab08      	add	r3, sp, #32
 8003052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003056:	f1b8 0f00 	cmp.w	r8, #0
 800305a:	d109      	bne.n	8003070 <__kernel_rem_pio2f+0x28c>
 800305c:	b12b      	cbz	r3, 800306a <__kernel_rem_pio2f+0x286>
 800305e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8003062:	a908      	add	r1, sp, #32
 8003064:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003068:	2301      	movs	r3, #1
 800306a:	3201      	adds	r2, #1
 800306c:	4698      	mov	r8, r3
 800306e:	e73e      	b.n	8002eee <__kernel_rem_pio2f+0x10a>
 8003070:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8003074:	a908      	add	r1, sp, #32
 8003076:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800307a:	4643      	mov	r3, r8
 800307c:	e7f5      	b.n	800306a <__kernel_rem_pio2f+0x286>
 800307e:	1e7a      	subs	r2, r7, #1
 8003080:	ab08      	add	r3, sp, #32
 8003082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003086:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800308a:	a908      	add	r1, sp, #32
 800308c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003090:	e738      	b.n	8002f04 <__kernel_rem_pio2f+0x120>
 8003092:	1e7a      	subs	r2, r7, #1
 8003094:	ab08      	add	r3, sp, #32
 8003096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800309a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800309e:	e7f4      	b.n	800308a <__kernel_rem_pio2f+0x2a6>
 80030a0:	a908      	add	r1, sp, #32
 80030a2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	430a      	orrs	r2, r1
 80030aa:	e7a0      	b.n	8002fee <__kernel_rem_pio2f+0x20a>
 80030ac:	3301      	adds	r3, #1
 80030ae:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80030b2:	2900      	cmp	r1, #0
 80030b4:	d0fa      	beq.n	80030ac <__kernel_rem_pio2f+0x2c8>
 80030b6:	f06f 0803 	mvn.w	r8, #3
 80030ba:	9a04      	ldr	r2, [sp, #16]
 80030bc:	1c7d      	adds	r5, r7, #1
 80030be:	18bc      	adds	r4, r7, r2
 80030c0:	aa1c      	add	r2, sp, #112	; 0x70
 80030c2:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80030c6:	441f      	add	r7, r3
 80030c8:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 80030cc:	42af      	cmp	r7, r5
 80030ce:	f6ff aec8 	blt.w	8002e62 <__kernel_rem_pio2f+0x7e>
 80030d2:	9b06      	ldr	r3, [sp, #24]
 80030d4:	f04f 0a00 	mov.w	sl, #0
 80030d8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80030dc:	f7fd fd80 	bl	8000be0 <__aeabi_i2f>
 80030e0:	f04f 0b00 	mov.w	fp, #0
 80030e4:	6020      	str	r0, [r4, #0]
 80030e6:	9b03      	ldr	r3, [sp, #12]
 80030e8:	459a      	cmp	sl, r3
 80030ea:	dd0b      	ble.n	8003104 <__kernel_rem_pio2f+0x320>
 80030ec:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 80030f0:	3404      	adds	r4, #4
 80030f2:	3501      	adds	r5, #1
 80030f4:	e7ea      	b.n	80030cc <__kernel_rem_pio2f+0x2e8>
 80030f6:	9a07      	ldr	r2, [sp, #28]
 80030f8:	2301      	movs	r3, #1
 80030fa:	e7d8      	b.n	80030ae <__kernel_rem_pio2f+0x2ca>
 80030fc:	08003cf4 	.word	0x08003cf4
 8003100:	08003cc8 	.word	0x08003cc8
 8003104:	fb08 f30a 	mul.w	r3, r8, sl
 8003108:	9a05      	ldr	r2, [sp, #20]
 800310a:	58e0      	ldr	r0, [r4, r3]
 800310c:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 8003110:	f7fd fdba 	bl	8000c88 <__aeabi_fmul>
 8003114:	4601      	mov	r1, r0
 8003116:	4658      	mov	r0, fp
 8003118:	f7fd fcae 	bl	8000a78 <__addsf3>
 800311c:	f10a 0a01 	add.w	sl, sl, #1
 8003120:	4683      	mov	fp, r0
 8003122:	e7e0      	b.n	80030e6 <__kernel_rem_pio2f+0x302>
 8003124:	3c01      	subs	r4, #1
 8003126:	e767      	b.n	8002ff8 <__kernel_rem_pio2f+0x214>
 8003128:	4271      	negs	r1, r6
 800312a:	4620      	mov	r0, r4
 800312c:	f000 faaa 	bl	8003684 <scalbnf>
 8003130:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003134:	4604      	mov	r4, r0
 8003136:	f7fd ff59 	bl	8000fec <__aeabi_fcmpge>
 800313a:	b1f8      	cbz	r0, 800317c <__kernel_rem_pio2f+0x398>
 800313c:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8003140:	4620      	mov	r0, r4
 8003142:	f7fd fda1 	bl	8000c88 <__aeabi_fmul>
 8003146:	f7fd ff65 	bl	8001014 <__aeabi_f2iz>
 800314a:	f7fd fd49 	bl	8000be0 <__aeabi_i2f>
 800314e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003152:	4680      	mov	r8, r0
 8003154:	f7fd fd98 	bl	8000c88 <__aeabi_fmul>
 8003158:	4601      	mov	r1, r0
 800315a:	4620      	mov	r0, r4
 800315c:	f7fd fc8a 	bl	8000a74 <__aeabi_fsub>
 8003160:	f7fd ff58 	bl	8001014 <__aeabi_f2iz>
 8003164:	ab08      	add	r3, sp, #32
 8003166:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800316a:	4640      	mov	r0, r8
 800316c:	f7fd ff52 	bl	8001014 <__aeabi_f2iz>
 8003170:	1c7c      	adds	r4, r7, #1
 8003172:	ab08      	add	r3, sp, #32
 8003174:	3608      	adds	r6, #8
 8003176:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800317a:	e744      	b.n	8003006 <__kernel_rem_pio2f+0x222>
 800317c:	4620      	mov	r0, r4
 800317e:	f7fd ff49 	bl	8001014 <__aeabi_f2iz>
 8003182:	ab08      	add	r3, sp, #32
 8003184:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8003188:	463c      	mov	r4, r7
 800318a:	e73c      	b.n	8003006 <__kernel_rem_pio2f+0x222>
 800318c:	ab08      	add	r3, sp, #32
 800318e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003192:	f7fd fd25 	bl	8000be0 <__aeabi_i2f>
 8003196:	4651      	mov	r1, sl
 8003198:	f7fd fd76 	bl	8000c88 <__aeabi_fmul>
 800319c:	4631      	mov	r1, r6
 800319e:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 80031a2:	4650      	mov	r0, sl
 80031a4:	f7fd fd70 	bl	8000c88 <__aeabi_fmul>
 80031a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80031ac:	4682      	mov	sl, r0
 80031ae:	e734      	b.n	800301a <__kernel_rem_pio2f+0x236>
 80031b0:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 80031b4:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 80031b8:	9304      	str	r3, [sp, #16]
 80031ba:	9203      	str	r2, [sp, #12]
 80031bc:	f7fd fd64 	bl	8000c88 <__aeabi_fmul>
 80031c0:	4601      	mov	r1, r0
 80031c2:	4658      	mov	r0, fp
 80031c4:	f7fd fc58 	bl	8000a78 <__addsf3>
 80031c8:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 80031cc:	4683      	mov	fp, r0
 80031ce:	f108 0801 	add.w	r8, r8, #1
 80031d2:	9902      	ldr	r1, [sp, #8]
 80031d4:	4588      	cmp	r8, r1
 80031d6:	dc01      	bgt.n	80031dc <__kernel_rem_pio2f+0x3f8>
 80031d8:	45c2      	cmp	sl, r8
 80031da:	dae9      	bge.n	80031b0 <__kernel_rem_pio2f+0x3cc>
 80031dc:	a958      	add	r1, sp, #352	; 0x160
 80031de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80031e2:	f841 bca0 	str.w	fp, [r1, #-160]
 80031e6:	f10a 0a01 	add.w	sl, sl, #1
 80031ea:	3f04      	subs	r7, #4
 80031ec:	e71f      	b.n	800302e <__kernel_rem_pio2f+0x24a>
 80031ee:	469b      	mov	fp, r3
 80031f0:	f04f 0800 	mov.w	r8, #0
 80031f4:	e7ed      	b.n	80031d2 <__kernel_rem_pio2f+0x3ee>
 80031f6:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 80031fa:	4456      	add	r6, sl
 80031fc:	4637      	mov	r7, r6
 80031fe:	46a0      	mov	r8, r4
 8003200:	f1b8 0f00 	cmp.w	r8, #0
 8003204:	dc4a      	bgt.n	800329c <__kernel_rem_pio2f+0x4b8>
 8003206:	4627      	mov	r7, r4
 8003208:	2f01      	cmp	r7, #1
 800320a:	dc60      	bgt.n	80032ce <__kernel_rem_pio2f+0x4ea>
 800320c:	2000      	movs	r0, #0
 800320e:	2c01      	cmp	r4, #1
 8003210:	dc74      	bgt.n	80032fc <__kernel_rem_pio2f+0x518>
 8003212:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 8003214:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8003216:	2d00      	cmp	r5, #0
 8003218:	d176      	bne.n	8003308 <__kernel_rem_pio2f+0x524>
 800321a:	9901      	ldr	r1, [sp, #4]
 800321c:	600a      	str	r2, [r1, #0]
 800321e:	460a      	mov	r2, r1
 8003220:	604b      	str	r3, [r1, #4]
 8003222:	6090      	str	r0, [r2, #8]
 8003224:	e00b      	b.n	800323e <__kernel_rem_pio2f+0x45a>
 8003226:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 800322a:	f7fd fc25 	bl	8000a78 <__addsf3>
 800322e:	3c01      	subs	r4, #1
 8003230:	2c00      	cmp	r4, #0
 8003232:	daf8      	bge.n	8003226 <__kernel_rem_pio2f+0x442>
 8003234:	b10d      	cbz	r5, 800323a <__kernel_rem_pio2f+0x456>
 8003236:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800323a:	9b01      	ldr	r3, [sp, #4]
 800323c:	6018      	str	r0, [r3, #0]
 800323e:	f009 0007 	and.w	r0, r9, #7
 8003242:	b059      	add	sp, #356	; 0x164
 8003244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003248:	2000      	movs	r0, #0
 800324a:	ae30      	add	r6, sp, #192	; 0xc0
 800324c:	e7f0      	b.n	8003230 <__kernel_rem_pio2f+0x44c>
 800324e:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8003252:	f7fd fc11 	bl	8000a78 <__addsf3>
 8003256:	3e01      	subs	r6, #1
 8003258:	2e00      	cmp	r6, #0
 800325a:	daf8      	bge.n	800324e <__kernel_rem_pio2f+0x46a>
 800325c:	b1b5      	cbz	r5, 800328c <__kernel_rem_pio2f+0x4a8>
 800325e:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8003262:	9a01      	ldr	r2, [sp, #4]
 8003264:	af58      	add	r7, sp, #352	; 0x160
 8003266:	4601      	mov	r1, r0
 8003268:	6013      	str	r3, [r2, #0]
 800326a:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 800326e:	f7fd fc01 	bl	8000a74 <__aeabi_fsub>
 8003272:	2601      	movs	r6, #1
 8003274:	42b4      	cmp	r4, r6
 8003276:	da0b      	bge.n	8003290 <__kernel_rem_pio2f+0x4ac>
 8003278:	b10d      	cbz	r5, 800327e <__kernel_rem_pio2f+0x49a>
 800327a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800327e:	9b01      	ldr	r3, [sp, #4]
 8003280:	6058      	str	r0, [r3, #4]
 8003282:	e7dc      	b.n	800323e <__kernel_rem_pio2f+0x45a>
 8003284:	4626      	mov	r6, r4
 8003286:	2000      	movs	r0, #0
 8003288:	af30      	add	r7, sp, #192	; 0xc0
 800328a:	e7e5      	b.n	8003258 <__kernel_rem_pio2f+0x474>
 800328c:	4603      	mov	r3, r0
 800328e:	e7e8      	b.n	8003262 <__kernel_rem_pio2f+0x47e>
 8003290:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8003294:	f7fd fbf0 	bl	8000a78 <__addsf3>
 8003298:	3601      	adds	r6, #1
 800329a:	e7eb      	b.n	8003274 <__kernel_rem_pio2f+0x490>
 800329c:	f857 2d04 	ldr.w	r2, [r7, #-4]!
 80032a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4610      	mov	r0, r2
 80032a8:	4619      	mov	r1, r3
 80032aa:	9303      	str	r3, [sp, #12]
 80032ac:	9202      	str	r2, [sp, #8]
 80032ae:	f7fd fbe3 	bl	8000a78 <__addsf3>
 80032b2:	9a02      	ldr	r2, [sp, #8]
 80032b4:	4601      	mov	r1, r0
 80032b6:	4683      	mov	fp, r0
 80032b8:	4610      	mov	r0, r2
 80032ba:	f7fd fbdb 	bl	8000a74 <__aeabi_fsub>
 80032be:	9b03      	ldr	r3, [sp, #12]
 80032c0:	4619      	mov	r1, r3
 80032c2:	f7fd fbd9 	bl	8000a78 <__addsf3>
 80032c6:	f8c7 b000 	str.w	fp, [r7]
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	e798      	b.n	8003200 <__kernel_rem_pio2f+0x41c>
 80032ce:	f856 3d04 	ldr.w	r3, [r6, #-4]!
 80032d2:	3f01      	subs	r7, #1
 80032d4:	f8d6 b004 	ldr.w	fp, [r6, #4]
 80032d8:	4618      	mov	r0, r3
 80032da:	4659      	mov	r1, fp
 80032dc:	9302      	str	r3, [sp, #8]
 80032de:	f7fd fbcb 	bl	8000a78 <__addsf3>
 80032e2:	9b02      	ldr	r3, [sp, #8]
 80032e4:	4601      	mov	r1, r0
 80032e6:	4680      	mov	r8, r0
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7fd fbc3 	bl	8000a74 <__aeabi_fsub>
 80032ee:	4659      	mov	r1, fp
 80032f0:	f7fd fbc2 	bl	8000a78 <__addsf3>
 80032f4:	f8c6 8000 	str.w	r8, [r6]
 80032f8:	6070      	str	r0, [r6, #4]
 80032fa:	e785      	b.n	8003208 <__kernel_rem_pio2f+0x424>
 80032fc:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8003300:	f7fd fbba 	bl	8000a78 <__addsf3>
 8003304:	3c01      	subs	r4, #1
 8003306:	e782      	b.n	800320e <__kernel_rem_pio2f+0x42a>
 8003308:	9901      	ldr	r1, [sp, #4]
 800330a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800330e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003312:	600a      	str	r2, [r1, #0]
 8003314:	604b      	str	r3, [r1, #4]
 8003316:	460a      	mov	r2, r1
 8003318:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800331c:	e781      	b.n	8003222 <__kernel_rem_pio2f+0x43e>
 800331e:	bf00      	nop

08003320 <__kernel_sinf>:
 8003320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003324:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8003328:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800332c:	4604      	mov	r4, r0
 800332e:	460f      	mov	r7, r1
 8003330:	4691      	mov	r9, r2
 8003332:	da03      	bge.n	800333c <__kernel_sinf+0x1c>
 8003334:	f7fd fe6e 	bl	8001014 <__aeabi_f2iz>
 8003338:	2800      	cmp	r0, #0
 800333a:	d035      	beq.n	80033a8 <__kernel_sinf+0x88>
 800333c:	4621      	mov	r1, r4
 800333e:	4620      	mov	r0, r4
 8003340:	f7fd fca2 	bl	8000c88 <__aeabi_fmul>
 8003344:	4605      	mov	r5, r0
 8003346:	4601      	mov	r1, r0
 8003348:	4620      	mov	r0, r4
 800334a:	f7fd fc9d 	bl	8000c88 <__aeabi_fmul>
 800334e:	4929      	ldr	r1, [pc, #164]	; (80033f4 <__kernel_sinf+0xd4>)
 8003350:	4606      	mov	r6, r0
 8003352:	4628      	mov	r0, r5
 8003354:	f7fd fc98 	bl	8000c88 <__aeabi_fmul>
 8003358:	4927      	ldr	r1, [pc, #156]	; (80033f8 <__kernel_sinf+0xd8>)
 800335a:	f7fd fb8b 	bl	8000a74 <__aeabi_fsub>
 800335e:	4629      	mov	r1, r5
 8003360:	f7fd fc92 	bl	8000c88 <__aeabi_fmul>
 8003364:	4925      	ldr	r1, [pc, #148]	; (80033fc <__kernel_sinf+0xdc>)
 8003366:	f7fd fb87 	bl	8000a78 <__addsf3>
 800336a:	4629      	mov	r1, r5
 800336c:	f7fd fc8c 	bl	8000c88 <__aeabi_fmul>
 8003370:	4923      	ldr	r1, [pc, #140]	; (8003400 <__kernel_sinf+0xe0>)
 8003372:	f7fd fb7f 	bl	8000a74 <__aeabi_fsub>
 8003376:	4629      	mov	r1, r5
 8003378:	f7fd fc86 	bl	8000c88 <__aeabi_fmul>
 800337c:	4921      	ldr	r1, [pc, #132]	; (8003404 <__kernel_sinf+0xe4>)
 800337e:	f7fd fb7b 	bl	8000a78 <__addsf3>
 8003382:	4680      	mov	r8, r0
 8003384:	f1b9 0f00 	cmp.w	r9, #0
 8003388:	d111      	bne.n	80033ae <__kernel_sinf+0x8e>
 800338a:	4601      	mov	r1, r0
 800338c:	4628      	mov	r0, r5
 800338e:	f7fd fc7b 	bl	8000c88 <__aeabi_fmul>
 8003392:	491d      	ldr	r1, [pc, #116]	; (8003408 <__kernel_sinf+0xe8>)
 8003394:	f7fd fb6e 	bl	8000a74 <__aeabi_fsub>
 8003398:	4631      	mov	r1, r6
 800339a:	f7fd fc75 	bl	8000c88 <__aeabi_fmul>
 800339e:	4601      	mov	r1, r0
 80033a0:	4620      	mov	r0, r4
 80033a2:	f7fd fb69 	bl	8000a78 <__addsf3>
 80033a6:	4604      	mov	r4, r0
 80033a8:	4620      	mov	r0, r4
 80033aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033ae:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80033b2:	4638      	mov	r0, r7
 80033b4:	f7fd fc68 	bl	8000c88 <__aeabi_fmul>
 80033b8:	4641      	mov	r1, r8
 80033ba:	4681      	mov	r9, r0
 80033bc:	4630      	mov	r0, r6
 80033be:	f7fd fc63 	bl	8000c88 <__aeabi_fmul>
 80033c2:	4601      	mov	r1, r0
 80033c4:	4648      	mov	r0, r9
 80033c6:	f7fd fb55 	bl	8000a74 <__aeabi_fsub>
 80033ca:	4629      	mov	r1, r5
 80033cc:	f7fd fc5c 	bl	8000c88 <__aeabi_fmul>
 80033d0:	4639      	mov	r1, r7
 80033d2:	f7fd fb4f 	bl	8000a74 <__aeabi_fsub>
 80033d6:	490c      	ldr	r1, [pc, #48]	; (8003408 <__kernel_sinf+0xe8>)
 80033d8:	4605      	mov	r5, r0
 80033da:	4630      	mov	r0, r6
 80033dc:	f7fd fc54 	bl	8000c88 <__aeabi_fmul>
 80033e0:	4601      	mov	r1, r0
 80033e2:	4628      	mov	r0, r5
 80033e4:	f7fd fb48 	bl	8000a78 <__addsf3>
 80033e8:	4601      	mov	r1, r0
 80033ea:	4620      	mov	r0, r4
 80033ec:	f7fd fb42 	bl	8000a74 <__aeabi_fsub>
 80033f0:	e7d9      	b.n	80033a6 <__kernel_sinf+0x86>
 80033f2:	bf00      	nop
 80033f4:	2f2ec9d3 	.word	0x2f2ec9d3
 80033f8:	32d72f34 	.word	0x32d72f34
 80033fc:	3638ef1b 	.word	0x3638ef1b
 8003400:	39500d01 	.word	0x39500d01
 8003404:	3c088889 	.word	0x3c088889
 8003408:	3e2aaaab 	.word	0x3e2aaaab

0800340c <fabs>:
 800340c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003410:	4619      	mov	r1, r3
 8003412:	4770      	bx	lr
 8003414:	0000      	movs	r0, r0
	...

08003418 <floor>:
 8003418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800341c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8003420:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8003424:	2e13      	cmp	r6, #19
 8003426:	4607      	mov	r7, r0
 8003428:	460b      	mov	r3, r1
 800342a:	460c      	mov	r4, r1
 800342c:	4605      	mov	r5, r0
 800342e:	dc35      	bgt.n	800349c <floor+0x84>
 8003430:	2e00      	cmp	r6, #0
 8003432:	da16      	bge.n	8003462 <floor+0x4a>
 8003434:	a336      	add	r3, pc, #216	; (adr r3, 8003510 <floor+0xf8>)
 8003436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800343a:	f7fc fe9f 	bl	800017c <__adddf3>
 800343e:	2200      	movs	r2, #0
 8003440:	2300      	movs	r3, #0
 8003442:	f7fd fae1 	bl	8000a08 <__aeabi_dcmpgt>
 8003446:	b148      	cbz	r0, 800345c <floor+0x44>
 8003448:	2c00      	cmp	r4, #0
 800344a:	da5b      	bge.n	8003504 <floor+0xec>
 800344c:	2500      	movs	r5, #0
 800344e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003452:	4a31      	ldr	r2, [pc, #196]	; (8003518 <floor+0x100>)
 8003454:	433b      	orrs	r3, r7
 8003456:	42ab      	cmp	r3, r5
 8003458:	bf18      	it	ne
 800345a:	4614      	movne	r4, r2
 800345c:	4623      	mov	r3, r4
 800345e:	462f      	mov	r7, r5
 8003460:	e026      	b.n	80034b0 <floor+0x98>
 8003462:	4a2e      	ldr	r2, [pc, #184]	; (800351c <floor+0x104>)
 8003464:	fa42 f806 	asr.w	r8, r2, r6
 8003468:	ea01 0208 	and.w	r2, r1, r8
 800346c:	4302      	orrs	r2, r0
 800346e:	d01f      	beq.n	80034b0 <floor+0x98>
 8003470:	a327      	add	r3, pc, #156	; (adr r3, 8003510 <floor+0xf8>)
 8003472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003476:	f7fc fe81 	bl	800017c <__adddf3>
 800347a:	2200      	movs	r2, #0
 800347c:	2300      	movs	r3, #0
 800347e:	f7fd fac3 	bl	8000a08 <__aeabi_dcmpgt>
 8003482:	2800      	cmp	r0, #0
 8003484:	d0ea      	beq.n	800345c <floor+0x44>
 8003486:	2c00      	cmp	r4, #0
 8003488:	bfbe      	ittt	lt
 800348a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800348e:	fa43 f606 	asrlt.w	r6, r3, r6
 8003492:	19a4      	addlt	r4, r4, r6
 8003494:	ea24 0408 	bic.w	r4, r4, r8
 8003498:	2500      	movs	r5, #0
 800349a:	e7df      	b.n	800345c <floor+0x44>
 800349c:	2e33      	cmp	r6, #51	; 0x33
 800349e:	dd0b      	ble.n	80034b8 <floor+0xa0>
 80034a0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80034a4:	d104      	bne.n	80034b0 <floor+0x98>
 80034a6:	4602      	mov	r2, r0
 80034a8:	f7fc fe68 	bl	800017c <__adddf3>
 80034ac:	4607      	mov	r7, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	4638      	mov	r0, r7
 80034b2:	4619      	mov	r1, r3
 80034b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034b8:	f04f 32ff 	mov.w	r2, #4294967295
 80034bc:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80034c0:	fa22 f808 	lsr.w	r8, r2, r8
 80034c4:	ea18 0f00 	tst.w	r8, r0
 80034c8:	d0f2      	beq.n	80034b0 <floor+0x98>
 80034ca:	a311      	add	r3, pc, #68	; (adr r3, 8003510 <floor+0xf8>)
 80034cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d0:	f7fc fe54 	bl	800017c <__adddf3>
 80034d4:	2200      	movs	r2, #0
 80034d6:	2300      	movs	r3, #0
 80034d8:	f7fd fa96 	bl	8000a08 <__aeabi_dcmpgt>
 80034dc:	2800      	cmp	r0, #0
 80034de:	d0bd      	beq.n	800345c <floor+0x44>
 80034e0:	2c00      	cmp	r4, #0
 80034e2:	da02      	bge.n	80034ea <floor+0xd2>
 80034e4:	2e14      	cmp	r6, #20
 80034e6:	d103      	bne.n	80034f0 <floor+0xd8>
 80034e8:	3401      	adds	r4, #1
 80034ea:	ea25 0508 	bic.w	r5, r5, r8
 80034ee:	e7b5      	b.n	800345c <floor+0x44>
 80034f0:	2301      	movs	r3, #1
 80034f2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80034f6:	fa03 f606 	lsl.w	r6, r3, r6
 80034fa:	4435      	add	r5, r6
 80034fc:	42bd      	cmp	r5, r7
 80034fe:	bf38      	it	cc
 8003500:	18e4      	addcc	r4, r4, r3
 8003502:	e7f2      	b.n	80034ea <floor+0xd2>
 8003504:	2500      	movs	r5, #0
 8003506:	462c      	mov	r4, r5
 8003508:	e7a8      	b.n	800345c <floor+0x44>
 800350a:	bf00      	nop
 800350c:	f3af 8000 	nop.w
 8003510:	8800759c 	.word	0x8800759c
 8003514:	7e37e43c 	.word	0x7e37e43c
 8003518:	bff00000 	.word	0xbff00000
 800351c:	000fffff 	.word	0x000fffff

08003520 <scalbn>:
 8003520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003522:	4616      	mov	r6, r2
 8003524:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003528:	4604      	mov	r4, r0
 800352a:	460d      	mov	r5, r1
 800352c:	460b      	mov	r3, r1
 800352e:	b982      	cbnz	r2, 8003552 <scalbn+0x32>
 8003530:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003534:	4303      	orrs	r3, r0
 8003536:	d034      	beq.n	80035a2 <scalbn+0x82>
 8003538:	4b2d      	ldr	r3, [pc, #180]	; (80035f0 <scalbn+0xd0>)
 800353a:	2200      	movs	r2, #0
 800353c:	f7fc ffd4 	bl	80004e8 <__aeabi_dmul>
 8003540:	4b2c      	ldr	r3, [pc, #176]	; (80035f4 <scalbn+0xd4>)
 8003542:	4604      	mov	r4, r0
 8003544:	429e      	cmp	r6, r3
 8003546:	460d      	mov	r5, r1
 8003548:	da0d      	bge.n	8003566 <scalbn+0x46>
 800354a:	a325      	add	r3, pc, #148	; (adr r3, 80035e0 <scalbn+0xc0>)
 800354c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003550:	e01c      	b.n	800358c <scalbn+0x6c>
 8003552:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8003556:	42ba      	cmp	r2, r7
 8003558:	d109      	bne.n	800356e <scalbn+0x4e>
 800355a:	4602      	mov	r2, r0
 800355c:	f7fc fe0e 	bl	800017c <__adddf3>
 8003560:	4604      	mov	r4, r0
 8003562:	460d      	mov	r5, r1
 8003564:	e01d      	b.n	80035a2 <scalbn+0x82>
 8003566:	460b      	mov	r3, r1
 8003568:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800356c:	3a36      	subs	r2, #54	; 0x36
 800356e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003572:	4432      	add	r2, r6
 8003574:	428a      	cmp	r2, r1
 8003576:	dd0c      	ble.n	8003592 <scalbn+0x72>
 8003578:	4622      	mov	r2, r4
 800357a:	462b      	mov	r3, r5
 800357c:	a11a      	add	r1, pc, #104	; (adr r1, 80035e8 <scalbn+0xc8>)
 800357e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003582:	f000 f8cb 	bl	800371c <copysign>
 8003586:	a318      	add	r3, pc, #96	; (adr r3, 80035e8 <scalbn+0xc8>)
 8003588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358c:	f7fc ffac 	bl	80004e8 <__aeabi_dmul>
 8003590:	e7e6      	b.n	8003560 <scalbn+0x40>
 8003592:	2a00      	cmp	r2, #0
 8003594:	dd08      	ble.n	80035a8 <scalbn+0x88>
 8003596:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800359a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800359e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80035a2:	4620      	mov	r0, r4
 80035a4:	4629      	mov	r1, r5
 80035a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035a8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80035ac:	da0b      	bge.n	80035c6 <scalbn+0xa6>
 80035ae:	f24c 3350 	movw	r3, #50000	; 0xc350
 80035b2:	429e      	cmp	r6, r3
 80035b4:	4622      	mov	r2, r4
 80035b6:	462b      	mov	r3, r5
 80035b8:	dce0      	bgt.n	800357c <scalbn+0x5c>
 80035ba:	a109      	add	r1, pc, #36	; (adr r1, 80035e0 <scalbn+0xc0>)
 80035bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80035c0:	f000 f8ac 	bl	800371c <copysign>
 80035c4:	e7c1      	b.n	800354a <scalbn+0x2a>
 80035c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80035ca:	3236      	adds	r2, #54	; 0x36
 80035cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80035d0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80035d4:	4620      	mov	r0, r4
 80035d6:	4629      	mov	r1, r5
 80035d8:	2200      	movs	r2, #0
 80035da:	4b07      	ldr	r3, [pc, #28]	; (80035f8 <scalbn+0xd8>)
 80035dc:	e7d6      	b.n	800358c <scalbn+0x6c>
 80035de:	bf00      	nop
 80035e0:	c2f8f359 	.word	0xc2f8f359
 80035e4:	01a56e1f 	.word	0x01a56e1f
 80035e8:	8800759c 	.word	0x8800759c
 80035ec:	7e37e43c 	.word	0x7e37e43c
 80035f0:	43500000 	.word	0x43500000
 80035f4:	ffff3cb0 	.word	0xffff3cb0
 80035f8:	3c900000 	.word	0x3c900000

080035fc <fabsf>:
 80035fc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003600:	4770      	bx	lr
	...

08003604 <floorf>:
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800360a:	0df5      	lsrs	r5, r6, #23
 800360c:	3d7f      	subs	r5, #127	; 0x7f
 800360e:	2d16      	cmp	r5, #22
 8003610:	4601      	mov	r1, r0
 8003612:	4604      	mov	r4, r0
 8003614:	dc26      	bgt.n	8003664 <floorf+0x60>
 8003616:	2d00      	cmp	r5, #0
 8003618:	da0e      	bge.n	8003638 <floorf+0x34>
 800361a:	4917      	ldr	r1, [pc, #92]	; (8003678 <floorf+0x74>)
 800361c:	f7fd fa2c 	bl	8000a78 <__addsf3>
 8003620:	2100      	movs	r1, #0
 8003622:	f7fd fced 	bl	8001000 <__aeabi_fcmpgt>
 8003626:	b128      	cbz	r0, 8003634 <floorf+0x30>
 8003628:	2c00      	cmp	r4, #0
 800362a:	da23      	bge.n	8003674 <floorf+0x70>
 800362c:	4b13      	ldr	r3, [pc, #76]	; (800367c <floorf+0x78>)
 800362e:	2e00      	cmp	r6, #0
 8003630:	bf18      	it	ne
 8003632:	461c      	movne	r4, r3
 8003634:	4621      	mov	r1, r4
 8003636:	e01b      	b.n	8003670 <floorf+0x6c>
 8003638:	4e11      	ldr	r6, [pc, #68]	; (8003680 <floorf+0x7c>)
 800363a:	412e      	asrs	r6, r5
 800363c:	4230      	tst	r0, r6
 800363e:	d017      	beq.n	8003670 <floorf+0x6c>
 8003640:	490d      	ldr	r1, [pc, #52]	; (8003678 <floorf+0x74>)
 8003642:	f7fd fa19 	bl	8000a78 <__addsf3>
 8003646:	2100      	movs	r1, #0
 8003648:	f7fd fcda 	bl	8001000 <__aeabi_fcmpgt>
 800364c:	2800      	cmp	r0, #0
 800364e:	d0f1      	beq.n	8003634 <floorf+0x30>
 8003650:	2c00      	cmp	r4, #0
 8003652:	bfbe      	ittt	lt
 8003654:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8003658:	fa43 f505 	asrlt.w	r5, r3, r5
 800365c:	1964      	addlt	r4, r4, r5
 800365e:	ea24 0406 	bic.w	r4, r4, r6
 8003662:	e7e7      	b.n	8003634 <floorf+0x30>
 8003664:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8003668:	d302      	bcc.n	8003670 <floorf+0x6c>
 800366a:	f7fd fa05 	bl	8000a78 <__addsf3>
 800366e:	4601      	mov	r1, r0
 8003670:	4608      	mov	r0, r1
 8003672:	bd70      	pop	{r4, r5, r6, pc}
 8003674:	2400      	movs	r4, #0
 8003676:	e7dd      	b.n	8003634 <floorf+0x30>
 8003678:	7149f2ca 	.word	0x7149f2ca
 800367c:	bf800000 	.word	0xbf800000
 8003680:	007fffff 	.word	0x007fffff

08003684 <scalbnf>:
 8003684:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 8003688:	b510      	push	{r4, lr}
 800368a:	4602      	mov	r2, r0
 800368c:	460c      	mov	r4, r1
 800368e:	4601      	mov	r1, r0
 8003690:	d027      	beq.n	80036e2 <scalbnf+0x5e>
 8003692:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003696:	d303      	bcc.n	80036a0 <scalbnf+0x1c>
 8003698:	f7fd f9ee 	bl	8000a78 <__addsf3>
 800369c:	4602      	mov	r2, r0
 800369e:	e020      	b.n	80036e2 <scalbnf+0x5e>
 80036a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80036a4:	d215      	bcs.n	80036d2 <scalbnf+0x4e>
 80036a6:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 80036aa:	f7fd faed 	bl	8000c88 <__aeabi_fmul>
 80036ae:	4b18      	ldr	r3, [pc, #96]	; (8003710 <scalbnf+0x8c>)
 80036b0:	4602      	mov	r2, r0
 80036b2:	429c      	cmp	r4, r3
 80036b4:	db22      	blt.n	80036fc <scalbnf+0x78>
 80036b6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80036ba:	3b19      	subs	r3, #25
 80036bc:	4423      	add	r3, r4
 80036be:	2bfe      	cmp	r3, #254	; 0xfe
 80036c0:	dd09      	ble.n	80036d6 <scalbnf+0x52>
 80036c2:	4611      	mov	r1, r2
 80036c4:	4813      	ldr	r0, [pc, #76]	; (8003714 <scalbnf+0x90>)
 80036c6:	f000 f832 	bl	800372e <copysignf>
 80036ca:	4912      	ldr	r1, [pc, #72]	; (8003714 <scalbnf+0x90>)
 80036cc:	f7fd fadc 	bl	8000c88 <__aeabi_fmul>
 80036d0:	e7e4      	b.n	800369c <scalbnf+0x18>
 80036d2:	0ddb      	lsrs	r3, r3, #23
 80036d4:	e7f2      	b.n	80036bc <scalbnf+0x38>
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	dd05      	ble.n	80036e6 <scalbnf+0x62>
 80036da:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 80036de:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 80036e2:	4610      	mov	r0, r2
 80036e4:	bd10      	pop	{r4, pc}
 80036e6:	f113 0f16 	cmn.w	r3, #22
 80036ea:	da09      	bge.n	8003700 <scalbnf+0x7c>
 80036ec:	f24c 3350 	movw	r3, #50000	; 0xc350
 80036f0:	429c      	cmp	r4, r3
 80036f2:	4611      	mov	r1, r2
 80036f4:	dce6      	bgt.n	80036c4 <scalbnf+0x40>
 80036f6:	4808      	ldr	r0, [pc, #32]	; (8003718 <scalbnf+0x94>)
 80036f8:	f000 f819 	bl	800372e <copysignf>
 80036fc:	4906      	ldr	r1, [pc, #24]	; (8003718 <scalbnf+0x94>)
 80036fe:	e7e5      	b.n	80036cc <scalbnf+0x48>
 8003700:	3319      	adds	r3, #25
 8003702:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8003706:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800370a:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800370e:	e7dd      	b.n	80036cc <scalbnf+0x48>
 8003710:	ffff3cb0 	.word	0xffff3cb0
 8003714:	7149f2ca 	.word	0x7149f2ca
 8003718:	0da24260 	.word	0x0da24260

0800371c <copysign>:
 800371c:	b530      	push	{r4, r5, lr}
 800371e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8003722:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003726:	ea42 0503 	orr.w	r5, r2, r3
 800372a:	4629      	mov	r1, r5
 800372c:	bd30      	pop	{r4, r5, pc}

0800372e <copysignf>:
 800372e:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003732:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003736:	4308      	orrs	r0, r1
 8003738:	4770      	bx	lr
	...

0800373c <_init>:
 800373c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800373e:	bf00      	nop
 8003740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003742:	bc08      	pop	{r3}
 8003744:	469e      	mov	lr, r3
 8003746:	4770      	bx	lr

08003748 <_fini>:
 8003748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800374a:	bf00      	nop
 800374c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800374e:	bc08      	pop	{r3}
 8003750:	469e      	mov	lr, r3
 8003752:	4770      	bx	lr
