TimeQuest Timing Analyzer report for vgacam
Sat Dec 06 17:56:23 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 12. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Board Trace Model Assignments
 66. Input Transition Times
 67. Slow Corner Signal Integrity Metrics
 68. Fast Corner Signal Integrity Metrics
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name      ; vgacam                                           ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C5E144C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 123.85 MHz ; 123.85 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.963 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.647 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.186 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.426 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.963 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 4.271      ;
; 46.224 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.005      ;
; 46.293 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.936      ;
; 46.330 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.904      ;
; 46.343 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.883      ;
; 46.598 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.631      ;
; 46.789 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.440      ;
; 46.853 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.376      ;
; 46.943 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 3.292      ;
; 46.944 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.285      ;
; 47.175 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 3.060      ;
; 47.319 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.915      ;
; 47.680 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.546      ;
; 47.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.500      ;
; 47.732 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.500      ;
; 92.558 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 7.716      ;
; 92.587 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.224      ; 7.705      ;
; 92.946 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.223      ; 7.345      ;
; 92.960 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 7.313      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.035 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.879      ;
; 93.177 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 7.095      ;
; 93.328 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 6.958      ;
; 93.342 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 6.945      ;
; 93.354 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 6.936      ;
; 93.421 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 6.847      ;
; 93.450 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 6.836      ;
; 93.517 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.398     ; 6.106      ;
; 93.552 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.401     ; 6.068      ;
; 93.556 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 6.086      ;
; 93.576 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 6.698      ;
; 93.576 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 6.698      ;
; 93.598 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 6.677      ;
; 93.654 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 5.965      ;
; 93.774 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.399     ; 5.848      ;
; 93.809 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.217      ; 6.476      ;
; 93.810 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.421     ; 5.790      ;
; 93.823 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 6.444      ;
; 93.847 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.419     ; 5.755      ;
; 93.887 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.375     ; 5.759      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.898 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.010      ;
; 93.909 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.399     ; 5.713      ;
; 93.913 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.378     ; 5.730      ;
; 93.943 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 5.676      ;
; 93.980 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.380     ; 5.661      ;
; 93.992 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.401     ; 5.628      ;
; 94.019 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 6.268      ;
; 94.024 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 6.266      ;
; 94.040 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 6.226      ;
; 94.068 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 6.222      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.072 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.832      ;
; 94.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 6.180      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.126 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.778      ;
; 94.146 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.418     ; 5.457      ;
; 94.147 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.421     ; 5.453      ;
; 94.157 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.408     ; 5.456      ;
; 94.169 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.421     ; 5.431      ;
; 94.181 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.420     ; 5.420      ;
; 94.191 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 6.089      ;
; 94.205 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 6.076      ;
; 94.205 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.699      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                      ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|tdo                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.493 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.787      ;
; 0.499 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.507 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.524 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.526 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.559 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.853      ;
; 0.561 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.399      ; 1.214      ;
; 0.575 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.399      ; 1.228      ;
; 0.576 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.398      ; 1.228      ;
; 0.580 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 1.231      ;
; 0.584 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.398      ; 1.236      ;
; 0.605 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 1.256      ;
; 0.620 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.268      ;
; 0.622 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.255      ;
; 0.628 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 1.279      ;
; 0.641 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.429      ; 1.324      ;
; 0.650 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.283      ;
; 0.667 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.961      ;
; 0.673 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.306      ;
; 0.686 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.981      ;
; 0.696 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.988      ;
; 0.706 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.000      ;
; 0.706 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.000      ;
; 0.721 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.013      ;
; 0.723 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.413      ; 1.390      ;
; 0.723 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.015      ;
; 0.723 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.019      ;
; 0.725 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.018      ;
; 0.729 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.023      ;
; 0.729 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.023      ;
; 0.730 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.024      ;
; 0.741 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.036      ;
; 0.744 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.040      ;
; 0.750 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.046      ;
; 0.755 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.051      ;
; 0.761 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.061      ;
; 0.769 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.063      ;
; 0.771 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.066      ;
; 0.779 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.073      ;
; 0.782 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.074      ;
; 0.784 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                  ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.078      ;
; 0.784 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.078      ;
; 0.791 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.083      ;
; 0.799 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.065      ;
; 0.807 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.099      ;
; 0.812 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.106      ;
; 0.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                  ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.111      ;
; 0.822 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.116      ;
; 0.832 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.407      ; 1.493      ;
; 0.836 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.484      ;
; 0.840 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.398      ; 1.492      ;
; 0.844 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|clr_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.141      ;
; 0.844 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.138      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.647 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 1.579      ;
; 96.732 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.177      ;
; 96.732 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.177      ;
; 96.732 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.177      ;
; 96.732 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.177      ;
; 97.066 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.843      ;
; 97.066 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.843      ;
; 97.066 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.843      ;
; 97.066 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.843      ;
; 97.133 ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.799      ;
; 97.223 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.722      ;
; 97.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.446      ;
; 97.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.446      ;
; 97.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.446      ;
; 97.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.446      ;
; 97.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.446      ;
; 97.521 ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.414      ;
; 97.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.373      ;
; 97.741 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.197      ;
; 97.741 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.197      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.771 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.165      ;
; 97.877 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.062      ;
; 97.877 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.062      ;
; 97.877 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.062      ;
; 97.877 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.062      ;
; 97.897 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.039      ;
; 97.897 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.039      ;
; 97.897 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.039      ;
; 97.897 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.039      ;
; 97.897 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.039      ;
; 97.903 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.037      ;
; 97.903 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.037      ;
; 97.903 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.037      ;
; 97.903 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.037      ;
; 97.964 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.979      ;
; 97.964 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.979      ;
; 97.964 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.979      ;
; 97.964 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.979      ;
; 97.964 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.979      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
; 98.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.638      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.600  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.898      ;
; 1.600  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.898      ;
; 1.600  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.898      ;
; 1.600  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.898      ;
; 1.600  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.898      ;
; 1.651  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.946      ;
; 1.651  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.946      ;
; 1.651  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.946      ;
; 1.651  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.946      ;
; 1.662  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.953      ;
; 1.662  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.953      ;
; 1.662  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.953      ;
; 1.662  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.953      ;
; 1.662  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.953      ;
; 1.680  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.974      ;
; 1.680  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.974      ;
; 1.680  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.974      ;
; 1.680  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.974      ;
; 1.725  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.018      ;
; 1.725  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.018      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.781  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.072      ;
; 1.929  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.219      ;
; 1.978  ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.268      ;
; 2.004  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.295      ;
; 2.004  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.295      ;
; 2.004  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.295      ;
; 2.004  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.295      ;
; 2.004  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.295      ;
; 2.244  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.544      ;
; 2.298  ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.584      ;
; 2.397  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.659      ;
; 2.397  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.659      ;
; 2.397  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.659      ;
; 2.397  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.659      ;
; 2.713  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.975      ;
; 2.713  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.975      ;
; 2.713  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.975      ;
; 2.713  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.975      ;
; 50.836 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.380      ; 1.428      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.426 ; 49.661       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_address_reg0                                 ;
; 49.426 ; 49.661       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg                                       ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_address_reg0                                 ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg                                       ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_address_reg0                                 ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_we_reg                                       ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_address_reg0                                 ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_we_reg                                       ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_address_reg0                                 ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg                                       ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_address_reg0                                 ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg                                       ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_address_reg0                                 ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg                                       ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_address_reg0                                 ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_we_reg                                       ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_address_reg0                                  ;
; 49.427 ; 49.662       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg                                        ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_address_reg0                                 ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_we_reg                                       ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_address_reg0                                 ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_we_reg                                       ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_address_reg0                                  ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg                                        ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_address_reg0                                 ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_we_reg                                       ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_datain_reg0                                  ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_address_reg0                                 ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg                                       ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_address_reg0                                 ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg                                       ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_address_reg0                                 ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_we_reg                                       ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_address_reg0                                 ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_we_reg                                       ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_datain_reg0                                  ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0                                 ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_we_reg                                       ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_address_reg0                                 ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_we_reg                                       ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_address_reg0                                 ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_we_reg                                       ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_address_reg0                                 ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_we_reg                                       ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_address_reg0                                 ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_we_reg                                       ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_datain_reg0                                  ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_datain_reg0                                  ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_datain_reg0                                  ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_datain_reg0                                  ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_datain_reg0                                  ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_datain_reg0                                  ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_datain_reg0                                   ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_address_reg0                                  ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_we_reg                                        ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_we_reg                                       ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_datain_reg0                                  ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_datain_reg0                                  ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_address_reg0                                  ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_we_reg                                        ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_datain_reg0                                   ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_datain_reg0                                  ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_datain_reg0                                  ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_datain_reg0                                  ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_datain_reg0                                  ;
; 49.432 ; 49.667       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.433 ; 49.668       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_datain_reg0                                  ;
; 49.433 ; 49.668       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_datain_reg0                                  ;
; 49.433 ; 49.668       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_datain_reg0                                  ;
; 49.433 ; 49.668       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_datain_reg0                                  ;
; 49.433 ; 49.668       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_datain_reg0                                  ;
; 49.433 ; 49.668       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_datain_reg0                                  ;
; 49.433 ; 49.668       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_datain_reg0                                   ;
; 49.434 ; 49.669       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_datain_reg0                                  ;
; 49.434 ; 49.669       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_datain_reg0                                   ;
; 49.434 ; 49.669       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.435 ; 49.670       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.435 ; 49.670       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.436 ; 49.671       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_address_reg0                                 ;
; 49.436 ; 49.671       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_we_reg                                       ;
; 49.436 ; 49.671       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ;
; 49.436 ; 49.671       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_we_reg                                        ;
; 49.439 ; 49.674       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_datain_reg0                                  ;
; 49.439 ; 49.674       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_datain_reg0                                   ;
; 49.495 ; 49.715       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                 ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.819 ; 3.125 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.021 ; 8.011 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.779  ; 0.611  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.173 ; -1.302 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.920 ; 13.681 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.652 ; 11.412 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; vgaclk      ; 1.126 ;    ;    ; 1.196 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; vgaclk      ; 0.793 ;    ;    ; 0.861 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 136.76 MHz ; 136.76 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.344 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.400 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.940 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.094 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.274 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.344 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.355      ; 4.033      ;
; 46.627 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 3.744      ;
; 46.679 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.355      ; 3.698      ;
; 46.713 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 3.658      ;
; 46.790 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.347      ; 3.579      ;
; 47.034 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 3.337      ;
; 47.217 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 3.154      ;
; 47.227 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 3.144      ;
; 47.266 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 3.112      ;
; 47.335 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 3.036      ;
; 47.490 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 2.888      ;
; 47.627 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 2.748      ;
; 47.987 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.347      ; 2.382      ;
; 48.013 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 2.361      ;
; 48.078 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 2.290      ;
; 93.021 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 7.220      ;
; 93.055 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 7.202      ;
; 93.396 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 6.842      ;
; 93.399 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 6.857      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.514 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.409      ;
; 93.636 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 6.601      ;
; 93.719 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 6.515      ;
; 93.753 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 6.497      ;
; 93.757 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 6.493      ;
; 93.767 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 6.485      ;
; 93.771 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 6.482      ;
; 93.985 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.351     ; 5.686      ;
; 93.995 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 6.244      ;
; 93.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 6.243      ;
; 94.021 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.334     ; 5.667      ;
; 94.027 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 5.641      ;
; 94.036 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 6.204      ;
; 94.094 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 6.137      ;
; 94.097 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 6.152      ;
; 94.117 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.357     ; 5.548      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.212 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.704      ;
; 94.260 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 5.410      ;
; 94.275 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.375      ;
; 94.315 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 5.337      ;
; 94.329 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.329     ; 5.364      ;
; 94.334 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.896      ;
; 94.354 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 5.316      ;
; 94.367 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.332     ; 5.323      ;
; 94.397 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 5.269      ;
; 94.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 5.837      ;
; 94.420 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.334     ; 5.268      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.423 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.490      ;
; 94.430 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 5.822      ;
; 94.444 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.355     ; 5.223      ;
; 94.455 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 5.788      ;
; 94.465 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 5.780      ;
; 94.469 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 5.777      ;
; 94.472 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 5.781      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.481 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.432      ;
; 94.506 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 5.739      ;
; 94.591 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.062      ;
; 94.600 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.313      ;
; 94.600 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.313      ;
; 94.600 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.313      ;
; 94.600 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.313      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                      ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|tdo                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.415 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.684      ;
; 0.456 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.469 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.475 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.477 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.490 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.759      ;
; 0.492 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.523 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 1.102      ;
; 0.530 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.534 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 1.113      ;
; 0.540 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 1.119      ;
; 0.547 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 1.126      ;
; 0.567 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.144      ;
; 0.580 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.157      ;
; 0.591 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.345      ; 1.166      ;
; 0.599 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 1.159      ;
; 0.604 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.181      ;
; 0.606 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 1.216      ;
; 0.608 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.879      ;
; 0.617 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.884      ;
; 0.621 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.889      ;
; 0.628 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 1.188      ;
; 0.637 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.904      ;
; 0.637 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 1.197      ;
; 0.654 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.922      ;
; 0.664 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.934      ;
; 0.666 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.935      ;
; 0.668 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.938      ;
; 0.669 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.937      ;
; 0.674 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.268      ;
; 0.674 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.943      ;
; 0.675 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.943      ;
; 0.675 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.943      ;
; 0.676 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.944      ;
; 0.690 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.959      ;
; 0.703 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.973      ;
; 0.706 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.974      ;
; 0.709 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.988      ;
; 0.724 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.967      ;
; 0.728 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.997      ;
; 0.733 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                  ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.002      ;
; 0.740 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.007      ;
; 0.748 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.015      ;
; 0.754 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.022      ;
; 0.764 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.359      ; 1.353      ;
; 0.768 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.037      ;
; 0.771 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 1.350      ;
; 0.771 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                  ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.039      ;
; 0.778 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.345      ; 1.353      ;
; 0.780 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.048      ;
; 0.781 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|clr_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.052      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.940 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 1.428      ;
; 96.932 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.987      ;
; 96.932 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.987      ;
; 96.932 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.987      ;
; 96.932 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.987      ;
; 97.243 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.676      ;
; 97.243 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.676      ;
; 97.243 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.676      ;
; 97.243 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.676      ;
; 97.315 ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.626      ;
; 97.406 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.549      ;
; 97.653 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.294      ;
; 97.653 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.294      ;
; 97.653 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.294      ;
; 97.653 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.294      ;
; 97.653 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.294      ;
; 97.687 ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.257      ;
; 97.730 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.214      ;
; 97.892 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.055      ;
; 97.892 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.055      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 97.940 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.006      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.927      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.927      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.927      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.927      ;
; 98.043 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.903      ;
; 98.043 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.903      ;
; 98.043 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.903      ;
; 98.043 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.903      ;
; 98.043 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.903      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.900      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.900      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.900      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.900      ;
; 98.098 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.854      ;
; 98.098 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.854      ;
; 98.098 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.854      ;
; 98.098 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.854      ;
; 98.098 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.854      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
; 98.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.470      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.432  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.703      ;
; 1.432  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.703      ;
; 1.432  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.703      ;
; 1.432  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.703      ;
; 1.432  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.703      ;
; 1.485  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.754      ;
; 1.485  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.754      ;
; 1.485  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.754      ;
; 1.485  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.754      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.757      ;
; 1.509  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.777      ;
; 1.509  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.777      ;
; 1.509  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.777      ;
; 1.509  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.777      ;
; 1.544  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.810      ;
; 1.544  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.810      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.611  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.876      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.040      ;
; 1.795  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.061      ;
; 1.795  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.061      ;
; 1.795  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.061      ;
; 1.795  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.061      ;
; 1.795  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.061      ;
; 2.008  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.283      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.322      ;
; 2.155  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.392      ;
; 2.155  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.392      ;
; 2.155  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.392      ;
; 2.155  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.392      ;
; 2.439  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.676      ;
; 2.439  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.676      ;
; 2.439  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.676      ;
; 2.439  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.676      ;
; 50.602 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.508      ; 1.305      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.275 ; 49.505       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.275 ; 49.505       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.275 ; 49.505       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.275 ; 49.505       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.275 ; 49.505       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.275 ; 49.505       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_address_reg0 ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_we_reg       ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_address_reg0 ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_we_reg       ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_datain_reg0  ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_datain_reg0  ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_datain_reg0  ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_datain_reg0  ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_datain_reg0  ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_datain_reg0  ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_datain_reg0  ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_datain_reg0  ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_datain_reg0  ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_datain_reg0  ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_datain_reg0  ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_datain_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_datain_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                 ;
; 49.412 ; 49.596       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]           ;
; 49.412 ; 49.596       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]           ;
; 49.412 ; 49.596       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.796 ; 3.171 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.838 ; 7.851 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.594  ; 0.356  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.329 ; -1.529 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.459 ; 13.273 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.251 ; 11.061 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; vgaclk      ; 1.409 ;    ;    ; 1.484 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; vgaclk      ; 1.117 ;    ;    ; 1.191 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.405 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.183 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.598 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.503 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.448 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.405 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.897      ;
; 48.558 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.744      ;
; 48.623 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.672      ;
; 48.639 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.654      ;
; 48.649 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.646      ;
; 48.766 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.527      ;
; 48.809 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.484      ;
; 48.846 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.458      ;
; 48.853 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.451      ;
; 48.864 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.431      ;
; 48.899 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.394      ;
; 49.017 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.284      ;
; 49.211 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.082      ;
; 49.225 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.074      ;
; 49.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.059      ;
; 96.613 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.513      ;
; 96.646 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.491      ;
; 96.801 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 3.334      ;
; 96.817 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 3.306      ;
; 96.867 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 3.256      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.957 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 3.160      ;
; 96.990 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.141      ;
; 96.990 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.138      ;
; 97.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.133      ;
; 97.024 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.109      ;
; 97.068 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 3.056      ;
; 97.069 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.057      ;
; 97.071 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.055      ;
; 97.145 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 2.981      ;
; 97.161 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 2.953      ;
; 97.211 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 2.903      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.257 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.693      ;
; 97.290 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 2.842      ;
; 97.292 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 2.842      ;
; 97.313 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 2.820      ;
; 97.319 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 2.807      ;
; 97.334 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.788      ;
; 97.344 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.780      ;
; 97.359 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 2.463      ;
; 97.368 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.756      ;
; 97.377 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 2.442      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.386 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.559      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.399 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.546      ;
; 97.402 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg                                  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.428      ;
; 97.412 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 2.703      ;
; 97.413 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 2.704      ;
; 97.415 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 2.702      ;
; 97.443 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.529      ;
; 97.443 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.529      ;
; 97.443 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.529      ;
; 97.443 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.529      ;
; 97.443 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.529      ;
; 97.444 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 2.687      ;
; 97.452 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 2.680      ;
; 97.452 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 2.368      ;
; 97.470 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 2.660      ;
; 97.485 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.655      ;
; 97.495 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 2.637      ;
; 97.506 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_we_reg                                   ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 2.316      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; sld_hub:auto_hub|tdo                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                      ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.498      ;
; 0.212 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.498      ;
; 0.212 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.499      ;
; 0.218 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.504      ;
; 0.224 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.345      ;
; 0.226 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.510      ;
; 0.235 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.519      ;
; 0.238 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.522      ;
; 0.245 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.528      ;
; 0.246 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.548      ;
; 0.249 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 0.522      ;
; 0.257 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.379      ;
; 0.260 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 0.533      ;
; 0.266 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.385      ;
; 0.268 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.169      ; 0.541      ;
; 0.272 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.275 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.393      ;
; 0.278 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.404      ;
; 0.282 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.404      ;
; 0.283 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.404      ;
; 0.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.413      ;
; 0.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.190      ; 0.589      ;
; 0.296 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.418      ;
; 0.304 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                  ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.424      ;
; 0.319 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|clr_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.442      ;
; 0.321 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.608      ;
; 0.324 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.444      ;
; 0.329 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.449      ;
; 0.331 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                  ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.452      ;
; 0.333 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.625      ;
; 0.335 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.618      ;
; 0.337 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.458      ;
; 0.340 ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.460      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.598 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 0.693      ;
; 98.495 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.455      ;
; 98.495 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.455      ;
; 98.495 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.455      ;
; 98.495 ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.455      ;
; 98.663 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.287      ;
; 98.663 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.287      ;
; 98.663 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.287      ;
; 98.663 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.287      ;
; 98.670 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.309      ;
; 98.710 ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.099      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.099      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.099      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.099      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.099      ;
; 98.879 ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.905 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.062      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.967 ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.997      ;
; 98.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.989      ;
; 98.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.989      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.053 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.917      ;
; 99.053 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.917      ;
; 99.053 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.917      ;
; 99.053 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.917      ;
; 99.056 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.912      ;
; 99.056 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.912      ;
; 99.056 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.912      ;
; 99.056 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.912      ;
; 99.056 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.912      ;
; 99.086 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.887      ;
; 99.086 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.887      ;
; 99.086 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.887      ;
; 99.086 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.887      ;
; 99.086 ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.887      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.661  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.785      ;
; 0.661  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.785      ;
; 0.661  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.785      ;
; 0.661  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.785      ;
; 0.661  ; sld_hub:auto_hub|irf_reg[1][3]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.785      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.811      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.811      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.813      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.813      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.811      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.813      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.811      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.813      ;
; 0.692  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.811      ;
; 0.694  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.694  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.818      ;
; 0.726  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.845      ;
; 0.726  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.845      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.758  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.873      ;
; 0.823  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.941      ;
; 0.838  ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.956      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.963      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.963      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.963      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.963      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.963      ;
; 0.979  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.108      ;
; 0.995  ; sld_hub:auto_hub|clr_reg                            ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.107      ;
; 1.033  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.133      ;
; 1.033  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.133      ;
; 1.033  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.133      ;
; 1.033  ; sld_hub:auto_hub|irf_reg[1][0]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.133      ;
; 1.153  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.253      ;
; 1.153  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.253      ;
; 1.153  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.253      ;
; 1.153  ; sld_hub:auto_hub|irf_reg[1][4]                      ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.253      ;
; 50.168 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.365      ; 0.617      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~portb_datain_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~portb_datain_reg0  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~portb_datain_reg0  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~portb_datain_reg0  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.465 ; 49.681       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                             ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                     ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.035 ; 1.363 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.093 ; 3.394 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.538  ; 0.258  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.277 ; -0.546 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.319 ; 6.758 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.174 ; 5.614 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; vgaclk      ; 0.586 ;    ;    ; 1.001 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; vgaclk      ; 0.425 ;    ;    ; 0.840 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.963 ; 0.183 ; 48.647   ; 0.503   ; 49.274              ;
;  altera_reserved_tck ; 45.963 ; 0.183 ; 48.647   ; 0.503   ; 49.274              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.819 ; 3.171 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.021 ; 8.011 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.779  ; 0.611  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.277 ; -0.546 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.920 ; 13.681 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.174 ; 5.614 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; vgaclk      ; 1.409 ;    ;    ; 1.484 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; vgaclk      ; 0.425 ;    ;    ; 0.840 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; xclk                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; poopen              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vgaclk              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sync_b              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vref                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; poopen              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vgaclk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vsync               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sync_b              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; r[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; b[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; b[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.019 V                              ; 0.062 V                              ; 1.15e-09 s                  ; 2.61e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.019 V                             ; 0.062 V                             ; 1.15e-09 s                 ; 2.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; poopen              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vgaclk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; sync_b              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; r[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; b[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; b[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.76e-07 V                   ; 2.66 V              ; -0.011 V            ; 0.185 V                              ; 0.17 V                               ; 6.62e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.76e-07 V                  ; 2.66 V             ; -0.011 V           ; 0.185 V                             ; 0.17 V                              ; 6.62e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2172     ; 0        ; 22       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2172     ; 0        ; 22       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 61       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 61       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 259   ; 259  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 529   ; 529  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Sat Dec 06 17:56:13 2014
Info: Command: quartus_sta vgacam -c vgacam
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: final_project_fpga:final_project_fpga|dataclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: final_project_fpga:final_project_fpga|xclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: final_project_fpga:final_project_fpga|lolclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vgapll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 45.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.963         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.647
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.647         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.186         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.426
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.426         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: final_project_fpga:final_project_fpga|dataclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: final_project_fpga:final_project_fpga|xclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: final_project_fpga:final_project_fpga|lolclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vgapll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.344
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.344         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.940
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.940         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.094
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.094         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.274
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.274         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: final_project_fpga:final_project_fpga|dataclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: final_project_fpga:final_project_fpga|xclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: final_project_fpga:final_project_fpga|lolclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vgapll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.405
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.405         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.183         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.598         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.503         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.448         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 351 megabytes
    Info: Processing ended: Sat Dec 06 17:56:23 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


