# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY  arom.cir arom.cir.tags b330.cir.tags counter.cir.tags gm1.cir gm1.cir.tags gm17.cir gm17.cir.tags gm19.cir gm19.cir.tags gm2.cir gm2.cir.tags gm3.cir gm3.cir.tags jge.cir jge.cir.tags mike2.cir mike2.cir.tags rich3.cir rich3.cir.tags todd3.cir todd3.cir.tags DESTINATION ${CMAKE_CURRENT_BINARY_DIR})
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/gm1.cir COMMAND ${XYCE_BINARY} gm1.cir )
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/gm1.cir PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/gm1.cir PROPERTIES FIXTURES_SETUP gm1.cir)
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/gm1.cir.verify COMMAND ${XYCE_VERIFY} gm1.cir ${OutputDataDir}/CircuitSim90/MOS3/gm1.cir.prn gm1.cir.prn )
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/gm1.cir.verify PROPERTIES FIXTURES_REQUIRED gm1.cir)
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/gm1.cir.verify PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
endif()
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/gm17.cir COMMAND ${XYCE_BINARY} gm17.cir )
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/gm17.cir PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/gm17.cir PROPERTIES FIXTURES_SETUP gm17.cir)
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/gm17.cir.verify COMMAND ${XYCE_VERIFY} gm17.cir ${OutputDataDir}/CircuitSim90/MOS3/gm17.cir.prn gm17.cir.prn )
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/gm17.cir.verify PROPERTIES FIXTURES_REQUIRED gm17.cir)
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/gm17.cir.verify PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
endif()
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/gm2.cir COMMAND ${XYCE_BINARY} gm2.cir )
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/gm2.cir PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/gm2.cir PROPERTIES FIXTURES_SETUP gm2.cir)
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/gm2.cir.verify COMMAND ${XYCE_VERIFY} gm2.cir ${OutputDataDir}/CircuitSim90/MOS3/gm2.cir.prn gm2.cir.prn )
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/gm2.cir.verify PROPERTIES FIXTURES_REQUIRED gm2.cir)
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/gm2.cir.verify PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
endif()
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/gm3.cir COMMAND ${XYCE_BINARY} gm3.cir )
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/gm3.cir PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/gm3.cir PROPERTIES FIXTURES_SETUP gm3.cir)
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/gm3.cir.verify COMMAND ${XYCE_VERIFY} gm3.cir ${OutputDataDir}/CircuitSim90/MOS3/gm3.cir.prn gm3.cir.prn )
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/gm3.cir.verify PROPERTIES FIXTURES_REQUIRED gm3.cir)
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/gm3.cir.verify PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
endif()
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/mike2.cir COMMAND ${XYCE_BINARY} mike2.cir )
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/mike2.cir PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/mike2.cir PROPERTIES FIXTURES_SETUP mike2.cir)
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/mike2.cir.verify COMMAND ${XYCE_VERIFY} mike2.cir ${OutputDataDir}/CircuitSim90/MOS3/mike2.cir.prn mike2.cir.prn )
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/mike2.cir.verify PROPERTIES FIXTURES_REQUIRED mike2.cir)
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/mike2.cir.verify PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
endif()
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/todd3.cir COMMAND ${XYCE_BINARY} todd3.cir )
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/todd3.cir PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/todd3.cir PROPERTIES FIXTURES_SETUP todd3.cir)
  add_test(NAME ${TestNamePrefix}CircuitSim90/MOS3/todd3.cir.verify COMMAND ${XYCE_VERIFY} todd3.cir ${OutputDataDir}/CircuitSim90/MOS3/todd3.cir.prn todd3.cir.prn )
  set_tests_properties(${TestNamePrefix}CircuitSim90/MOS3/todd3.cir.verify PROPERTIES FIXTURES_REQUIRED todd3.cir)
  set_property(TEST ${TestNamePrefix}CircuitSim90/MOS3/todd3.cir.verify PROPERTY LABELS "circuitsim90;serial;nightly;mos3")
endif()
