*****************************************************************

  Operator   [GTP_PLL_E3]

  Author      []

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
implementation impl of GTP_PLL_E3
{
    wire ntCLKFB;
    operator gopPLL goppll
        parameter map
        (
            CLKIN_FREQ           => CLKIN_FREQ          ,
            PFDEN_EN             => PFDEN_EN            ,
            VCOCLK_DIV2          => VCOCLK_DIV2         ,
            
            DYNAMIC_RATIOI_EN    => DYNAMIC_RATIOI_EN   ,
            DYNAMIC_RATIOM_EN    => DYNAMIC_RATIOM_EN   ,
            DYNAMIC_RATIO0_EN    => DYNAMIC_RATIO0_EN   ,
            DYNAMIC_RATIO1_EN    => DYNAMIC_RATIO1_EN   ,
            DYNAMIC_RATIO2_EN    => DYNAMIC_RATIO2_EN   ,
            DYNAMIC_RATIO3_EN    => DYNAMIC_RATIO3_EN   ,
            DYNAMIC_RATIO4_EN    => DYNAMIC_RATIO4_EN   ,
            DYNAMIC_RATIOF_EN    => DYNAMIC_RATIOF_EN   ,           
            
            STATIC_RATIOI        => STATIC_RATIOI       , 
            STATIC_RATIOM        => STATIC_RATIOM       ,            
            STATIC_RATIO0        => STATIC_RATIO0       ,
            STATIC_RATIO1        => STATIC_RATIO1       ,
            STATIC_RATIO2        => STATIC_RATIO2       ,
            STATIC_RATIO3        => STATIC_RATIO3       ,
            STATIC_RATIO4        => STATIC_RATIO4       ,
            STATIC_RATIOF        => STATIC_RATIOF       ,

            DYNAMIC_DUTY0_EN     => DYNAMIC_DUTY0_EN    ,
            DYNAMIC_DUTY1_EN     => DYNAMIC_DUTY1_EN    ,
            DYNAMIC_DUTY2_EN     => DYNAMIC_DUTY2_EN    ,
            DYNAMIC_DUTY3_EN     => DYNAMIC_DUTY3_EN    ,
            DYNAMIC_DUTY4_EN     => DYNAMIC_DUTY4_EN    ,

            STATIC_DUTY0         => STATIC_DUTY0        ,
            STATIC_DUTY1         => STATIC_DUTY1        ,
            STATIC_DUTY2         => STATIC_DUTY2        ,
            STATIC_DUTY3         => STATIC_DUTY3        ,
            STATIC_DUTY4         => STATIC_DUTY4        ,
            
            STATIC_PHASE0        =>  STATIC_PHASE0      ,
            STATIC_PHASE1        =>  STATIC_PHASE1      ,
            STATIC_PHASE2        =>  STATIC_PHASE2      ,
            STATIC_PHASE3        =>  STATIC_PHASE3      ,
            STATIC_PHASE4        =>  STATIC_PHASE4      ,
            STATIC_PHASEF        =>  STATIC_PHASEF      ,
            
            STATIC_CPHASE0       =>  STATIC_CPHASE0     ,
            STATIC_CPHASE1       =>  STATIC_CPHASE1     ,
            STATIC_CPHASE2       =>  STATIC_CPHASE2     ,
            STATIC_CPHASE3       =>  STATIC_CPHASE3     ,
            STATIC_CPHASE4       =>  STATIC_CPHASE4     ,
            STATIC_CPHASEF       =>  STATIC_CPHASEF     ,
            
            CLK_CAS1_EN          => CLK_CAS1_EN         ,
            CLK_CAS2_EN          => CLK_CAS2_EN         ,
            CLK_CAS3_EN          => CLK_CAS3_EN         ,
            CLK_CAS4_EN          => CLK_CAS4_EN         ,
            
            CLKOUT5_SEL          => CLKOUT5_SEL         ,
            CLKIN_BYPASS_EN      => CLKIN_BYPASS_EN     ,
            CLKOUT0_SYN_EN       => CLKOUT0_SYN_EN      ,
            CLKOUT0_EXT_SYN_EN   => CLKOUT0_EXT_SYN_EN  ,
            CLKOUT1_SYN_EN       => CLKOUT1_SYN_EN      ,
            CLKOUT2_SYN_EN       => CLKOUT2_SYN_EN      ,
            CLKOUT3_SYN_EN       => CLKOUT3_SYN_EN      ,
            CLKOUT4_SYN_EN       => CLKOUT4_SYN_EN      ,
            CLKOUT5_SYN_EN       => CLKOUT5_SYN_EN      ,
            
            INTERNAL_FB          => INTERNAL_FB         ,
            EXTERNAL_FB          => EXTERNAL_FB         ,
            DYNAMIC_LOOP_EN      => DYNAMIC_LOOP_EN     ,
            LOOP_MAPPING_EN      => LOOP_MAPPING_EN     ,
            BANDWIDTH            => BANDWIDTH           

        )                    
        port map
        (
            CLKOUT0           => CLKOUT0,
            CLKOUT0_EXT       => CLKOUT0_EXT,
            CLKOUT1           => CLKOUT1,    
            CLKOUT2           => CLKOUT2,    
            CLKOUT3           => CLKOUT3,    
            CLKOUT4           => CLKOUT4,    
            CLKOUT5           => CLKOUT5, 
               
            CLKSWITCH_FLAG    => CLKSWITCH_FLAG,
            LOCK              =>  LOCK,
            CLKIN1            =>  CLKIN1,        
            CLKIN2            =>  CLKIN2,
            CLKFB             =>  INTERNAL_FB == "ENABLE" ? ntCLKFB : CLKFB,   
            CLK_INT_FB        =>  ntCLKFB,       
            CLKIN_SEL         =>  CLKIN_SEL,    
            CLKIN_SEL_EN      =>  CLKIN_SEL_EN,    
     
            PFDEN             =>  PFDEN,  
            ICP_BASE          =>  ICP_BASE,
            ICP_SEL           =>  ICP_SEL,
            LPFRES_SEL        =>  LPFRES_SEL,
            CRIPPLE_SEL       =>  CRIPPLE_SEL,
            PHASE_SEL         =>  PHASE_SEL,
            PHASE_DIR         =>  PHASE_DIR,
            PHASE_STEP_N      =>  PHASE_STEP_N,
            LOAD_PHASE        =>  LOAD_PHASE,
              
            RATIOI            =>  RATIOI,
            RATIOM            =>  RATIOM,
            RATIO0            =>  RATIO0,
            RATIO1            =>  RATIO1,
            RATIO2            =>  RATIO2,
            RATIO3            =>  RATIO3,
            RATIO4            =>  RATIO4,
            RATIOF            =>  RATIOF,
            
            DUTY0             =>  DUTY0,
            DUTY1             =>  DUTY1,
            DUTY2             =>  DUTY2,
            DUTY3             =>  DUTY3,
            DUTY4             =>  DUTY4,
            
            CLKOUT0_SYN       =>  CLKOUT0_SYN,   
            CLKOUT0_EXT_SYN   =>  CLKOUT0_EXT_SYN,
            CLKOUT1_SYN       =>  CLKOUT1_SYN,   
            CLKOUT2_SYN       =>  CLKOUT2_SYN,   
            CLKOUT3_SYN       =>  CLKOUT3_SYN,   
            CLKOUT4_SYN       =>  CLKOUT4_SYN,   
            CLKOUT5_SYN       =>  CLKOUT5_SYN, 
            
            PLL_PWD           =>  PLL_PWD,
            RST               =>  RST,
            RSTODIV           =>  RSTODIV
        );
};
