{-# LANGUAGE QuasiQuotes #-}

module SME.CodeGen.VHDL (genVHDL) where

import           Language.VHDL.Quote

import           SME.Representation

type Env = BaseEnv Void

genVHDL = undefined
