  At end of instruction 1
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1    0    9    1    0    1    0 FFFF    0    0    0  400  400 0000 
 memory write::    1->M(   9)
  At end of instruction 2
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1    0    9    2    0    1    0 FFFF    0    9    9    1  412 0000 
 memory write:: FFFF->M(   9)
  At end of instruction 3
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1    0    A    3    0 FFFF    0    1    0    9    9 FFFF  422 0001 
 memory write:: FFFC->M(   C)
  At end of instruction 4
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1    0    A    5    A FFFC    0    4    0    C    C FFFC  442 0001 
 memory write::    1->M(   9)
  At end of instruction 5
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1    0    9    6    A    1    0 FFFF    0    9    9    1  432 0000 
 memory write::    3->M(   B)
  At end of instruction 6
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1    0    9    8    A    3    0 FFFD    0    B    B    3  450 0000 
