ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPI_TransmitReceiveWithSync,"ax",%progbits
  18              		.align	1
  19              		.global	SPI_TransmitReceiveWithSync
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SPI_TransmitReceiveWithSync:
  27              	.LVL0:
  28              	.LFB126:
  29              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.</center></h2>
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/main.c    ****   * the "License"; You may not use this file except in compliance with the
  14:Src/main.c    ****   * License. You may obtain a copy of the License at:
  15:Src/main.c    ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/main.c    ****   *
  17:Src/main.c    ****   ******************************************************************************
  18:Src/main.c    ****   */
  19:Src/main.c    **** /* USER CODE END Header */
  20:Src/main.c    **** 
  21:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  22:Src/main.c    **** #include "main.h"
  23:Src/main.c    **** #include "spi.h"
  24:Src/main.c    **** #include "usart.h"
  25:Src/main.c    **** #include "gpio.h"
  26:Src/main.c    **** 
  27:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  28:Src/main.c    **** /* USER CODE BEGIN Includes */
  29:Src/main.c    **** #include <stdbool.h>
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 2


  30:Src/main.c    **** /* USER CODE END Includes */
  31:Src/main.c    **** 
  32:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  33:Src/main.c    **** /* USER CODE BEGIN PTD */
  34:Src/main.c    **** 
  35:Src/main.c    **** /* USER CODE END PTD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  38:Src/main.c    **** /* USER CODE BEGIN PD */
  39:Src/main.c    **** 
  40:Src/main.c    **** /* USER CODE END PD */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  43:Src/main.c    **** /* USER CODE BEGIN PM */
  44:Src/main.c    **** 
  45:Src/main.c    **** /* USER CODE END PM */
  46:Src/main.c    **** 
  47:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  48:Src/main.c    **** 
  49:Src/main.c    **** /* USER CODE BEGIN PV */
  50:Src/main.c    **** 
  51:Src/main.c    **** /* USER CODE END PV */
  52:Src/main.c    **** 
  53:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  54:Src/main.c    **** void SystemClock_Config(void);
  55:Src/main.c    **** /* USER CODE BEGIN PFP */
  56:Src/main.c    **** 
  57:Src/main.c    **** /* USER CODE END PFP */
  58:Src/main.c    **** 
  59:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  60:Src/main.c    **** /* USER CODE BEGIN 0 */
  61:Src/main.c    **** bool SPI_TransmitReceiveWithSync(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint1
  62:Src/main.c    **** {
  30              		.loc 1 62 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 62 1 is_stmt 0 view .LVU1
  35 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 24
  38              		.cfi_offset 3, -24
  39              		.cfi_offset 4, -20
  40              		.cfi_offset 5, -16
  41              		.cfi_offset 6, -12
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 0446     		mov	r4, r0
  45 0004 0F46     		mov	r7, r1
  46 0006 1546     		mov	r5, r2
  63:Src/main.c    ****     hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  47              		.loc 1 63 5 is_stmt 1 view .LVU2
  48              		.loc 1 63 23 is_stmt 0 view .LVU3
  49 0008 0022     		movs	r2, #0
  50              	.LVL1:
  51              		.loc 1 63 23 view .LVU4
  52 000a 0266     		str	r2, [r0, #96]
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 3


  64:Src/main.c    ****     hspi->pRxBuffPtr  = (uint8_t *)pRxData;
  53              		.loc 1 64 5 is_stmt 1 view .LVU5
  54              		.loc 1 64 23 is_stmt 0 view .LVU6
  55 000c 0564     		str	r5, [r0, #64]
  65:Src/main.c    ****     hspi->RxXferCount = Size;
  56              		.loc 1 65 5 is_stmt 1 view .LVU7
  57              		.loc 1 65 23 is_stmt 0 view .LVU8
  58 000e A0F84630 		strh	r3, [r0, #70]	@ movhi
  66:Src/main.c    ****     hspi->RxXferSize  = Size;
  59              		.loc 1 66 5 is_stmt 1 view .LVU9
  60              		.loc 1 66 23 is_stmt 0 view .LVU10
  61 0012 A0F84430 		strh	r3, [r0, #68]	@ movhi
  67:Src/main.c    ****     hspi->pTxBuffPtr  = (uint8_t *)pTxData;
  62              		.loc 1 67 5 is_stmt 1 view .LVU11
  63              		.loc 1 67 23 is_stmt 0 view .LVU12
  64 0016 8163     		str	r1, [r0, #56]
  68:Src/main.c    ****     hspi->TxXferCount = Size;
  65              		.loc 1 68 5 is_stmt 1 view .LVU13
  66              		.loc 1 68 23 is_stmt 0 view .LVU14
  67 0018 C387     		strh	r3, [r0, #62]	@ movhi
  69:Src/main.c    ****     hspi->TxXferSize  = Size;
  68              		.loc 1 69 5 is_stmt 1 view .LVU15
  69              		.loc 1 69 23 is_stmt 0 view .LVU16
  70 001a 8387     		strh	r3, [r0, #60]	@ movhi
  70:Src/main.c    ****  
  71:Src/main.c    ****       /*Init field not used in handle to zero */
  72:Src/main.c    ****     hspi->RxISR       = NULL;
  71              		.loc 1 72 5 is_stmt 1 view .LVU17
  72              		.loc 1 72 23 is_stmt 0 view .LVU18
  73 001c C264     		str	r2, [r0, #76]
  73:Src/main.c    ****     hspi->TxISR       = NULL;
  74              		.loc 1 73 5 is_stmt 1 view .LVU19
  75              		.loc 1 73 23 is_stmt 0 view .LVU20
  76 001e 0265     		str	r2, [r0, #80]
  74:Src/main.c    ****  
  75:Src/main.c    ****       /* Check if the SPI is already enabled */
  76:Src/main.c    ****     if ((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
  77              		.loc 1 76 5 is_stmt 1 view .LVU21
  78              		.loc 1 76 14 is_stmt 0 view .LVU22
  79 0020 0368     		ldr	r3, [r0]
  80              	.LVL2:
  81              		.loc 1 76 24 view .LVU23
  82 0022 1A68     		ldr	r2, [r3]
  83              		.loc 1 76 8 view .LVU24
  84 0024 12F0400F 		tst	r2, #64
  85 0028 03D1     		bne	.L2
  77:Src/main.c    ****     {
  78:Src/main.c    ****       /* Enable SPI peripheral */
  79:Src/main.c    ****         __HAL_SPI_ENABLE(hspi);
  86              		.loc 1 79 9 is_stmt 1 view .LVU25
  87 002a 1A68     		ldr	r2, [r3]
  88 002c 42F04002 		orr	r2, r2, #64
  89 0030 1A60     		str	r2, [r3]
  90              	.LVL3:
  91              	.L2:
  80:Src/main.c    ****     }
  81:Src/main.c    ****     
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 4


  82:Src/main.c    ****     int txallowed = 1;
  92              		.loc 1 82 5 view .LVU26
  83:Src/main.c    ****     if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
  93              		.loc 1 83 5 view .LVU27
  94              		.loc 1 83 20 is_stmt 0 view .LVU28
  95 0032 6368     		ldr	r3, [r4, #4]
  96              		.loc 1 83 8 view .LVU29
  97 0034 1BB1     		cbz	r3, .L3
  98              		.loc 1 83 53 discriminator 1 view .LVU30
  99 0036 E38F     		ldrh	r3, [r4, #62]
 100 0038 9BB2     		uxth	r3, r3
 101              		.loc 1 83 45 discriminator 1 view .LVU31
 102 003a 012B     		cmp	r3, #1
 103 003c 07D1     		bne	.L4
 104              	.L3:
  84:Src/main.c    ****     {
  85:Src/main.c    ****         *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 105              		.loc 1 85 9 is_stmt 1 view .LVU32
 106              		.loc 1 85 31 is_stmt 0 view .LVU33
 107 003e 2368     		ldr	r3, [r4]
 108              		.loc 1 85 50 view .LVU34
 109 0040 17F8012B 		ldrb	r2, [r7], #1	@ zero_extendqisi2
 110              		.loc 1 85 47 view .LVU35
 111 0044 1A73     		strb	r2, [r3, #12]
  86:Src/main.c    ****         pTxData += sizeof(uint8_t);
 112              		.loc 1 86 9 is_stmt 1 view .LVU36
 113              	.LVL4:
  87:Src/main.c    ****         hspi->TxXferCount--;
 114              		.loc 1 87 9 view .LVU37
 115              		.loc 1 87 13 is_stmt 0 view .LVU38
 116 0046 E38F     		ldrh	r3, [r4, #62]
 117              		.loc 1 87 26 view .LVU39
 118 0048 013B     		subs	r3, r3, #1
 119 004a 9BB2     		uxth	r3, r3
 120 004c E387     		strh	r3, [r4, #62]	@ movhi
 121              	.L4:
  88:Src/main.c    ****     }
  89:Src/main.c    ****     while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
  90:Src/main.c    ****     {
  91:Src/main.c    ****       /* check TXE flag */
  92:Src/main.c    ****         if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
  93:Src/main.c    ****         {
  94:Src/main.c    ****             *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
  95:Src/main.c    ****             hspi->TxXferCount--;
  96:Src/main.c    ****             /* Next Data is a reception (Rx). Tx not allowed */ 
  97:Src/main.c    ****             txallowed = 0U;
  98:Src/main.c    ****         }
  99:Src/main.c    ****  
 100:Src/main.c    ****               /* Wait until RXNE flag is reset */
 101:Src/main.c    ****         if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 102:Src/main.c    ****         {
 103:Src/main.c    ****             (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 104:Src/main.c    ****             hspi->RxXferCount--;
 105:Src/main.c    ****             /* Next Data is a Transmission (Tx). Tx is allowed */ 
 106:Src/main.c    ****             txallowed = 1U;
 122              		.loc 1 106 23 view .LVU40
 123 004e 0126     		movs	r6, #1
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 5


 124 0050 19E0     		b	.L8
 125              	.LVL5:
 126              	.L5:
 101:Src/main.c    ****         {
 127              		.loc 1 101 9 is_stmt 1 view .LVU41
 101:Src/main.c    ****         {
 128              		.loc 1 101 18 is_stmt 0 view .LVU42
 129 0052 B4F84630 		ldrh	r3, [r4, #70]
 130 0056 9BB2     		uxth	r3, r3
 101:Src/main.c    ****         {
 131              		.loc 1 101 12 view .LVU43
 132 0058 73B1     		cbz	r3, .L6
 101:Src/main.c    ****         {
 133              		.loc 1 101 42 discriminator 1 view .LVU44
 134 005a 2368     		ldr	r3, [r4]
 135 005c 9A68     		ldr	r2, [r3, #8]
 101:Src/main.c    ****         {
 136              		.loc 1 101 38 discriminator 1 view .LVU45
 137 005e 12F0010F 		tst	r2, #1
 138 0062 09D0     		beq	.L6
 103:Src/main.c    ****             hspi->RxXferCount--;
 139              		.loc 1 103 13 is_stmt 1 view .LVU46
 103:Src/main.c    ****             hspi->RxXferCount--;
 140              		.loc 1 103 53 is_stmt 0 view .LVU47
 141 0064 DB68     		ldr	r3, [r3, #12]
 103:Src/main.c    ****             hspi->RxXferCount--;
 142              		.loc 1 103 37 view .LVU48
 143 0066 05F8013B 		strb	r3, [r5], #1
 144              	.LVL6:
 104:Src/main.c    ****             /* Next Data is a Transmission (Tx). Tx is allowed */ 
 145              		.loc 1 104 13 is_stmt 1 view .LVU49
 104:Src/main.c    ****             /* Next Data is a Transmission (Tx). Tx is allowed */ 
 146              		.loc 1 104 17 is_stmt 0 view .LVU50
 147 006a B4F84630 		ldrh	r3, [r4, #70]
 104:Src/main.c    ****             /* Next Data is a Transmission (Tx). Tx is allowed */ 
 148              		.loc 1 104 30 view .LVU51
 149 006e 013B     		subs	r3, r3, #1
 150 0070 9BB2     		uxth	r3, r3
 151 0072 A4F84630 		strh	r3, [r4, #70]	@ movhi
 152              		.loc 1 106 13 is_stmt 1 view .LVU52
 153              	.LVL7:
 154              		.loc 1 106 23 is_stmt 0 view .LVU53
 155 0076 0126     		movs	r6, #1
 156              	.LVL8:
 157              	.L6:
 107:Src/main.c    ****         }
 108:Src/main.c    ****         
 109:Src/main.c    ****         if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15))
 158              		.loc 1 109 9 is_stmt 1 view .LVU54
 159              		.loc 1 109 13 is_stmt 0 view .LVU55
 160 0078 4FF40041 		mov	r1, #32768
 161 007c 4FF09040 		mov	r0, #1207959552
 162 0080 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 163              	.LVL9:
 164              		.loc 1 109 12 view .LVU56
 165 0084 E0B9     		cbnz	r0, .L12
 166              	.LVL10:
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 6


 167              	.L8:
  89:Src/main.c    ****     {
 168              		.loc 1 89 17 view .LVU57
 169 0086 E38F     		ldrh	r3, [r4, #62]
 170 0088 9BB2     		uxth	r3, r3
  89:Src/main.c    ****     {
 171              		.loc 1 89 11 view .LVU58
 172 008a 1BB9     		cbnz	r3, .L9
  89:Src/main.c    ****     {
 173              		.loc 1 89 45 discriminator 1 view .LVU59
 174 008c B4F84630 		ldrh	r3, [r4, #70]
 175 0090 9BB2     		uxth	r3, r3
  89:Src/main.c    ****     {
 176              		.loc 1 89 37 discriminator 1 view .LVU60
 177 0092 9BB1     		cbz	r3, .L13
 178              	.L9:
  92:Src/main.c    ****         {
 179              		.loc 1 92 9 is_stmt 1 view .LVU61
  92:Src/main.c    ****         {
 180              		.loc 1 92 12 is_stmt 0 view .LVU62
 181 0094 002E     		cmp	r6, #0
 182 0096 DCD0     		beq	.L5
  92:Src/main.c    ****         {
 183              		.loc 1 92 31 discriminator 1 view .LVU63
 184 0098 E38F     		ldrh	r3, [r4, #62]
 185 009a 9BB2     		uxth	r3, r3
  92:Src/main.c    ****         {
 186              		.loc 1 92 23 discriminator 1 view .LVU64
 187 009c 002B     		cmp	r3, #0
 188 009e D8D0     		beq	.L5
  92:Src/main.c    ****         {
 189              		.loc 1 92 55 discriminator 2 view .LVU65
 190 00a0 2368     		ldr	r3, [r4]
 191 00a2 9A68     		ldr	r2, [r3, #8]
  92:Src/main.c    ****         {
 192              		.loc 1 92 51 discriminator 2 view .LVU66
 193 00a4 12F0020F 		tst	r2, #2
 194 00a8 D3D0     		beq	.L5
  94:Src/main.c    ****             hspi->TxXferCount--;
 195              		.loc 1 94 13 is_stmt 1 view .LVU67
  94:Src/main.c    ****             hspi->TxXferCount--;
 196              		.loc 1 94 53 is_stmt 0 view .LVU68
 197 00aa 17F8012B 		ldrb	r2, [r7], #1	@ zero_extendqisi2
 198              	.LVL11:
  94:Src/main.c    ****             hspi->TxXferCount--;
 199              		.loc 1 94 50 view .LVU69
 200 00ae 1A73     		strb	r2, [r3, #12]
  95:Src/main.c    ****             /* Next Data is a reception (Rx). Tx not allowed */ 
 201              		.loc 1 95 13 is_stmt 1 view .LVU70
  95:Src/main.c    ****             /* Next Data is a reception (Rx). Tx not allowed */ 
 202              		.loc 1 95 17 is_stmt 0 view .LVU71
 203 00b0 E38F     		ldrh	r3, [r4, #62]
  95:Src/main.c    ****             /* Next Data is a reception (Rx). Tx not allowed */ 
 204              		.loc 1 95 30 view .LVU72
 205 00b2 013B     		subs	r3, r3, #1
 206 00b4 9BB2     		uxth	r3, r3
 207 00b6 E387     		strh	r3, [r4, #62]	@ movhi
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 7


  97:Src/main.c    ****         }
 208              		.loc 1 97 13 is_stmt 1 view .LVU73
 209              	.LVL12:
  97:Src/main.c    ****         }
 210              		.loc 1 97 23 is_stmt 0 view .LVU74
 211 00b8 0026     		movs	r6, #0
 212 00ba CAE7     		b	.L5
 213              	.LVL13:
 214              	.L13:
 110:Src/main.c    ****             return 0;
 111:Src/main.c    ****     }
 112:Src/main.c    ****     return 1;
 215              		.loc 1 112 12 view .LVU75
 216 00bc 0120     		movs	r0, #1
 217 00be 00E0     		b	.L7
 218              	.L12:
 110:Src/main.c    ****             return 0;
 219              		.loc 1 110 20 view .LVU76
 220 00c0 0020     		movs	r0, #0
 221              	.L7:
 113:Src/main.c    **** }
 222              		.loc 1 113 1 view .LVU77
 223 00c2 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 224              		.loc 1 113 1 view .LVU78
 225              		.cfi_endproc
 226              	.LFE126:
 228              		.section	.text.SystemClock_Config,"ax",%progbits
 229              		.align	1
 230              		.global	SystemClock_Config
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu fpv4-sp-d16
 236              	SystemClock_Config:
 237              	.LFB128:
 114:Src/main.c    **** /* USER CODE END 0 */
 115:Src/main.c    **** 
 116:Src/main.c    **** /**
 117:Src/main.c    ****   * @brief  The application entry point.
 118:Src/main.c    ****   * @retval int
 119:Src/main.c    ****   */
 120:Src/main.c    **** int main(void)
 121:Src/main.c    **** {
 122:Src/main.c    ****   /* USER CODE BEGIN 1 */
 123:Src/main.c    **** 
 124:Src/main.c    ****   /* USER CODE END 1 */
 125:Src/main.c    ****   
 126:Src/main.c    **** 
 127:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
 128:Src/main.c    **** 
 129:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 130:Src/main.c    ****   HAL_Init();
 131:Src/main.c    **** 
 132:Src/main.c    ****   /* USER CODE BEGIN Init */
 133:Src/main.c    **** 
 134:Src/main.c    ****   /* USER CODE END Init */
 135:Src/main.c    **** 
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 8


 136:Src/main.c    ****   /* Configure the system clock */
 137:Src/main.c    ****   SystemClock_Config();
 138:Src/main.c    **** 
 139:Src/main.c    ****   /* USER CODE BEGIN SysInit */
 140:Src/main.c    **** 
 141:Src/main.c    ****   /* USER CODE END SysInit */
 142:Src/main.c    **** 
 143:Src/main.c    ****   /* Initialize all configured peripherals */
 144:Src/main.c    ****   MX_GPIO_Init();
 145:Src/main.c    ****   MX_USART2_UART_Init();
 146:Src/main.c    ****   MX_SPI1_Init();
 147:Src/main.c    ****   /* USER CODE BEGIN 2 */
 148:Src/main.c    ****   uint8_t input = 0;
 149:Src/main.c    ****   uint8_t output = 0;
 150:Src/main.c    ****   /* USER CODE END 2 */
 151:Src/main.c    **** 
 152:Src/main.c    ****   /* Infinite loop */
 153:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 154:Src/main.c    ****   while (1)
 155:Src/main.c    ****   {
 156:Src/main.c    ****     for (;;)
 157:Src/main.c    ****     {
 158:Src/main.c    ****       SPI_TransmitReceiveWithSync(&hspi1, (uint8_t *)&output, (uint8_t*)&input, sizeof(input), HAL_
 159:Src/main.c    ****       //HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&output, (uint8_t*)&input, sizeof(input), HAL_MA
 160:Src/main.c    ****       output = input;
 161:Src/main.c    ****     }
 162:Src/main.c    ****     /* USER CODE END WHILE */
 163:Src/main.c    **** 
 164:Src/main.c    ****     /* USER CODE BEGIN 3 */
 165:Src/main.c    ****   }
 166:Src/main.c    ****   /* USER CODE END 3 */
 167:Src/main.c    **** }
 168:Src/main.c    **** 
 169:Src/main.c    **** /**
 170:Src/main.c    ****   * @brief System Clock Configuration
 171:Src/main.c    ****   * @retval None
 172:Src/main.c    ****   */
 173:Src/main.c    **** void SystemClock_Config(void)
 174:Src/main.c    **** {
 238              		.loc 1 174 1 is_stmt 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 152
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242 0000 30B5     		push	{r4, r5, lr}
 243              	.LCFI1:
 244              		.cfi_def_cfa_offset 12
 245              		.cfi_offset 4, -12
 246              		.cfi_offset 5, -8
 247              		.cfi_offset 14, -4
 248 0002 A7B0     		sub	sp, sp, #156
 249              	.LCFI2:
 250              		.cfi_def_cfa_offset 168
 175:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 251              		.loc 1 175 3 view .LVU80
 252              		.loc 1 175 22 is_stmt 0 view .LVU81
 253 0004 2422     		movs	r2, #36
 254 0006 0021     		movs	r1, #0
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 9


 255 0008 1DA8     		add	r0, sp, #116
 256 000a FFF7FEFF 		bl	memset
 257              	.LVL14:
 176:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 258              		.loc 1 176 3 is_stmt 1 view .LVU82
 259              		.loc 1 176 22 is_stmt 0 view .LVU83
 260 000e 0024     		movs	r4, #0
 261 0010 1794     		str	r4, [sp, #92]
 262 0012 1894     		str	r4, [sp, #96]
 263 0014 1994     		str	r4, [sp, #100]
 264 0016 1A94     		str	r4, [sp, #104]
 265 0018 1B94     		str	r4, [sp, #108]
 177:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 266              		.loc 1 177 3 is_stmt 1 view .LVU84
 267              		.loc 1 177 28 is_stmt 0 view .LVU85
 268 001a 5822     		movs	r2, #88
 269 001c 2146     		mov	r1, r4
 270 001e 01A8     		add	r0, sp, #4
 271 0020 FFF7FEFF 		bl	memset
 272              	.LVL15:
 178:Src/main.c    **** 
 179:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 180:Src/main.c    ****   */
 181:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 273              		.loc 1 181 3 is_stmt 1 view .LVU86
 274              		.loc 1 181 36 is_stmt 0 view .LVU87
 275 0024 0225     		movs	r5, #2
 276 0026 1C95     		str	r5, [sp, #112]
 182:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 277              		.loc 1 182 3 is_stmt 1 view .LVU88
 278              		.loc 1 182 30 is_stmt 0 view .LVU89
 279 0028 0123     		movs	r3, #1
 280 002a 1F93     		str	r3, [sp, #124]
 183:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 281              		.loc 1 183 3 is_stmt 1 view .LVU90
 282              		.loc 1 183 41 is_stmt 0 view .LVU91
 283 002c 1023     		movs	r3, #16
 284 002e 2093     		str	r3, [sp, #128]
 184:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 285              		.loc 1 184 3 is_stmt 1 view .LVU92
 286              		.loc 1 184 34 is_stmt 0 view .LVU93
 287 0030 2295     		str	r5, [sp, #136]
 185:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 288              		.loc 1 185 3 is_stmt 1 view .LVU94
 289              		.loc 1 185 35 is_stmt 0 view .LVU95
 290 0032 4FF40043 		mov	r3, #32768
 291 0036 2393     		str	r3, [sp, #140]
 186:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 292              		.loc 1 186 3 is_stmt 1 view .LVU96
 293              		.loc 1 186 32 is_stmt 0 view .LVU97
 294 0038 4FF4E013 		mov	r3, #1835008
 295 003c 2493     		str	r3, [sp, #144]
 187:Src/main.c    ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 296              		.loc 1 187 3 is_stmt 1 view .LVU98
 188:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 297              		.loc 1 188 3 view .LVU99
 298              		.loc 1 188 7 is_stmt 0 view .LVU100
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 10


 299 003e 1CA8     		add	r0, sp, #112
 300 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 301              	.LVL16:
 189:Src/main.c    ****   {
 190:Src/main.c    ****     Error_Handler();
 191:Src/main.c    ****   }
 192:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 193:Src/main.c    ****   */
 194:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 302              		.loc 1 194 3 is_stmt 1 view .LVU101
 303              		.loc 1 194 31 is_stmt 0 view .LVU102
 304 0044 0F23     		movs	r3, #15
 305 0046 1793     		str	r3, [sp, #92]
 195:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 196:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 306              		.loc 1 196 3 is_stmt 1 view .LVU103
 307              		.loc 1 196 34 is_stmt 0 view .LVU104
 308 0048 1895     		str	r5, [sp, #96]
 197:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 309              		.loc 1 197 3 is_stmt 1 view .LVU105
 310              		.loc 1 197 35 is_stmt 0 view .LVU106
 311 004a 1994     		str	r4, [sp, #100]
 198:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 312              		.loc 1 198 3 is_stmt 1 view .LVU107
 313              		.loc 1 198 36 is_stmt 0 view .LVU108
 314 004c 4FF48063 		mov	r3, #1024
 315 0050 1A93     		str	r3, [sp, #104]
 199:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 316              		.loc 1 199 3 is_stmt 1 view .LVU109
 317              		.loc 1 199 36 is_stmt 0 view .LVU110
 318 0052 1B94     		str	r4, [sp, #108]
 200:Src/main.c    **** 
 201:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 319              		.loc 1 201 3 is_stmt 1 view .LVU111
 320              		.loc 1 201 7 is_stmt 0 view .LVU112
 321 0054 2946     		mov	r1, r5
 322 0056 17A8     		add	r0, sp, #92
 323 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 324              	.LVL17:
 202:Src/main.c    ****   {
 203:Src/main.c    ****     Error_Handler();
 204:Src/main.c    ****   }
 205:Src/main.c    ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 325              		.loc 1 205 3 is_stmt 1 view .LVU113
 326              		.loc 1 205 38 is_stmt 0 view .LVU114
 327 005c 0195     		str	r5, [sp, #4]
 206:Src/main.c    ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 328              		.loc 1 206 3 is_stmt 1 view .LVU115
 329              		.loc 1 206 38 is_stmt 0 view .LVU116
 330 005e 0494     		str	r4, [sp, #16]
 207:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 331              		.loc 1 207 3 is_stmt 1 view .LVU117
 332              		.loc 1 207 7 is_stmt 0 view .LVU118
 333 0060 01A8     		add	r0, sp, #4
 334 0062 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 335              	.LVL18:
 208:Src/main.c    ****   {
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 11


 209:Src/main.c    ****     Error_Handler();
 210:Src/main.c    ****   }
 211:Src/main.c    **** }
 336              		.loc 1 211 1 view .LVU119
 337 0066 27B0     		add	sp, sp, #156
 338              	.LCFI3:
 339              		.cfi_def_cfa_offset 12
 340              		@ sp needed
 341 0068 30BD     		pop	{r4, r5, pc}
 342              		.cfi_endproc
 343              	.LFE128:
 345              		.section	.text.main,"ax",%progbits
 346              		.align	1
 347              		.global	main
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu fpv4-sp-d16
 353              	main:
 354              	.LFB127:
 121:Src/main.c    ****   /* USER CODE BEGIN 1 */
 355              		.loc 1 121 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ Volatile: function does not return.
 358              		@ args = 0, pretend = 0, frame = 8
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360 0000 00B5     		push	{lr}
 361              	.LCFI4:
 362              		.cfi_def_cfa_offset 4
 363              		.cfi_offset 14, -4
 364 0002 85B0     		sub	sp, sp, #20
 365              	.LCFI5:
 366              		.cfi_def_cfa_offset 24
 130:Src/main.c    **** 
 367              		.loc 1 130 3 view .LVU121
 368 0004 FFF7FEFF 		bl	HAL_Init
 369              	.LVL19:
 137:Src/main.c    **** 
 370              		.loc 1 137 3 view .LVU122
 371 0008 FFF7FEFF 		bl	SystemClock_Config
 372              	.LVL20:
 144:Src/main.c    ****   MX_USART2_UART_Init();
 373              		.loc 1 144 3 view .LVU123
 374 000c FFF7FEFF 		bl	MX_GPIO_Init
 375              	.LVL21:
 145:Src/main.c    ****   MX_SPI1_Init();
 376              		.loc 1 145 3 view .LVU124
 377 0010 FFF7FEFF 		bl	MX_USART2_UART_Init
 378              	.LVL22:
 146:Src/main.c    ****   /* USER CODE BEGIN 2 */
 379              		.loc 1 146 3 view .LVU125
 380 0014 FFF7FEFF 		bl	MX_SPI1_Init
 381              	.LVL23:
 148:Src/main.c    ****   uint8_t output = 0;
 382              		.loc 1 148 3 view .LVU126
 148:Src/main.c    ****   uint8_t output = 0;
 383              		.loc 1 148 11 is_stmt 0 view .LVU127
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 12


 384 0018 0023     		movs	r3, #0
 385 001a 8DF80F30 		strb	r3, [sp, #15]
 149:Src/main.c    ****   /* USER CODE END 2 */
 386              		.loc 1 149 3 is_stmt 1 view .LVU128
 149:Src/main.c    ****   /* USER CODE END 2 */
 387              		.loc 1 149 11 is_stmt 0 view .LVU129
 388 001e 8DF80E30 		strb	r3, [sp, #14]
 389              	.L17:
 154:Src/main.c    ****   {
 390              		.loc 1 154 3 is_stmt 1 discriminator 1 view .LVU130
 156:Src/main.c    ****     {
 391              		.loc 1 156 5 discriminator 1 view .LVU131
 158:Src/main.c    ****       //HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&output, (uint8_t*)&input, sizeof(input), HAL_MA
 392              		.loc 1 158 7 discriminator 1 view .LVU132
 393 0022 4FF0FF33 		mov	r3, #-1
 394 0026 0093     		str	r3, [sp]
 395 0028 0123     		movs	r3, #1
 396 002a 0DF10F02 		add	r2, sp, #15
 397 002e 0DF10E01 		add	r1, sp, #14
 398 0032 0448     		ldr	r0, .L19
 399 0034 FFF7FEFF 		bl	SPI_TransmitReceiveWithSync
 400              	.LVL24:
 160:Src/main.c    ****     }
 401              		.loc 1 160 7 discriminator 1 view .LVU133
 160:Src/main.c    ****     }
 402              		.loc 1 160 14 is_stmt 0 discriminator 1 view .LVU134
 403 0038 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 404 003c 8DF80E30 		strb	r3, [sp, #14]
 405 0040 EFE7     		b	.L17
 406              	.L20:
 407 0042 00BF     		.align	2
 408              	.L19:
 409 0044 00000000 		.word	hspi1
 410              		.cfi_endproc
 411              	.LFE127:
 413              		.section	.text.Error_Handler,"ax",%progbits
 414              		.align	1
 415              		.global	Error_Handler
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 419              		.fpu fpv4-sp-d16
 421              	Error_Handler:
 422              	.LFB129:
 212:Src/main.c    **** 
 213:Src/main.c    **** /* USER CODE BEGIN 4 */
 214:Src/main.c    **** 
 215:Src/main.c    **** /* USER CODE END 4 */
 216:Src/main.c    **** 
 217:Src/main.c    **** /**
 218:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 219:Src/main.c    ****   * @retval None
 220:Src/main.c    ****   */
 221:Src/main.c    **** void Error_Handler(void)
 222:Src/main.c    **** {
 423              		.loc 1 222 1 is_stmt 1 view -0
 424              		.cfi_startproc
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 13


 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 223:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 224:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 225:Src/main.c    **** 
 226:Src/main.c    ****   /* USER CODE END Error_Handler_Debug */
 227:Src/main.c    **** }
 428              		.loc 1 227 1 view .LVU136
 429 0000 7047     		bx	lr
 430              		.cfi_endproc
 431              	.LFE129:
 433              		.text
 434              	.Letext0:
 435              		.file 2 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine/_default_type
 436              		.file 3 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
 437              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 438              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 439              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 440              		.file 7 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/lib/gcc/arm-none-eabi/8.3.1/include/stddef.
 441              		.file 8 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_types.h"
 442              		.file 9 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/reent.h"
 443              		.file 10 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/lock.h"
 444              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 445              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 446              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 447              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 448              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 449              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 450              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 451              		.file 18 "Inc/spi.h"
 452              		.file 19 "Inc/usart.h"
 453              		.file 20 "Inc/gpio.h"
 454              		.file 21 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 455              		.file 22 "<built-in>"
ARM GAS  /var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:18     .text.SPI_TransmitReceiveWithSync:0000000000000000 $t
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:26     .text.SPI_TransmitReceiveWithSync:0000000000000000 SPI_TransmitReceiveWithSync
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:229    .text.SystemClock_Config:0000000000000000 $t
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:236    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:346    .text.main:0000000000000000 $t
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:353    .text.main:0000000000000000 main
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:409    .text.main:0000000000000044 $d
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:414    .text.Error_Handler:0000000000000000 $t
/var/folders/md/lgcc8l7571l9vt9sx0g0zflw0000gn/T//ccZk31uK.s:421    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_GPIO_ReadPin
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART2_UART_Init
MX_SPI1_Init
hspi1
