// Seed: 96257634
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    output tri0 id_3,
    output wand id_4
    , id_21,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    inout supply0 id_11,
    input tri1 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input supply0 id_15,
    input tri id_16,
    input tri1 id_17,
    input tri0 id_18,
    output wand id_19
);
  assign id_7 = ~id_9;
  module_0(
      id_21, id_21, id_21, id_21, id_21
  );
endmodule
