
Lab4_f1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002020  080001d0  080001d0  000011d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080021f0  080021f0  000031f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002220  08002220  0000405c  2**0
                  CONTENTS
  4 .ARM          00000000  08002220  08002220  0000405c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002220  08002220  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002220  08002220  00003220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002224  08002224  00003224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002228  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  2000005c  08002284  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  08002284  00004214  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000083a8  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c00  00000000  00000000  0000c42d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  0000e030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007b2  00000000  00000000  0000ea58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011627  00000000  00000000  0000f20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf1e  00000000  00000000  00020831  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00066ff9  00000000  00000000  0002d74f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00094748  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b00  00000000  00000000  0009478c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0009728c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080021d8 	.word	0x080021d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	080021d8 	.word	0x080021d8

08000210 <Toggle_Red>:


#include "Task_scheduler.h"


void Toggle_Red(){
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Red_GPIO_Port, Led_Red_Pin);
 8000214:	2108      	movs	r1, #8
 8000216:	4802      	ldr	r0, [pc, #8]	@ (8000220 <Toggle_Red+0x10>)
 8000218:	f000 ff00 	bl	800101c <HAL_GPIO_TogglePin>
}
 800021c:	bf00      	nop
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40010c00 	.word	0x40010c00

08000224 <Toggle_Yellow>:

void Toggle_Yellow(){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Yellow_GPIO_Port, Led_Yellow_Pin);
 8000228:	2110      	movs	r1, #16
 800022a:	4802      	ldr	r0, [pc, #8]	@ (8000234 <Toggle_Yellow+0x10>)
 800022c:	f000 fef6 	bl	800101c <HAL_GPIO_TogglePin>
}
 8000230:	bf00      	nop
 8000232:	bd80      	pop	{r7, pc}
 8000234:	40010c00 	.word	0x40010c00

08000238 <Toggle_Green>:

void Toggle_Green(){
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Green_GPIO_Port, Led_Green_Pin);
 800023c:	2120      	movs	r1, #32
 800023e:	4802      	ldr	r0, [pc, #8]	@ (8000248 <Toggle_Green+0x10>)
 8000240:	f000 feec 	bl	800101c <HAL_GPIO_TogglePin>
}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	40010c00 	.word	0x40010c00

0800024c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b086      	sub	sp, #24
 8000250:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000252:	f107 0308 	add.w	r3, r7, #8
 8000256:	2200      	movs	r2, #0
 8000258:	601a      	str	r2, [r3, #0]
 800025a:	605a      	str	r2, [r3, #4]
 800025c:	609a      	str	r2, [r3, #8]
 800025e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000260:	4b11      	ldr	r3, [pc, #68]	@ (80002a8 <MX_GPIO_Init+0x5c>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	4a10      	ldr	r2, [pc, #64]	@ (80002a8 <MX_GPIO_Init+0x5c>)
 8000266:	f043 0308 	orr.w	r3, r3, #8
 800026a:	6193      	str	r3, [r2, #24]
 800026c:	4b0e      	ldr	r3, [pc, #56]	@ (80002a8 <MX_GPIO_Init+0x5c>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	f003 0308 	and.w	r3, r3, #8
 8000274:	607b      	str	r3, [r7, #4]
 8000276:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led_Red_Pin|Led_Yellow_Pin|Led_Green_Pin, GPIO_PIN_RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	2138      	movs	r1, #56	@ 0x38
 800027c:	480b      	ldr	r0, [pc, #44]	@ (80002ac <MX_GPIO_Init+0x60>)
 800027e:	f000 feb5 	bl	8000fec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Led_Red_Pin|Led_Yellow_Pin|Led_Green_Pin;
 8000282:	2338      	movs	r3, #56	@ 0x38
 8000284:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000286:	2301      	movs	r3, #1
 8000288:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800028a:	2300      	movs	r3, #0
 800028c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800028e:	2302      	movs	r3, #2
 8000290:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000292:	f107 0308 	add.w	r3, r7, #8
 8000296:	4619      	mov	r1, r3
 8000298:	4804      	ldr	r0, [pc, #16]	@ (80002ac <MX_GPIO_Init+0x60>)
 800029a:	f000 fd23 	bl	8000ce4 <HAL_GPIO_Init>

}
 800029e:	bf00      	nop
 80002a0:	3718      	adds	r7, #24
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40021000 	.word	0x40021000
 80002ac:	40010c00 	.word	0x40010c00

080002b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002b4:	f000 fbaf 	bl	8000a16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002b8:	f000 f81e 	bl	80002f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002bc:	f7ff ffc6 	bl	800024c <MX_GPIO_Init>
  MX_TIM2_Init();
 80002c0:	f000 fb14 	bl	80008ec <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SCH_init();
 80002c4:	f000 f876 	bl	80003b4 <SCH_init>


  SCH_Add_Task(Toggle_Red, 50, 50);
 80002c8:	2232      	movs	r2, #50	@ 0x32
 80002ca:	2132      	movs	r1, #50	@ 0x32
 80002cc:	4807      	ldr	r0, [pc, #28]	@ (80002ec <main+0x3c>)
 80002ce:	f000 f88d 	bl	80003ec <SCH_Add_Task>
  SCH_Add_Task(Toggle_Yellow, 200, 100);
 80002d2:	2264      	movs	r2, #100	@ 0x64
 80002d4:	21c8      	movs	r1, #200	@ 0xc8
 80002d6:	4806      	ldr	r0, [pc, #24]	@ (80002f0 <main+0x40>)
 80002d8:	f000 f888 	bl	80003ec <SCH_Add_Task>
  SCH_Add_Task(Toggle_Green, 100, 200);
 80002dc:	22c8      	movs	r2, #200	@ 0xc8
 80002de:	2164      	movs	r1, #100	@ 0x64
 80002e0:	4804      	ldr	r0, [pc, #16]	@ (80002f4 <main+0x44>)
 80002e2:	f000 f883 	bl	80003ec <SCH_Add_Task>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SCH_Dispatch_Task();
 80002e6:	f000 fa13 	bl	8000710 <SCH_Dispatch_Task>
 80002ea:	e7fc      	b.n	80002e6 <main+0x36>
 80002ec:	08000211 	.word	0x08000211
 80002f0:	08000225 	.word	0x08000225
 80002f4:	08000239 	.word	0x08000239

080002f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b090      	sub	sp, #64	@ 0x40
 80002fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fe:	f107 0318 	add.w	r3, r7, #24
 8000302:	2228      	movs	r2, #40	@ 0x28
 8000304:	2100      	movs	r1, #0
 8000306:	4618      	mov	r0, r3
 8000308:	f001 ff22 	bl	8002150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800030c:	1d3b      	adds	r3, r7, #4
 800030e:	2200      	movs	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
 8000312:	605a      	str	r2, [r3, #4]
 8000314:	609a      	str	r2, [r3, #8]
 8000316:	60da      	str	r2, [r3, #12]
 8000318:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800031a:	2302      	movs	r3, #2
 800031c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800031e:	2301      	movs	r3, #1
 8000320:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000322:	2310      	movs	r3, #16
 8000324:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000326:	2300      	movs	r3, #0
 8000328:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032a:	f107 0318 	add.w	r3, r7, #24
 800032e:	4618      	mov	r0, r3
 8000330:	f000 fe8e 	bl	8001050 <HAL_RCC_OscConfig>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800033a:	f000 f818 	bl	800036e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800033e:	230f      	movs	r3, #15
 8000340:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000342:	2300      	movs	r3, #0
 8000344:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	2100      	movs	r1, #0
 8000356:	4618      	mov	r0, r3
 8000358:	f001 f8fc 	bl	8001554 <HAL_RCC_ClockConfig>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000362:	f000 f804 	bl	800036e <Error_Handler>
  }
}
 8000366:	bf00      	nop
 8000368:	3740      	adds	r7, #64	@ 0x40
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}

0800036e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800036e:	b480      	push	{r7}
 8000370:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000372:	b672      	cpsid	i
}
 8000374:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000376:	bf00      	nop
 8000378:	e7fd      	b.n	8000376 <Error_Handler+0x8>

0800037a <addNode>:



Container* container = NULL;

STask* addNode(void(*pFunction)(), int delay, int period){
 800037a:	b580      	push	{r7, lr}
 800037c:	b086      	sub	sp, #24
 800037e:	af00      	add	r7, sp, #0
 8000380:	60f8      	str	r0, [r7, #12]
 8000382:	60b9      	str	r1, [r7, #8]
 8000384:	607a      	str	r2, [r7, #4]
	STask* newNode = (struct STask*)malloc(sizeof(struct STask));
 8000386:	2018      	movs	r0, #24
 8000388:	f001 fe2c 	bl	8001fe4 <malloc>
 800038c:	4603      	mov	r3, r0
 800038e:	617b      	str	r3, [r7, #20]
	newNode->Delay = delay;
 8000390:	68ba      	ldr	r2, [r7, #8]
 8000392:	697b      	ldr	r3, [r7, #20]
 8000394:	605a      	str	r2, [r3, #4]
	newNode->Period = period;
 8000396:	687a      	ldr	r2, [r7, #4]
 8000398:	697b      	ldr	r3, [r7, #20]
 800039a:	609a      	str	r2, [r3, #8]
	newNode->pTask = pFunction;
 800039c:	697b      	ldr	r3, [r7, #20]
 800039e:	68fa      	ldr	r2, [r7, #12]
 80003a0:	601a      	str	r2, [r3, #0]
	newNode->next = NULL;
 80003a2:	697b      	ldr	r3, [r7, #20]
 80003a4:	2200      	movs	r2, #0
 80003a6:	615a      	str	r2, [r3, #20]
	return newNode;
 80003a8:	697b      	ldr	r3, [r7, #20]
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3718      	adds	r7, #24
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
	...

080003b4 <SCH_init>:

void SCH_init(void){
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
	timer_init();
 80003b8:	f000 f9da 	bl	8000770 <timer_init>
	///
	container = (struct Container*)malloc(sizeof(struct Container));
 80003bc:	2008      	movs	r0, #8
 80003be:	f001 fe11 	bl	8001fe4 <malloc>
 80003c2:	4603      	mov	r3, r0
 80003c4:	461a      	mov	r2, r3
 80003c6:	4b08      	ldr	r3, [pc, #32]	@ (80003e8 <SCH_init+0x34>)
 80003c8:	601a      	str	r2, [r3, #0]
	container->tail = NULL;
 80003ca:	4b07      	ldr	r3, [pc, #28]	@ (80003e8 <SCH_init+0x34>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	2200      	movs	r2, #0
 80003d0:	605a      	str	r2, [r3, #4]
	container->numTask = 0;
 80003d2:	4b05      	ldr	r3, [pc, #20]	@ (80003e8 <SCH_init+0x34>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	2200      	movs	r2, #0
 80003d8:	705a      	strb	r2, [r3, #1]
	container->emptySlot = 0;
 80003da:	4b03      	ldr	r3, [pc, #12]	@ (80003e8 <SCH_init+0x34>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	2200      	movs	r2, #0
 80003e0:	701a      	strb	r2, [r3, #0]
}
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	20000078 	.word	0x20000078

080003ec <SCH_Add_Task>:

void SCH_Add_Task(void(*pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b08a      	sub	sp, #40	@ 0x28
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	60f8      	str	r0, [r7, #12]
 80003f4:	60b9      	str	r1, [r7, #8]
 80003f6:	607a      	str	r2, [r7, #4]
    STask* newNode;

    if(container->tail == NULL){
 80003f8:	4b77      	ldr	r3, [pc, #476]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	685b      	ldr	r3, [r3, #4]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d116      	bne.n	8000430 <SCH_Add_Task+0x44>
        // add first node
        newNode = addNode(pFunction, DELAY, PERIOD);
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	4619      	mov	r1, r3
 8000408:	68f8      	ldr	r0, [r7, #12]
 800040a:	f7ff ffb6 	bl	800037a <addNode>
 800040e:	6178      	str	r0, [r7, #20]
        container->tail = newNode;
 8000410:	4b71      	ldr	r3, [pc, #452]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	697a      	ldr	r2, [r7, #20]
 8000416:	605a      	str	r2, [r3, #4]
        container->tail->next =  newNode;
 8000418:	4b6f      	ldr	r3, [pc, #444]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	697a      	ldr	r2, [r7, #20]
 8000420:	615a      	str	r2, [r3, #20]
        container->numTask++;
 8000422:	4b6d      	ldr	r3, [pc, #436]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	785a      	ldrb	r2, [r3, #1]
 8000428:	3201      	adds	r2, #1
 800042a:	b2d2      	uxtb	r2, r2
 800042c:	705a      	strb	r2, [r3, #1]
 800042e:	e122      	b.n	8000676 <SCH_Add_Task+0x28a>
    }
    else{
        STask* prevTail = container->tail->next;
 8000430:	4b69      	ldr	r3, [pc, #420]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	685b      	ldr	r3, [r3, #4]
 8000436:	695b      	ldr	r3, [r3, #20]
 8000438:	627b      	str	r3, [r7, #36]	@ 0x24
        STask* temp = container->tail->next;
 800043a:	4b67      	ldr	r3, [pc, #412]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	623b      	str	r3, [r7, #32]
        int Total = 0;
 8000444:	2300      	movs	r3, #0
 8000446:	61fb      	str	r3, [r7, #28]

        for(int i = 0; i < container->numTask; i++){
 8000448:	2300      	movs	r3, #0
 800044a:	61bb      	str	r3, [r7, #24]
 800044c:	e10b      	b.n	8000666 <SCH_Add_Task+0x27a>
            Total += temp->Delay;
 800044e:	6a3b      	ldr	r3, [r7, #32]
 8000450:	685a      	ldr	r2, [r3, #4]
 8000452:	69fb      	ldr	r3, [r7, #28]
 8000454:	4413      	add	r3, r2
 8000456:	61fb      	str	r3, [r7, #28]
            if((Total + temp->next->Delay > DELAY) && temp != container->tail){
 8000458:	6a3b      	ldr	r3, [r7, #32]
 800045a:	695b      	ldr	r3, [r3, #20]
 800045c:	685a      	ldr	r2, [r3, #4]
 800045e:	69fb      	ldr	r3, [r7, #28]
 8000460:	4413      	add	r3, r2
 8000462:	68ba      	ldr	r2, [r7, #8]
 8000464:	429a      	cmp	r2, r3
 8000466:	f080 80b9 	bcs.w	80005dc <SCH_Add_Task+0x1f0>
 800046a:	4b5b      	ldr	r3, [pc, #364]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	685b      	ldr	r3, [r3, #4]
 8000470:	6a3a      	ldr	r2, [r7, #32]
 8000472:	429a      	cmp	r2, r3
 8000474:	f000 80b2 	beq.w	80005dc <SCH_Add_Task+0x1f0>
                // add head
                if(Total > DELAY){
 8000478:	69fb      	ldr	r3, [r7, #28]
 800047a:	68ba      	ldr	r2, [r7, #8]
 800047c:	429a      	cmp	r2, r3
 800047e:	d24b      	bcs.n	8000518 <SCH_Add_Task+0x12c>
                    if(container->emptySlot == 0){
 8000480:	4b55      	ldr	r3, [pc, #340]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	781b      	ldrb	r3, [r3, #0]
 8000486:	2b00      	cmp	r3, #0
 8000488:	d11b      	bne.n	80004c2 <SCH_Add_Task+0xd6>
                        newNode = addNode(pFunction, DELAY, PERIOD);
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	687a      	ldr	r2, [r7, #4]
 800048e:	4619      	mov	r1, r3
 8000490:	68f8      	ldr	r0, [r7, #12]
 8000492:	f7ff ff72 	bl	800037a <addNode>
 8000496:	6178      	str	r0, [r7, #20]
                        // update next node DELAY
                        temp->Delay -= DELAY;
 8000498:	6a3b      	ldr	r3, [r7, #32]
 800049a:	685a      	ldr	r2, [r3, #4]
 800049c:	68bb      	ldr	r3, [r7, #8]
 800049e:	1ad2      	subs	r2, r2, r3
 80004a0:	6a3b      	ldr	r3, [r7, #32]
 80004a2:	605a      	str	r2, [r3, #4]
                        // update newNode position
                        newNode->next = temp;
 80004a4:	697b      	ldr	r3, [r7, #20]
 80004a6:	6a3a      	ldr	r2, [r7, #32]
 80004a8:	615a      	str	r2, [r3, #20]
                        container->tail->next = newNode;
 80004aa:	4b4b      	ldr	r3, [pc, #300]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	697a      	ldr	r2, [r7, #20]
 80004b2:	615a      	str	r2, [r3, #20]
                        //update numTask
                        container->numTask++;
 80004b4:	4b48      	ldr	r3, [pc, #288]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	785a      	ldrb	r2, [r3, #1]
 80004ba:	3201      	adds	r2, #1
 80004bc:	b2d2      	uxtb	r2, r2
 80004be:	705a      	strb	r2, [r3, #1]
                        return;
 80004c0:	e0d9      	b.n	8000676 <SCH_Add_Task+0x28a>
                    }
                    else{
                        // update new head
                        container->tail->Delay = PERIOD;
 80004c2:	4b45      	ldr	r3, [pc, #276]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	685b      	ldr	r3, [r3, #4]
 80004c8:	687a      	ldr	r2, [r7, #4]
 80004ca:	605a      	str	r2, [r3, #4]
                        container->tail->Period = PERIOD;
 80004cc:	4b42      	ldr	r3, [pc, #264]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	685b      	ldr	r3, [r3, #4]
 80004d2:	687a      	ldr	r2, [r7, #4]
 80004d4:	609a      	str	r2, [r3, #8]
                        container->tail->pTask = pFunction;
 80004d6:	4b40      	ldr	r3, [pc, #256]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	68fa      	ldr	r2, [r7, #12]
 80004de:	601a      	str	r2, [r3, #0]
                        //update next to node DELAY
                        temp->Delay -= PERIOD;
 80004e0:	6a3b      	ldr	r3, [r7, #32]
 80004e2:	685a      	ldr	r2, [r3, #4]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	6a3b      	ldr	r3, [r7, #32]
 80004ea:	605a      	str	r2, [r3, #4]
                        // update tail
                        while(prevTail->next != container->tail){
 80004ec:	e002      	b.n	80004f4 <SCH_Add_Task+0x108>
                            prevTail = prevTail->next;
 80004ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	627b      	str	r3, [r7, #36]	@ 0x24
                        while(prevTail->next != container->tail){
 80004f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004f6:	695a      	ldr	r2, [r3, #20]
 80004f8:	4b37      	ldr	r3, [pc, #220]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	685b      	ldr	r3, [r3, #4]
 80004fe:	429a      	cmp	r2, r3
 8000500:	d1f5      	bne.n	80004ee <SCH_Add_Task+0x102>
                        }
                        container->tail = prevTail;
 8000502:	4b35      	ldr	r3, [pc, #212]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000508:	605a      	str	r2, [r3, #4]
                        // update emptySlot
                        container->emptySlot--;
 800050a:	4b33      	ldr	r3, [pc, #204]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	781a      	ldrb	r2, [r3, #0]
 8000510:	3a01      	subs	r2, #1
 8000512:	b2d2      	uxtb	r2, r2
 8000514:	701a      	strb	r2, [r3, #0]
                        return;
 8000516:	e0ae      	b.n	8000676 <SCH_Add_Task+0x28a>
                }



                // add middle
                if(container->emptySlot == 0){
 8000518:	4b2f      	ldr	r3, [pc, #188]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d120      	bne.n	8000564 <SCH_Add_Task+0x178>
                    // update newNode DELAY
                    newNode = addNode(pFunction, DELAY - Total, PERIOD);
 8000522:	69fb      	ldr	r3, [r7, #28]
 8000524:	68ba      	ldr	r2, [r7, #8]
 8000526:	1ad3      	subs	r3, r2, r3
 8000528:	4619      	mov	r1, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	461a      	mov	r2, r3
 800052e:	68f8      	ldr	r0, [r7, #12]
 8000530:	f7ff ff23 	bl	800037a <addNode>
 8000534:	6178      	str	r0, [r7, #20]
                    // update position
                    newNode->next = temp->next;
 8000536:	6a3b      	ldr	r3, [r7, #32]
 8000538:	695a      	ldr	r2, [r3, #20]
 800053a:	697b      	ldr	r3, [r7, #20]
 800053c:	615a      	str	r2, [r3, #20]
                    temp->next = newNode;
 800053e:	6a3b      	ldr	r3, [r7, #32]
 8000540:	697a      	ldr	r2, [r7, #20]
 8000542:	615a      	str	r2, [r3, #20]
                    // update next to DELAY
                    newNode->next->Delay -=  newNode->Delay;
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	695b      	ldr	r3, [r3, #20]
 8000548:	6859      	ldr	r1, [r3, #4]
 800054a:	697b      	ldr	r3, [r7, #20]
 800054c:	685a      	ldr	r2, [r3, #4]
 800054e:	697b      	ldr	r3, [r7, #20]
 8000550:	695b      	ldr	r3, [r3, #20]
 8000552:	1a8a      	subs	r2, r1, r2
 8000554:	605a      	str	r2, [r3, #4]

                    container->numTask++;
 8000556:	4b20      	ldr	r3, [pc, #128]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	785a      	ldrb	r2, [r3, #1]
 800055c:	3201      	adds	r2, #1
 800055e:	b2d2      	uxtb	r2, r2
 8000560:	705a      	strb	r2, [r3, #1]
                    return;
 8000562:	e088      	b.n	8000676 <SCH_Add_Task+0x28a>
                }
                else{
                    // update newNode DELAY
                    newNode = container->tail;
 8000564:	4b1c      	ldr	r3, [pc, #112]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	685b      	ldr	r3, [r3, #4]
 800056a:	617b      	str	r3, [r7, #20]
                    newNode->Delay = PERIOD - Total;
 800056c:	69fb      	ldr	r3, [r7, #28]
 800056e:	687a      	ldr	r2, [r7, #4]
 8000570:	1ad2      	subs	r2, r2, r3
 8000572:	697b      	ldr	r3, [r7, #20]
 8000574:	605a      	str	r2, [r3, #4]
                    newNode->Period = PERIOD;
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	609a      	str	r2, [r3, #8]
                    newNode->pTask = pFunction;
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	68fa      	ldr	r2, [r7, #12]
 8000580:	601a      	str	r2, [r3, #0]
                    // update new tail
                    while(prevTail->next != container->tail){
 8000582:	e002      	b.n	800058a <SCH_Add_Task+0x19e>
                        prevTail = prevTail->next;
 8000584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000586:	695b      	ldr	r3, [r3, #20]
 8000588:	627b      	str	r3, [r7, #36]	@ 0x24
                    while(prevTail->next != container->tail){
 800058a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800058c:	695a      	ldr	r2, [r3, #20]
 800058e:	4b12      	ldr	r3, [pc, #72]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	429a      	cmp	r2, r3
 8000596:	d1f5      	bne.n	8000584 <SCH_Add_Task+0x198>
                    }
                    prevTail->next = newNode->next;
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	695a      	ldr	r2, [r3, #20]
 800059c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800059e:	615a      	str	r2, [r3, #20]
                    container->tail = prevTail;
 80005a0:	4b0d      	ldr	r3, [pc, #52]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005a6:	605a      	str	r2, [r3, #4]
                    // update new node position
                    newNode->next = temp->next;
 80005a8:	6a3b      	ldr	r3, [r7, #32]
 80005aa:	695a      	ldr	r2, [r3, #20]
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	615a      	str	r2, [r3, #20]
                    temp->next = newNode;
 80005b0:	6a3b      	ldr	r3, [r7, #32]
 80005b2:	697a      	ldr	r2, [r7, #20]
 80005b4:	615a      	str	r2, [r3, #20]
                    // update next to DELAY
                    newNode->next->Delay -= newNode->Delay;
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	6859      	ldr	r1, [r3, #4]
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	685a      	ldr	r2, [r3, #4]
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	695b      	ldr	r3, [r3, #20]
 80005c4:	1a8a      	subs	r2, r1, r2
 80005c6:	605a      	str	r2, [r3, #4]

                    container->emptySlot--;
 80005c8:	4b03      	ldr	r3, [pc, #12]	@ (80005d8 <SCH_Add_Task+0x1ec>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	781a      	ldrb	r2, [r3, #0]
 80005ce:	3a01      	subs	r2, #1
 80005d0:	b2d2      	uxtb	r2, r2
 80005d2:	701a      	strb	r2, [r3, #0]
                    return;
 80005d4:	e04f      	b.n	8000676 <SCH_Add_Task+0x28a>
 80005d6:	bf00      	nop
 80005d8:	20000078 	.word	0x20000078
                }
            }

            // add tail
            if(temp == container->tail){
 80005dc:	4b27      	ldr	r3, [pc, #156]	@ (800067c <SCH_Add_Task+0x290>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	6a3a      	ldr	r2, [r7, #32]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d138      	bne.n	800065a <SCH_Add_Task+0x26e>
                if(container->emptySlot == 0){
 80005e8:	4b24      	ldr	r3, [pc, #144]	@ (800067c <SCH_Add_Task+0x290>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d11b      	bne.n	800062a <SCH_Add_Task+0x23e>
                    // update DELAY
                    newNode = addNode(pFunction, DELAY - Total, PERIOD);
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	68ba      	ldr	r2, [r7, #8]
 80005f6:	1ad3      	subs	r3, r2, r3
 80005f8:	4619      	mov	r1, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	461a      	mov	r2, r3
 80005fe:	68f8      	ldr	r0, [r7, #12]
 8000600:	f7ff febb 	bl	800037a <addNode>
 8000604:	6178      	str	r0, [r7, #20]
                    // update position
                    newNode->next = temp->next;
 8000606:	6a3b      	ldr	r3, [r7, #32]
 8000608:	695a      	ldr	r2, [r3, #20]
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	615a      	str	r2, [r3, #20]
                    temp->next = newNode;
 800060e:	6a3b      	ldr	r3, [r7, #32]
 8000610:	697a      	ldr	r2, [r7, #20]
 8000612:	615a      	str	r2, [r3, #20]
                    container->tail = newNode;
 8000614:	4b19      	ldr	r3, [pc, #100]	@ (800067c <SCH_Add_Task+0x290>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	697a      	ldr	r2, [r7, #20]
 800061a:	605a      	str	r2, [r3, #4]
                    // update num Task
                    container->numTask++;
 800061c:	4b17      	ldr	r3, [pc, #92]	@ (800067c <SCH_Add_Task+0x290>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	785a      	ldrb	r2, [r3, #1]
 8000622:	3201      	adds	r2, #1
 8000624:	b2d2      	uxtb	r2, r2
 8000626:	705a      	strb	r2, [r3, #1]
                    return;
 8000628:	e025      	b.n	8000676 <SCH_Add_Task+0x28a>
                }
                else{
                    // update DELAY
                    container->tail->Delay = PERIOD - Total;
 800062a:	69fa      	ldr	r2, [r7, #28]
 800062c:	4b13      	ldr	r3, [pc, #76]	@ (800067c <SCH_Add_Task+0x290>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	685b      	ldr	r3, [r3, #4]
 8000632:	6879      	ldr	r1, [r7, #4]
 8000634:	1a8a      	subs	r2, r1, r2
 8000636:	605a      	str	r2, [r3, #4]
                    container->tail->Period = PERIOD;
 8000638:	4b10      	ldr	r3, [pc, #64]	@ (800067c <SCH_Add_Task+0x290>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	609a      	str	r2, [r3, #8]
                    container->tail->pTask = pFunction;
 8000642:	4b0e      	ldr	r3, [pc, #56]	@ (800067c <SCH_Add_Task+0x290>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	601a      	str	r2, [r3, #0]
                    // update empty slot
                    container->emptySlot--;
 800064c:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <SCH_Add_Task+0x290>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	781a      	ldrb	r2, [r3, #0]
 8000652:	3a01      	subs	r2, #1
 8000654:	b2d2      	uxtb	r2, r2
 8000656:	701a      	strb	r2, [r3, #0]
                    return;
 8000658:	e00d      	b.n	8000676 <SCH_Add_Task+0x28a>
                }
            }
            temp = temp->next;
 800065a:	6a3b      	ldr	r3, [r7, #32]
 800065c:	695b      	ldr	r3, [r3, #20]
 800065e:	623b      	str	r3, [r7, #32]
        for(int i = 0; i < container->numTask; i++){
 8000660:	69bb      	ldr	r3, [r7, #24]
 8000662:	3301      	adds	r3, #1
 8000664:	61bb      	str	r3, [r7, #24]
 8000666:	4b05      	ldr	r3, [pc, #20]	@ (800067c <SCH_Add_Task+0x290>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	785b      	ldrb	r3, [r3, #1]
 800066c:	461a      	mov	r2, r3
 800066e:	69bb      	ldr	r3, [r7, #24]
 8000670:	4293      	cmp	r3, r2
 8000672:	f6ff aeec 	blt.w	800044e <SCH_Add_Task+0x62>
        }
    }
}
 8000676:	3728      	adds	r7, #40	@ 0x28
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000078 	.word	0x20000078

08000680 <SCH_Delete_Task>:

void SCH_Delete_Task(void){
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
	container->tail->next->Delay = 0;
 8000684:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <SCH_Delete_Task+0x4c>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	685b      	ldr	r3, [r3, #4]
 800068a:	695b      	ldr	r3, [r3, #20]
 800068c:	2200      	movs	r2, #0
 800068e:	605a      	str	r2, [r3, #4]
	container->tail->next->Period = 0;
 8000690:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <SCH_Delete_Task+0x4c>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	695b      	ldr	r3, [r3, #20]
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
	container->tail->next->pTask = NULL;
 800069c:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <SCH_Delete_Task+0x4c>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	695b      	ldr	r3, [r3, #20]
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
	container->tail = container->tail->next;
 80006a8:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <SCH_Delete_Task+0x4c>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	685a      	ldr	r2, [r3, #4]
 80006ae:	4b07      	ldr	r3, [pc, #28]	@ (80006cc <SCH_Delete_Task+0x4c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	6952      	ldr	r2, [r2, #20]
 80006b4:	605a      	str	r2, [r3, #4]
	container->emptySlot++;
 80006b6:	4b05      	ldr	r3, [pc, #20]	@ (80006cc <SCH_Delete_Task+0x4c>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	781a      	ldrb	r2, [r3, #0]
 80006bc:	3201      	adds	r2, #1
 80006be:	b2d2      	uxtb	r2, r2
 80006c0:	701a      	strb	r2, [r3, #0]
}
 80006c2:	bf00      	nop
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bc80      	pop	{r7}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	20000078 	.word	0x20000078

080006d0 <SCH_Update_Task>:

void SCH_Update_Task(void){
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
	if(container != NULL && container->tail != NULL){
 80006d4:	4b0d      	ldr	r3, [pc, #52]	@ (800070c <SCH_Update_Task+0x3c>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d012      	beq.n	8000702 <SCH_Update_Task+0x32>
 80006dc:	4b0b      	ldr	r3, [pc, #44]	@ (800070c <SCH_Update_Task+0x3c>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	685b      	ldr	r3, [r3, #4]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d00d      	beq.n	8000702 <SCH_Update_Task+0x32>
		if(container->tail->next->Delay > 0){
 80006e6:	4b09      	ldr	r3, [pc, #36]	@ (800070c <SCH_Update_Task+0x3c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	685b      	ldr	r3, [r3, #4]
 80006ec:	695b      	ldr	r3, [r3, #20]
 80006ee:	685b      	ldr	r3, [r3, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d006      	beq.n	8000702 <SCH_Update_Task+0x32>
			container->tail->next->Delay--;
 80006f4:	4b05      	ldr	r3, [pc, #20]	@ (800070c <SCH_Update_Task+0x3c>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	695b      	ldr	r3, [r3, #20]
 80006fc:	685a      	ldr	r2, [r3, #4]
 80006fe:	3a01      	subs	r2, #1
 8000700:	605a      	str	r2, [r3, #4]
		}
	}

}
 8000702:	bf00      	nop
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	20000078 	.word	0x20000078

08000710 <SCH_Dispatch_Task>:
//		}
//	}
//}


void SCH_Dispatch_Task(void) {
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
    if (container != NULL && container->tail != NULL) {
 8000716:	4b15      	ldr	r3, [pc, #84]	@ (800076c <SCH_Dispatch_Task+0x5c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d021      	beq.n	8000762 <SCH_Dispatch_Task+0x52>
 800071e:	4b13      	ldr	r3, [pc, #76]	@ (800076c <SCH_Dispatch_Task+0x5c>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	685b      	ldr	r3, [r3, #4]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d01c      	beq.n	8000762 <SCH_Dispatch_Task+0x52>
        STask* currentTask = container->tail->next; // Lấy nhiệm vụ đầu tiên (sau tail)
 8000728:	4b10      	ldr	r3, [pc, #64]	@ (800076c <SCH_Dispatch_Task+0x5c>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	695b      	ldr	r3, [r3, #20]
 8000730:	60fb      	str	r3, [r7, #12]

        if (currentTask->Delay == 0) {
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d113      	bne.n	8000762 <SCH_Dispatch_Task+0x52>
            // Thực thi nhiệm vụ
            (*(currentTask->pTask))();
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4798      	blx	r3

            // Lưu thông tin nhiệm vụ hiện tại
            int taskPeriod = currentTask->Period;
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	689b      	ldr	r3, [r3, #8]
 8000744:	60bb      	str	r3, [r7, #8]
            void (*taskFunction)() = currentTask->pTask;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	607b      	str	r3, [r7, #4]

            // Xóa nhiệm vụ khỏi danh sách
            SCH_Delete_Task();
 800074c:	f7ff ff98 	bl	8000680 <SCH_Delete_Task>

            // Nếu nhiệm vụ cần lặp lại, thêm lại vào danh sách
            if (taskPeriod != 0) {
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d005      	beq.n	8000762 <SCH_Dispatch_Task+0x52>
                SCH_Add_Task(taskFunction, taskPeriod, taskPeriod);
 8000756:	68bb      	ldr	r3, [r7, #8]
 8000758:	68ba      	ldr	r2, [r7, #8]
 800075a:	4619      	mov	r1, r3
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f7ff fe45 	bl	80003ec <SCH_Add_Task>
            }
        }
    }
}
 8000762:	bf00      	nop
 8000764:	3710      	adds	r7, #16
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000078 	.word	0x20000078

08000770 <timer_init>:
uint16_t timer_counter[10];
uint16_t timer_MUL[10];



void timer_init(){
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8000774:	4802      	ldr	r0, [pc, #8]	@ (8000780 <timer_init+0x10>)
 8000776:	f001 f865 	bl	8001844 <HAL_TIM_Base_Start_IT>
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20000080 	.word	0x20000080

08000784 <HAL_TIM_PeriodElapsedCallback>:
	}

}

///////////////////////////////////////////////////////////
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000794:	d101      	bne.n	800079a <HAL_TIM_PeriodElapsedCallback+0x16>
//		for(int i = 0; i < 10; i++){
//			timer_run(i);
//		}
		//getKeyInput();
		SCH_Update_Task();
 8000796:	f7ff ff9b 	bl	80006d0 <SCH_Update_Task>

	}

}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007aa:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <HAL_MspInit+0x5c>)
 80007ac:	699b      	ldr	r3, [r3, #24]
 80007ae:	4a14      	ldr	r2, [pc, #80]	@ (8000800 <HAL_MspInit+0x5c>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6193      	str	r3, [r2, #24]
 80007b6:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <HAL_MspInit+0x5c>)
 80007b8:	699b      	ldr	r3, [r3, #24]
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	60bb      	str	r3, [r7, #8]
 80007c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <HAL_MspInit+0x5c>)
 80007c4:	69db      	ldr	r3, [r3, #28]
 80007c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000800 <HAL_MspInit+0x5c>)
 80007c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007cc:	61d3      	str	r3, [r2, #28]
 80007ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <HAL_MspInit+0x5c>)
 80007d0:	69db      	ldr	r3, [r3, #28]
 80007d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80007da:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <HAL_MspInit+0x60>)
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	4a04      	ldr	r2, [pc, #16]	@ (8000804 <HAL_MspInit+0x60>)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007f6:	bf00      	nop
 80007f8:	3714      	adds	r7, #20
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr
 8000800:	40021000 	.word	0x40021000
 8000804:	40010000 	.word	0x40010000

08000808 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <NMI_Handler+0x4>

08000810 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <HardFault_Handler+0x4>

08000818 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800081c:	bf00      	nop
 800081e:	e7fd      	b.n	800081c <MemManage_Handler+0x4>

08000820 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000824:	bf00      	nop
 8000826:	e7fd      	b.n	8000824 <BusFault_Handler+0x4>

08000828 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <UsageFault_Handler+0x4>

08000830 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr

0800083c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr

08000848 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr

08000854 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000858:	f000 f91a 	bl	8000a90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}

08000860 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000864:	4802      	ldr	r0, [pc, #8]	@ (8000870 <TIM2_IRQHandler+0x10>)
 8000866:	f001 f847 	bl	80018f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000080 	.word	0x20000080

08000874 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800087c:	4a14      	ldr	r2, [pc, #80]	@ (80008d0 <_sbrk+0x5c>)
 800087e:	4b15      	ldr	r3, [pc, #84]	@ (80008d4 <_sbrk+0x60>)
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000888:	4b13      	ldr	r3, [pc, #76]	@ (80008d8 <_sbrk+0x64>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d102      	bne.n	8000896 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000890:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <_sbrk+0x64>)
 8000892:	4a12      	ldr	r2, [pc, #72]	@ (80008dc <_sbrk+0x68>)
 8000894:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000896:	4b10      	ldr	r3, [pc, #64]	@ (80008d8 <_sbrk+0x64>)
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4413      	add	r3, r2
 800089e:	693a      	ldr	r2, [r7, #16]
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d207      	bcs.n	80008b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008a4:	f001 fc6c 	bl	8002180 <__errno>
 80008a8:	4603      	mov	r3, r0
 80008aa:	220c      	movs	r2, #12
 80008ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008ae:	f04f 33ff 	mov.w	r3, #4294967295
 80008b2:	e009      	b.n	80008c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008b4:	4b08      	ldr	r3, [pc, #32]	@ (80008d8 <_sbrk+0x64>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008ba:	4b07      	ldr	r3, [pc, #28]	@ (80008d8 <_sbrk+0x64>)
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4413      	add	r3, r2
 80008c2:	4a05      	ldr	r2, [pc, #20]	@ (80008d8 <_sbrk+0x64>)
 80008c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008c6:	68fb      	ldr	r3, [r7, #12]
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3718      	adds	r7, #24
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20001000 	.word	0x20001000
 80008d4:	00000400 	.word	0x00000400
 80008d8:	2000007c 	.word	0x2000007c
 80008dc:	20000218 	.word	0x20000218

080008e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bc80      	pop	{r7}
 80008ea:	4770      	bx	lr

080008ec <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008f2:	f107 0308 	add.w	r3, r7, #8
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
 80008fc:	609a      	str	r2, [r3, #8]
 80008fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000900:	463b      	mov	r3, r7
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000908:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <MX_TIM2_Init+0x94>)
 800090a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800090e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000910:	4b1b      	ldr	r3, [pc, #108]	@ (8000980 <MX_TIM2_Init+0x94>)
 8000912:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000916:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000918:	4b19      	ldr	r3, [pc, #100]	@ (8000980 <MX_TIM2_Init+0x94>)
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800091e:	4b18      	ldr	r3, [pc, #96]	@ (8000980 <MX_TIM2_Init+0x94>)
 8000920:	2209      	movs	r2, #9
 8000922:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000924:	4b16      	ldr	r3, [pc, #88]	@ (8000980 <MX_TIM2_Init+0x94>)
 8000926:	2200      	movs	r2, #0
 8000928:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800092a:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <MX_TIM2_Init+0x94>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000930:	4813      	ldr	r0, [pc, #76]	@ (8000980 <MX_TIM2_Init+0x94>)
 8000932:	f000 ff37 	bl	80017a4 <HAL_TIM_Base_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800093c:	f7ff fd17 	bl	800036e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000940:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000944:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000946:	f107 0308 	add.w	r3, r7, #8
 800094a:	4619      	mov	r1, r3
 800094c:	480c      	ldr	r0, [pc, #48]	@ (8000980 <MX_TIM2_Init+0x94>)
 800094e:	f001 f8c3 	bl	8001ad8 <HAL_TIM_ConfigClockSource>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000958:	f7ff fd09 	bl	800036e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800095c:	2300      	movs	r3, #0
 800095e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000960:	2300      	movs	r3, #0
 8000962:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000964:	463b      	mov	r3, r7
 8000966:	4619      	mov	r1, r3
 8000968:	4805      	ldr	r0, [pc, #20]	@ (8000980 <MX_TIM2_Init+0x94>)
 800096a:	f001 fac3 	bl	8001ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000974:	f7ff fcfb 	bl	800036e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000978:	bf00      	nop
 800097a:	3718      	adds	r7, #24
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000080 	.word	0x20000080

08000984 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000994:	d113      	bne.n	80009be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000996:	4b0c      	ldr	r3, [pc, #48]	@ (80009c8 <HAL_TIM_Base_MspInit+0x44>)
 8000998:	69db      	ldr	r3, [r3, #28]
 800099a:	4a0b      	ldr	r2, [pc, #44]	@ (80009c8 <HAL_TIM_Base_MspInit+0x44>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	61d3      	str	r3, [r2, #28]
 80009a2:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <HAL_TIM_Base_MspInit+0x44>)
 80009a4:	69db      	ldr	r3, [r3, #28]
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80009ae:	2200      	movs	r2, #0
 80009b0:	2100      	movs	r1, #0
 80009b2:	201c      	movs	r0, #28
 80009b4:	f000 f95f 	bl	8000c76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009b8:	201c      	movs	r0, #28
 80009ba:	f000 f978 	bl	8000cae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80009be:	bf00      	nop
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40021000 	.word	0x40021000

080009cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009cc:	f7ff ff88 	bl	80008e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d0:	480b      	ldr	r0, [pc, #44]	@ (8000a00 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009d2:	490c      	ldr	r1, [pc, #48]	@ (8000a04 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000a08 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009d8:	e002      	b.n	80009e0 <LoopCopyDataInit>

080009da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009de:	3304      	adds	r3, #4

080009e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e4:	d3f9      	bcc.n	80009da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009e6:	4a09      	ldr	r2, [pc, #36]	@ (8000a0c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009e8:	4c09      	ldr	r4, [pc, #36]	@ (8000a10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009ec:	e001      	b.n	80009f2 <LoopFillZerobss>

080009ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f0:	3204      	adds	r2, #4

080009f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f4:	d3fb      	bcc.n	80009ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009f6:	f001 fbc9 	bl	800218c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009fa:	f7ff fc59 	bl	80002b0 <main>
  bx lr
 80009fe:	4770      	bx	lr
  ldr r0, =_sdata
 8000a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a04:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a08:	08002228 	.word	0x08002228
  ldr r2, =_sbss
 8000a0c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a10:	20000214 	.word	0x20000214

08000a14 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a14:	e7fe      	b.n	8000a14 <ADC1_IRQHandler>

08000a16 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a1a:	2003      	movs	r0, #3
 8000a1c:	f000 f920 	bl	8000c60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a20:	200f      	movs	r0, #15
 8000a22:	f000 f805 	bl	8000a30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a26:	f7ff febd 	bl	80007a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a2a:	2300      	movs	r3, #0
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a38:	4b12      	ldr	r3, [pc, #72]	@ (8000a84 <HAL_InitTick+0x54>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b12      	ldr	r3, [pc, #72]	@ (8000a88 <HAL_InitTick+0x58>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	4619      	mov	r1, r3
 8000a42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f000 f93b 	bl	8000cca <HAL_SYSTICK_Config>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e00e      	b.n	8000a7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2b0f      	cmp	r3, #15
 8000a62:	d80a      	bhi.n	8000a7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a64:	2200      	movs	r2, #0
 8000a66:	6879      	ldr	r1, [r7, #4]
 8000a68:	f04f 30ff 	mov.w	r0, #4294967295
 8000a6c:	f000 f903 	bl	8000c76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a70:	4a06      	ldr	r2, [pc, #24]	@ (8000a8c <HAL_InitTick+0x5c>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a76:	2300      	movs	r3, #0
 8000a78:	e000      	b.n	8000a7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20000000 	.word	0x20000000
 8000a88:	20000008 	.word	0x20000008
 8000a8c:	20000004 	.word	0x20000004

08000a90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a94:	4b05      	ldr	r3, [pc, #20]	@ (8000aac <HAL_IncTick+0x1c>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b05      	ldr	r3, [pc, #20]	@ (8000ab0 <HAL_IncTick+0x20>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	4a03      	ldr	r2, [pc, #12]	@ (8000ab0 <HAL_IncTick+0x20>)
 8000aa2:	6013      	str	r3, [r2, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	20000008 	.word	0x20000008
 8000ab0:	200000c8 	.word	0x200000c8

08000ab4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ab8:	4b02      	ldr	r3, [pc, #8]	@ (8000ac4 <HAL_GetTick+0x10>)
 8000aba:	681b      	ldr	r3, [r3, #0]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bc80      	pop	{r7}
 8000ac2:	4770      	bx	lr
 8000ac4:	200000c8 	.word	0x200000c8

08000ac8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	f003 0307 	and.w	r3, r3, #7
 8000ad6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <__NVIC_SetPriorityGrouping+0x44>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ade:	68ba      	ldr	r2, [r7, #8]
 8000ae0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000af0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000af4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000af8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000afa:	4a04      	ldr	r2, [pc, #16]	@ (8000b0c <__NVIC_SetPriorityGrouping+0x44>)
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	60d3      	str	r3, [r2, #12]
}
 8000b00:	bf00      	nop
 8000b02:	3714      	adds	r7, #20
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bc80      	pop	{r7}
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b14:	4b04      	ldr	r3, [pc, #16]	@ (8000b28 <__NVIC_GetPriorityGrouping+0x18>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	0a1b      	lsrs	r3, r3, #8
 8000b1a:	f003 0307 	and.w	r3, r3, #7
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bc80      	pop	{r7}
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	db0b      	blt.n	8000b56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	f003 021f 	and.w	r2, r3, #31
 8000b44:	4906      	ldr	r1, [pc, #24]	@ (8000b60 <__NVIC_EnableIRQ+0x34>)
 8000b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4a:	095b      	lsrs	r3, r3, #5
 8000b4c:	2001      	movs	r0, #1
 8000b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b56:	bf00      	nop
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	e000e100 	.word	0xe000e100

08000b64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	6039      	str	r1, [r7, #0]
 8000b6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	db0a      	blt.n	8000b8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	b2da      	uxtb	r2, r3
 8000b7c:	490c      	ldr	r1, [pc, #48]	@ (8000bb0 <__NVIC_SetPriority+0x4c>)
 8000b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b82:	0112      	lsls	r2, r2, #4
 8000b84:	b2d2      	uxtb	r2, r2
 8000b86:	440b      	add	r3, r1
 8000b88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b8c:	e00a      	b.n	8000ba4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	4908      	ldr	r1, [pc, #32]	@ (8000bb4 <__NVIC_SetPriority+0x50>)
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	f003 030f 	and.w	r3, r3, #15
 8000b9a:	3b04      	subs	r3, #4
 8000b9c:	0112      	lsls	r2, r2, #4
 8000b9e:	b2d2      	uxtb	r2, r2
 8000ba0:	440b      	add	r3, r1
 8000ba2:	761a      	strb	r2, [r3, #24]
}
 8000ba4:	bf00      	nop
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bc80      	pop	{r7}
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	e000e100 	.word	0xe000e100
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b089      	sub	sp, #36	@ 0x24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	f003 0307 	and.w	r3, r3, #7
 8000bca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bcc:	69fb      	ldr	r3, [r7, #28]
 8000bce:	f1c3 0307 	rsb	r3, r3, #7
 8000bd2:	2b04      	cmp	r3, #4
 8000bd4:	bf28      	it	cs
 8000bd6:	2304      	movcs	r3, #4
 8000bd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	3304      	adds	r3, #4
 8000bde:	2b06      	cmp	r3, #6
 8000be0:	d902      	bls.n	8000be8 <NVIC_EncodePriority+0x30>
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	3b03      	subs	r3, #3
 8000be6:	e000      	b.n	8000bea <NVIC_EncodePriority+0x32>
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bec:	f04f 32ff 	mov.w	r2, #4294967295
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	43da      	mvns	r2, r3
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c00:	f04f 31ff 	mov.w	r1, #4294967295
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0a:	43d9      	mvns	r1, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c10:	4313      	orrs	r3, r2
         );
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3724      	adds	r7, #36	@ 0x24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr

08000c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	3b01      	subs	r3, #1
 8000c28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c2c:	d301      	bcc.n	8000c32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e00f      	b.n	8000c52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c32:	4a0a      	ldr	r2, [pc, #40]	@ (8000c5c <SysTick_Config+0x40>)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	3b01      	subs	r3, #1
 8000c38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c3a:	210f      	movs	r1, #15
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	f7ff ff90 	bl	8000b64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c44:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <SysTick_Config+0x40>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c4a:	4b04      	ldr	r3, [pc, #16]	@ (8000c5c <SysTick_Config+0x40>)
 8000c4c:	2207      	movs	r2, #7
 8000c4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c50:	2300      	movs	r3, #0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	e000e010 	.word	0xe000e010

08000c60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f7ff ff2d 	bl	8000ac8 <__NVIC_SetPriorityGrouping>
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b086      	sub	sp, #24
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	60b9      	str	r1, [r7, #8]
 8000c80:	607a      	str	r2, [r7, #4]
 8000c82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c88:	f7ff ff42 	bl	8000b10 <__NVIC_GetPriorityGrouping>
 8000c8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	68b9      	ldr	r1, [r7, #8]
 8000c92:	6978      	ldr	r0, [r7, #20]
 8000c94:	f7ff ff90 	bl	8000bb8 <NVIC_EncodePriority>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c9e:	4611      	mov	r1, r2
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff5f 	bl	8000b64 <__NVIC_SetPriority>
}
 8000ca6:	bf00      	nop
 8000ca8:	3718      	adds	r7, #24
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff ff35 	bl	8000b2c <__NVIC_EnableIRQ>
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	b082      	sub	sp, #8
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff ffa2 	bl	8000c1c <SysTick_Config>
 8000cd8:	4603      	mov	r3, r0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
	...

08000ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b08b      	sub	sp, #44	@ 0x2c
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cf6:	e169      	b.n	8000fcc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	69fa      	ldr	r2, [r7, #28]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d0c:	69ba      	ldr	r2, [r7, #24]
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f040 8158 	bne.w	8000fc6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	4a9a      	ldr	r2, [pc, #616]	@ (8000f84 <HAL_GPIO_Init+0x2a0>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d05e      	beq.n	8000dde <HAL_GPIO_Init+0xfa>
 8000d20:	4a98      	ldr	r2, [pc, #608]	@ (8000f84 <HAL_GPIO_Init+0x2a0>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d875      	bhi.n	8000e12 <HAL_GPIO_Init+0x12e>
 8000d26:	4a98      	ldr	r2, [pc, #608]	@ (8000f88 <HAL_GPIO_Init+0x2a4>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d058      	beq.n	8000dde <HAL_GPIO_Init+0xfa>
 8000d2c:	4a96      	ldr	r2, [pc, #600]	@ (8000f88 <HAL_GPIO_Init+0x2a4>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d86f      	bhi.n	8000e12 <HAL_GPIO_Init+0x12e>
 8000d32:	4a96      	ldr	r2, [pc, #600]	@ (8000f8c <HAL_GPIO_Init+0x2a8>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d052      	beq.n	8000dde <HAL_GPIO_Init+0xfa>
 8000d38:	4a94      	ldr	r2, [pc, #592]	@ (8000f8c <HAL_GPIO_Init+0x2a8>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d869      	bhi.n	8000e12 <HAL_GPIO_Init+0x12e>
 8000d3e:	4a94      	ldr	r2, [pc, #592]	@ (8000f90 <HAL_GPIO_Init+0x2ac>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d04c      	beq.n	8000dde <HAL_GPIO_Init+0xfa>
 8000d44:	4a92      	ldr	r2, [pc, #584]	@ (8000f90 <HAL_GPIO_Init+0x2ac>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d863      	bhi.n	8000e12 <HAL_GPIO_Init+0x12e>
 8000d4a:	4a92      	ldr	r2, [pc, #584]	@ (8000f94 <HAL_GPIO_Init+0x2b0>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d046      	beq.n	8000dde <HAL_GPIO_Init+0xfa>
 8000d50:	4a90      	ldr	r2, [pc, #576]	@ (8000f94 <HAL_GPIO_Init+0x2b0>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d85d      	bhi.n	8000e12 <HAL_GPIO_Init+0x12e>
 8000d56:	2b12      	cmp	r3, #18
 8000d58:	d82a      	bhi.n	8000db0 <HAL_GPIO_Init+0xcc>
 8000d5a:	2b12      	cmp	r3, #18
 8000d5c:	d859      	bhi.n	8000e12 <HAL_GPIO_Init+0x12e>
 8000d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d64 <HAL_GPIO_Init+0x80>)
 8000d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d64:	08000ddf 	.word	0x08000ddf
 8000d68:	08000db9 	.word	0x08000db9
 8000d6c:	08000dcb 	.word	0x08000dcb
 8000d70:	08000e0d 	.word	0x08000e0d
 8000d74:	08000e13 	.word	0x08000e13
 8000d78:	08000e13 	.word	0x08000e13
 8000d7c:	08000e13 	.word	0x08000e13
 8000d80:	08000e13 	.word	0x08000e13
 8000d84:	08000e13 	.word	0x08000e13
 8000d88:	08000e13 	.word	0x08000e13
 8000d8c:	08000e13 	.word	0x08000e13
 8000d90:	08000e13 	.word	0x08000e13
 8000d94:	08000e13 	.word	0x08000e13
 8000d98:	08000e13 	.word	0x08000e13
 8000d9c:	08000e13 	.word	0x08000e13
 8000da0:	08000e13 	.word	0x08000e13
 8000da4:	08000e13 	.word	0x08000e13
 8000da8:	08000dc1 	.word	0x08000dc1
 8000dac:	08000dd5 	.word	0x08000dd5
 8000db0:	4a79      	ldr	r2, [pc, #484]	@ (8000f98 <HAL_GPIO_Init+0x2b4>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d013      	beq.n	8000dde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000db6:	e02c      	b.n	8000e12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	623b      	str	r3, [r7, #32]
          break;
 8000dbe:	e029      	b.n	8000e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	3304      	adds	r3, #4
 8000dc6:	623b      	str	r3, [r7, #32]
          break;
 8000dc8:	e024      	b.n	8000e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	3308      	adds	r3, #8
 8000dd0:	623b      	str	r3, [r7, #32]
          break;
 8000dd2:	e01f      	b.n	8000e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	330c      	adds	r3, #12
 8000dda:	623b      	str	r3, [r7, #32]
          break;
 8000ddc:	e01a      	b.n	8000e14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d102      	bne.n	8000dec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000de6:	2304      	movs	r3, #4
 8000de8:	623b      	str	r3, [r7, #32]
          break;
 8000dea:	e013      	b.n	8000e14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d105      	bne.n	8000e00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000df4:	2308      	movs	r3, #8
 8000df6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	69fa      	ldr	r2, [r7, #28]
 8000dfc:	611a      	str	r2, [r3, #16]
          break;
 8000dfe:	e009      	b.n	8000e14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e00:	2308      	movs	r3, #8
 8000e02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	69fa      	ldr	r2, [r7, #28]
 8000e08:	615a      	str	r2, [r3, #20]
          break;
 8000e0a:	e003      	b.n	8000e14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	623b      	str	r3, [r7, #32]
          break;
 8000e10:	e000      	b.n	8000e14 <HAL_GPIO_Init+0x130>
          break;
 8000e12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	2bff      	cmp	r3, #255	@ 0xff
 8000e18:	d801      	bhi.n	8000e1e <HAL_GPIO_Init+0x13a>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	e001      	b.n	8000e22 <HAL_GPIO_Init+0x13e>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	3304      	adds	r3, #4
 8000e22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e24:	69bb      	ldr	r3, [r7, #24]
 8000e26:	2bff      	cmp	r3, #255	@ 0xff
 8000e28:	d802      	bhi.n	8000e30 <HAL_GPIO_Init+0x14c>
 8000e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	e002      	b.n	8000e36 <HAL_GPIO_Init+0x152>
 8000e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e32:	3b08      	subs	r3, #8
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	210f      	movs	r1, #15
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	fa01 f303 	lsl.w	r3, r1, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	401a      	ands	r2, r3
 8000e48:	6a39      	ldr	r1, [r7, #32]
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e50:	431a      	orrs	r2, r3
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e64:	4b4d      	ldr	r3, [pc, #308]	@ (8000f9c <HAL_GPIO_Init+0x2b8>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	4a4c      	ldr	r2, [pc, #304]	@ (8000f9c <HAL_GPIO_Init+0x2b8>)
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	6193      	str	r3, [r2, #24]
 8000e70:	4b4a      	ldr	r3, [pc, #296]	@ (8000f9c <HAL_GPIO_Init+0x2b8>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e7c:	4a48      	ldr	r2, [pc, #288]	@ (8000fa0 <HAL_GPIO_Init+0x2bc>)
 8000e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e80:	089b      	lsrs	r3, r3, #2
 8000e82:	3302      	adds	r3, #2
 8000e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	220f      	movs	r2, #15
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a40      	ldr	r2, [pc, #256]	@ (8000fa4 <HAL_GPIO_Init+0x2c0>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d013      	beq.n	8000ed0 <HAL_GPIO_Init+0x1ec>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a3f      	ldr	r2, [pc, #252]	@ (8000fa8 <HAL_GPIO_Init+0x2c4>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d00d      	beq.n	8000ecc <HAL_GPIO_Init+0x1e8>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4a3e      	ldr	r2, [pc, #248]	@ (8000fac <HAL_GPIO_Init+0x2c8>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d007      	beq.n	8000ec8 <HAL_GPIO_Init+0x1e4>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4a3d      	ldr	r2, [pc, #244]	@ (8000fb0 <HAL_GPIO_Init+0x2cc>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d101      	bne.n	8000ec4 <HAL_GPIO_Init+0x1e0>
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e006      	b.n	8000ed2 <HAL_GPIO_Init+0x1ee>
 8000ec4:	2304      	movs	r3, #4
 8000ec6:	e004      	b.n	8000ed2 <HAL_GPIO_Init+0x1ee>
 8000ec8:	2302      	movs	r3, #2
 8000eca:	e002      	b.n	8000ed2 <HAL_GPIO_Init+0x1ee>
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e000      	b.n	8000ed2 <HAL_GPIO_Init+0x1ee>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ed4:	f002 0203 	and.w	r2, r2, #3
 8000ed8:	0092      	lsls	r2, r2, #2
 8000eda:	4093      	lsls	r3, r2
 8000edc:	68fa      	ldr	r2, [r7, #12]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ee2:	492f      	ldr	r1, [pc, #188]	@ (8000fa0 <HAL_GPIO_Init+0x2bc>)
 8000ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee6:	089b      	lsrs	r3, r3, #2
 8000ee8:	3302      	adds	r3, #2
 8000eea:	68fa      	ldr	r2, [r7, #12]
 8000eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d006      	beq.n	8000f0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000efc:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000efe:	689a      	ldr	r2, [r3, #8]
 8000f00:	492c      	ldr	r1, [pc, #176]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	608b      	str	r3, [r1, #8]
 8000f08:	e006      	b.n	8000f18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	69bb      	ldr	r3, [r7, #24]
 8000f10:	43db      	mvns	r3, r3
 8000f12:	4928      	ldr	r1, [pc, #160]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f14:	4013      	ands	r3, r2
 8000f16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d006      	beq.n	8000f32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f24:	4b23      	ldr	r3, [pc, #140]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f26:	68da      	ldr	r2, [r3, #12]
 8000f28:	4922      	ldr	r1, [pc, #136]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	60cb      	str	r3, [r1, #12]
 8000f30:	e006      	b.n	8000f40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f32:	4b20      	ldr	r3, [pc, #128]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f34:	68da      	ldr	r2, [r3, #12]
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	491e      	ldr	r1, [pc, #120]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d006      	beq.n	8000f5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f4c:	4b19      	ldr	r3, [pc, #100]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f4e:	685a      	ldr	r2, [r3, #4]
 8000f50:	4918      	ldr	r1, [pc, #96]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f52:	69bb      	ldr	r3, [r7, #24]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	604b      	str	r3, [r1, #4]
 8000f58:	e006      	b.n	8000f68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f5a:	4b16      	ldr	r3, [pc, #88]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f5c:	685a      	ldr	r2, [r3, #4]
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	43db      	mvns	r3, r3
 8000f62:	4914      	ldr	r1, [pc, #80]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f64:	4013      	ands	r3, r2
 8000f66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d021      	beq.n	8000fb8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f74:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	490e      	ldr	r1, [pc, #56]	@ (8000fb4 <HAL_GPIO_Init+0x2d0>)
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	600b      	str	r3, [r1, #0]
 8000f80:	e021      	b.n	8000fc6 <HAL_GPIO_Init+0x2e2>
 8000f82:	bf00      	nop
 8000f84:	10320000 	.word	0x10320000
 8000f88:	10310000 	.word	0x10310000
 8000f8c:	10220000 	.word	0x10220000
 8000f90:	10210000 	.word	0x10210000
 8000f94:	10120000 	.word	0x10120000
 8000f98:	10110000 	.word	0x10110000
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	40010000 	.word	0x40010000
 8000fa4:	40010800 	.word	0x40010800
 8000fa8:	40010c00 	.word	0x40010c00
 8000fac:	40011000 	.word	0x40011000
 8000fb0:	40011400 	.word	0x40011400
 8000fb4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe8 <HAL_GPIO_Init+0x304>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	4909      	ldr	r1, [pc, #36]	@ (8000fe8 <HAL_GPIO_Init+0x304>)
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc8:	3301      	adds	r3, #1
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	f47f ae8e 	bne.w	8000cf8 <HAL_GPIO_Init+0x14>
  }
}
 8000fdc:	bf00      	nop
 8000fde:	bf00      	nop
 8000fe0:	372c      	adds	r7, #44	@ 0x2c
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr
 8000fe8:	40010400 	.word	0x40010400

08000fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	807b      	strh	r3, [r7, #2]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ffc:	787b      	ldrb	r3, [r7, #1]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001002:	887a      	ldrh	r2, [r7, #2]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001008:	e003      	b.n	8001012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	041a      	lsls	r2, r3, #16
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	611a      	str	r2, [r3, #16]
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr

0800101c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800102e:	887a      	ldrh	r2, [r7, #2]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4013      	ands	r3, r2
 8001034:	041a      	lsls	r2, r3, #16
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	43d9      	mvns	r1, r3
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	400b      	ands	r3, r1
 800103e:	431a      	orrs	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	611a      	str	r2, [r3, #16]
}
 8001044:	bf00      	nop
 8001046:	3714      	adds	r7, #20
 8001048:	46bd      	mov	sp, r7
 800104a:	bc80      	pop	{r7}
 800104c:	4770      	bx	lr
	...

08001050 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e272      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b00      	cmp	r3, #0
 800106c:	f000 8087 	beq.w	800117e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001070:	4b92      	ldr	r3, [pc, #584]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f003 030c 	and.w	r3, r3, #12
 8001078:	2b04      	cmp	r3, #4
 800107a:	d00c      	beq.n	8001096 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800107c:	4b8f      	ldr	r3, [pc, #572]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 030c 	and.w	r3, r3, #12
 8001084:	2b08      	cmp	r3, #8
 8001086:	d112      	bne.n	80010ae <HAL_RCC_OscConfig+0x5e>
 8001088:	4b8c      	ldr	r3, [pc, #560]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001094:	d10b      	bne.n	80010ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001096:	4b89      	ldr	r3, [pc, #548]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d06c      	beq.n	800117c <HAL_RCC_OscConfig+0x12c>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d168      	bne.n	800117c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e24c      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010b6:	d106      	bne.n	80010c6 <HAL_RCC_OscConfig+0x76>
 80010b8:	4b80      	ldr	r3, [pc, #512]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a7f      	ldr	r2, [pc, #508]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80010be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010c2:	6013      	str	r3, [r2, #0]
 80010c4:	e02e      	b.n	8001124 <HAL_RCC_OscConfig+0xd4>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d10c      	bne.n	80010e8 <HAL_RCC_OscConfig+0x98>
 80010ce:	4b7b      	ldr	r3, [pc, #492]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a7a      	ldr	r2, [pc, #488]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80010d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010d8:	6013      	str	r3, [r2, #0]
 80010da:	4b78      	ldr	r3, [pc, #480]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a77      	ldr	r2, [pc, #476]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80010e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010e4:	6013      	str	r3, [r2, #0]
 80010e6:	e01d      	b.n	8001124 <HAL_RCC_OscConfig+0xd4>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010f0:	d10c      	bne.n	800110c <HAL_RCC_OscConfig+0xbc>
 80010f2:	4b72      	ldr	r3, [pc, #456]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a71      	ldr	r2, [pc, #452]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80010f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010fc:	6013      	str	r3, [r2, #0]
 80010fe:	4b6f      	ldr	r3, [pc, #444]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a6e      	ldr	r2, [pc, #440]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e00b      	b.n	8001124 <HAL_RCC_OscConfig+0xd4>
 800110c:	4b6b      	ldr	r3, [pc, #428]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a6a      	ldr	r2, [pc, #424]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001112:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b68      	ldr	r3, [pc, #416]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a67      	ldr	r2, [pc, #412]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 800111e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001122:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d013      	beq.n	8001154 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112c:	f7ff fcc2 	bl	8000ab4 <HAL_GetTick>
 8001130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001132:	e008      	b.n	8001146 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001134:	f7ff fcbe 	bl	8000ab4 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b64      	cmp	r3, #100	@ 0x64
 8001140:	d901      	bls.n	8001146 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e200      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001146:	4b5d      	ldr	r3, [pc, #372]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d0f0      	beq.n	8001134 <HAL_RCC_OscConfig+0xe4>
 8001152:	e014      	b.n	800117e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001154:	f7ff fcae 	bl	8000ab4 <HAL_GetTick>
 8001158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800115c:	f7ff fcaa 	bl	8000ab4 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b64      	cmp	r3, #100	@ 0x64
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e1ec      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800116e:	4b53      	ldr	r3, [pc, #332]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d1f0      	bne.n	800115c <HAL_RCC_OscConfig+0x10c>
 800117a:	e000      	b.n	800117e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d063      	beq.n	8001252 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800118a:	4b4c      	ldr	r3, [pc, #304]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f003 030c 	and.w	r3, r3, #12
 8001192:	2b00      	cmp	r3, #0
 8001194:	d00b      	beq.n	80011ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001196:	4b49      	ldr	r3, [pc, #292]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f003 030c 	and.w	r3, r3, #12
 800119e:	2b08      	cmp	r3, #8
 80011a0:	d11c      	bne.n	80011dc <HAL_RCC_OscConfig+0x18c>
 80011a2:	4b46      	ldr	r3, [pc, #280]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d116      	bne.n	80011dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ae:	4b43      	ldr	r3, [pc, #268]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d005      	beq.n	80011c6 <HAL_RCC_OscConfig+0x176>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	691b      	ldr	r3, [r3, #16]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d001      	beq.n	80011c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e1c0      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011c6:	4b3d      	ldr	r3, [pc, #244]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	4939      	ldr	r1, [pc, #228]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011da:	e03a      	b.n	8001252 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d020      	beq.n	8001226 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011e4:	4b36      	ldr	r3, [pc, #216]	@ (80012c0 <HAL_RCC_OscConfig+0x270>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ea:	f7ff fc63 	bl	8000ab4 <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011f2:	f7ff fc5f 	bl	8000ab4 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e1a1      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001204:	4b2d      	ldr	r3, [pc, #180]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d0f0      	beq.n	80011f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001210:	4b2a      	ldr	r3, [pc, #168]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	695b      	ldr	r3, [r3, #20]
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	4927      	ldr	r1, [pc, #156]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001220:	4313      	orrs	r3, r2
 8001222:	600b      	str	r3, [r1, #0]
 8001224:	e015      	b.n	8001252 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001226:	4b26      	ldr	r3, [pc, #152]	@ (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122c:	f7ff fc42 	bl	8000ab4 <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001234:	f7ff fc3e 	bl	8000ab4 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e180      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001246:	4b1d      	ldr	r3, [pc, #116]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0308 	and.w	r3, r3, #8
 800125a:	2b00      	cmp	r3, #0
 800125c:	d03a      	beq.n	80012d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	699b      	ldr	r3, [r3, #24]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d019      	beq.n	800129a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001266:	4b17      	ldr	r3, [pc, #92]	@ (80012c4 <HAL_RCC_OscConfig+0x274>)
 8001268:	2201      	movs	r2, #1
 800126a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800126c:	f7ff fc22 	bl	8000ab4 <HAL_GetTick>
 8001270:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001272:	e008      	b.n	8001286 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001274:	f7ff fc1e 	bl	8000ab4 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d901      	bls.n	8001286 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001282:	2303      	movs	r3, #3
 8001284:	e160      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001286:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <HAL_RCC_OscConfig+0x26c>)
 8001288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d0f0      	beq.n	8001274 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001292:	2001      	movs	r0, #1
 8001294:	f000 fa68 	bl	8001768 <RCC_Delay>
 8001298:	e01c      	b.n	80012d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800129a:	4b0a      	ldr	r3, [pc, #40]	@ (80012c4 <HAL_RCC_OscConfig+0x274>)
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012a0:	f7ff fc08 	bl	8000ab4 <HAL_GetTick>
 80012a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012a6:	e00f      	b.n	80012c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a8:	f7ff fc04 	bl	8000ab4 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d908      	bls.n	80012c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e146      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
 80012ba:	bf00      	nop
 80012bc:	40021000 	.word	0x40021000
 80012c0:	42420000 	.word	0x42420000
 80012c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c8:	4b92      	ldr	r3, [pc, #584]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80012ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012cc:	f003 0302 	and.w	r3, r3, #2
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d1e9      	bne.n	80012a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0304 	and.w	r3, r3, #4
 80012dc:	2b00      	cmp	r3, #0
 80012de:	f000 80a6 	beq.w	800142e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012e2:	2300      	movs	r3, #0
 80012e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012e6:	4b8b      	ldr	r3, [pc, #556]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d10d      	bne.n	800130e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012f2:	4b88      	ldr	r3, [pc, #544]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	4a87      	ldr	r2, [pc, #540]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80012f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012fc:	61d3      	str	r3, [r2, #28]
 80012fe:	4b85      	ldr	r3, [pc, #532]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800130a:	2301      	movs	r3, #1
 800130c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130e:	4b82      	ldr	r3, [pc, #520]	@ (8001518 <HAL_RCC_OscConfig+0x4c8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001316:	2b00      	cmp	r3, #0
 8001318:	d118      	bne.n	800134c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800131a:	4b7f      	ldr	r3, [pc, #508]	@ (8001518 <HAL_RCC_OscConfig+0x4c8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a7e      	ldr	r2, [pc, #504]	@ (8001518 <HAL_RCC_OscConfig+0x4c8>)
 8001320:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001324:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001326:	f7ff fbc5 	bl	8000ab4 <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132c:	e008      	b.n	8001340 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800132e:	f7ff fbc1 	bl	8000ab4 <HAL_GetTick>
 8001332:	4602      	mov	r2, r0
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	2b64      	cmp	r3, #100	@ 0x64
 800133a:	d901      	bls.n	8001340 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800133c:	2303      	movs	r3, #3
 800133e:	e103      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001340:	4b75      	ldr	r3, [pc, #468]	@ (8001518 <HAL_RCC_OscConfig+0x4c8>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001348:	2b00      	cmp	r3, #0
 800134a:	d0f0      	beq.n	800132e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d106      	bne.n	8001362 <HAL_RCC_OscConfig+0x312>
 8001354:	4b6f      	ldr	r3, [pc, #444]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001356:	6a1b      	ldr	r3, [r3, #32]
 8001358:	4a6e      	ldr	r2, [pc, #440]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	6213      	str	r3, [r2, #32]
 8001360:	e02d      	b.n	80013be <HAL_RCC_OscConfig+0x36e>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d10c      	bne.n	8001384 <HAL_RCC_OscConfig+0x334>
 800136a:	4b6a      	ldr	r3, [pc, #424]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 800136c:	6a1b      	ldr	r3, [r3, #32]
 800136e:	4a69      	ldr	r2, [pc, #420]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001370:	f023 0301 	bic.w	r3, r3, #1
 8001374:	6213      	str	r3, [r2, #32]
 8001376:	4b67      	ldr	r3, [pc, #412]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001378:	6a1b      	ldr	r3, [r3, #32]
 800137a:	4a66      	ldr	r2, [pc, #408]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 800137c:	f023 0304 	bic.w	r3, r3, #4
 8001380:	6213      	str	r3, [r2, #32]
 8001382:	e01c      	b.n	80013be <HAL_RCC_OscConfig+0x36e>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	2b05      	cmp	r3, #5
 800138a:	d10c      	bne.n	80013a6 <HAL_RCC_OscConfig+0x356>
 800138c:	4b61      	ldr	r3, [pc, #388]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 800138e:	6a1b      	ldr	r3, [r3, #32]
 8001390:	4a60      	ldr	r2, [pc, #384]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001392:	f043 0304 	orr.w	r3, r3, #4
 8001396:	6213      	str	r3, [r2, #32]
 8001398:	4b5e      	ldr	r3, [pc, #376]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	4a5d      	ldr	r2, [pc, #372]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	6213      	str	r3, [r2, #32]
 80013a4:	e00b      	b.n	80013be <HAL_RCC_OscConfig+0x36e>
 80013a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80013a8:	6a1b      	ldr	r3, [r3, #32]
 80013aa:	4a5a      	ldr	r2, [pc, #360]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80013ac:	f023 0301 	bic.w	r3, r3, #1
 80013b0:	6213      	str	r3, [r2, #32]
 80013b2:	4b58      	ldr	r3, [pc, #352]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	4a57      	ldr	r2, [pc, #348]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80013b8:	f023 0304 	bic.w	r3, r3, #4
 80013bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d015      	beq.n	80013f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c6:	f7ff fb75 	bl	8000ab4 <HAL_GetTick>
 80013ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013cc:	e00a      	b.n	80013e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ce:	f7ff fb71 	bl	8000ab4 <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013dc:	4293      	cmp	r3, r2
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e0b1      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80013e6:	6a1b      	ldr	r3, [r3, #32]
 80013e8:	f003 0302 	and.w	r3, r3, #2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d0ee      	beq.n	80013ce <HAL_RCC_OscConfig+0x37e>
 80013f0:	e014      	b.n	800141c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013f2:	f7ff fb5f 	bl	8000ab4 <HAL_GetTick>
 80013f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f8:	e00a      	b.n	8001410 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013fa:	f7ff fb5b 	bl	8000ab4 <HAL_GetTick>
 80013fe:	4602      	mov	r2, r0
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001408:	4293      	cmp	r3, r2
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e09b      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001410:	4b40      	ldr	r3, [pc, #256]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001412:	6a1b      	ldr	r3, [r3, #32]
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1ee      	bne.n	80013fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800141c:	7dfb      	ldrb	r3, [r7, #23]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d105      	bne.n	800142e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001422:	4b3c      	ldr	r3, [pc, #240]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001424:	69db      	ldr	r3, [r3, #28]
 8001426:	4a3b      	ldr	r2, [pc, #236]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001428:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800142c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 8087 	beq.w	8001546 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001438:	4b36      	ldr	r3, [pc, #216]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f003 030c 	and.w	r3, r3, #12
 8001440:	2b08      	cmp	r3, #8
 8001442:	d061      	beq.n	8001508 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	2b02      	cmp	r3, #2
 800144a:	d146      	bne.n	80014da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144c:	4b33      	ldr	r3, [pc, #204]	@ (800151c <HAL_RCC_OscConfig+0x4cc>)
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001452:	f7ff fb2f 	bl	8000ab4 <HAL_GetTick>
 8001456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001458:	e008      	b.n	800146c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800145a:	f7ff fb2b 	bl	8000ab4 <HAL_GetTick>
 800145e:	4602      	mov	r2, r0
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	2b02      	cmp	r3, #2
 8001466:	d901      	bls.n	800146c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001468:	2303      	movs	r3, #3
 800146a:	e06d      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800146c:	4b29      	ldr	r3, [pc, #164]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d1f0      	bne.n	800145a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a1b      	ldr	r3, [r3, #32]
 800147c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001480:	d108      	bne.n	8001494 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001482:	4b24      	ldr	r3, [pc, #144]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001486:	f023 020f 	bic.w	r2, r3, #15
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	4921      	ldr	r1, [pc, #132]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001490:	4313      	orrs	r3, r2
 8001492:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001494:	4b1f      	ldr	r3, [pc, #124]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a19      	ldr	r1, [r3, #32]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a4:	430b      	orrs	r3, r1
 80014a6:	491b      	ldr	r1, [pc, #108]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80014a8:	4313      	orrs	r3, r2
 80014aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014ac:	4b1b      	ldr	r3, [pc, #108]	@ (800151c <HAL_RCC_OscConfig+0x4cc>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b2:	f7ff faff 	bl	8000ab4 <HAL_GetTick>
 80014b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ba:	f7ff fafb 	bl	8000ab4 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e03d      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014cc:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d0f0      	beq.n	80014ba <HAL_RCC_OscConfig+0x46a>
 80014d8:	e035      	b.n	8001546 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014da:	4b10      	ldr	r3, [pc, #64]	@ (800151c <HAL_RCC_OscConfig+0x4cc>)
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e0:	f7ff fae8 	bl	8000ab4 <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014e8:	f7ff fae4 	bl	8000ab4 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e026      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014fa:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <HAL_RCC_OscConfig+0x4c4>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1f0      	bne.n	80014e8 <HAL_RCC_OscConfig+0x498>
 8001506:	e01e      	b.n	8001546 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	69db      	ldr	r3, [r3, #28]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d107      	bne.n	8001520 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e019      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
 8001514:	40021000 	.word	0x40021000
 8001518:	40007000 	.word	0x40007000
 800151c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001520:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <HAL_RCC_OscConfig+0x500>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	429a      	cmp	r2, r3
 8001532:	d106      	bne.n	8001542 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800153e:	429a      	cmp	r2, r3
 8001540:	d001      	beq.n	8001546 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e000      	b.n	8001548 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001546:	2300      	movs	r3, #0
}
 8001548:	4618      	mov	r0, r3
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40021000 	.word	0x40021000

08001554 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e0a0      	b.n	80016aa <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d020      	beq.n	80015b6 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0304 	and.w	r3, r3, #4
 800157c:	2b00      	cmp	r3, #0
 800157e:	d005      	beq.n	800158c <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001580:	4b4c      	ldr	r3, [pc, #304]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	4a4b      	ldr	r2, [pc, #300]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 8001586:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800158a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0308 	and.w	r3, r3, #8
 8001594:	2b00      	cmp	r3, #0
 8001596:	d005      	beq.n	80015a4 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001598:	4b46      	ldr	r3, [pc, #280]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	4a45      	ldr	r2, [pc, #276]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 800159e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80015a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015a4:	4b43      	ldr	r3, [pc, #268]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	4940      	ldr	r1, [pc, #256]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d040      	beq.n	8001644 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d107      	bne.n	80015da <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ca:	4b3a      	ldr	r3, [pc, #232]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d115      	bne.n	8001602 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e067      	b.n	80016aa <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d107      	bne.n	80015f2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015e2:	4b34      	ldr	r3, [pc, #208]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d109      	bne.n	8001602 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e05b      	b.n	80016aa <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f2:	4b30      	ldr	r3, [pc, #192]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e053      	b.n	80016aa <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001602:	4b2c      	ldr	r3, [pc, #176]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f023 0203 	bic.w	r2, r3, #3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	4929      	ldr	r1, [pc, #164]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 8001610:	4313      	orrs	r3, r2
 8001612:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001614:	f7ff fa4e 	bl	8000ab4 <HAL_GetTick>
 8001618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800161a:	e00a      	b.n	8001632 <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800161c:	f7ff fa4a 	bl	8000ab4 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800162a:	4293      	cmp	r3, r2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e03b      	b.n	80016aa <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001632:	4b20      	ldr	r3, [pc, #128]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f003 020c 	and.w	r2, r3, #12
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	429a      	cmp	r2, r3
 8001642:	d1eb      	bne.n	800161c <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0304 	and.w	r3, r3, #4
 800164c:	2b00      	cmp	r3, #0
 800164e:	d008      	beq.n	8001662 <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001650:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	4915      	ldr	r1, [pc, #84]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 800165e:	4313      	orrs	r3, r2
 8001660:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0308 	and.w	r3, r3, #8
 800166a:	2b00      	cmp	r3, #0
 800166c:	d009      	beq.n	8001682 <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800166e:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	691b      	ldr	r3, [r3, #16]
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	490d      	ldr	r1, [pc, #52]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 800167e:	4313      	orrs	r3, r2
 8001680:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001682:	f000 f81f 	bl	80016c4 <HAL_RCC_GetSysClockFreq>
 8001686:	4602      	mov	r2, r0
 8001688:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <HAL_RCC_ClockConfig+0x160>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	091b      	lsrs	r3, r3, #4
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	4909      	ldr	r1, [pc, #36]	@ (80016b8 <HAL_RCC_ClockConfig+0x164>)
 8001694:	5ccb      	ldrb	r3, [r1, r3]
 8001696:	fa22 f303 	lsr.w	r3, r2, r3
 800169a:	4a08      	ldr	r2, [pc, #32]	@ (80016bc <HAL_RCC_ClockConfig+0x168>)
 800169c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800169e:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <HAL_RCC_ClockConfig+0x16c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff f9c4 	bl	8000a30 <HAL_InitTick>

  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	080021f0 	.word	0x080021f0
 80016bc:	20000000 	.word	0x20000000
 80016c0:	20000004 	.word	0x20000004

080016c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b087      	sub	sp, #28
 80016c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016ca:	2300      	movs	r3, #0
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	2300      	movs	r3, #0
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	2300      	movs	r3, #0
 80016d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016de:	4b1d      	ldr	r3, [pc, #116]	@ (8001754 <HAL_RCC_GetSysClockFreq+0x90>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	2b04      	cmp	r3, #4
 80016ec:	d002      	beq.n	80016f4 <HAL_RCC_GetSysClockFreq+0x30>
 80016ee:	2b08      	cmp	r3, #8
 80016f0:	d003      	beq.n	80016fa <HAL_RCC_GetSysClockFreq+0x36>
 80016f2:	e026      	b.n	8001742 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016f4:	4b18      	ldr	r3, [pc, #96]	@ (8001758 <HAL_RCC_GetSysClockFreq+0x94>)
 80016f6:	613b      	str	r3, [r7, #16]
      break;
 80016f8:	e026      	b.n	8001748 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	0c9b      	lsrs	r3, r3, #18
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	4a16      	ldr	r2, [pc, #88]	@ (800175c <HAL_RCC_GetSysClockFreq+0x98>)
 8001704:	5cd3      	ldrb	r3, [r2, r3]
 8001706:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d00f      	beq.n	8001732 <HAL_RCC_GetSysClockFreq+0x6e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <HAL_RCC_GetSysClockFreq+0x90>)
 8001714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001716:	f003 030f 	and.w	r3, r3, #15
 800171a:	4a11      	ldr	r2, [pc, #68]	@ (8001760 <HAL_RCC_GetSysClockFreq+0x9c>)
 800171c:	5cd3      	ldrb	r3, [r2, r3]
 800171e:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4a0d      	ldr	r2, [pc, #52]	@ (8001758 <HAL_RCC_GetSysClockFreq+0x94>)
 8001724:	fb03 f202 	mul.w	r2, r3, r2
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	fbb2 f3f3 	udiv	r3, r2, r3
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	e004      	b.n	800173c <HAL_RCC_GetSysClockFreq+0x78>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a0b      	ldr	r2, [pc, #44]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001736:	fb02 f303 	mul.w	r3, r2, r3
 800173a:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	613b      	str	r3, [r7, #16]
      break;
 8001740:	e002      	b.n	8001748 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001742:	4b05      	ldr	r3, [pc, #20]	@ (8001758 <HAL_RCC_GetSysClockFreq+0x94>)
 8001744:	613b      	str	r3, [r7, #16]
      break;
 8001746:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001748:	693b      	ldr	r3, [r7, #16]
}
 800174a:	4618      	mov	r0, r3
 800174c:	371c      	adds	r7, #28
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr
 8001754:	40021000 	.word	0x40021000
 8001758:	007a1200 	.word	0x007a1200
 800175c:	08002200 	.word	0x08002200
 8001760:	08002210 	.word	0x08002210
 8001764:	003d0900 	.word	0x003d0900

08001768 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001770:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <RCC_Delay+0x34>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a0a      	ldr	r2, [pc, #40]	@ (80017a0 <RCC_Delay+0x38>)
 8001776:	fba2 2303 	umull	r2, r3, r2, r3
 800177a:	0a5b      	lsrs	r3, r3, #9
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	fb02 f303 	mul.w	r3, r2, r3
 8001782:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001784:	bf00      	nop
  }
  while (Delay --);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	1e5a      	subs	r2, r3, #1
 800178a:	60fa      	str	r2, [r7, #12]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1f9      	bne.n	8001784 <RCC_Delay+0x1c>
}
 8001790:	bf00      	nop
 8001792:	bf00      	nop
 8001794:	3714      	adds	r7, #20
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr
 800179c:	20000000 	.word	0x20000000
 80017a0:	10624dd3 	.word	0x10624dd3

080017a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e041      	b.n	800183a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d106      	bne.n	80017d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7ff f8da 	bl	8000984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2202      	movs	r2, #2
 80017d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3304      	adds	r3, #4
 80017e0:	4619      	mov	r1, r3
 80017e2:	4610      	mov	r0, r2
 80017e4:	f000 fa64 	bl	8001cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2201      	movs	r2, #1
 80017ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2201      	movs	r2, #1
 800180c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2201      	movs	r2, #1
 8001814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2201      	movs	r2, #1
 8001824:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2201      	movs	r2, #1
 800182c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b01      	cmp	r3, #1
 8001856:	d001      	beq.n	800185c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e03f      	b.n	80018dc <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2202      	movs	r2, #2
 8001860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	68da      	ldr	r2, [r3, #12]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f042 0201 	orr.w	r2, r2, #1
 8001872:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a1b      	ldr	r2, [pc, #108]	@ (80018e8 <HAL_TIM_Base_Start_IT+0xa4>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d013      	beq.n	80018a6 <HAL_TIM_Base_Start_IT+0x62>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001886:	d00e      	beq.n	80018a6 <HAL_TIM_Base_Start_IT+0x62>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a17      	ldr	r2, [pc, #92]	@ (80018ec <HAL_TIM_Base_Start_IT+0xa8>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d009      	beq.n	80018a6 <HAL_TIM_Base_Start_IT+0x62>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a16      	ldr	r2, [pc, #88]	@ (80018f0 <HAL_TIM_Base_Start_IT+0xac>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d004      	beq.n	80018a6 <HAL_TIM_Base_Start_IT+0x62>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a14      	ldr	r2, [pc, #80]	@ (80018f4 <HAL_TIM_Base_Start_IT+0xb0>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d111      	bne.n	80018ca <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 0307 	and.w	r3, r3, #7
 80018b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2b06      	cmp	r3, #6
 80018b6:	d010      	beq.n	80018da <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f042 0201 	orr.w	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018c8:	e007      	b.n	80018da <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f042 0201 	orr.w	r2, r2, #1
 80018d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40012c00 	.word	0x40012c00
 80018ec:	40000400 	.word	0x40000400
 80018f0:	40000800 	.word	0x40000800
 80018f4:	40014000 	.word	0x40014000

080018f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	691b      	ldr	r3, [r3, #16]
 800190e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d020      	beq.n	800195c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d01b      	beq.n	800195c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f06f 0202 	mvn.w	r2, #2
 800192c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	f003 0303 	and.w	r3, r3, #3
 800193e:	2b00      	cmp	r3, #0
 8001940:	d003      	beq.n	800194a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 f998 	bl	8001c78 <HAL_TIM_IC_CaptureCallback>
 8001948:	e005      	b.n	8001956 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 f98b 	bl	8001c66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f000 f99a 	bl	8001c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	2b00      	cmp	r3, #0
 8001964:	d020      	beq.n	80019a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f003 0304 	and.w	r3, r3, #4
 800196c:	2b00      	cmp	r3, #0
 800196e:	d01b      	beq.n	80019a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f06f 0204 	mvn.w	r2, #4
 8001978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2202      	movs	r2, #2
 800197e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800198a:	2b00      	cmp	r3, #0
 800198c:	d003      	beq.n	8001996 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 f972 	bl	8001c78 <HAL_TIM_IC_CaptureCallback>
 8001994:	e005      	b.n	80019a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 f965 	bl	8001c66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f000 f974 	bl	8001c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	f003 0308 	and.w	r3, r3, #8
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d020      	beq.n	80019f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	f003 0308 	and.w	r3, r3, #8
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d01b      	beq.n	80019f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f06f 0208 	mvn.w	r2, #8
 80019c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2204      	movs	r2, #4
 80019ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f000 f94c 	bl	8001c78 <HAL_TIM_IC_CaptureCallback>
 80019e0:	e005      	b.n	80019ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f000 f93f 	bl	8001c66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f000 f94e 	bl	8001c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	f003 0310 	and.w	r3, r3, #16
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d020      	beq.n	8001a40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f003 0310 	and.w	r3, r3, #16
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d01b      	beq.n	8001a40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f06f 0210 	mvn.w	r2, #16
 8001a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2208      	movs	r2, #8
 8001a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 f926 	bl	8001c78 <HAL_TIM_IC_CaptureCallback>
 8001a2c:	e005      	b.n	8001a3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f000 f919 	bl	8001c66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f000 f928 	bl	8001c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00c      	beq.n	8001a64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d007      	beq.n	8001a64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f06f 0201 	mvn.w	r2, #1
 8001a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f7fe fe90 	bl	8000784 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d00c      	beq.n	8001a88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d007      	beq.n	8001a88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f000 faa5 	bl	8001fd2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d00c      	beq.n	8001aac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d007      	beq.n	8001aac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f000 f8f8 	bl	8001c9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	f003 0320 	and.w	r3, r3, #32
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00c      	beq.n	8001ad0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f003 0320 	and.w	r3, r3, #32
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d007      	beq.n	8001ad0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f06f 0220 	mvn.w	r2, #32
 8001ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 fa78 	bl	8001fc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ad0:	bf00      	nop
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d101      	bne.n	8001af4 <HAL_TIM_ConfigClockSource+0x1c>
 8001af0:	2302      	movs	r3, #2
 8001af2:	e0b4      	b.n	8001c5e <HAL_TIM_ConfigClockSource+0x186>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2202      	movs	r2, #2
 8001b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001b12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001b1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	68ba      	ldr	r2, [r7, #8]
 8001b22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b2c:	d03e      	beq.n	8001bac <HAL_TIM_ConfigClockSource+0xd4>
 8001b2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b32:	f200 8087 	bhi.w	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
 8001b36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b3a:	f000 8086 	beq.w	8001c4a <HAL_TIM_ConfigClockSource+0x172>
 8001b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b42:	d87f      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
 8001b44:	2b70      	cmp	r3, #112	@ 0x70
 8001b46:	d01a      	beq.n	8001b7e <HAL_TIM_ConfigClockSource+0xa6>
 8001b48:	2b70      	cmp	r3, #112	@ 0x70
 8001b4a:	d87b      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
 8001b4c:	2b60      	cmp	r3, #96	@ 0x60
 8001b4e:	d050      	beq.n	8001bf2 <HAL_TIM_ConfigClockSource+0x11a>
 8001b50:	2b60      	cmp	r3, #96	@ 0x60
 8001b52:	d877      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
 8001b54:	2b50      	cmp	r3, #80	@ 0x50
 8001b56:	d03c      	beq.n	8001bd2 <HAL_TIM_ConfigClockSource+0xfa>
 8001b58:	2b50      	cmp	r3, #80	@ 0x50
 8001b5a:	d873      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
 8001b5c:	2b40      	cmp	r3, #64	@ 0x40
 8001b5e:	d058      	beq.n	8001c12 <HAL_TIM_ConfigClockSource+0x13a>
 8001b60:	2b40      	cmp	r3, #64	@ 0x40
 8001b62:	d86f      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
 8001b64:	2b30      	cmp	r3, #48	@ 0x30
 8001b66:	d064      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0x15a>
 8001b68:	2b30      	cmp	r3, #48	@ 0x30
 8001b6a:	d86b      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
 8001b6c:	2b20      	cmp	r3, #32
 8001b6e:	d060      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0x15a>
 8001b70:	2b20      	cmp	r3, #32
 8001b72:	d867      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d05c      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0x15a>
 8001b78:	2b10      	cmp	r3, #16
 8001b7a:	d05a      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0x15a>
 8001b7c:	e062      	b.n	8001c44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001b8e:	f000 f992 	bl	8001eb6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001ba0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	68ba      	ldr	r2, [r7, #8]
 8001ba8:	609a      	str	r2, [r3, #8]
      break;
 8001baa:	e04f      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001bbc:	f000 f97b 	bl	8001eb6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001bce:	609a      	str	r2, [r3, #8]
      break;
 8001bd0:	e03c      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bde:	461a      	mov	r2, r3
 8001be0:	f000 f8f2 	bl	8001dc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2150      	movs	r1, #80	@ 0x50
 8001bea:	4618      	mov	r0, r3
 8001bec:	f000 f949 	bl	8001e82 <TIM_ITRx_SetConfig>
      break;
 8001bf0:	e02c      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bfe:	461a      	mov	r2, r3
 8001c00:	f000 f910 	bl	8001e24 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2160      	movs	r1, #96	@ 0x60
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f939 	bl	8001e82 <TIM_ITRx_SetConfig>
      break;
 8001c10:	e01c      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c1e:	461a      	mov	r2, r3
 8001c20:	f000 f8d2 	bl	8001dc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2140      	movs	r1, #64	@ 0x40
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f000 f929 	bl	8001e82 <TIM_ITRx_SetConfig>
      break;
 8001c30:	e00c      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	f000 f920 	bl	8001e82 <TIM_ITRx_SetConfig>
      break;
 8001c42:	e003      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	73fb      	strb	r3, [r7, #15]
      break;
 8001c48:	e000      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001c4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c80:	bf00      	nop
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bc80      	pop	{r7}
 8001c88:	4770      	bx	lr

08001c8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr
	...

08001cb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <TIM_Base_SetConfig+0x100>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d00b      	beq.n	8001ce0 <TIM_Base_SetConfig+0x30>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cce:	d007      	beq.n	8001ce0 <TIM_Base_SetConfig+0x30>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a38      	ldr	r2, [pc, #224]	@ (8001db4 <TIM_Base_SetConfig+0x104>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d003      	beq.n	8001ce0 <TIM_Base_SetConfig+0x30>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a37      	ldr	r2, [pc, #220]	@ (8001db8 <TIM_Base_SetConfig+0x108>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d108      	bne.n	8001cf2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ce6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a2e      	ldr	r2, [pc, #184]	@ (8001db0 <TIM_Base_SetConfig+0x100>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d017      	beq.n	8001d2a <TIM_Base_SetConfig+0x7a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d00:	d013      	beq.n	8001d2a <TIM_Base_SetConfig+0x7a>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a2b      	ldr	r2, [pc, #172]	@ (8001db4 <TIM_Base_SetConfig+0x104>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d00f      	beq.n	8001d2a <TIM_Base_SetConfig+0x7a>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a2a      	ldr	r2, [pc, #168]	@ (8001db8 <TIM_Base_SetConfig+0x108>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00b      	beq.n	8001d2a <TIM_Base_SetConfig+0x7a>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a29      	ldr	r2, [pc, #164]	@ (8001dbc <TIM_Base_SetConfig+0x10c>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d007      	beq.n	8001d2a <TIM_Base_SetConfig+0x7a>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a28      	ldr	r2, [pc, #160]	@ (8001dc0 <TIM_Base_SetConfig+0x110>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d003      	beq.n	8001d2a <TIM_Base_SetConfig+0x7a>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a27      	ldr	r2, [pc, #156]	@ (8001dc4 <TIM_Base_SetConfig+0x114>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d108      	bne.n	8001d3c <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	695b      	ldr	r3, [r3, #20]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a13      	ldr	r2, [pc, #76]	@ (8001db0 <TIM_Base_SetConfig+0x100>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d00b      	beq.n	8001d80 <TIM_Base_SetConfig+0xd0>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4a14      	ldr	r2, [pc, #80]	@ (8001dbc <TIM_Base_SetConfig+0x10c>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d007      	beq.n	8001d80 <TIM_Base_SetConfig+0xd0>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a13      	ldr	r2, [pc, #76]	@ (8001dc0 <TIM_Base_SetConfig+0x110>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d003      	beq.n	8001d80 <TIM_Base_SetConfig+0xd0>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a12      	ldr	r2, [pc, #72]	@ (8001dc4 <TIM_Base_SetConfig+0x114>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d103      	bne.n	8001d88 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	691a      	ldr	r2, [r3, #16]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d005      	beq.n	8001da6 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	f023 0201 	bic.w	r2, r3, #1
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	611a      	str	r2, [r3, #16]
  }
}
 8001da6:	bf00      	nop
 8001da8:	3714      	adds	r7, #20
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr
 8001db0:	40012c00 	.word	0x40012c00
 8001db4:	40000400 	.word	0x40000400
 8001db8:	40000800 	.word	0x40000800
 8001dbc:	40014000 	.word	0x40014000
 8001dc0:	40014400 	.word	0x40014400
 8001dc4:	40014800 	.word	0x40014800

08001dc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b087      	sub	sp, #28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6a1b      	ldr	r3, [r3, #32]
 8001dd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6a1b      	ldr	r3, [r3, #32]
 8001dde:	f023 0201 	bic.w	r2, r3, #1
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	699b      	ldr	r3, [r3, #24]
 8001dea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001df2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	011b      	lsls	r3, r3, #4
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f023 030a 	bic.w	r3, r3, #10
 8001e04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	621a      	str	r2, [r3, #32]
}
 8001e1a:	bf00      	nop
 8001e1c:	371c      	adds	r7, #28
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b087      	sub	sp, #28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	f023 0210 	bic.w	r2, r3, #16
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	031b      	lsls	r3, r3, #12
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001e60:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	011b      	lsls	r3, r3, #4
 8001e66:	697a      	ldr	r2, [r7, #20]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	697a      	ldr	r2, [r7, #20]
 8001e76:	621a      	str	r2, [r3, #32]
}
 8001e78:	bf00      	nop
 8001e7a:	371c      	adds	r7, #28
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr

08001e82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b085      	sub	sp, #20
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	f043 0307 	orr.w	r3, r3, #7
 8001ea4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	609a      	str	r2, [r3, #8]
}
 8001eac:	bf00      	nop
 8001eae:	3714      	adds	r7, #20
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr

08001eb6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b087      	sub	sp, #28
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	60f8      	str	r0, [r7, #12]
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
 8001ec2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001ed0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	021a      	lsls	r2, r3, #8
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	609a      	str	r2, [r3, #8]
}
 8001eea:	bf00      	nop
 8001eec:	371c      	adds	r7, #28
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d101      	bne.n	8001f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	e04b      	b.n	8001fa4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2202      	movs	r2, #2
 8001f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a19      	ldr	r2, [pc, #100]	@ (8001fb0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d013      	beq.n	8001f78 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f58:	d00e      	beq.n	8001f78 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a15      	ldr	r2, [pc, #84]	@ (8001fb4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d009      	beq.n	8001f78 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a13      	ldr	r2, [pc, #76]	@ (8001fb8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d004      	beq.n	8001f78 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a12      	ldr	r2, [pc, #72]	@ (8001fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d10c      	bne.n	8001f92 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68ba      	ldr	r2, [r7, #8]
 8001f90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	40012c00 	.word	0x40012c00
 8001fb4:	40000400 	.word	0x40000400
 8001fb8:	40000800 	.word	0x40000800
 8001fbc:	40014000 	.word	0x40014000

08001fc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr

08001fd2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr

08001fe4 <malloc>:
 8001fe4:	4b02      	ldr	r3, [pc, #8]	@ (8001ff0 <malloc+0xc>)
 8001fe6:	4601      	mov	r1, r0
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	f000 b825 	b.w	8002038 <_malloc_r>
 8001fee:	bf00      	nop
 8001ff0:	2000000c 	.word	0x2000000c

08001ff4 <sbrk_aligned>:
 8001ff4:	b570      	push	{r4, r5, r6, lr}
 8001ff6:	4e0f      	ldr	r6, [pc, #60]	@ (8002034 <sbrk_aligned+0x40>)
 8001ff8:	460c      	mov	r4, r1
 8001ffa:	6831      	ldr	r1, [r6, #0]
 8001ffc:	4605      	mov	r5, r0
 8001ffe:	b911      	cbnz	r1, 8002006 <sbrk_aligned+0x12>
 8002000:	f000 f8ae 	bl	8002160 <_sbrk_r>
 8002004:	6030      	str	r0, [r6, #0]
 8002006:	4621      	mov	r1, r4
 8002008:	4628      	mov	r0, r5
 800200a:	f000 f8a9 	bl	8002160 <_sbrk_r>
 800200e:	1c43      	adds	r3, r0, #1
 8002010:	d103      	bne.n	800201a <sbrk_aligned+0x26>
 8002012:	f04f 34ff 	mov.w	r4, #4294967295
 8002016:	4620      	mov	r0, r4
 8002018:	bd70      	pop	{r4, r5, r6, pc}
 800201a:	1cc4      	adds	r4, r0, #3
 800201c:	f024 0403 	bic.w	r4, r4, #3
 8002020:	42a0      	cmp	r0, r4
 8002022:	d0f8      	beq.n	8002016 <sbrk_aligned+0x22>
 8002024:	1a21      	subs	r1, r4, r0
 8002026:	4628      	mov	r0, r5
 8002028:	f000 f89a 	bl	8002160 <_sbrk_r>
 800202c:	3001      	adds	r0, #1
 800202e:	d1f2      	bne.n	8002016 <sbrk_aligned+0x22>
 8002030:	e7ef      	b.n	8002012 <sbrk_aligned+0x1e>
 8002032:	bf00      	nop
 8002034:	200000cc 	.word	0x200000cc

08002038 <_malloc_r>:
 8002038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800203c:	1ccd      	adds	r5, r1, #3
 800203e:	f025 0503 	bic.w	r5, r5, #3
 8002042:	3508      	adds	r5, #8
 8002044:	2d0c      	cmp	r5, #12
 8002046:	bf38      	it	cc
 8002048:	250c      	movcc	r5, #12
 800204a:	2d00      	cmp	r5, #0
 800204c:	4606      	mov	r6, r0
 800204e:	db01      	blt.n	8002054 <_malloc_r+0x1c>
 8002050:	42a9      	cmp	r1, r5
 8002052:	d904      	bls.n	800205e <_malloc_r+0x26>
 8002054:	230c      	movs	r3, #12
 8002056:	6033      	str	r3, [r6, #0]
 8002058:	2000      	movs	r0, #0
 800205a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800205e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002134 <_malloc_r+0xfc>
 8002062:	f000 f869 	bl	8002138 <__malloc_lock>
 8002066:	f8d8 3000 	ldr.w	r3, [r8]
 800206a:	461c      	mov	r4, r3
 800206c:	bb44      	cbnz	r4, 80020c0 <_malloc_r+0x88>
 800206e:	4629      	mov	r1, r5
 8002070:	4630      	mov	r0, r6
 8002072:	f7ff ffbf 	bl	8001ff4 <sbrk_aligned>
 8002076:	1c43      	adds	r3, r0, #1
 8002078:	4604      	mov	r4, r0
 800207a:	d158      	bne.n	800212e <_malloc_r+0xf6>
 800207c:	f8d8 4000 	ldr.w	r4, [r8]
 8002080:	4627      	mov	r7, r4
 8002082:	2f00      	cmp	r7, #0
 8002084:	d143      	bne.n	800210e <_malloc_r+0xd6>
 8002086:	2c00      	cmp	r4, #0
 8002088:	d04b      	beq.n	8002122 <_malloc_r+0xea>
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	4639      	mov	r1, r7
 800208e:	4630      	mov	r0, r6
 8002090:	eb04 0903 	add.w	r9, r4, r3
 8002094:	f000 f864 	bl	8002160 <_sbrk_r>
 8002098:	4581      	cmp	r9, r0
 800209a:	d142      	bne.n	8002122 <_malloc_r+0xea>
 800209c:	6821      	ldr	r1, [r4, #0]
 800209e:	4630      	mov	r0, r6
 80020a0:	1a6d      	subs	r5, r5, r1
 80020a2:	4629      	mov	r1, r5
 80020a4:	f7ff ffa6 	bl	8001ff4 <sbrk_aligned>
 80020a8:	3001      	adds	r0, #1
 80020aa:	d03a      	beq.n	8002122 <_malloc_r+0xea>
 80020ac:	6823      	ldr	r3, [r4, #0]
 80020ae:	442b      	add	r3, r5
 80020b0:	6023      	str	r3, [r4, #0]
 80020b2:	f8d8 3000 	ldr.w	r3, [r8]
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	bb62      	cbnz	r2, 8002114 <_malloc_r+0xdc>
 80020ba:	f8c8 7000 	str.w	r7, [r8]
 80020be:	e00f      	b.n	80020e0 <_malloc_r+0xa8>
 80020c0:	6822      	ldr	r2, [r4, #0]
 80020c2:	1b52      	subs	r2, r2, r5
 80020c4:	d420      	bmi.n	8002108 <_malloc_r+0xd0>
 80020c6:	2a0b      	cmp	r2, #11
 80020c8:	d917      	bls.n	80020fa <_malloc_r+0xc2>
 80020ca:	1961      	adds	r1, r4, r5
 80020cc:	42a3      	cmp	r3, r4
 80020ce:	6025      	str	r5, [r4, #0]
 80020d0:	bf18      	it	ne
 80020d2:	6059      	strne	r1, [r3, #4]
 80020d4:	6863      	ldr	r3, [r4, #4]
 80020d6:	bf08      	it	eq
 80020d8:	f8c8 1000 	streq.w	r1, [r8]
 80020dc:	5162      	str	r2, [r4, r5]
 80020de:	604b      	str	r3, [r1, #4]
 80020e0:	4630      	mov	r0, r6
 80020e2:	f000 f82f 	bl	8002144 <__malloc_unlock>
 80020e6:	f104 000b 	add.w	r0, r4, #11
 80020ea:	1d23      	adds	r3, r4, #4
 80020ec:	f020 0007 	bic.w	r0, r0, #7
 80020f0:	1ac2      	subs	r2, r0, r3
 80020f2:	bf1c      	itt	ne
 80020f4:	1a1b      	subne	r3, r3, r0
 80020f6:	50a3      	strne	r3, [r4, r2]
 80020f8:	e7af      	b.n	800205a <_malloc_r+0x22>
 80020fa:	6862      	ldr	r2, [r4, #4]
 80020fc:	42a3      	cmp	r3, r4
 80020fe:	bf0c      	ite	eq
 8002100:	f8c8 2000 	streq.w	r2, [r8]
 8002104:	605a      	strne	r2, [r3, #4]
 8002106:	e7eb      	b.n	80020e0 <_malloc_r+0xa8>
 8002108:	4623      	mov	r3, r4
 800210a:	6864      	ldr	r4, [r4, #4]
 800210c:	e7ae      	b.n	800206c <_malloc_r+0x34>
 800210e:	463c      	mov	r4, r7
 8002110:	687f      	ldr	r7, [r7, #4]
 8002112:	e7b6      	b.n	8002082 <_malloc_r+0x4a>
 8002114:	461a      	mov	r2, r3
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	42a3      	cmp	r3, r4
 800211a:	d1fb      	bne.n	8002114 <_malloc_r+0xdc>
 800211c:	2300      	movs	r3, #0
 800211e:	6053      	str	r3, [r2, #4]
 8002120:	e7de      	b.n	80020e0 <_malloc_r+0xa8>
 8002122:	230c      	movs	r3, #12
 8002124:	4630      	mov	r0, r6
 8002126:	6033      	str	r3, [r6, #0]
 8002128:	f000 f80c 	bl	8002144 <__malloc_unlock>
 800212c:	e794      	b.n	8002058 <_malloc_r+0x20>
 800212e:	6005      	str	r5, [r0, #0]
 8002130:	e7d6      	b.n	80020e0 <_malloc_r+0xa8>
 8002132:	bf00      	nop
 8002134:	200000d0 	.word	0x200000d0

08002138 <__malloc_lock>:
 8002138:	4801      	ldr	r0, [pc, #4]	@ (8002140 <__malloc_lock+0x8>)
 800213a:	f000 b84b 	b.w	80021d4 <__retarget_lock_acquire_recursive>
 800213e:	bf00      	nop
 8002140:	20000210 	.word	0x20000210

08002144 <__malloc_unlock>:
 8002144:	4801      	ldr	r0, [pc, #4]	@ (800214c <__malloc_unlock+0x8>)
 8002146:	f000 b846 	b.w	80021d6 <__retarget_lock_release_recursive>
 800214a:	bf00      	nop
 800214c:	20000210 	.word	0x20000210

08002150 <memset>:
 8002150:	4603      	mov	r3, r0
 8002152:	4402      	add	r2, r0
 8002154:	4293      	cmp	r3, r2
 8002156:	d100      	bne.n	800215a <memset+0xa>
 8002158:	4770      	bx	lr
 800215a:	f803 1b01 	strb.w	r1, [r3], #1
 800215e:	e7f9      	b.n	8002154 <memset+0x4>

08002160 <_sbrk_r>:
 8002160:	b538      	push	{r3, r4, r5, lr}
 8002162:	2300      	movs	r3, #0
 8002164:	4d05      	ldr	r5, [pc, #20]	@ (800217c <_sbrk_r+0x1c>)
 8002166:	4604      	mov	r4, r0
 8002168:	4608      	mov	r0, r1
 800216a:	602b      	str	r3, [r5, #0]
 800216c:	f7fe fb82 	bl	8000874 <_sbrk>
 8002170:	1c43      	adds	r3, r0, #1
 8002172:	d102      	bne.n	800217a <_sbrk_r+0x1a>
 8002174:	682b      	ldr	r3, [r5, #0]
 8002176:	b103      	cbz	r3, 800217a <_sbrk_r+0x1a>
 8002178:	6023      	str	r3, [r4, #0]
 800217a:	bd38      	pop	{r3, r4, r5, pc}
 800217c:	2000020c 	.word	0x2000020c

08002180 <__errno>:
 8002180:	4b01      	ldr	r3, [pc, #4]	@ (8002188 <__errno+0x8>)
 8002182:	6818      	ldr	r0, [r3, #0]
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	2000000c 	.word	0x2000000c

0800218c <__libc_init_array>:
 800218c:	b570      	push	{r4, r5, r6, lr}
 800218e:	2600      	movs	r6, #0
 8002190:	4d0c      	ldr	r5, [pc, #48]	@ (80021c4 <__libc_init_array+0x38>)
 8002192:	4c0d      	ldr	r4, [pc, #52]	@ (80021c8 <__libc_init_array+0x3c>)
 8002194:	1b64      	subs	r4, r4, r5
 8002196:	10a4      	asrs	r4, r4, #2
 8002198:	42a6      	cmp	r6, r4
 800219a:	d109      	bne.n	80021b0 <__libc_init_array+0x24>
 800219c:	f000 f81c 	bl	80021d8 <_init>
 80021a0:	2600      	movs	r6, #0
 80021a2:	4d0a      	ldr	r5, [pc, #40]	@ (80021cc <__libc_init_array+0x40>)
 80021a4:	4c0a      	ldr	r4, [pc, #40]	@ (80021d0 <__libc_init_array+0x44>)
 80021a6:	1b64      	subs	r4, r4, r5
 80021a8:	10a4      	asrs	r4, r4, #2
 80021aa:	42a6      	cmp	r6, r4
 80021ac:	d105      	bne.n	80021ba <__libc_init_array+0x2e>
 80021ae:	bd70      	pop	{r4, r5, r6, pc}
 80021b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80021b4:	4798      	blx	r3
 80021b6:	3601      	adds	r6, #1
 80021b8:	e7ee      	b.n	8002198 <__libc_init_array+0xc>
 80021ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80021be:	4798      	blx	r3
 80021c0:	3601      	adds	r6, #1
 80021c2:	e7f2      	b.n	80021aa <__libc_init_array+0x1e>
 80021c4:	08002220 	.word	0x08002220
 80021c8:	08002220 	.word	0x08002220
 80021cc:	08002220 	.word	0x08002220
 80021d0:	08002224 	.word	0x08002224

080021d4 <__retarget_lock_acquire_recursive>:
 80021d4:	4770      	bx	lr

080021d6 <__retarget_lock_release_recursive>:
 80021d6:	4770      	bx	lr

080021d8 <_init>:
 80021d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021da:	bf00      	nop
 80021dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021de:	bc08      	pop	{r3}
 80021e0:	469e      	mov	lr, r3
 80021e2:	4770      	bx	lr

080021e4 <_fini>:
 80021e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021e6:	bf00      	nop
 80021e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021ea:	bc08      	pop	{r3}
 80021ec:	469e      	mov	lr, r3
 80021ee:	4770      	bx	lr
