// Seed: 1053188563
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3
    , id_11,
    input logic id_4,
    input logic id_5,
    output wor id_6,
    input id_7,
    output id_8,
    input id_9,
    output id_10
);
  assign id_6[1] = 1;
  assign id_0 = 1;
  logic id_12 = ~id_3;
  assign id_8 = 1;
endmodule
