Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  2 18:46:51 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file e1_Count_consec_ones_control_sets_placed.rpt
| Design       : e1_Count_consec_ones
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |              36 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------+--------------------------+------------------+----------------+
|       Clock Signal      |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG          | send_to_disp/conv/int_rg_n    |                          |                3 |             16 |
|  vector_reg[15]_i_1_n_0 |                               |                          |                6 |             16 |
|  clk_IBUF_BUFG          |                               | send_to_disp/conv/c_s[1] |                6 |             20 |
|  clk_IBUF_BUFG          | send_to_disp/conv/get_outputs |                          |                5 |             20 |
|  clk_IBUF_BUFG          | idx[31]_i_2_n_0               | idx[31]_i_1_n_0          |                9 |             32 |
|  clk_IBUF_BUFG          | new_max[31]_i_1_n_0           | idx[31]_i_1_n_0          |                6 |             32 |
|  clk_IBUF_BUFG          |                               |                          |               26 |             90 |
+-------------------------+-------------------------------+--------------------------+------------------+----------------+


