Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/Qsys/freq_ms_djd/ --output-directory=F:/Qsys/freq_ms_djd/NIOS2/ --report-file=bsf:F:/Qsys/freq_ms_djd/NIOS2.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/freq_ms_djd/NIOS2.qsys
Progress: Loading freq_ms_djd/NIOS2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding djd [freq_ms_djd 1.0]
Progress: Parameterizing module djd
Progress: Adding LCD1602 [LCD12864_1602 1.0]
Progress: Parameterizing module LCD1602
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/Qsys/freq_ms_djd/ --output-directory=F:/Qsys/freq_ms_djd/NIOS2/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:F:/Qsys/freq_ms_djd/NIOS2.sopcinfo --report-file=html:F:/Qsys/freq_ms_djd/NIOS2.html --report-file=qip:F:/Qsys/freq_ms_djd/NIOS2/synthesis/NIOS2.qip --report-file=cmp:F:/Qsys/freq_ms_djd/NIOS2.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/freq_ms_djd/NIOS2.qsys --language=VERILOG
Progress: Loading freq_ms_djd/NIOS2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding djd [freq_ms_djd 1.0]
Progress: Parameterizing module djd
Progress: Adding LCD1602 [LCD12864_1602 1.0]
Progress: Parameterizing module LCD1602
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2.sysid: Time stamp will be automatically updated when this component is generated.
Info: NIOS2: Generating NIOS2 "NIOS2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 33 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 69 connections
Info: merlin_domain_transform: After transform: 34 modules, 182 connections
Info: merlin_router_transform: After transform: 43 modules, 218 connections
Info: reset_adaptation_transform: After transform: 44 modules, 171 connections
Info: merlin_network_to_switch_transform: After transform: 61 modules, 209 connections
Info: merlin_mm_transform: After transform: 61 modules, 209 connections
Info: merlin_interrupt_mapper_transform: After transform: 62 modules, 212 connections
Warning: NIOS2: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: NIOS2: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: NIOS2: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info: nios2: Starting RTL generation for module 'NIOS2_nios2'
Info: nios2:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOS2_nios2 --dir=C:/Users/qin/AppData/Local/Temp/alt6045_8963067531556085346.dir/0001_nios2_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6045_8963067531556085346.dir/0001_nios2_gen//NIOS2_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2: # 2013.12.06 12:52:43 (*) Starting Nios II generation
Info: nios2: # 2013.12.06 12:52:43 (*)   Checking for plaintext license.
Info: nios2: # 2013.12.06 12:52:46 (*)   Plaintext license not found.
Info: nios2: # 2013.12.06 12:52:46 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2013.12.06 12:52:46 (*)   Elaborating CPU configuration settings
Info: nios2: # 2013.12.06 12:52:46 (*)   Creating all objects for CPU
Info: nios2: # 2013.12.06 12:52:49 (*)   Generating RTL from CPU objects
Info: nios2: # 2013.12.06 12:52:49 (*)   Creating plain-text RTL
Info: nios2: # 2013.12.06 12:52:54 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'NIOS2_nios2'
Info: nios2: "NIOS2" instantiated altera_nios2_qsys "nios2"
Info: epcs: Starting RTL generation for module 'NIOS2_epcs'
Info: epcs:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=NIOS2_epcs --dir=C:/Users/qin/AppData/Local/Temp/alt6045_8963067531556085346.dir/0002_epcs_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6045_8963067531556085346.dir/0002_epcs_gen//NIOS2_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'NIOS2_epcs'
Info: epcs: "NIOS2" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: RAM: Starting RTL generation for module 'NIOS2_RAM'
Info: RAM:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_RAM --dir=C:/Users/qin/AppData/Local/Temp/alt6045_8963067531556085346.dir/0003_RAM_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6045_8963067531556085346.dir/0003_RAM_gen//NIOS2_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'NIOS2_RAM'
Info: RAM: "NIOS2" instantiated altera_avalon_onchip_memory2 "RAM"
Info: jtag: Starting RTL generation for module 'NIOS2_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_jtag --dir=C:/Users/qin/AppData/Local/Temp/alt6045_8963067531556085346.dir/0004_jtag_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6045_8963067531556085346.dir/0004_jtag_gen//NIOS2_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'NIOS2_jtag'
Info: jtag: "NIOS2" instantiated altera_avalon_jtag_uart "jtag"
Info: sysid: "NIOS2" instantiated altera_avalon_sysid_qsys "sysid"
Error: Verilog HDL syntax error at freq_ms_djd.v(1) near text ?File: /altera/13.0/ip/myip/freq_ms_djd/freq_ms_djd.v Line: 1
Error: Verilog HDL syntax error at freq_ms_djd.v(1) near text "?;  expecting a description File: /altera/13.0/ip/myip/freq_ms_djd/freq_ms_djd.v Line: 1
Warning: Quartus II 32-bit Generate HDL Interface was unsuccessful. 2 errors, 0 warnings
Error:     Peak virtual memory: 337 megabytes
Error:     Processing ended: Fri Dec 06 12:53:11 2013
Error:     Elapsed time: 00:00:01
Error:     Total CPU time (on all processors): 00:00:01
Error: djd: File C:/altera/13.0/ip/MyIP/freq_ms_djd/freq_ms_djd.v written by generation callback did not contain a module called freq_ms_djd
Info: djd: "NIOS2" instantiated freq_ms_djd "djd"
Error: Generation stopped, 51 or more modules remaining
Info: NIOS2: Done NIOS2" with 27 modules, 18 files, 674330 bytes
Error: ip-generate failed with exit code 1: 8 Errors, 4 Warnings
Info: Finished: Create HDL design files for synthesis
