<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="rp-pac"><title>rp_pac - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-ba5701c5741a7b69.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="rp_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.71.0-nightly (b628260df 2023-04-22)" data-search-js="search-618e954b235f6acc.js" data-settings-js="settings-298e1ea74db45b39.js" data-settings-css="settings-7bfb4c59cc6bc502.css" data-theme-light-css="light-0f8c037637f9eb3e.css" data-theme-dark-css="dark-1097f8e92a01e3cf.css" data-theme-ayu-css="ayu-614652228113ac93.css" ></div><script src="../static.files/storage-62ce34ea385b278a.js"></script><script defer src="../crates.js"></script><script defer src="../static.files/main-f0540c1d82cde29b.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../static.files/light-0f8c037637f9eb3e.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../static.files/dark-1097f8e92a01e3cf.css"><link rel="stylesheet" href="../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod crate"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../rp_pac/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../rp_pac/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">Crate rp_pac</a></h2><div class="sidebar-elems"><ul class="block"><li class="version">Version 1.0.0</li><li><a id="all-types" href="all.html">All Items</a></li></ul><section><ul class="block"><li><a href="#modules">Modules</a></li><li><a href="#enums">Enums</a></li><li><a href="#constants">Constants</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Crate <a class="mod" href="#">rp_pac</a><button id="copy-path" title="Copy item path to clipboard"><img src="../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../src/rp_pac/lib.rs.html#1-155">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><h2 id="rp-pac"><a href="#rp-pac">rp-pac</a></h2>
<p>This is a <a href="https://rust-embedded.github.io/book/start/registers.html">Peripheral Access Crate</a> for Raspberry Pi Silicon microcontrollers.</p>
<p>This crate has been automatically generated from the SVD file in <a href="https://github.com/raspberrypi/pico-sdk/blob/1.5.0/src/rp2040/hardware_regs/rp2040.svd">pico-sdk v1.5.0</a>, using <a href="https://github.com/embassy-rs/chiptool/">chiptool</a>. Fixes are ade to the SVD file to make the
crate more amenable to writing HALs with, such as converting sets of identical registers/fields to arrays, merging identical registers and enums, etc.</p>
<p>This crate is used for the <a href="github.com/embassy-rs/embassy/"><code>embassy-rp</code></a> Rust Hardware Abstraction Layer (HAL) for the RP2040 microcontroller.</p>
<h3 id="supported-chips"><a href="#supported-chips">Supported chips</a></h3>
<ul>
<li><strong>RP2040</strong>: <a href="https://datasheets.raspberrypi.org/rp2040/rp2040_datasheet.pdf">Datasheet</a></li>
</ul>
<h3 id="license"><a href="#license">License</a></h3>
<p>The contents of this crate are auto-generated and licensed under the same terms as the underlying SVD file, which is licensed by Raspberry Pi Trading Ltd under a BSD-3-Clause licence.</p>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="adc/index.html" title="mod rp_pac::adc">adc</a></div></li><li><div class="item-name"><a class="mod" href="busctrl/index.html" title="mod rp_pac::busctrl">busctrl</a></div></li><li><div class="item-name"><a class="mod" href="clocks/index.html" title="mod rp_pac::clocks">clocks</a></div></li><li><div class="item-name"><a class="mod" href="common/index.html" title="mod rp_pac::common">common</a></div></li><li><div class="item-name"><a class="mod" href="dma/index.html" title="mod rp_pac::dma">dma</a></div></li><li><div class="item-name"><a class="mod" href="i2c/index.html" title="mod rp_pac::i2c">i2c</a></div></li><li><div class="item-name"><a class="mod" href="io/index.html" title="mod rp_pac::io">io</a></div></li><li><div class="item-name"><a class="mod" href="pads/index.html" title="mod rp_pac::pads">pads</a></div></li><li><div class="item-name"><a class="mod" href="pio/index.html" title="mod rp_pac::pio">pio</a></div></li><li><div class="item-name"><a class="mod" href="pll/index.html" title="mod rp_pac::pll">pll</a></div></li><li><div class="item-name"><a class="mod" href="psm/index.html" title="mod rp_pac::psm">psm</a></div></li><li><div class="item-name"><a class="mod" href="pwm/index.html" title="mod rp_pac::pwm">pwm</a></div></li><li><div class="item-name"><a class="mod" href="resets/index.html" title="mod rp_pac::resets">resets</a></div></li><li><div class="item-name"><a class="mod" href="rosc/index.html" title="mod rp_pac::rosc">rosc</a></div></li><li><div class="item-name"><a class="mod" href="rtc/index.html" title="mod rp_pac::rtc">rtc</a></div></li><li><div class="item-name"><a class="mod" href="sio/index.html" title="mod rp_pac::sio">sio</a></div></li><li><div class="item-name"><a class="mod" href="spi/index.html" title="mod rp_pac::spi">spi</a></div></li><li><div class="item-name"><a class="mod" href="syscfg/index.html" title="mod rp_pac::syscfg">syscfg</a></div></li><li><div class="item-name"><a class="mod" href="sysinfo/index.html" title="mod rp_pac::sysinfo">sysinfo</a></div></li><li><div class="item-name"><a class="mod" href="tbman/index.html" title="mod rp_pac::tbman">tbman</a></div></li><li><div class="item-name"><a class="mod" href="timer/index.html" title="mod rp_pac::timer">timer</a></div></li><li><div class="item-name"><a class="mod" href="uart/index.html" title="mod rp_pac::uart">uart</a></div></li><li><div class="item-name"><a class="mod" href="usb/index.html" title="mod rp_pac::usb">usb</a></div></li><li><div class="item-name"><a class="mod" href="usb_dpram/index.html" title="mod rp_pac::usb_dpram">usb_dpram</a></div></li><li><div class="item-name"><a class="mod" href="vreg_and_chip_reset/index.html" title="mod rp_pac::vreg_and_chip_reset">vreg_and_chip_reset</a></div></li><li><div class="item-name"><a class="mod" href="watchdog/index.html" title="mod rp_pac::watchdog">watchdog</a></div></li><li><div class="item-name"><a class="mod" href="xip_ctrl/index.html" title="mod rp_pac::xip_ctrl">xip_ctrl</a></div></li><li><div class="item-name"><a class="mod" href="xip_ssi/index.html" title="mod rp_pac::xip_ssi">xip_ssi</a></div></li><li><div class="item-name"><a class="mod" href="xosc/index.html" title="mod rp_pac::xosc">xosc</a></div></li></ul><h2 id="enums" class="small-section-header"><a href="#enums">Enums</a></h2><ul class="item-table"><li><div class="item-name"><a class="enum" href="enum.Interrupt.html" title="enum rp_pac::Interrupt">Interrupt</a></div></li></ul><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2><ul class="item-table"><li><div class="item-name"><a class="constant" href="constant.ADC.html" title="constant rp_pac::ADC">ADC</a></div><div class="desc docblock-short">Control and data interface to SAR ADC</div></li><li><div class="item-name"><a class="constant" href="constant.BUSCTRL.html" title="constant rp_pac::BUSCTRL">BUSCTRL</a></div><div class="desc docblock-short">Register block for busfabric control signals and performance counters</div></li><li><div class="item-name"><a class="constant" href="constant.CLOCKS.html" title="constant rp_pac::CLOCKS">CLOCKS</a></div></li><li><div class="item-name"><a class="constant" href="constant.DMA.html" title="constant rp_pac::DMA">DMA</a></div><div class="desc docblock-short">DMA with separate read and write masters</div></li><li><div class="item-name"><a class="constant" href="constant.I2C0.html" title="constant rp_pac::I2C0">I2C0</a></div><div class="desc docblock-short">DW_apb_i2c address block List of configuration constants for the Synopsys I2C hardware (you may see references to these in I2C register header; these are <em>fixed</em> values, set at hardware design time): IC_ULTRA_FAST_MODE ……………. 0x0 IC_UFM_TBUF_CNT_DEFAULT ……….. 0x8 IC_UFM_SCL_LOW_COUNT ………….. 0x0008 IC_UFM_SCL_HIGH_COUNT …………. 0x0006 IC_TX_TL …………………….. 0x0 IC_TX_CMD_BLOCK ………………. 0x1 IC_HAS_DMA …………………… 0x1 IC_HAS_ASYNC_FIFO …………….. 0x0 IC_SMBUS_ARP …………………. 0x0 IC_FIRST_DATA_BYTE_STATUS ……… 0x1 IC_INTR_IO …………………… 0x1 IC_MASTER_MODE ……………….. 0x1 IC_DEFAULT_ACK_GENERAL_CALL ……. 0x1 IC_INTR_POL ………………….. 0x1 IC_OPTIONAL_SAR ………………. 0x0 IC_DEFAULT_TAR_SLAVE_ADDR ……… 0x055 IC_DEFAULT_SLAVE_ADDR …………. 0x055 IC_DEFAULT_HS_SPKLEN ………….. 0x1 IC_FS_SCL_HIGH_COUNT ………….. 0x0006 IC_HS_SCL_LOW_COUNT …………… 0x0008 IC_DEVICE_ID_VALUE ……………. 0x0 IC_10BITADDR_MASTER …………… 0x0 IC_CLK_FREQ_OPTIMIZATION ………. 0x0 IC_DEFAULT_FS_SPKLEN ………….. 0x7 IC_ADD_ENCODED_PARAMS …………. 0x0 IC_DEFAULT_SDA_HOLD …………… 0x000001 IC_DEFAULT_SDA_SETUP ………….. 0x64 IC_AVOID_RX_FIFO_FLUSH_ON_TX_ABRT . 0x0 IC_CLOCK_PERIOD ………………. 100 IC_EMPTYFIFO_HOLD_MASTER_EN ……. 1 IC_RESTART_EN ………………… 0x1 IC_TX_CMD_BLOCK_DEFAULT ……….. 0x0 IC_BUS_CLEAR_FEATURE ………….. 0x0 IC_CAP_LOADING ……………….. 100 IC_FS_SCL_LOW_COUNT …………… 0x000d APB_DATA_WIDTH ……………….. 32 IC_SDA_STUCK_TIMEOUT_DEFAULT …… 0xffffffff IC_SLV_DATA_NACK_ONLY …………. 0x1 IC_10BITADDR_SLAVE ……………. 0x0 IC_CLK_TYPE ………………….. 0x0 IC_SMBUS_UDID_MSB …………….. 0x0 IC_SMBUS_SUSPEND_ALERT ………… 0x0 IC_HS_SCL_HIGH_COUNT ………….. 0x0006 IC_SLV_RESTART_DET_EN …………. 0x1 IC_SMBUS …………………….. 0x0 IC_OPTIONAL_SAR_DEFAULT ……….. 0x0 IC_PERSISTANT_SLV_ADDR_DEFAULT …. 0x0 IC_USE_COUNTS ………………… 0x0 IC_RX_BUFFER_DEPTH ……………. 16 IC_SCL_STUCK_TIMEOUT_DEFAULT …… 0xffffffff IC_RX_FULL_HLD_BUS_EN …………. 0x1 IC_SLAVE_DISABLE ……………… 0x1 IC_RX_TL …………………….. 0x0 IC_DEVICE_ID …………………. 0x0 IC_HC_COUNT_VALUES ……………. 0x0 I2C_DYNAMIC_TAR_UPDATE ………… 0 IC_SMBUS_CLK_LOW_MEXT_DEFAULT ….. 0xffffffff IC_SMBUS_CLK_LOW_SEXT_DEFAULT ….. 0xffffffff IC_HS_MASTER_CODE …………….. 0x1 IC_SMBUS_RST_IDLE_CNT_DEFAULT ….. 0xffff IC_SMBUS_UDID_LSB_DEFAULT ……… 0xffffffff IC_SS_SCL_HIGH_COUNT ………….. 0x0028 IC_SS_SCL_LOW_COUNT …………… 0x002f IC_MAX_SPEED_MODE …………….. 0x2 IC_STAT_FOR_CLK_STRETCH ……….. 0x0 IC_STOP_DET_IF_MASTER_ACTIVE …… 0x0 IC_DEFAULT_UFM_SPKLEN …………. 0x1 IC_TX_BUFFER_DEPTH ……………. 16</div></li><li><div class="item-name"><a class="constant" href="constant.I2C1.html" title="constant rp_pac::I2C1">I2C1</a></div></li><li><div class="item-name"><a class="constant" href="constant.IO_BANK0.html" title="constant rp_pac::IO_BANK0">IO_BANK0</a></div></li><li><div class="item-name"><a class="constant" href="constant.IO_QSPI.html" title="constant rp_pac::IO_QSPI">IO_QSPI</a></div></li><li><div class="item-name"><a class="constant" href="constant.PADS_BANK0.html" title="constant rp_pac::PADS_BANK0">PADS_BANK0</a></div></li><li><div class="item-name"><a class="constant" href="constant.PADS_QSPI.html" title="constant rp_pac::PADS_QSPI">PADS_QSPI</a></div></li><li><div class="item-name"><a class="constant" href="constant.PIO0.html" title="constant rp_pac::PIO0">PIO0</a></div><div class="desc docblock-short">Programmable IO block</div></li><li><div class="item-name"><a class="constant" href="constant.PIO1.html" title="constant rp_pac::PIO1">PIO1</a></div></li><li><div class="item-name"><a class="constant" href="constant.PLL_SYS.html" title="constant rp_pac::PLL_SYS">PLL_SYS</a></div></li><li><div class="item-name"><a class="constant" href="constant.PLL_USB.html" title="constant rp_pac::PLL_USB">PLL_USB</a></div></li><li><div class="item-name"><a class="constant" href="constant.PSM.html" title="constant rp_pac::PSM">PSM</a></div></li><li><div class="item-name"><a class="constant" href="constant.PWM.html" title="constant rp_pac::PWM">PWM</a></div><div class="desc docblock-short">Simple PWM</div></li><li><div class="item-name"><a class="constant" href="constant.RESETS.html" title="constant rp_pac::RESETS">RESETS</a></div></li><li><div class="item-name"><a class="constant" href="constant.ROSC.html" title="constant rp_pac::ROSC">ROSC</a></div></li><li><div class="item-name"><a class="constant" href="constant.RTC.html" title="constant rp_pac::RTC">RTC</a></div><div class="desc docblock-short">Register block to control RTC</div></li><li><div class="item-name"><a class="constant" href="constant.SIO.html" title="constant rp_pac::SIO">SIO</a></div><div class="desc docblock-short">Single-cycle IO block Provides core-local and inter-core hardware for the two processors, with single-cycle access.</div></li><li><div class="item-name"><a class="constant" href="constant.SPI0.html" title="constant rp_pac::SPI0">SPI0</a></div></li><li><div class="item-name"><a class="constant" href="constant.SPI1.html" title="constant rp_pac::SPI1">SPI1</a></div></li><li><div class="item-name"><a class="constant" href="constant.SYSCFG.html" title="constant rp_pac::SYSCFG">SYSCFG</a></div><div class="desc docblock-short">Register block for various chip control signals</div></li><li><div class="item-name"><a class="constant" href="constant.SYSINFO.html" title="constant rp_pac::SYSINFO">SYSINFO</a></div></li><li><div class="item-name"><a class="constant" href="constant.TBMAN.html" title="constant rp_pac::TBMAN">TBMAN</a></div><div class="desc docblock-short">Testbench manager. Allows the programmer to know what platform their software is running on.</div></li><li><div class="item-name"><a class="constant" href="constant.TIMER.html" title="constant rp_pac::TIMER">TIMER</a></div><div class="desc docblock-short">Controls time and alarms time is a 64 bit value indicating the time in usec since power-on timeh is the top 32 bits of time &amp; timel is the bottom 32 bits to change time write to timelw before timehw to read time read from timelr before timehr An alarm is set by setting alarm_enable and writing to the corresponding alarm register When an alarm is pending, the corresponding alarm_running signal will be high An alarm can be cancelled before it has finished by clearing the alarm_enable When an alarm fires, the corresponding alarm_irq is set and alarm_running is cleared To clear the interrupt write a 1 to the corresponding alarm_irq</div></li><li><div class="item-name"><a class="constant" href="constant.UART0.html" title="constant rp_pac::UART0">UART0</a></div></li><li><div class="item-name"><a class="constant" href="constant.UART1.html" title="constant rp_pac::UART1">UART1</a></div></li><li><div class="item-name"><a class="constant" href="constant.USBCTRL_DPRAM.html" title="constant rp_pac::USBCTRL_DPRAM">USBCTRL_DPRAM</a></div><div class="desc docblock-short">DPRAM layout for USB device.</div></li><li><div class="item-name"><a class="constant" href="constant.USBCTRL_REGS.html" title="constant rp_pac::USBCTRL_REGS">USBCTRL_REGS</a></div><div class="desc docblock-short">USB FS/LS controller device registers</div></li><li><div class="item-name"><a class="constant" href="constant.VREG_AND_CHIP_RESET.html" title="constant rp_pac::VREG_AND_CHIP_RESET">VREG_AND_CHIP_RESET</a></div><div class="desc docblock-short">control and status for on-chip voltage regulator and chip level reset subsystem</div></li><li><div class="item-name"><a class="constant" href="constant.WATCHDOG.html" title="constant rp_pac::WATCHDOG">WATCHDOG</a></div></li><li><div class="item-name"><a class="constant" href="constant.XIP_CTRL.html" title="constant rp_pac::XIP_CTRL">XIP_CTRL</a></div><div class="desc docblock-short">QSPI flash execute-in-place block</div></li><li><div class="item-name"><a class="constant" href="constant.XIP_SSI.html" title="constant rp_pac::XIP_SSI">XIP_SSI</a></div><div class="desc docblock-short">DW_apb_ssi has the following features: * APB interface – Allows for easy integration into a DesignWare Synthesizable Components for AMBA 2 implementation. * APB3 and APB4 protocol support. * Scalable APB data bus width – Supports APB data bus widths of 8, 16, and 32 bits. * Serial-master or serial-slave operation – Enables serial communication with serial-master or serial-slave peripheral devices. * Programmable Dual/Quad/Octal SPI support in Master Mode. * Dual Data Rate (DDR) and Read Data Strobe (RDS) Support - Enables the DW_apb_ssi master to perform operations with the device in DDR and RDS modes when working in Dual/Quad/Octal mode of operation. * Data Mask Support - Enables the DW_apb_ssi to selectively update the bytes in the device. This feature is applicable only in enhanced SPI modes. * eXecute-In-Place (XIP) support - Enables the DW_apb_ssi master to behave as a memory mapped I/O and fetches the data from the device based on the APB read request. This feature is applicable only in enhanced SPI modes. * DMA Controller Interface – Enables the DW_apb_ssi to interface to a DMA controller over the bus using a handshaking interface for transfer requests. * Independent masking of interrupts – Master collision, transmit FIFO overflow, transmit FIFO empty, receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts can all be masked independently. * Multi-master contention detection – Informs the processor of multiple serial-master accesses on the serial bus. * Bypass of meta-stability flip-flops for synchronous clocks – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous, meta-stable flip-flops are not used when transferring control signals across these clock domains. * Programmable delay on the sample time of the received serial data bit (rxd); enables programmable control of routing delays resulting in higher serial data-bit rates. * Programmable features: - Serial interface operation – Choice of Motorola SPI, Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire. - Clock bit-rate – Dynamic control of the serial bit rate of the data transfer; used in only serial-master mode of operation. - Data Item size (4 to 32 bits) – Item size of each data transfer under the control of the programmer. * Configured features: - FIFO depth – 16 words deep. The FIFO width is fixed at 32 bits. - 1 slave select output. - Hardware slave-select – Dedicated hardware slave-select line. - Combined interrupt line - one combined interrupt line from the DW_apb_ssi to the interrupt controller. - Interrupt polarity – active high interrupt lines. - Serial clock polarity – low serial-clock polarity directly after reset. - Serial clock phase – capture on first edge of serial-clock directly after reset.</div></li><li><div class="item-name"><a class="constant" href="constant.XOSC.html" title="constant rp_pac::XOSC">XOSC</a></div><div class="desc docblock-short">Controls the crystal oscillator</div></li></ul></section></div></main></body></html>