rom_16x784.v,verilog,xil_defaultlib,../../../../lab_4_basys.srcs/sources_1/ip/rom_16x784/sim/rom_16x784.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
