

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:300.0:300.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 300000000.000000:300000000.000000:300000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000333333333333:0.00000000333333333333:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2dfed8f4b02b3e27d54add6a6bde60e2  /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Extracting PTX file and ptxas options    1: hotspot3d.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Extracting specific PTX file named hotspot3d.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hotspotOpt1PfS_S_fiiifffffff : hostFun 0x0x555fda30a865, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11hotspotOpt1PfS_S_fiiifffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' : regs=32, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e4708..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e4700..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e46f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x555fda30a865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x290 (hotspot3d.1.sm_30.ptx:120) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (hotspot3d.1.sm_30.ptx:160) mov.f32 %f5, %f57;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x408 (hotspot3d.1.sm_30.ptx:171) @%p7 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (hotspot3d.1.sm_30.ptx:173) add.s32 %r60, %r43, %r17;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'.
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 245672
gpu_sim_insn = 104595456
gpu_ipc =     425.7524
gpu_tot_sim_cycle = 245672
gpu_tot_sim_insn = 104595456
gpu_tot_ipc =     425.7524
gpu_tot_issued_cta = 1024
gpu_occupancy = 60.3319% 
gpu_tot_occupancy = 60.3319% 
max_total_param_size = 0
gpu_stall_dramfull = 138
gpu_stall_icnt2sh    = 281
partiton_level_parallism =       1.4642
partiton_level_parallism_total  =       1.4642
partiton_level_parallism_util =       1.8705
partiton_level_parallism_util_total  =       1.8705
L2_BW  =      56.2228 GB/Sec
L2_BW_total  =      56.2228 GB/Sec
gpu_total_sim_rate=550502

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1671168
	L1I_total_cache_misses = 3248
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 826
	L1C_total_cache_miss_rate = 0.0072
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 167370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 583358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113862
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 826
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1667920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1671168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 583320
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 38
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 
gpgpu_n_tot_thrd_icount = 104857600
gpgpu_n_tot_w_icount = 3276800
gpgpu_n_stall_shd_mem = 136404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 293996
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 12582912
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10421
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112230	W0_Idle:24888	W0_Scoreboard:3846840	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3276800
single_issue_nums: WS0:1638400	WS1:1638400	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2351968 {8:293996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8912896 {136:65536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47039360 {40:1175984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 436 
max_icnt2mem_latency = 610 
maxmrqlatency = 76 
max_icnt2sh_latency = 183 
averagemflatency = 188 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 18 
mrq_lat_table:234896 	12015 	177686 	125946 	34668 	4254 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1153726 	284462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	105 	67 	8 	303256 	33054 	18828 	4371 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	245637 	547017 	431754 	194572 	18719 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	488 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        56        72        80        56        56       124       120       120       112        56        48        48        48        48        48 
dram[1]:        88        56        72        64        44        56       120       120       120       112        40        48        44        48        56        56 
dram[2]:        76        84        72        64        56        60       120       124       120       120        40        48        48        48        56        44 
dram[3]:        64        72        72        64        64        56       120       120       120       120        48        44        56        44        52        40 
dram[4]:        68        80        68        72        60        56       124       120       120       112        56        44        56        44        48        40 
dram[5]:        56        56        72        64        52        56       120       120       116       112        60        56        52        40        56        52 
maximum service time to same row:
dram[0]:      9421     11510     11078     10584     10243     10077     10295      9877      9664     16597     11421     10653     11087     11187     19531     19756 
dram[1]:     10807     10367     11192     10860      9257     10692     10598      8539     10803     16749     10309      9969     10573     11796     19406     19389 
dram[2]:     10512      9470     11151     10856     10505      9285     10240      8810      9993     16501      9686     10012      9914     10565     19684     19469 
dram[3]:     10336      8857     10714     10406      9997      8198      9346      9732      9991     16564     10738      9411     11387     10471     19551     19311 
dram[4]:      9875      9857     10907     10197     10619      9382      9609      9519     16103     16716     10408      9291     11329      9783     19517     19463 
dram[5]:     10187      9787     10548      9566     10143      9810     10454     10186     16527     16731     10772      9819     11346     10443     19677     19299 
average row accesses per activate:
dram[0]:  4.203252  4.257711  4.172297  4.335894  4.131898  4.224209  4.211957  4.199865  4.096689  4.201635  4.272090  4.270687  4.092742  4.232267  3.990066  4.156768 
dram[1]:  4.257711  4.467196  4.214432  4.478042  4.137652  4.433213  4.200406  4.466187  4.246744  4.483261  4.308345  4.471365  4.076407  4.481236  4.005980  4.337419 
dram[2]:  4.352694  4.161182  4.284626  4.058978  4.182128  4.028872  4.220258  4.062951  4.186613  4.126090  4.263121  4.182693  4.128726  4.050532  4.081356  3.892834 
dram[3]:  4.443808  4.160858  4.469358  4.250344  4.398566  4.082392  4.390382  4.116633  4.489855  4.164976  4.427326  4.176955  4.517420  4.050498  4.347292  3.997349 
dram[4]:  4.217391  4.146667  4.258953  4.236986  4.137281  4.227491  4.272727  4.200406  4.122408  4.112299  4.273492  4.197105  4.035857  4.166553  4.018679  4.041583 
dram[5]:  4.347339  4.252400  4.140281  4.366972  4.157075  4.211393  4.234652  4.415363  4.219028  4.425593  4.306714  4.487841  4.151433  4.253482  4.057912  4.245070 
average row locality = 589500/139591 = 4.223052
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      1344      1344      1310      1314      1256      1252      1344      1344      1300      1304      1336      1348      1388      1388      1298      1286 
dram[1]:      1344      1344      1310      1320      1256      1256      1344      1344      1304      1304      1336      1348      1388      1388      1298      1280 
dram[2]:      1344      1344      1318      1308      1254      1264      1344      1344      1304      1296      1336      1348      1388      1384      1288      1292 
dram[3]:      1344      1344      1326      1304      1256      1264      1344      1344      1304      1296      1336      1348      1388      1384      1282      1296 
dram[4]:      1344      1344      1304      1316      1256      1262      1344      1344      1302      1296      1348      1348      1388      1384      1296      1284 
dram[5]:      1344      1344      1308      1312      1256      1264      1344      1344      1304      1296      1348      1348      1388      1384      1292      1288 
total dram writes = 126960
bank skew: 1388/1252 = 1.11
chip skew: 21164/21156 = 1.00
average mf latency per bank:
dram[0]:       2074      2180      2097      2227      2195      2297      2112      2221      2093      2229      2044      2135      1954      2054      2078      2210
dram[1]:       2185      2108      2199      2087      2268      2242      2219      2080      2233      2122      2125      2074      2094      1960      2136      2122
dram[2]:       2168      2063      2227      2101      2289      2187      2217      2127      2227      2122      2173      2030      2057      1963      2223      2076
dram[3]:       2141      2199      2064      2237      2241      2245      2092      2192      2117      2214      2090      2107      1976      2090      2111      2165
dram[4]:       2071      2166      2083      2211      2178      2276      2088      2208      2112      2249      2025      2163      1955      2063      2067      2223
dram[5]:       2205      2128      2214      2100      2302      2245      2236      2098      2218      2146      2105      2084      2063      1972      2151      2110
maximum mf latency per bank:
dram[0]:        349       378       356       385       356       379       333       416       329       336       358       364       358       390       328       326
dram[1]:        364       340       385       344       398       349       436       343       332       348       339       379       357       367       363       348
dram[2]:        357       342       371       377       354       347       379       409       345       342       344       344       358       368       357       353
dram[3]:        362       371       364       374       328       368       374       346       352       371       360       339       344       353       359       353
dram[4]:        342       335       334       338       318       346       342       394       317       341       338       343       342       357       338       341
dram[5]:        370       341       364       347       351       339       374       353       348       379       343       343       355       348       358       337
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756667 n_nop=602844 n_act=23454 n_pre=23438 n_ref_event=93870200069712 n_req=98258 n_rd=87680 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.2877
n_activity=622288 dram_eff=0.3498
bk0: 5532a 693626i bk1: 5540a 693801i bk2: 5520a 694354i bk3: 5552a 695722i bk4: 5512a 693506i bk5: 5516a 695441i bk6: 5528a 694540i bk7: 5548a 693638i bk8: 5536a 692801i bk9: 5516a 694391i bk10: 5424a 694431i bk11: 5416a 695786i bk12: 5396a 693068i bk13: 5392a 694996i bk14: 5376a 693427i bk15: 5376a 695465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761302
Row_Buffer_Locality_read = 0.812922
Row_Buffer_Locality_write = 0.333428
Bank_Level_Parallism = 1.980442
Bank_Level_Parallism_Col = 0.670444
Bank_Level_Parallism_Ready = 1.110024
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.287672 
total_CMD = 756667 
util_bw = 217672 
Wasted_Col = 238417 
Wasted_Row = 93553 
Idle = 207025 

BW Util Bottlenecks: 
RCDc_limit = 142172 
RCDWRc_limit = 33258 
WTRc_limit = 49773 
RTWc_limit = 98693 
CCDLc_limit = 70093 
rwq = 0 
CCDLc_limit_alone = 55321 
WTRc_limit_alone = 47308 
RTWc_limit_alone = 86386 

Commands details: 
total_CMD = 756667 
n_nop = 602844 
Read = 87680 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 23454 
n_pre = 23438 
n_ref = 93870200069712 
n_req = 98258 
total_req = 108836 

Dual Bus Interface Util: 
issued_total_row = 46892 
issued_total_col = 108836 
Row_Bus_Util =  0.061972 
CoL_Bus_Util = 0.143836 
Either_Row_CoL_Bus_Util = 0.203290 
Issued_on_Two_Bus_Simul_Util = 0.002518 
issued_two_Eff = 0.012384 
queue_avg = 2.264510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=2.26451
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756667 n_nop=604097 n_act=22790 n_pre=22774 n_ref_event=4560869750798743682 n_req=98258 n_rd=87676 n_rd_L2_A=0 n_write=0 n_wr_bk=21164 bw_util=0.2877
n_activity=616856 dram_eff=0.3529
bk0: 5540a 693527i bk1: 5524a 695614i bk2: 5536a 693786i bk3: 5560a 696316i bk4: 5504a 693485i bk5: 5512a 696901i bk6: 5532a 693106i bk7: 5536a 696144i bk8: 5544a 693785i bk9: 5508a 697043i bk10: 5424a 695409i bk11: 5416a 696421i bk12: 5388a 693996i bk13: 5396a 696708i bk14: 5380a 692993i bk15: 5376a 697353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768060
Row_Buffer_Locality_read = 0.818263
Row_Buffer_Locality_write = 0.352107
Bank_Level_Parallism = 1.979090
Bank_Level_Parallism_Col = 1.634439
Bank_Level_Parallism_Ready = 1.114022
write_to_read_ratio_blp_rw_average = 0.321764
GrpLevelPara = 1.417913 

BW Util details:
bwutil = 0.287683 
total_CMD = 756667 
util_bw = 217680 
Wasted_Col = 234129 
Wasted_Row = 92009 
Idle = 212849 

BW Util Bottlenecks: 
RCDc_limit = 137965 
RCDWRc_limit = 32295 
WTRc_limit = 48820 
RTWc_limit = 98076 
CCDLc_limit = 70337 
rwq = 0 
CCDLc_limit_alone = 55500 
WTRc_limit_alone = 46318 
RTWc_limit_alone = 85741 

Commands details: 
total_CMD = 756667 
n_nop = 604097 
Read = 87676 
Write = 0 
L2_Alloc = 0 
L2_WB = 21164 
n_act = 22790 
n_pre = 22774 
n_ref = 4560869750798743682 
n_req = 98258 
total_req = 108840 

Dual Bus Interface Util: 
issued_total_row = 45564 
issued_total_col = 108840 
Row_Bus_Util =  0.060217 
CoL_Bus_Util = 0.143841 
Either_Row_CoL_Bus_Util = 0.201634 
Issued_on_Two_Bus_Simul_Util = 0.002424 
issued_two_Eff = 0.012021 
queue_avg = 2.277196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=2.2772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 245759 -   mf: uid=3883281, sid4294967295:w4294967295, part=2, addr=0xc16f7680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (245659), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756667 n_nop=602235 n_act=23733 n_pre=23717 n_ref_event=0 n_req=98234 n_rd=87656 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.2876
n_activity=623348 dram_eff=0.3491
bk0: 5548a 694798i bk1: 5524a 693449i bk2: 5528a 694980i bk3: 5540a 691778i bk4: 5504a 695440i bk5: 5508a 692740i bk6: 5536a 694426i bk7: 5524a 693092i bk8: 5540a 693803i bk9: 5504a 694851i bk10: 5424a 694815i bk11: 5416a 693702i bk12: 5400a 693387i bk13: 5400a 692502i bk14: 5376a 694943i bk15: 5384a 692367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758403
Row_Buffer_Locality_read = 0.810635
Row_Buffer_Locality_write = 0.325581
Bank_Level_Parallism = 1.984083
Bank_Level_Parallism_Col = 1.626227
Bank_Level_Parallism_Ready = 1.110053
write_to_read_ratio_blp_rw_average = 0.319583
GrpLevelPara = 1.415384 

BW Util details:
bwutil = 0.287609 
total_CMD = 756667 
util_bw = 217624 
Wasted_Col = 240384 
Wasted_Row = 94150 
Idle = 204509 

BW Util Bottlenecks: 
RCDc_limit = 143552 
RCDWRc_limit = 34170 
WTRc_limit = 50247 
RTWc_limit = 99339 
CCDLc_limit = 71701 
rwq = 0 
CCDLc_limit_alone = 56642 
WTRc_limit_alone = 47689 
RTWc_limit_alone = 86838 

Commands details: 
total_CMD = 756667 
n_nop = 602235 
Read = 87656 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 23733 
n_pre = 23717 
n_ref = 0 
n_req = 98234 
total_req = 108812 

Dual Bus Interface Util: 
issued_total_row = 47450 
issued_total_col = 108812 
Row_Bus_Util =  0.062709 
CoL_Bus_Util = 0.143804 
Either_Row_CoL_Bus_Util = 0.204095 
Issued_on_Two_Bus_Simul_Util = 0.002419 
issued_two_Eff = 0.011850 
queue_avg = 2.307592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756667 n_nop=603795 n_act=22994 n_pre=22978 n_ref_event=13984 n_req=98276 n_rd=87696 n_rd_L2_A=0 n_write=0 n_wr_bk=21160 bw_util=0.2877
n_activity=617562 dram_eff=0.3525
bk0: 5536a 695385i bk1: 5536a 692849i bk2: 5536a 696073i bk3: 5528a 695497i bk4: 5508a 697510i bk5: 5512a 693951i bk6: 5536a 694782i bk7: 5540a 692108i bk8: 5544a 695275i bk9: 5512a 693997i bk10: 5424a 695625i bk11: 5416a 694016i bk12: 5400a 697620i bk13: 5404a 693571i bk14: 5380a 697230i bk15: 5384a 693858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766026
Row_Buffer_Locality_read = 0.817392
Row_Buffer_Locality_write = 0.340265
Bank_Level_Parallism = 1.978564
Bank_Level_Parallism_Col = 1.630813
Bank_Level_Parallism_Ready = 1.112102
write_to_read_ratio_blp_rw_average = 0.323512
GrpLevelPara = 1.421518 

BW Util details:
bwutil = 0.287725 
total_CMD = 756667 
util_bw = 217712 
Wasted_Col = 235231 
Wasted_Row = 92281 
Idle = 211443 

BW Util Bottlenecks: 
RCDc_limit = 138108 
RCDWRc_limit = 32959 
WTRc_limit = 48677 
RTWc_limit = 99710 
CCDLc_limit = 70337 
rwq = 0 
CCDLc_limit_alone = 55188 
WTRc_limit_alone = 46180 
RTWc_limit_alone = 87058 

Commands details: 
total_CMD = 756667 
n_nop = 603795 
Read = 87696 
Write = 0 
L2_Alloc = 0 
L2_WB = 21160 
n_act = 22994 
n_pre = 22978 
n_ref = 13984 
n_req = 98276 
total_req = 108856 

Dual Bus Interface Util: 
issued_total_row = 45972 
issued_total_col = 108856 
Row_Bus_Util =  0.060756 
CoL_Bus_Util = 0.143862 
Either_Row_CoL_Bus_Util = 0.202033 
Issued_on_Two_Bus_Simul_Util = 0.002585 
issued_two_Eff = 0.012795 
queue_avg = 2.252197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.2522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756667 n_nop=602540 n_act=23583 n_pre=23567 n_ref_event=0 n_req=98236 n_rd=87656 n_rd_L2_A=0 n_write=0 n_wr_bk=21160 bw_util=0.2876
n_activity=622166 dram_eff=0.3498
bk0: 5536a 692857i bk1: 5548a 693385i bk2: 5532a 693648i bk3: 5528a 694753i bk4: 5520a 694050i bk5: 5520a 695762i bk6: 5532a 694539i bk7: 5532a 694928i bk8: 5512a 693661i bk9: 5504a 693517i bk10: 5420a 695177i bk11: 5416a 695667i bk12: 5384a 691549i bk13: 5412a 693217i bk14: 5376a 694021i bk15: 5384a 694215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759935
Row_Buffer_Locality_read = 0.811947
Row_Buffer_Locality_write = 0.329017
Bank_Level_Parallism = 1.988141
Bank_Level_Parallism_Col = 1.630405
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.318642
GrpLevelPara = 1.420143 

BW Util details:
bwutil = 0.287619 
total_CMD = 756667 
util_bw = 217632 
Wasted_Col = 238420 
Wasted_Row = 93374 
Idle = 207241 

BW Util Bottlenecks: 
RCDc_limit = 142890 
RCDWRc_limit = 33651 
WTRc_limit = 49922 
RTWc_limit = 98896 
CCDLc_limit = 70423 
rwq = 0 
CCDLc_limit_alone = 55631 
WTRc_limit_alone = 47494 
RTWc_limit_alone = 86532 

Commands details: 
total_CMD = 756667 
n_nop = 602540 
Read = 87656 
Write = 0 
L2_Alloc = 0 
L2_WB = 21160 
n_act = 23583 
n_pre = 23567 
n_ref = 0 
n_req = 98236 
total_req = 108816 

Dual Bus Interface Util: 
issued_total_row = 47150 
issued_total_col = 108816 
Row_Bus_Util =  0.062313 
CoL_Bus_Util = 0.143810 
Either_Row_CoL_Bus_Util = 0.203692 
Issued_on_Two_Bus_Simul_Util = 0.002430 
issued_two_Eff = 0.011932 
queue_avg = 2.282418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=2.28242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756667 n_nop=603611 n_act=23037 n_pre=23021 n_ref_event=93870202660880 n_req=98238 n_rd=87656 n_rd_L2_A=0 n_write=0 n_wr_bk=21164 bw_util=0.2876
n_activity=619838 dram_eff=0.3511
bk0: 5536a 695039i bk1: 5528a 694062i bk2: 5544a 692937i bk3: 5532a 694860i bk4: 5512a 694348i bk5: 5504a 694610i bk6: 5536a 693972i bk7: 5536a 694327i bk8: 5512a 694965i bk9: 5508a 695279i bk10: 5420a 695989i bk11: 5416a 696772i bk12: 5392a 694658i bk13: 5416a 694289i bk14: 5380a 694943i bk15: 5384a 694965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765498
Row_Buffer_Locality_read = 0.816510
Row_Buffer_Locality_write = 0.342941
Bank_Level_Parallism = 1.978039
Bank_Level_Parallism_Col = 1.635369
Bank_Level_Parallism_Ready = 1.111798
write_to_read_ratio_blp_rw_average = 0.323318
GrpLevelPara = 1.420479 

BW Util details:
bwutil = 0.287630 
total_CMD = 756667 
util_bw = 217640 
Wasted_Col = 235882 
Wasted_Row = 93688 
Idle = 209457 

BW Util Bottlenecks: 
RCDc_limit = 139413 
RCDWRc_limit = 33055 
WTRc_limit = 48015 
RTWc_limit = 99816 
CCDLc_limit = 70879 
rwq = 0 
CCDLc_limit_alone = 55567 
WTRc_limit_alone = 45494 
RTWc_limit_alone = 87025 

Commands details: 
total_CMD = 756667 
n_nop = 603611 
Read = 87656 
Write = 0 
L2_Alloc = 0 
L2_WB = 21164 
n_act = 23037 
n_pre = 23021 
n_ref = 93870202660880 
n_req = 98238 
total_req = 108820 

Dual Bus Interface Util: 
issued_total_row = 46058 
issued_total_col = 108820 
Row_Bus_Util =  0.060870 
CoL_Bus_Util = 0.143815 
Either_Row_CoL_Bus_Util = 0.202277 
Issued_on_Two_Bus_Simul_Util = 0.002408 
issued_two_Eff = 0.011904 
queue_avg = 2.250281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=2.25028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116916, Miss = 65664, Miss_rate = 0.562, Pending_hits = 1450, Reservation_fails = 329
L2_cache_bank[1]: Access = 122880, Miss = 65704, Miss_rate = 0.535, Pending_hits = 1886, Reservation_fails = 41
L2_cache_bank[2]: Access = 122136, Miss = 65688, Miss_rate = 0.538, Pending_hits = 1765, Reservation_fails = 192
L2_cache_bank[3]: Access = 117808, Miss = 65676, Miss_rate = 0.557, Pending_hits = 1311, Reservation_fails = 73
L2_cache_bank[4]: Access = 122868, Miss = 65696, Miss_rate = 0.535, Pending_hits = 1922, Reservation_fails = 60
L2_cache_bank[5]: Access = 116688, Miss = 65648, Miss_rate = 0.563, Pending_hits = 1594, Reservation_fails = 67
L2_cache_bank[6]: Access = 118048, Miss = 65704, Miss_rate = 0.557, Pending_hits = 1391, Reservation_fails = 168
L2_cache_bank[7]: Access = 122104, Miss = 65680, Miss_rate = 0.538, Pending_hits = 1687, Reservation_fails = 42
L2_cache_bank[8]: Access = 116544, Miss = 65660, Miss_rate = 0.563, Pending_hits = 1438, Reservation_fails = 149
L2_cache_bank[9]: Access = 122668, Miss = 65692, Miss_rate = 0.536, Pending_hits = 1865, Reservation_fails = 51
L2_cache_bank[10]: Access = 122004, Miss = 65680, Miss_rate = 0.538, Pending_hits = 1685, Reservation_fails = 38
L2_cache_bank[11]: Access = 118124, Miss = 65672, Miss_rate = 0.556, Pending_hits = 1303, Reservation_fails = 64
L2_total_cache_accesses = 1438788
L2_total_cache_misses = 788164
L2_total_cache_miss_rate = 0.5478
L2_total_cache_pending_hits = 19297
L2_total_cache_reservation_fails = 1274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 630835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394479
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 550
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 631
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 550
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.178

icnt_total_pkts_mem_to_simt=1438788
icnt_total_pkts_simt_to_mem=556320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.5901
	minimum = 5
	maximum = 181
Network latency average = 14.5221
	minimum = 5
	maximum = 179
Slowest packet = 2678
Flit latency average = 13.5145
	minimum = 5
	maximum = 179
Slowest flit = 3174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.271138
	minimum = 0.0957211 (at node 7)
	maximum = 0.500179 (at node 16)
Accepted packet rate average = 0.271138
	minimum = 0.118597 (at node 23)
	maximum = 0.40169 (at node 1)
Injected flit rate average = 0.300779
	minimum = 0.148084 (at node 7)
	maximum = 0.500179 (at node 16)
Accepted flit rate average= 0.300779
	minimum = 0.185296 (at node 23)
	maximum = 0.40169 (at node 1)
Injected packet length average = 1.10932
Accepted packet length average = 1.10932
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5901 (1 samples)
	minimum = 5 (1 samples)
	maximum = 181 (1 samples)
Network latency average = 14.5221 (1 samples)
	minimum = 5 (1 samples)
	maximum = 179 (1 samples)
Flit latency average = 13.5145 (1 samples)
	minimum = 5 (1 samples)
	maximum = 179 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.271138 (1 samples)
	minimum = 0.0957211 (1 samples)
	maximum = 0.500179 (1 samples)
Accepted packet rate average = 0.271138 (1 samples)
	minimum = 0.118597 (1 samples)
	maximum = 0.40169 (1 samples)
Injected flit rate average = 0.300779 (1 samples)
	minimum = 0.148084 (1 samples)
	maximum = 0.500179 (1 samples)
Accepted flit rate average = 0.300779 (1 samples)
	minimum = 0.185296 (1 samples)
	maximum = 0.40169 (1 samples)
Injected packet size average = 1.10932 (1 samples)
Accepted packet size average = 1.10932 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 10 sec (190 sec)
gpgpu_simulation_rate = 550502 (inst/sec)
gpgpu_simulation_rate = 1293 (cycle/sec)
gpgpu_silicon_slowdown = 232018x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e4708..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e4700..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e46f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x555fda30a865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 240817
gpu_sim_insn = 104595456
gpu_ipc =     434.3358
gpu_tot_sim_cycle = 486489
gpu_tot_sim_insn = 209190912
gpu_tot_ipc =     430.0013
gpu_tot_issued_cta = 2048
gpu_occupancy = 60.2242% 
gpu_tot_occupancy = 60.2783% 
max_total_param_size = 0
gpu_stall_dramfull = 138
gpu_stall_icnt2sh    = 416
partiton_level_parallism =       1.4899
partiton_level_parallism_total  =       1.4769
partiton_level_parallism_util =       1.8765
partiton_level_parallism_util_total  =       1.8735
L2_BW  =      57.2105 GB/Sec
L2_BW_total  =      56.7117 GB/Sec
gpu_total_sim_rate=532292

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342336
	L1I_total_cache_misses = 3248
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 229376
	L1C_total_cache_misses = 826
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 335413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 587243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1128504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 228550
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 826
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3339088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1032192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1128454
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 
gpgpu_n_tot_thrd_icount = 209715200
gpgpu_n_tot_w_icount = 6553600
gpgpu_n_stall_shd_mem = 262564
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 587243
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 25165824
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7340032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13701
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:205912	W0_Idle:35238	W0_Scoreboard:7648550	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6553600
single_issue_nums: WS0:3276800	WS1:3276800	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4697944 {8:587243,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17825792 {136:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93958880 {40:2348972,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194304 {8:524288,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 436 
max_icnt2mem_latency = 610 
maxmrqlatency = 77 
max_icnt2sh_latency = 183 
averagemflatency = 188 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 18 
mrq_lat_table:494737 	24515 	346165 	242982 	65228 	7135 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2310914 	562406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	105 	67 	8 	609521 	63769 	37065 	7937 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	497280 	1094591 	855301 	390845 	34786 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	969 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        88        72        80        56        56       124       120       120       112        80        88        84        72        72        72 
dram[1]:        88       128        72        64        44        56       120       120       120       112        80        88        80        80        72        72 
dram[2]:        96       112        72        64        56        60       120       124       120       120        80        88        80        76        72        72 
dram[3]:       128        80        72        64        64        56       120       120       120       120        80        88        80        72        72        64 
dram[4]:       124        88        68        72        60        56       124       120       120       112        88        88        80        72        80        64 
dram[5]:        88       124        72        64        52        56       120       120       116       112        88        88        72        76        72        64 
maximum service time to same row:
dram[0]:      9421     11510     11078     10584     10243     10077     10295      9877      9664     16597     11421     10653     11087     11187     19531     19756 
dram[1]:     10807     10367     11192     10860      9257     10692     10598      8539     10803     16749     10309     10897     10573     11796     19406     19389 
dram[2]:     10512      9470     11151     10856     10505      9285     10240      8810      9993     16501      9686     10012      9914     10565     19684     19469 
dram[3]:     10336      8857     10714     10406     10341      8198      9346      9732      9991     16564     10738      9411     11387     10471     19551     19311 
dram[4]:      9875      9857     10907     10197     10619      9382      9609      9519     16103     16716     10408      9291     11329      9783     19517     19463 
dram[5]:     10187      9787     10548      9722     10143      9810     10454     10186     16527     16731     10772     10235     11346     10443     19677     19299 
average row accesses per activate:
dram[0]:  4.432200  4.349719  4.273481  4.394485  4.223214  4.294200  4.289896  4.291971  4.182128  4.247308  4.357932  4.434373  4.297099  4.301015  4.122173  4.303137 
dram[1]:  4.391351  4.638920  4.334266  4.610370  4.278049  4.597160  4.248019  4.509330  4.257014  4.547655  4.547043  4.576347  4.288408  4.559837  4.163828  4.450802 
dram[2]:  4.422405  4.310585  4.375706  4.197631  4.270514  4.098765  4.274523  4.154002  4.239213  4.093195  4.393101  4.296700  4.204576  4.150371  4.194302  4.020395 
dram[3]:  4.573117  4.292548  4.518572  4.318689  4.558191  4.209661  4.487983  4.220397  4.567286  4.182067  4.607991  4.323436  4.608533  4.189116  4.500000  4.111298 
dram[4]:  4.377385  4.255319  4.328447  4.320781  4.158837  4.290098  4.341085  4.172145  4.166667  4.143245  4.423717  4.271044  4.225051  4.255950  4.113245  4.122091 
dram[5]:  4.451474  4.410549  4.354839  4.517116  4.273201  4.430836  4.314795  4.473321  4.280266  4.393667  4.481509  4.612599  4.264655  4.428111  4.171848  4.370265 
average row locality = 1180820/272821 = 4.328186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2688      2688      2688      2688      2620      2620      2752      2752      2668      2656      2688      2700      2732      2744      2660      2656 
dram[1]:      2688      2688      2688      2688      2620      2620      2752      2752      2668      2654      2694      2696      2732      2742      2658      2658 
dram[2]:      2688      2688      2688      2688      2620      2632      2752      2752      2658      2660      2692      2698      2742      2732      2660      2652 
dram[3]:      2688      2688      2688      2684      2620      2632      2752      2752      2652      2664      2690      2702      2748      2728      2658      2654 
dram[4]:      2688      2688      2682      2688      2620      2632      2752      2752      2666      2652      2704      2696      2732      2740      2648      2660 
dram[5]:      2688      2688      2688      2688      2620      2632      2752      2752      2666      2652      2702      2696      2734      2740      2654      2656 
total dram writes = 258008
bank skew: 2752/2620 = 1.05
chip skew: 43008/42998 = 1.00
average mf latency per bank:
dram[0]:       2067      2175      2056      2145      2073      2183      2070      2134      2042      2154      2043      2152      2023      2089      2029      2147
dram[1]:       2186      2095      2130      2036      2182      2127      2149      2019      2142      2069      2143      2069      2146      2006      2114      2064
dram[2]:       2168      2069      2144      2039      2182      2068      2140      2077      2159      2065      2164      2046      2094      2047      2151      2043
dram[3]:       2096      2185      2033      2140      2139      2171      2024      2126      2071      2119      2072      2126      2029      2148      2059      2129
dram[4]:       2081      2164      2043      2132      2076      2172      2047      2118      2044      2165      2026      2157      2039      2094      2045      2154
dram[5]:       2180      2099      2142      2035      2205      2129      2147      2014      2131      2082      2128      2073      2122      2013      2110      2064
maximum mf latency per bank:
dram[0]:        349       378       359       385       356       379       368       416       362       362       363       364       358       390       341       329
dram[1]:        364       340       385       349       398       349       436       343       360       348       349       379       357       367       363       348
dram[2]:        357       366       371       377       359       362       379       409       366       386       350       367       362       384       393       368
dram[3]:        362       371       412       374       346       368       427       349       396       371       360       363       406       353       407       353
dram[4]:        342       339       365       343       358       346       363       394       351       348       344       343       366       357       348       349
dram[5]:        371       360       364       347       351       368       374       357       348       379       362       376       355       353       358       342
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1498381 n_nop=1192263 n_act=45781 n_pre=45765 n_ref_event=93870200069712 n_req=196780 n_rd=175280 n_rd_L2_A=0 n_write=0 n_wr_bk=43000 bw_util=0.2914
n_activity=1234601 dram_eff=0.3536
bk0: 11044a 1375622i bk1: 11044a 1375279i bk2: 11032a 1373795i bk3: 11088a 1376246i bk4: 10988a 1372743i bk5: 10980a 1374593i bk6: 10936a 1375928i bk7: 10972a 1374118i bk8: 10928a 1371615i bk9: 10900a 1373903i bk10: 10880a 1374227i bk11: 10880a 1377113i bk12: 10928a 1373425i bk13: 10916a 1373231i bk14: 10884a 1370851i bk15: 10880a 1374993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767349
Row_Buffer_Locality_read = 0.817498
Row_Buffer_Locality_write = 0.358512
Bank_Level_Parallism = 1.997099
Bank_Level_Parallism_Col = 0.670444
Bank_Level_Parallism_Ready = 1.115062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.291354 
total_CMD = 1498381 
util_bw = 436560 
Wasted_Col = 474111 
Wasted_Row = 176475 
Idle = 411235 

BW Util Bottlenecks: 
RCDc_limit = 277036 
RCDWRc_limit = 64786 
WTRc_limit = 103857 
RTWc_limit = 209458 
CCDLc_limit = 142460 
rwq = 0 
CCDLc_limit_alone = 108841 
WTRc_limit_alone = 98254 
RTWc_limit_alone = 181442 

Commands details: 
total_CMD = 1498381 
n_nop = 1192263 
Read = 175280 
Write = 0 
L2_Alloc = 0 
L2_WB = 43000 
n_act = 45781 
n_pre = 45765 
n_ref = 93870200069712 
n_req = 196780 
total_req = 218280 

Dual Bus Interface Util: 
issued_total_row = 91546 
issued_total_col = 218280 
Row_Bus_Util =  0.061097 
CoL_Bus_Util = 0.145677 
Either_Row_CoL_Bus_Util = 0.204299 
Issued_on_Two_Bus_Simul_Util = 0.002475 
issued_two_Eff = 0.012113 
queue_avg = 2.175696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.1757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1498381 n_nop=1194826 n_act=44407 n_pre=44391 n_ref_event=4560869750798743682 n_req=196827 n_rd=175328 n_rd_L2_A=0 n_write=0 n_wr_bk=42998 bw_util=0.2914
n_activity=1223145 dram_eff=0.357
bk0: 11044a 1374007i bk1: 11028a 1378304i bk2: 11052a 1373375i bk3: 11104a 1378598i bk4: 10968a 1373797i bk5: 10992a 1379073i bk6: 10956a 1372028i bk7: 10948a 1375402i bk8: 10956a 1372013i bk9: 10888a 1379031i bk10: 10880a 1378886i bk11: 10880a 1378414i bk12: 10916a 1374081i bk13: 10936a 1377437i bk14: 10896a 1371640i bk15: 10884a 1378144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774386
Row_Buffer_Locality_read = 0.823491
Row_Buffer_Locality_write = 0.373924
Bank_Level_Parallism = 1.998340
Bank_Level_Parallism_Col = 1.660621
Bank_Level_Parallism_Ready = 1.119329
write_to_read_ratio_blp_rw_average = 0.336229
GrpLevelPara = 1.423270 

BW Util details:
bwutil = 0.291416 
total_CMD = 1498381 
util_bw = 436652 
Wasted_Col = 463326 
Wasted_Row = 174525 
Idle = 423878 

BW Util Bottlenecks: 
RCDc_limit = 266691 
RCDWRc_limit = 62860 
WTRc_limit = 101418 
RTWc_limit = 208299 
CCDLc_limit = 142239 
rwq = 0 
CCDLc_limit_alone = 108250 
WTRc_limit_alone = 95911 
RTWc_limit_alone = 179817 

Commands details: 
total_CMD = 1498381 
n_nop = 1194826 
Read = 175328 
Write = 0 
L2_Alloc = 0 
L2_WB = 42998 
n_act = 44407 
n_pre = 44391 
n_ref = 4560869750798743682 
n_req = 196827 
total_req = 218326 

Dual Bus Interface Util: 
issued_total_row = 88798 
issued_total_col = 218326 
Row_Bus_Util =  0.059263 
CoL_Bus_Util = 0.145708 
Either_Row_CoL_Bus_Util = 0.202589 
Issued_on_Two_Bus_Simul_Util = 0.002382 
issued_two_Eff = 0.011757 
queue_avg = 2.183084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=2.18308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1498381 n_nop=1190764 n_act=46539 n_pre=46523 n_ref_event=0 n_req=196785 n_rd=175284 n_rd_L2_A=0 n_write=0 n_wr_bk=43002 bw_util=0.2914
n_activity=1238351 dram_eff=0.3525
bk0: 11052a 1375594i bk1: 11036a 1373342i bk2: 11048a 1374411i bk3: 11060a 1369931i bk4: 10972a 1375265i bk5: 10968a 1371400i bk6: 10956a 1373892i bk7: 10924a 1372171i bk8: 10952a 1372530i bk9: 10880a 1372217i bk10: 10880a 1375459i bk11: 10888a 1373921i bk12: 10940a 1371482i bk13: 10944a 1370750i bk14: 10888a 1372749i bk15: 10896a 1368926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763503
Row_Buffer_Locality_read = 0.814569
Row_Buffer_Locality_write = 0.347193
Bank_Level_Parallism = 2.007019
Bank_Level_Parallism_Col = 1.653346
Bank_Level_Parallism_Ready = 1.114968
write_to_read_ratio_blp_rw_average = 0.331479
GrpLevelPara = 1.421172 

BW Util details:
bwutil = 0.291362 
total_CMD = 1498381 
util_bw = 436572 
Wasted_Col = 476668 
Wasted_Row = 179308 
Idle = 405833 

BW Util Bottlenecks: 
RCDc_limit = 280458 
RCDWRc_limit = 66155 
WTRc_limit = 104022 
RTWc_limit = 210104 
CCDLc_limit = 144846 
rwq = 0 
CCDLc_limit_alone = 110779 
WTRc_limit_alone = 98358 
RTWc_limit_alone = 181701 

Commands details: 
total_CMD = 1498381 
n_nop = 1190764 
Read = 175284 
Write = 0 
L2_Alloc = 0 
L2_WB = 43002 
n_act = 46539 
n_pre = 46523 
n_ref = 0 
n_req = 196785 
total_req = 218286 

Dual Bus Interface Util: 
issued_total_row = 93062 
issued_total_col = 218286 
Row_Bus_Util =  0.062108 
CoL_Bus_Util = 0.145681 
Either_Row_CoL_Bus_Util = 0.205300 
Issued_on_Two_Bus_Simul_Util = 0.002490 
issued_two_Eff = 0.012129 
queue_avg = 2.215039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.21504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1498381 n_nop=1194002 n_act=44886 n_pre=44870 n_ref_event=13984 n_req=196836 n_rd=175336 n_rd_L2_A=0 n_write=0 n_wr_bk=43000 bw_util=0.2914
n_activity=1225046 dram_eff=0.3565
bk0: 11040a 1377926i bk1: 11040a 1371946i bk2: 11064a 1376126i bk3: 11044a 1373244i bk4: 10988a 1378624i bk5: 10972a 1372902i bk6: 10948a 1375982i bk7: 10956a 1371141i bk8: 10960a 1377317i bk9: 10888a 1372754i bk10: 10880a 1378085i bk11: 10880a 1373640i bk12: 10940a 1378652i bk13: 10952a 1371933i bk14: 10884a 1377798i bk15: 10900a 1372080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771962
Row_Buffer_Locality_read = 0.822096
Row_Buffer_Locality_write = 0.363116
Bank_Level_Parallism = 2.001994
Bank_Level_Parallism_Col = 1.660882
Bank_Level_Parallism_Ready = 1.115647
write_to_read_ratio_blp_rw_average = 0.338280
GrpLevelPara = 1.425843 

BW Util details:
bwutil = 0.291429 
total_CMD = 1498381 
util_bw = 436672 
Wasted_Col = 466779 
Wasted_Row = 175304 
Idle = 419626 

BW Util Bottlenecks: 
RCDc_limit = 268457 
RCDWRc_limit = 63907 
WTRc_limit = 100046 
RTWc_limit = 212800 
CCDLc_limit = 142936 
rwq = 0 
CCDLc_limit_alone = 108455 
WTRc_limit_alone = 94429 
RTWc_limit_alone = 183936 

Commands details: 
total_CMD = 1498381 
n_nop = 1194002 
Read = 175336 
Write = 0 
L2_Alloc = 0 
L2_WB = 43000 
n_act = 44886 
n_pre = 44870 
n_ref = 13984 
n_req = 196836 
total_req = 218336 

Dual Bus Interface Util: 
issued_total_row = 89756 
issued_total_col = 218336 
Row_Bus_Util =  0.059902 
CoL_Bus_Util = 0.145715 
Either_Row_CoL_Bus_Util = 0.203139 
Issued_on_Two_Bus_Simul_Util = 0.002478 
issued_two_Eff = 0.012199 
queue_avg = 2.193265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.19327
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1498381 n_nop=1191192 n_act=46339 n_pre=46323 n_ref_event=0 n_req=196760 n_rd=175260 n_rd_L2_A=0 n_write=0 n_wr_bk=43000 bw_util=0.2913
n_activity=1232297 dram_eff=0.3542
bk0: 11044a 1373944i bk1: 11056a 1371605i bk2: 11060a 1371326i bk3: 11048a 1373665i bk4: 10996a 1371153i bk5: 10988a 1375147i bk6: 10944a 1374298i bk7: 10936a 1371734i bk8: 10892a 1371960i bk9: 10880a 1370356i bk10: 10884a 1375676i bk11: 10880a 1375369i bk12: 10912a 1371024i bk13: 10968a 1371780i bk14: 10880a 1370722i bk15: 10892a 1371642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764490
Row_Buffer_Locality_read = 0.815303
Row_Buffer_Locality_write = 0.350279
Bank_Level_Parallism = 2.021654
Bank_Level_Parallism_Col = 1.663609
Bank_Level_Parallism_Ready = 1.118866
write_to_read_ratio_blp_rw_average = 0.332811
GrpLevelPara = 1.428760 

BW Util details:
bwutil = 0.291328 
total_CMD = 1498381 
util_bw = 436520 
Wasted_Col = 474058 
Wasted_Row = 176021 
Idle = 411782 

BW Util Bottlenecks: 
RCDc_limit = 279044 
RCDWRc_limit = 65418 
WTRc_limit = 103171 
RTWc_limit = 212569 
CCDLc_limit = 143691 
rwq = 0 
CCDLc_limit_alone = 109659 
WTRc_limit_alone = 97599 
RTWc_limit_alone = 184109 

Commands details: 
total_CMD = 1498381 
n_nop = 1191192 
Read = 175260 
Write = 0 
L2_Alloc = 0 
L2_WB = 43000 
n_act = 46339 
n_pre = 46323 
n_ref = 0 
n_req = 196760 
total_req = 218260 

Dual Bus Interface Util: 
issued_total_row = 92662 
issued_total_col = 218260 
Row_Bus_Util =  0.061841 
CoL_Bus_Util = 0.145664 
Either_Row_CoL_Bus_Util = 0.205014 
Issued_on_Two_Bus_Simul_Util = 0.002491 
issued_two_Eff = 0.012152 
queue_avg = 2.220206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.22021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1498381 n_nop=1193906 n_act=44869 n_pre=44853 n_ref_event=93870202660880 n_req=196832 n_rd=175328 n_rd_L2_A=0 n_write=0 n_wr_bk=43008 bw_util=0.2914
n_activity=1227377 dram_eff=0.3558
bk0: 11040a 1374587i bk1: 11032a 1373950i bk2: 11076a 1373008i bk3: 11060a 1375670i bk4: 10984a 1374535i bk5: 10984a 1376470i bk6: 10960a 1373631i bk7: 10948a 1374414i bk8: 10900a 1375631i bk9: 10884a 1375387i bk10: 10888a 1377382i bk11: 10880a 1380216i bk12: 10928a 1373631i bk13: 10980a 1375051i bk14: 10884a 1373588i bk15: 10900a 1374873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772044
Row_Buffer_Locality_read = 0.821871
Row_Buffer_Locality_write = 0.365792
Bank_Level_Parallism = 1.998406
Bank_Level_Parallism_Col = 1.659208
Bank_Level_Parallism_Ready = 1.115946
write_to_read_ratio_blp_rw_average = 0.337019
GrpLevelPara = 1.423853 

BW Util details:
bwutil = 0.291429 
total_CMD = 1498381 
util_bw = 436672 
Wasted_Col = 467199 
Wasted_Row = 176211 
Idle = 418299 

BW Util Bottlenecks: 
RCDc_limit = 269507 
RCDWRc_limit = 63879 
WTRc_limit = 100542 
RTWc_limit = 212056 
CCDLc_limit = 143356 
rwq = 0 
CCDLc_limit_alone = 108811 
WTRc_limit_alone = 94901 
RTWc_limit_alone = 183152 

Commands details: 
total_CMD = 1498381 
n_nop = 1193906 
Read = 175328 
Write = 0 
L2_Alloc = 0 
L2_WB = 43008 
n_act = 44869 
n_pre = 44853 
n_ref = 93870202660880 
n_req = 196832 
total_req = 218336 

Dual Bus Interface Util: 
issued_total_row = 89722 
issued_total_col = 218336 
Row_Bus_Util =  0.059879 
CoL_Bus_Util = 0.145715 
Either_Row_CoL_Bus_Util = 0.203203 
Issued_on_Two_Bus_Simul_Util = 0.002391 
issued_two_Eff = 0.011768 
queue_avg = 2.172395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.1724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 234212, Miss = 131308, Miss_rate = 0.561, Pending_hits = 2906, Reservation_fails = 388
L2_cache_bank[1]: Access = 244796, Miss = 131348, Miss_rate = 0.537, Pending_hits = 3743, Reservation_fails = 86
L2_cache_bank[2]: Access = 244320, Miss = 131356, Miss_rate = 0.538, Pending_hits = 3609, Reservation_fails = 251
L2_cache_bank[3]: Access = 234708, Miss = 131348, Miss_rate = 0.560, Pending_hits = 2629, Reservation_fails = 157
L2_cache_bank[4]: Access = 244612, Miss = 131376, Miss_rate = 0.537, Pending_hits = 3778, Reservation_fails = 115
L2_cache_bank[5]: Access = 234404, Miss = 131292, Miss_rate = 0.560, Pending_hits = 2993, Reservation_fails = 104
L2_cache_bank[6]: Access = 234856, Miss = 131392, Miss_rate = 0.559, Pending_hits = 2697, Reservation_fails = 233
L2_cache_bank[7]: Access = 244176, Miss = 131328, Miss_rate = 0.538, Pending_hits = 3466, Reservation_fails = 88
L2_cache_bank[8]: Access = 234080, Miss = 131300, Miss_rate = 0.561, Pending_hits = 2907, Reservation_fails = 207
L2_cache_bank[9]: Access = 244580, Miss = 131344, Miss_rate = 0.537, Pending_hits = 3632, Reservation_fails = 93
L2_cache_bank[10]: Access = 244080, Miss = 131348, Miss_rate = 0.538, Pending_hits = 3409, Reservation_fails = 87
L2_cache_bank[11]: Access = 235096, Miss = 131364, Miss_rate = 0.559, Pending_hits = 2628, Reservation_fails = 135
L2_total_cache_accesses = 2873920
L2_total_cache_misses = 1576104
L2_total_cache_miss_rate = 0.5484
L2_total_cache_pending_hits = 38397
L2_total_cache_reservation_fails = 1944
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1258927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 788826
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 393216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 550
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2348972
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1301
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 550
L2_cache_data_port_util = 0.229
L2_cache_fill_port_util = 0.180

icnt_total_pkts_mem_to_simt=2873920
icnt_total_pkts_simt_to_mem=1111711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.431
	minimum = 5
	maximum = 134
Network latency average = 14.3669
	minimum = 5
	maximum = 124
Slowest packet = 1932761
Flit latency average = 13.3725
	minimum = 5
	maximum = 124
Slowest flit = 2142374
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.2759
	minimum = 0.0956203 (at node 3)
	maximum = 0.507373 (at node 17)
Accepted packet rate average = 0.2759
	minimum = 0.121262 (at node 21)
	maximum = 0.405387 (at node 6)
Injected flit rate average = 0.306137
	minimum = 0.148241 (at node 3)
	maximum = 0.507373 (at node 17)
Accepted flit rate average= 0.306137
	minimum = 0.189306 (at node 21)
	maximum = 0.405387 (at node 6)
Injected packet length average = 1.1096
Accepted packet length average = 1.1096
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5105 (2 samples)
	minimum = 5 (2 samples)
	maximum = 157.5 (2 samples)
Network latency average = 14.4445 (2 samples)
	minimum = 5 (2 samples)
	maximum = 151.5 (2 samples)
Flit latency average = 13.4435 (2 samples)
	minimum = 5 (2 samples)
	maximum = 151.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.273519 (2 samples)
	minimum = 0.0956707 (2 samples)
	maximum = 0.503776 (2 samples)
Accepted packet rate average = 0.273519 (2 samples)
	minimum = 0.11993 (2 samples)
	maximum = 0.403538 (2 samples)
Injected flit rate average = 0.303458 (2 samples)
	minimum = 0.148162 (2 samples)
	maximum = 0.503776 (2 samples)
Accepted flit rate average = 0.303458 (2 samples)
	minimum = 0.187301 (2 samples)
	maximum = 0.403538 (2 samples)
Injected packet size average = 1.10946 (2 samples)
Accepted packet size average = 1.10946 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 33 sec (393 sec)
gpgpu_simulation_rate = 532292 (inst/sec)
gpgpu_simulation_rate = 1237 (cycle/sec)
gpgpu_silicon_slowdown = 242522x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e4708..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e4700..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e46f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x555fda30a865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 240996
gpu_sim_insn = 104595456
gpu_ipc =     434.0132
gpu_tot_sim_cycle = 727485
gpu_tot_sim_insn = 313786368
gpu_tot_ipc =     431.3304
gpu_tot_issued_cta = 3072
gpu_occupancy = 60.1947% 
gpu_tot_occupancy = 60.2505% 
max_total_param_size = 0
gpu_stall_dramfull = 138
gpu_stall_icnt2sh    = 416
partiton_level_parallism =       1.4879
partiton_level_parallism_total  =       1.4805
partiton_level_parallism_util =       1.8762
partiton_level_parallism_util_total  =       1.8744
L2_BW  =      57.1336 GB/Sec
L2_BW_total  =      56.8515 GB/Sec
gpu_total_sim_rate=515248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5013504
	L1I_total_cache_misses = 3248
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 344064
	L1C_total_cache_misses = 826
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 503428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 164586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 880274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1692326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 343238
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 826
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5010256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 344064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5013504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1692271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 55
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 3072, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 
gpgpu_n_tot_thrd_icount = 314572800
gpgpu_n_tot_w_icount = 9830400
gpgpu_n_stall_shd_mem = 389947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 880274
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 37748736
gpgpu_n_store_insn = 6291456
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11010048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18204
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 368640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300379	W0_Idle:46994	W0_Scoreboard:11455147	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9830400
single_issue_nums: WS0:4915200	WS1:4915200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7042192 {8:880274,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26738688 {136:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140843840 {40:3521096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6291456 {8:786432,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 436 
max_icnt2mem_latency = 610 
maxmrqlatency = 103 
max_icnt2sh_latency = 183 
averagemflatency = 188 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 18 
mrq_lat_table:731244 	36604 	523474 	369889 	99578 	11406 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3464949 	842639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	105 	67 	8 	913329 	95874 	55782 	11840 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	748069 	1652644 	1285418 	574171 	46769 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1450 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        88        72        80        96        88       124       120       120       120        80        88        84        72        72        72 
dram[1]:        88       128        72        64       104        76       120       120       120       112        80        88        80        80        72        72 
dram[2]:        96       112        72        64        92        96       120       124       120       120        80        88        80        76        72        72 
dram[3]:       128        80        72        64        92        96       120       120       120       120        80        88        80        72        72        64 
dram[4]:       124        88        68        72        88        96       124       120       120       120        88        88        80        72        80        64 
dram[5]:        88       124        72        64        96        92       120       120       116       112        88        88        72        76        72        64 
maximum service time to same row:
dram[0]:     10025     11510     11078     10584     11728     10351     11049     10557     10511     16597     12187     10847     11741     11187     19531     19756 
dram[1]:     10807     10994     11192     10860     11174     10962     10829     10743     10803     16749     11500     11054     11007     11796     19406     19389 
dram[2]:     10512      9596     11151     10856     10505     10624     11444     10381     10242     16501     10698     10656     10839     11218     19684     19469 
dram[3]:     11477      9596     10987     10406     11476     10139     11648     10041     10068     16564     12303     10155     11387     10471     19551     19311 
dram[4]:     10309      9857     10907     10197     12057      9406     10852     11154     16103     16716     11241      9578     11329     10092     19517     19463 
dram[5]:     10832     10216     10620     10425     11075      9932     10712     11326     16527     16731     11799     10350     11346     10443     19677     19299 
average row accesses per activate:
dram[0]:  4.337068  4.346037  4.259871  4.331784  4.198546  4.270520  4.242952  4.264767  4.214090  4.261382  4.314998  4.345334  4.253006  4.252198  4.118919  4.203312 
dram[1]:  4.332634  4.583560  4.251603  4.556749  4.253054  4.516491  4.204035  4.507658  4.243813  4.551247  4.510324  4.530995  4.225851  4.511274  4.131122  4.391879 
dram[2]:  4.337765  4.244003  4.317833  4.180571  4.252016  4.104889  4.292525  4.124861  4.280925  4.099109  4.346837  4.252549  4.180332  4.124552  4.135942  4.015138 
dram[3]:  4.550576  4.259217  4.511149  4.259293  4.526702  4.203915  4.470815  4.180383  4.531930  4.139357  4.557377  4.285447  4.508940  4.152321  4.440855  4.086180 
dram[4]:  4.292840  4.206959  4.319628  4.273062  4.154123  4.228728  4.319888  4.144136  4.188366  4.179837  4.362815  4.216502  4.208524  4.207117  4.095921  4.061959 
dram[5]:  4.380863  4.430446  4.294511  4.481696  4.247873  4.446583  4.269984  4.462205  4.231246  4.405742  4.412981  4.513161  4.214024  4.374319  4.140172  4.335386 
average row locality = 1772287/412781 = 4.293529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      4032      4032      4000      4000      3964      3964      4096      4096      4046      4054      4088      4100      4140      4140      4048      4040 
dram[1]:      4032      4032      3998      4002      3964      3964      4096      4096      4056      4056      4088      4100      4140      4140      4050      4038 
dram[2]:      4032      4032      4006      3998      3964      3976      4096      4096      4054      4042      4088      4100      4140      4136      4042      4042 
dram[3]:      4032      4032      4010      3996      3964      3976      4096      4096      4052      4048      4088      4100      4140      4136      4038      4044 
dram[4]:      4032      4032      4000      3998      3964      3976      4096      4096      4050      4048      4100      4100      4140      4136      4040      4046 
dram[5]:      4032      4032      3994      4000      3964      3976      4096      4096      4056      4048      4100      4100      4140      4136      4046      4040 
total dram writes = 389094
bank skew: 4140/3964 = 1.04
chip skew: 64856/64840 = 1.00
average mf latency per bank:
dram[0]:       2058      2163      2091      2156      2047      2168      2085      2147      2033      2127      2001      2111      2001      2067      2005      2107
dram[1]:       2181      2101      2151      2052      2165      2106      2169      2043      2114      2039      2112      2044      2106      1986      2074      2023
dram[2]:       2159      2068      2157      2076      2156      2048      2147      2096      2128      2040      2122      2008      2075      2026      2106      2006
dram[3]:       2105      2181      2042      2154      2112      2150      2048      2145      2044      2103      2038      2099      2009      2114      2019      2083
dram[4]:       2072      2162      2077      2158      2052      2149      2068      2140      2030      2141      1993      2110      2015      2074      2010      2110
dram[5]:       2178      2102      2162      2046      2180      2103      2159      2040      2104      2037      2093      2039      2091      1997      2070      2019
maximum mf latency per bank:
dram[0]:        349       378       359       385       356       379       368       416       362       362       363       364       358       390       341       348
dram[1]:        364       343       385       349       398       360       436       351       360       348       349       379       357       367       363       348
dram[2]:        357       366       371       377       359       362       379       409       366       386       350       367       362       384       393       368
dram[3]:        362       371       412       374       346       368       427       353       396       371       360       363       406       353       407       353
dram[4]:        342       362       365       347       358       346       363       394       365       348       344       343       366       360       348       350
dram[5]:        371       360       364       347       351       368       374       357       348       379       364       376       355       357       358       342
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2240646 n_nop=1779933 n_act=69285 n_pre=69269 n_ref_event=93870200069712 n_req=295344 n_rd=262924 n_rd_L2_A=0 n_write=0 n_wr_bk=64840 bw_util=0.2926
n_activity=1859684 dram_eff=0.3525
bk0: 16564a 2053579i bk1: 16572a 2055279i bk2: 16556a 2054801i bk3: 16644a 2056725i bk4: 16500a 2052631i bk5: 16488a 2054870i bk6: 16464a 2054724i bk7: 16508a 2053343i bk8: 16460a 2050705i bk9: 16412a 2053985i bk10: 16312a 2053894i bk11: 16296a 2056288i bk12: 16320a 2053423i bk13: 16308a 2053322i bk14: 16264a 2050005i bk15: 16256a 2052800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765409
Row_Buffer_Locality_read = 0.815783
Row_Buffer_Locality_write = 0.356878
Bank_Level_Parallism = 1.990150
Bank_Level_Parallism_Col = 0.670444
Bank_Level_Parallism_Ready = 1.113647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.292562 
total_CMD = 2240646 
util_bw = 655528 
Wasted_Col = 715200 
Wasted_Row = 269894 
Idle = 600024 

BW Util Bottlenecks: 
RCDc_limit = 419064 
RCDWRc_limit = 98144 
WTRc_limit = 155241 
RTWc_limit = 310119 
CCDLc_limit = 213507 
rwq = 0 
CCDLc_limit_alone = 164866 
WTRc_limit_alone = 146998 
RTWc_limit_alone = 269721 

Commands details: 
total_CMD = 2240646 
n_nop = 1779933 
Read = 262924 
Write = 0 
L2_Alloc = 0 
L2_WB = 64840 
n_act = 69285 
n_pre = 69269 
n_ref = 93870200069712 
n_req = 295344 
total_req = 327764 

Dual Bus Interface Util: 
issued_total_row = 138554 
issued_total_col = 327764 
Row_Bus_Util =  0.061837 
CoL_Bus_Util = 0.146281 
Either_Row_CoL_Bus_Util = 0.205616 
Issued_on_Two_Bus_Simul_Util = 0.002502 
issued_two_Eff = 0.012166 
queue_avg = 2.218667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.21867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2240646 n_nop=1783606 n_act=67316 n_pre=67300 n_ref_event=4560869750798743682 n_req=295438 n_rd=263012 n_rd_L2_A=0 n_write=0 n_wr_bk=64852 bw_util=0.2927
n_activity=1843370 dram_eff=0.3557
bk0: 16584a 2052035i bk1: 16552a 2059246i bk2: 16572a 2051708i bk3: 16668a 2059126i bk4: 16472a 2053062i bk5: 16504a 2061213i bk6: 16496a 2049568i bk7: 16492a 2056729i bk8: 16492a 2051717i bk9: 16400a 2059760i bk10: 16304a 2060074i bk11: 16296a 2059220i bk12: 16304a 2053005i bk13: 16336a 2058866i bk14: 16280a 2049889i bk15: 16260a 2059341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772148
Row_Buffer_Locality_read = 0.821579
Row_Buffer_Locality_write = 0.371214
Bank_Level_Parallism = 1.993729
Bank_Level_Parallism_Col = 1.654280
Bank_Level_Parallism_Ready = 1.118224
write_to_read_ratio_blp_rw_average = 0.334019
GrpLevelPara = 1.423187 

BW Util details:
bwutil = 0.292651 
total_CMD = 2240646 
util_bw = 655728 
Wasted_Col = 699817 
Wasted_Row = 266941 
Idle = 618160 

BW Util Bottlenecks: 
RCDc_limit = 403932 
RCDWRc_limit = 95709 
WTRc_limit = 150259 
RTWc_limit = 309873 
CCDLc_limit = 213801 
rwq = 0 
CCDLc_limit_alone = 164399 
WTRc_limit_alone = 142101 
RTWc_limit_alone = 268629 

Commands details: 
total_CMD = 2240646 
n_nop = 1783606 
Read = 263012 
Write = 0 
L2_Alloc = 0 
L2_WB = 64852 
n_act = 67316 
n_pre = 67300 
n_ref = 4560869750798743682 
n_req = 295438 
total_req = 327864 

Dual Bus Interface Util: 
issued_total_row = 134616 
issued_total_col = 327864 
Row_Bus_Util =  0.060079 
CoL_Bus_Util = 0.146326 
Either_Row_CoL_Bus_Util = 0.203977 
Issued_on_Two_Bus_Simul_Util = 0.002428 
issued_two_Eff = 0.011903 
queue_avg = 2.226113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=2.22611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2240646 n_nop=1778000 n_act=70257 n_pre=70241 n_ref_event=0 n_req=295338 n_rd=262916 n_rd_L2_A=0 n_write=0 n_wr_bk=64844 bw_util=0.2926
n_activity=1863229 dram_eff=0.3518
bk0: 16580a 2054937i bk1: 16560a 2051669i bk2: 16568a 2054015i bk3: 16592a 2049139i bk4: 16476a 2054263i bk5: 16484a 2049844i bk6: 16500a 2054046i bk7: 16452a 2050539i bk8: 16488a 2052986i bk9: 16384a 2049787i bk10: 16304a 2056818i bk11: 16304a 2053238i bk12: 16336a 2050478i bk13: 16344a 2048872i bk14: 16264a 2051514i bk15: 16280a 2046939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762113
Row_Buffer_Locality_read = 0.813473
Row_Buffer_Locality_write = 0.345630
Bank_Level_Parallism = 2.002246
Bank_Level_Parallism_Col = 1.645864
Bank_Level_Parallism_Ready = 1.114282
write_to_read_ratio_blp_rw_average = 0.330007
GrpLevelPara = 1.421444 

BW Util details:
bwutil = 0.292558 
total_CMD = 2240646 
util_bw = 655520 
Wasted_Col = 718164 
Wasted_Row = 271514 
Idle = 595448 

BW Util Bottlenecks: 
RCDc_limit = 422996 
RCDWRc_limit = 100061 
WTRc_limit = 154591 
RTWc_limit = 312629 
CCDLc_limit = 216361 
rwq = 0 
CCDLc_limit_alone = 167091 
WTRc_limit_alone = 146461 
RTWc_limit_alone = 271489 

Commands details: 
total_CMD = 2240646 
n_nop = 1778000 
Read = 262916 
Write = 0 
L2_Alloc = 0 
L2_WB = 64844 
n_act = 70257 
n_pre = 70241 
n_ref = 0 
n_req = 295338 
total_req = 327760 

Dual Bus Interface Util: 
issued_total_row = 140498 
issued_total_col = 327760 
Row_Bus_Util =  0.062704 
CoL_Bus_Util = 0.146279 
Either_Row_CoL_Bus_Util = 0.206479 
Issued_on_Two_Bus_Simul_Util = 0.002505 
issued_two_Eff = 0.012130 
queue_avg = 2.244824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.24482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2240646 n_nop=1782502 n_act=67951 n_pre=67935 n_ref_event=13984 n_req=295436 n_rd=263012 n_rd_L2_A=0 n_write=0 n_wr_bk=64848 bw_util=0.2926
n_activity=1846838 dram_eff=0.3551
bk0: 16564a 2058867i bk1: 16584a 2051111i bk2: 16608a 2057328i bk3: 16564a 2052209i bk4: 16496a 2060339i bk5: 16484a 2052470i bk6: 16488a 2056295i bk7: 16492a 2049398i bk8: 16496a 2057355i bk9: 16392a 2050664i bk10: 16304a 2059166i bk11: 16296a 2054476i bk12: 16340a 2059001i bk13: 16360a 2049786i bk14: 16264a 2057578i bk15: 16280a 2050352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769998
Row_Buffer_Locality_read = 0.820419
Row_Buffer_Locality_write = 0.360998
Bank_Level_Parallism = 1.997171
Bank_Level_Parallism_Col = 1.654249
Bank_Level_Parallism_Ready = 1.115033
write_to_read_ratio_blp_rw_average = 0.334823
GrpLevelPara = 1.425002 

BW Util details:
bwutil = 0.292648 
total_CMD = 2240646 
util_bw = 655720 
Wasted_Col = 704948 
Wasted_Row = 267078 
Idle = 612900 

BW Util Bottlenecks: 
RCDc_limit = 407228 
RCDWRc_limit = 97234 
WTRc_limit = 150804 
RTWc_limit = 315163 
CCDLc_limit = 214645 
rwq = 0 
CCDLc_limit_alone = 164528 
WTRc_limit_alone = 142578 
RTWc_limit_alone = 273272 

Commands details: 
total_CMD = 2240646 
n_nop = 1782502 
Read = 263012 
Write = 0 
L2_Alloc = 0 
L2_WB = 64848 
n_act = 67951 
n_pre = 67935 
n_ref = 13984 
n_req = 295436 
total_req = 327860 

Dual Bus Interface Util: 
issued_total_row = 135886 
issued_total_col = 327860 
Row_Bus_Util =  0.060646 
CoL_Bus_Util = 0.146324 
Either_Row_CoL_Bus_Util = 0.204470 
Issued_on_Two_Bus_Simul_Util = 0.002500 
issued_two_Eff = 0.012228 
queue_avg = 2.230538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.23054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2240646 n_nop=1778427 n_act=70063 n_pre=70047 n_ref_event=0 n_req=295315 n_rd=262888 n_rd_L2_A=0 n_write=0 n_wr_bk=64854 bw_util=0.2925
n_activity=1856907 dram_eff=0.353
bk0: 16572a 2052766i bk1: 16604a 2050205i bk2: 16596a 2051424i bk3: 16576a 2053095i bk4: 16508a 2050017i bk5: 16500a 2054858i bk6: 16480a 2053880i bk7: 16468a 2048915i bk8: 16408a 2050401i bk9: 16384a 2049465i bk10: 16300a 2055797i bk11: 16296a 2054446i bk12: 16296a 2051012i bk13: 16376a 2050165i bk14: 16256a 2048562i bk15: 16268a 2048890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762752
Row_Buffer_Locality_read = 0.813742
Row_Buffer_Locality_write = 0.349369
Bank_Level_Parallism = 2.013426
Bank_Level_Parallism_Col = 1.654944
Bank_Level_Parallism_Ready = 1.117437
write_to_read_ratio_blp_rw_average = 0.330431
GrpLevelPara = 1.427000 

BW Util details:
bwutil = 0.292542 
total_CMD = 2240646 
util_bw = 655484 
Wasted_Col = 714339 
Wasted_Row = 269640 
Idle = 601183 

BW Util Bottlenecks: 
RCDc_limit = 422121 
RCDWRc_limit = 99202 
WTRc_limit = 154005 
RTWc_limit = 314624 
CCDLc_limit = 214904 
rwq = 0 
CCDLc_limit_alone = 165751 
WTRc_limit_alone = 145866 
RTWc_limit_alone = 273610 

Commands details: 
total_CMD = 2240646 
n_nop = 1778427 
Read = 262888 
Write = 0 
L2_Alloc = 0 
L2_WB = 64854 
n_act = 70063 
n_pre = 70047 
n_ref = 0 
n_req = 295315 
total_req = 327742 

Dual Bus Interface Util: 
issued_total_row = 140110 
issued_total_col = 327742 
Row_Bus_Util =  0.062531 
CoL_Bus_Util = 0.146271 
Either_Row_CoL_Bus_Util = 0.206288 
Issued_on_Two_Bus_Simul_Util = 0.002514 
issued_two_Eff = 0.012187 
queue_avg = 2.265181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.26518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 727572 -   mf: uid=11626507, sid4294967295:w4294967295, part=5, addr=0xc16f6700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (727472), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2240646 n_nop=1782401 n_act=67909 n_pre=67893 n_ref_event=93870202660880 n_req=295416 n_rd=262988 n_rd_L2_A=0 n_write=0 n_wr_bk=64856 bw_util=0.2926
n_activity=1847482 dram_eff=0.3549
bk0: 16572a 2053045i bk1: 16552a 2054780i bk2: 16624a 2053493i bk3: 16608a 2056366i bk4: 16492a 2054488i bk5: 16492a 2058182i bk6: 16488a 2052626i bk7: 16488a 2055008i bk8: 16416a 2053130i bk9: 16392a 2056206i bk10: 16308a 2057621i bk11: 16296a 2060699i bk12: 16320a 2052124i bk13: 16396a 2054128i bk14: 16260a 2051885i bk15: 16284a 2055353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770124
Row_Buffer_Locality_read = 0.820106
Row_Buffer_Locality_write = 0.364777
Bank_Level_Parallism = 1.995595
Bank_Level_Parallism_Col = 1.652432
Bank_Level_Parallism_Ready = 1.115513
write_to_read_ratio_blp_rw_average = 0.333593
GrpLevelPara = 1.423513 

BW Util details:
bwutil = 0.292633 
total_CMD = 2240646 
util_bw = 655688 
Wasted_Col = 704962 
Wasted_Row = 267347 
Idle = 612649 

BW Util Bottlenecks: 
RCDc_limit = 407922 
RCDWRc_limit = 96535 
WTRc_limit = 151125 
RTWc_limit = 313979 
CCDLc_limit = 214653 
rwq = 0 
CCDLc_limit_alone = 164606 
WTRc_limit_alone = 142767 
RTWc_limit_alone = 272290 

Commands details: 
total_CMD = 2240646 
n_nop = 1782401 
Read = 262988 
Write = 0 
L2_Alloc = 0 
L2_WB = 64856 
n_act = 67909 
n_pre = 67893 
n_ref = 93870202660880 
n_req = 295416 
total_req = 327844 

Dual Bus Interface Util: 
issued_total_row = 135802 
issued_total_col = 327844 
Row_Bus_Util =  0.060608 
CoL_Bus_Util = 0.146317 
Either_Row_CoL_Bus_Util = 0.204515 
Issued_on_Two_Bus_Simul_Util = 0.002410 
issued_two_Eff = 0.011786 
queue_avg = 2.226238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.22624

========= L2 cache stats =========
L2_cache_bank[0]: Access = 351636, Miss = 196968, Miss_rate = 0.560, Pending_hits = 4356, Reservation_fails = 437
L2_cache_bank[1]: Access = 366272, Miss = 197020, Miss_rate = 0.538, Pending_hits = 5576, Reservation_fails = 161
L2_cache_bank[2]: Access = 366220, Miss = 197032, Miss_rate = 0.538, Pending_hits = 5490, Reservation_fails = 296
L2_cache_bank[3]: Access = 351848, Miss = 197044, Miss_rate = 0.560, Pending_hits = 4237, Reservation_fails = 221
L2_cache_bank[4]: Access = 366312, Miss = 197044, Miss_rate = 0.538, Pending_hits = 5578, Reservation_fails = 167
L2_cache_bank[5]: Access = 351808, Miss = 196944, Miss_rate = 0.560, Pending_hits = 4577, Reservation_fails = 144
L2_cache_bank[6]: Access = 352092, Miss = 197088, Miss_rate = 0.560, Pending_hits = 4168, Reservation_fails = 285
L2_cache_bank[7]: Access = 366040, Miss = 196996, Miss_rate = 0.538, Pending_hits = 5255, Reservation_fails = 128
L2_cache_bank[8]: Access = 351436, Miss = 196952, Miss_rate = 0.560, Pending_hits = 4419, Reservation_fails = 264
L2_cache_bank[9]: Access = 366328, Miss = 197016, Miss_rate = 0.538, Pending_hits = 5419, Reservation_fails = 145
L2_cache_bank[10]: Access = 365964, Miss = 197016, Miss_rate = 0.538, Pending_hits = 5237, Reservation_fails = 142
L2_cache_bank[11]: Access = 352232, Miss = 197052, Miss_rate = 0.559, Pending_hits = 4238, Reservation_fails = 202
L2_total_cache_accesses = 4308188
L2_total_cache_misses = 2364172
L2_total_cache_miss_rate = 0.5488
L2_total_cache_pending_hits = 58550
L2_total_cache_reservation_fails = 2592
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1884974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 394423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1183269
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 550
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3521096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1949
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 550
L2_cache_data_port_util = 0.230
L2_cache_fill_port_util = 0.181

icnt_total_pkts_mem_to_simt=4308188
icnt_total_pkts_simt_to_mem=1666886
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0163
	minimum = 5
	maximum = 116
Network latency average = 13.9543
	minimum = 5
	maximum = 113
Slowest packet = 3681000
Flit latency average = 13.0002
	minimum = 5
	maximum = 113
Slowest flit = 4082472
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.275529
	minimum = 0.095014 (at node 14)
	maximum = 0.505818 (at node 17)
Accepted packet rate average = 0.275529
	minimum = 0.121512 (at node 26)
	maximum = 0.403575 (at node 11)
Injected flit rate average = 0.305744
	minimum = 0.148393 (at node 14)
	maximum = 0.505818 (at node 17)
Accepted flit rate average= 0.305744
	minimum = 0.189505 (at node 26)
	maximum = 0.403575 (at node 11)
Injected packet length average = 1.10966
Accepted packet length average = 1.10966
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3458 (3 samples)
	minimum = 5 (3 samples)
	maximum = 143.667 (3 samples)
Network latency average = 14.2811 (3 samples)
	minimum = 5 (3 samples)
	maximum = 138.667 (3 samples)
Flit latency average = 13.2958 (3 samples)
	minimum = 5 (3 samples)
	maximum = 138.667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.274189 (3 samples)
	minimum = 0.0954518 (3 samples)
	maximum = 0.504456 (3 samples)
Accepted packet rate average = 0.274189 (3 samples)
	minimum = 0.120457 (3 samples)
	maximum = 0.403551 (3 samples)
Injected flit rate average = 0.30422 (3 samples)
	minimum = 0.148239 (3 samples)
	maximum = 0.504456 (3 samples)
Accepted flit rate average = 0.30422 (3 samples)
	minimum = 0.188036 (3 samples)
	maximum = 0.403551 (3 samples)
Injected packet size average = 1.10953 (3 samples)
Accepted packet size average = 1.10953 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 515248 (inst/sec)
gpgpu_simulation_rate = 1194 (cycle/sec)
gpgpu_silicon_slowdown = 251256x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e4708..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e4700..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfd2e46f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfd2e46cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x555fda30a865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 241389
gpu_sim_insn = 104595456
gpu_ipc =     433.3066
gpu_tot_sim_cycle = 968874
gpu_tot_sim_insn = 418381824
gpu_tot_ipc =     431.8227
gpu_tot_issued_cta = 4096
gpu_occupancy = 60.2962% 
gpu_tot_occupancy = 60.2619% 
max_total_param_size = 0
gpu_stall_dramfull = 138
gpu_stall_icnt2sh    = 511
partiton_level_parallism =       1.4882
partiton_level_parallism_total  =       1.4824
partiton_level_parallism_util =       1.8777
partiton_level_parallism_util_total  =       1.8752
L2_BW  =      57.1481 GB/Sec
L2_BW_total  =      56.9254 GB/Sec
gpu_total_sim_rate=502259

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6684672
	L1I_total_cache_misses = 3248
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 458752
	L1C_total_cache_misses = 826
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 671163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 219240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1173981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2282933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 457926
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 826
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6681424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2064384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6684672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2282868
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 
gpgpu_n_tot_thrd_icount = 419430400
gpgpu_n_tot_w_icount = 13107200
gpgpu_n_stall_shd_mem = 516691
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1173981
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 50331648
gpgpu_n_store_insn = 8388608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14680064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22068
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 491520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:394484	W0_Idle:58759	W0_Scoreboard:15265467	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13107200
single_issue_nums: WS0:6553600	WS1:6553600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9391848 {8:1173981,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35651584 {136:262144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 187836960 {40:4695924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8388608 {8:1048576,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 436 
max_icnt2mem_latency = 610 
maxmrqlatency = 103 
max_icnt2sh_latency = 183 
averagemflatency = 188 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 18 
mrq_lat_table:992192 	49361 	691645 	486556 	129559 	14177 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4623792 	1120768 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	105 	67 	8 	1214945 	130303 	75501 	15313 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	999813 	2202818 	1710321 	767285 	63801 	522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1932 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        92        72        80        96        88       124       120       120       120        80        88        84        72        80        72 
dram[1]:        88       128        72        64       104        76       120       120       120       112        80        88        80        80        72        72 
dram[2]:       100       116        72        64        92        96       120       124       120       120        80        88        80        76        72        72 
dram[3]:       128        80        72        64        92        96       120       120       120       120        80        88        80        80        72        64 
dram[4]:       128        88        68        72        88        96       124       120       120       120        88        88        80        72        80        64 
dram[5]:        88       128        72        64        96        92       120       120       116       112        88        88        80        76        72        64 
maximum service time to same row:
dram[0]:     10025     11510     11078     10584     11728     10351     11049     10557     10511     16597     12187     10847     11741     11187     19531     19756 
dram[1]:     10807     10994     11192     10860     11174     10962     10829     10743     10803     16749     11500     11054     11007     11796     19406     19389 
dram[2]:     10512      9596     11151     10856     10505     10624     11444     10381     10242     16501     10698     10656     10839     11218     19684     19469 
dram[3]:     11477      9596     10987     10406     11476     10139     11648     10041     10068     16564     12303     10155     11387     10471     19551     19311 
dram[4]:     10309      9857     10907     10197     12057      9406     10852     11154     16103     16716     11241      9578     11329     10092     19517     19463 
dram[5]:     10832     10216     10620     10425     11075      9932     10712     11326     16527     16731     11799     10350     11346     10443     19677     19299 
average row accesses per activate:
dram[0]:  4.386960  4.373720  4.331758  4.388987  4.235173  4.313300  4.288301  4.263212  4.247708  4.307084  4.335458  4.393613  4.273580  4.288482  4.173572  4.233859 
dram[1]:  4.350421  4.623318  4.286456  4.592402  4.296943  4.560962  4.226868  4.528094  4.277025  4.548393  4.537891  4.589878  4.298408  4.598431  4.158914  4.429839 
dram[2]:  4.382874  4.321229  4.389017  4.212672  4.276725  4.140622  4.289190  4.176451  4.317184  4.111933  4.407667  4.282594  4.249396  4.181355  4.194996  4.042258 
dram[3]:  4.584445  4.292446  4.585997  4.292548  4.566345  4.231007  4.516673  4.185368  4.572172  4.161170  4.597071  4.325623  4.607597  4.212577  4.468773  4.124979 
dram[4]:  4.373653  4.254633  4.345184  4.338760  4.191189  4.249784  4.332513  4.165709  4.205287  4.205225  4.398168  4.257952  4.255673  4.249010  4.142059  4.092596 
dram[5]:  4.381458  4.514504  4.332578  4.520852  4.326129  4.487254  4.254614  4.458590  4.256686  4.427357  4.463570  4.560812  4.298200  4.465209  4.153311  4.386433 
average row locality = 2363620/545494 = 4.332990
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      5376      5376      5376      5376      5328      5328      5504      5504      5416      5414      5446      5460      5486      5490      5404      5398 
dram[1]:      5376      5376      5376      5376      5328      5328      5504      5504      5420      5416      5454      5454      5484      5488      5400      5404 
dram[2]:      5376      5376      5376      5376      5328      5344      5504      5504      5414      5412      5450      5458      5490      5480      5404      5400 
dram[3]:      5376      5376      5376      5376      5328      5344      5504      5504      5416      5416      5448      5464      5486      5480      5406      5396 
dram[4]:      5376      5376      5374      5374      5328      5344      5504      5504      5416      5412      5450      5456      5488      5484      5406      5404 
dram[5]:      5376      5376      5374      5376      5328      5344      5504      5504      5420      5404      5458      5454      5484      5492      5398      5406 
total dram writes = 520152
bank skew: 5504/5328 = 1.03
chip skew: 86698/86682 = 1.00
average mf latency per bank:
dram[0]:       2052      2164      2064      2139      2035      2142      2060      2125      2024      2116      2011      2115      2027      2095      2005      2099
dram[1]:       2170      2101      2136      2044      2139      2085      2135      2028      2100      2033      2110      2050      2129      2011      2077      2019
dram[2]:       2155      2061      2147      2051      2136      2030      2131      2067      2121      2023      2123      2014      2103      2043      2096      2012
dram[3]:       2103      2171      2038      2132      2094      2129      2034      2120      2036      2091      2042      2102      2026      2134      2017      2087
dram[4]:       2063      2158      2059      2147      2040      2128      2048      2122      2018      2128      2004      2123      2033      2105      2011      2100
dram[5]:       2169      2099      2143      2036      2152      2088      2132      2025      2094      2036      2101      2051      2119      2015      2079      2021
maximum mf latency per bank:
dram[0]:        349       378       359       385       356       379       368       416       362       362       363       364       358       390       341       350
dram[1]:        364       343       385       349       398       360       436       351       360       348       349       379       380       367       363       348
dram[2]:        357       366       371       377       359       362       379       409       366       386       350       367       362       384       393       368
dram[3]:        376       373       412       374       346       368       427       353       396       371       360       363       406       365       407       353
dram[4]:        367       362       365       349       381       353       363       394       365       365       396       344       400       360       357       353
dram[5]:        371       360       364       349       356       368       379       370       362       379       364       376       375       361       358       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2984122 n_nop=2371193 n_act=91567 n_pre=91551 n_ref_event=93870200069712 n_req=393869 n_rd=350528 n_rd_L2_A=0 n_write=0 n_wr_bk=86682 bw_util=0.293
n_activity=2472715 dram_eff=0.3536
bk0: 22072a 2736433i bk1: 22076a 2737077i bk2: 22068a 2736592i bk3: 22180a 2738868i bk4: 21972a 2734619i bk5: 21952a 2737694i bk6: 21880a 2735953i bk7: 21932a 2734081i bk8: 21848a 2734336i bk9: 21796a 2736533i bk10: 21768a 2735087i bk11: 21760a 2739583i bk12: 21860a 2734795i bk13: 21828a 2735387i bk14: 21776a 2731154i bk15: 21760a 2733352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767519
Row_Buffer_Locality_read = 0.817453
Row_Buffer_Locality_write = 0.363674
Bank_Level_Parallism = 1.994298
Bank_Level_Parallism_Col = 0.670444
Bank_Level_Parallism_Ready = 1.114355
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.293024 
total_CMD = 2984122 
util_bw = 874420 
Wasted_Col = 949555 
Wasted_Row = 353853 
Idle = 806294 

BW Util Bottlenecks: 
RCDc_limit = 552492 
RCDWRc_limit = 129664 
WTRc_limit = 209268 
RTWc_limit = 420722 
CCDLc_limit = 284895 
rwq = 0 
CCDLc_limit_alone = 218190 
WTRc_limit_alone = 197976 
RTWc_limit_alone = 365309 

Commands details: 
total_CMD = 2984122 
n_nop = 2371193 
Read = 350528 
Write = 0 
L2_Alloc = 0 
L2_WB = 86682 
n_act = 91567 
n_pre = 91551 
n_ref = 93870200069712 
n_req = 393869 
total_req = 437210 

Dual Bus Interface Util: 
issued_total_row = 183118 
issued_total_col = 437210 
Row_Bus_Util =  0.061364 
CoL_Bus_Util = 0.146512 
Either_Row_CoL_Bus_Util = 0.205397 
Issued_on_Two_Bus_Simul_Util = 0.002479 
issued_two_Eff = 0.012072 
queue_avg = 2.187237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.18724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2984122 n_nop=2375918 n_act=89016 n_pre=89000 n_ref_event=4560869750798743682 n_req=394012 n_rd=350668 n_rd_L2_A=0 n_write=0 n_wr_bk=86688 bw_util=0.2931
n_activity=2451346 dram_eff=0.3568
bk0: 22092a 2733576i bk1: 22056a 2743929i bk2: 22092a 2732061i bk3: 22212a 2741690i bk4: 21936a 2734187i bk5: 21988a 2744948i bk6: 21916a 2730529i bk7: 21908a 2740959i bk8: 21900a 2733625i bk9: 21776a 2743270i bk10: 21764a 2743591i bk11: 21760a 2744797i bk12: 21832a 2735456i bk13: 21876a 2743637i bk14: 21796a 2729368i bk15: 21764a 2741206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774078
Row_Buffer_Locality_read = 0.823072
Row_Buffer_Locality_write = 0.377699
Bank_Level_Parallism = 1.997018
Bank_Level_Parallism_Col = 1.658813
Bank_Level_Parallism_Ready = 1.118626
write_to_read_ratio_blp_rw_average = 0.337786
GrpLevelPara = 1.423025 

BW Util details:
bwutil = 0.293122 
total_CMD = 2984122 
util_bw = 874712 
Wasted_Col = 930904 
Wasted_Row = 349092 
Idle = 829414 

BW Util Bottlenecks: 
RCDc_limit = 533448 
RCDWRc_limit = 126104 
WTRc_limit = 202934 
RTWc_limit = 419100 
CCDLc_limit = 285667 
rwq = 0 
CCDLc_limit_alone = 217909 
WTRc_limit_alone = 191748 
RTWc_limit_alone = 362528 

Commands details: 
total_CMD = 2984122 
n_nop = 2375918 
Read = 350668 
Write = 0 
L2_Alloc = 0 
L2_WB = 86688 
n_act = 89016 
n_pre = 89000 
n_ref = 4560869750798743682 
n_req = 394012 
total_req = 437356 

Dual Bus Interface Util: 
issued_total_row = 178016 
issued_total_col = 437356 
Row_Bus_Util =  0.059654 
CoL_Bus_Util = 0.146561 
Either_Row_CoL_Bus_Util = 0.203813 
Issued_on_Two_Bus_Simul_Util = 0.002402 
issued_two_Eff = 0.011786 
queue_avg = 2.193624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.19362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2984122 n_nop=2368839 n_act=92760 n_pre=92744 n_ref_event=0 n_req=393886 n_rd=350540 n_rd_L2_A=0 n_write=0 n_wr_bk=86692 bw_util=0.293
n_activity=2475796 dram_eff=0.3532
bk0: 22084a 2737818i bk1: 22064a 2733976i bk2: 22088a 2736279i bk3: 22112a 2729413i bk4: 21940a 2735558i bk5: 21944a 2730781i bk6: 21928a 2736078i bk7: 21864a 2731549i bk8: 21888a 2734561i bk9: 21760a 2729545i bk10: 21764a 2740016i bk11: 21776a 2734862i bk12: 21876a 2732567i bk13: 21884a 2730361i bk14: 21780a 2733558i bk15: 21788a 2724959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764500
Row_Buffer_Locality_read = 0.815197
Row_Buffer_Locality_write = 0.354519
Bank_Level_Parallism = 2.006555
Bank_Level_Parallism_Col = 1.653192
Bank_Level_Parallism_Ready = 1.115622
write_to_read_ratio_blp_rw_average = 0.333553
GrpLevelPara = 1.422467 

BW Util details:
bwutil = 0.293039 
total_CMD = 2984122 
util_bw = 874464 
Wasted_Col = 952888 
Wasted_Row = 355560 
Idle = 801210 

BW Util Bottlenecks: 
RCDc_limit = 558252 
RCDWRc_limit = 131411 
WTRc_limit = 207543 
RTWc_limit = 422837 
CCDLc_limit = 288376 
rwq = 0 
CCDLc_limit_alone = 220645 
WTRc_limit_alone = 196261 
RTWc_limit_alone = 366388 

Commands details: 
total_CMD = 2984122 
n_nop = 2368839 
Read = 350540 
Write = 0 
L2_Alloc = 0 
L2_WB = 86692 
n_act = 92760 
n_pre = 92744 
n_ref = 0 
n_req = 393886 
total_req = 437232 

Dual Bus Interface Util: 
issued_total_row = 185504 
issued_total_col = 437232 
Row_Bus_Util =  0.062164 
CoL_Bus_Util = 0.146519 
Either_Row_CoL_Bus_Util = 0.206186 
Issued_on_Two_Bus_Simul_Util = 0.002498 
issued_two_Eff = 0.012113 
queue_avg = 2.208635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.20863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2984122 n_nop=2374652 n_act=89781 n_pre=89765 n_ref_event=13984 n_req=393992 n_rd=350644 n_rd_L2_A=0 n_write=0 n_wr_bk=86696 bw_util=0.2931
n_activity=2456552 dram_eff=0.3561
bk0: 22068a 2741890i bk1: 22088a 2732678i bk2: 22136a 2740802i bk3: 22080a 2732520i bk4: 21976a 2742652i bk5: 21944a 2733139i bk6: 21900a 2738957i bk7: 21904a 2728103i bk8: 21904a 2742209i bk9: 21768a 2730641i bk10: 21760a 2742393i bk11: 21764a 2736583i bk12: 21880a 2744947i bk13: 21912a 2731826i bk14: 21768a 2740736i bk15: 21792a 2730326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772125
Row_Buffer_Locality_read = 0.821990
Row_Buffer_Locality_write = 0.368760
Bank_Level_Parallism = 2.001809
Bank_Level_Parallism_Col = 1.661970
Bank_Level_Parallism_Ready = 1.116520
write_to_read_ratio_blp_rw_average = 0.338417
GrpLevelPara = 1.424908 

BW Util details:
bwutil = 0.293111 
total_CMD = 2984122 
util_bw = 874680 
Wasted_Col = 936404 
Wasted_Row = 350564 
Idle = 822474 

BW Util Bottlenecks: 
RCDc_limit = 538055 
RCDWRc_limit = 128399 
WTRc_limit = 202750 
RTWc_limit = 426795 
CCDLc_limit = 287190 
rwq = 0 
CCDLc_limit_alone = 217916 
WTRc_limit_alone = 191600 
RTWc_limit_alone = 368671 

Commands details: 
total_CMD = 2984122 
n_nop = 2374652 
Read = 350644 
Write = 0 
L2_Alloc = 0 
L2_WB = 86696 
n_act = 89781 
n_pre = 89765 
n_ref = 13984 
n_req = 393992 
total_req = 437340 

Dual Bus Interface Util: 
issued_total_row = 179546 
issued_total_col = 437340 
Row_Bus_Util =  0.060167 
CoL_Bus_Util = 0.146556 
Either_Row_CoL_Bus_Util = 0.204238 
Issued_on_Two_Bus_Simul_Util = 0.002485 
issued_two_Eff = 0.012168 
queue_avg = 2.194639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.19464
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 968961 -   mf: uid=15500360, sid4294967295:w4294967295, part=4, addr=0xc09fdc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (968861), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2984122 n_nop=2369177 n_act=92627 n_pre=92611 n_ref_event=0 n_req=393864 n_rd=350516 n_rd_L2_A=0 n_write=0 n_wr_bk=86696 bw_util=0.293
n_activity=2470968 dram_eff=0.3539
bk0: 22080a 2736800i bk1: 22108a 2732404i bk2: 22124a 2732782i bk3: 22096a 2734904i bk4: 21976a 2731731i bk5: 21964a 2735243i bk6: 21900a 2734645i bk7: 21884a 2729094i bk8: 21792a 2731979i bk9: 21760a 2730408i bk10: 21764a 2737976i bk11: 21768a 2737424i bk12: 21824a 2732421i bk13: 21932a 2730660i bk14: 21760a 2729060i bk15: 21784a 2728576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764825
Row_Buffer_Locality_read = 0.815483
Row_Buffer_Locality_write = 0.355195
Bank_Level_Parallism = 2.013706
Bank_Level_Parallism_Col = 1.658306
Bank_Level_Parallism_Ready = 1.117856
write_to_read_ratio_blp_rw_average = 0.333483
GrpLevelPara = 1.424961 

BW Util details:
bwutil = 0.293026 
total_CMD = 2984122 
util_bw = 874424 
Wasted_Col = 950080 
Wasted_Row = 354432 
Idle = 805186 

BW Util Bottlenecks: 
RCDc_limit = 557155 
RCDWRc_limit = 131261 
WTRc_limit = 207880 
RTWc_limit = 424401 
CCDLc_limit = 287689 
rwq = 0 
CCDLc_limit_alone = 220128 
WTRc_limit_alone = 196691 
RTWc_limit_alone = 368029 

Commands details: 
total_CMD = 2984122 
n_nop = 2369177 
Read = 350516 
Write = 0 
L2_Alloc = 0 
L2_WB = 86696 
n_act = 92627 
n_pre = 92611 
n_ref = 0 
n_req = 393864 
total_req = 437212 

Dual Bus Interface Util: 
issued_total_row = 185238 
issued_total_col = 437212 
Row_Bus_Util =  0.062075 
CoL_Bus_Util = 0.146513 
Either_Row_CoL_Bus_Util = 0.206072 
Issued_on_Two_Bus_Simul_Util = 0.002515 
issued_two_Eff = 0.012204 
queue_avg = 2.225269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.22527
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2984122 n_nop=2374538 n_act=89743 n_pre=89727 n_ref_event=93870202660880 n_req=393997 n_rd=350648 n_rd_L2_A=0 n_write=0 n_wr_bk=86698 bw_util=0.2931
n_activity=2455641 dram_eff=0.3562
bk0: 22076a 2734422i bk1: 22056a 2739570i bk2: 22156a 2733577i bk3: 22136a 2739443i bk4: 21956a 2737175i bk5: 21972a 2740772i bk6: 21912a 2732548i bk7: 21904a 2736081i bk8: 21800a 2733739i bk9: 21768a 2739390i bk10: 21776a 2740701i bk11: 21760a 2744133i bk12: 21848a 2734276i bk13: 21960a 2737549i bk14: 21764a 2731130i bk15: 21804a 2738039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772224
Row_Buffer_Locality_read = 0.821733
Row_Buffer_Locality_write = 0.371750
Bank_Level_Parallism = 2.000903
Bank_Level_Parallism_Col = 1.660690
Bank_Level_Parallism_Ready = 1.116804
write_to_read_ratio_blp_rw_average = 0.337687
GrpLevelPara = 1.425065 

BW Util details:
bwutil = 0.293115 
total_CMD = 2984122 
util_bw = 874692 
Wasted_Col = 936329 
Wasted_Row = 350656 
Idle = 822445 

BW Util Bottlenecks: 
RCDc_limit = 538578 
RCDWRc_limit = 127455 
WTRc_limit = 203208 
RTWc_limit = 425580 
CCDLc_limit = 287272 
rwq = 0 
CCDLc_limit_alone = 218247 
WTRc_limit_alone = 191767 
RTWc_limit_alone = 367996 

Commands details: 
total_CMD = 2984122 
n_nop = 2374538 
Read = 350648 
Write = 0 
L2_Alloc = 0 
L2_WB = 86698 
n_act = 89743 
n_pre = 89727 
n_ref = 93870202660880 
n_req = 393997 
total_req = 437346 

Dual Bus Interface Util: 
issued_total_row = 179470 
issued_total_col = 437346 
Row_Bus_Util =  0.060142 
CoL_Bus_Util = 0.146558 
Either_Row_CoL_Bus_Util = 0.204276 
Issued_on_Two_Bus_Simul_Util = 0.002423 
issued_two_Eff = 0.011864 
queue_avg = 2.191665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.19166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 468884, Miss = 262620, Miss_rate = 0.560, Pending_hits = 5840, Reservation_fails = 478
L2_cache_bank[1]: Access = 488252, Miss = 262660, Miss_rate = 0.538, Pending_hits = 7344, Reservation_fails = 205
L2_cache_bank[2]: Access = 487640, Miss = 262704, Miss_rate = 0.539, Pending_hits = 7415, Reservation_fails = 353
L2_cache_bank[3]: Access = 469912, Miss = 262716, Miss_rate = 0.559, Pending_hits = 5587, Reservation_fails = 307
L2_cache_bank[4]: Access = 488280, Miss = 262724, Miss_rate = 0.538, Pending_hits = 7494, Reservation_fails = 221
L2_cache_bank[5]: Access = 469148, Miss = 262584, Miss_rate = 0.560, Pending_hits = 5924, Reservation_fails = 186
L2_cache_bank[6]: Access = 470224, Miss = 262768, Miss_rate = 0.559, Pending_hits = 5435, Reservation_fails = 343
L2_cache_bank[7]: Access = 487648, Miss = 262644, Miss_rate = 0.539, Pending_hits = 7067, Reservation_fails = 193
L2_cache_bank[8]: Access = 468868, Miss = 262596, Miss_rate = 0.560, Pending_hits = 5856, Reservation_fails = 318
L2_cache_bank[9]: Access = 488436, Miss = 262688, Miss_rate = 0.538, Pending_hits = 7297, Reservation_fails = 207
L2_cache_bank[10]: Access = 487452, Miss = 262664, Miss_rate = 0.539, Pending_hits = 7129, Reservation_fails = 200
L2_cache_bank[11]: Access = 470416, Miss = 262752, Miss_rate = 0.559, Pending_hits = 5597, Reservation_fails = 267
L2_total_cache_accesses = 5745160
L2_total_cache_misses = 3152120
L2_total_cache_miss_rate = 0.5487
L2_total_cache_pending_hits = 77985
L2_total_cache_reservation_fails = 3278
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2514563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 525874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1577622
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 786432
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 550
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4695924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2635
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 550
L2_cache_data_port_util = 0.231
L2_cache_fill_port_util = 0.181

icnt_total_pkts_mem_to_simt=5745160
icnt_total_pkts_simt_to_mem=2222737
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.3871
	minimum = 5
	maximum = 128
Network latency average = 14.321
	minimum = 5
	maximum = 128
Slowest packet = 5411416
Flit latency average = 13.3326
	minimum = 5
	maximum = 128
Slowest flit = 6003316
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.275599
	minimum = 0.0965744 (at node 10)
	maximum = 0.505856 (at node 24)
Accepted packet rate average = 0.275599
	minimum = 0.121431 (at node 15)
	maximum = 0.405785 (at node 9)
Injected flit rate average = 0.305765
	minimum = 0.149878 (at node 14)
	maximum = 0.505856 (at node 24)
Accepted flit rate average= 0.305765
	minimum = 0.189313 (at node 15)
	maximum = 0.405785 (at node 9)
Injected packet length average = 1.10946
Accepted packet length average = 1.10946
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3561 (4 samples)
	minimum = 5 (4 samples)
	maximum = 139.75 (4 samples)
Network latency average = 14.2911 (4 samples)
	minimum = 5 (4 samples)
	maximum = 136 (4 samples)
Flit latency average = 13.305 (4 samples)
	minimum = 5 (4 samples)
	maximum = 136 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.274541 (4 samples)
	minimum = 0.0957325 (4 samples)
	maximum = 0.504806 (4 samples)
Accepted packet rate average = 0.274541 (4 samples)
	minimum = 0.120701 (4 samples)
	maximum = 0.404109 (4 samples)
Injected flit rate average = 0.304606 (4 samples)
	minimum = 0.148649 (4 samples)
	maximum = 0.504806 (4 samples)
Accepted flit rate average = 0.304606 (4 samples)
	minimum = 0.188355 (4 samples)
	maximum = 0.404109 (4 samples)
Injected packet size average = 1.10951 (4 samples)
Accepted packet size average = 1.10951 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 53 sec (833 sec)
gpgpu_simulation_rate = 502259 (inst/sec)
gpgpu_simulation_rate = 1163 (cycle/sec)
gpgpu_silicon_slowdown = 257953x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time: 831.360 (s)
Accuracy: 1.283636e-05
GPGPU-Sim: *** exit detected ***
