Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30d754feb8bf4d83a2892dc4bbeee1c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OPT1' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'P_OUT' [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" Line 1. Module MULTIPLIER_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" Line 1. Module SUMMER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_16_8
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.SUMMER_8
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.MULTIPLIER_16
Compiling module xil_defaultlib.sim_MULTIPLIER_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MULTIPLIER_16_behav
