design_6_Pong_Top2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_Pong_Top2_0_0/sim/design_6_Pong_Top2_0_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_Sync_To_Count2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_Sync_To_Count2_0_0/sim/design_6_Sync_To_Count2_0_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_VGA_Sync_Porch_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_VGA_Sync_Porch_0_0/sim/design_6_VGA_Sync_Porch_0_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_VGA_Sync_Pulses_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_VGA_Sync_Pulses_0_0/sim/design_6_VGA_Sync_Pulses_0_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_6/ip/design_6_util_vector_logic_0_0/sim/design_6_util_vector_logic_0_0.v,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_Debounce_Switch_3_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_Debounce_Switch_3_0/sim/design_6_Debounce_Switch_3_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_Debounce_Switch_4_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_Debounce_Switch_4_0/sim/design_6_Debounce_Switch_4_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_Debounce_Switch_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_Debounce_Switch_0_0/sim/design_6_Debounce_Switch_0_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_Debounce_Switch_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_Debounce_Switch_2_0/sim/design_6_Debounce_Switch_2_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_Debounce_Switch_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_6/ip/design_6_Debounce_Switch_1_0/sim/design_6_Debounce_Switch_1_0.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_clk_wiz.v,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
encode.v,verilog,xil_defaultlib,../../../bd/design_6/ipshared/afa8/hdl/encode.v,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
serdes_10_to_1.v,verilog,xil_defaultlib,../../../bd/design_6/ipshared/afa8/hdl/serdes_10_to_1.v,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
srldelay.v,verilog,xil_defaultlib,../../../bd/design_6/ipshared/afa8/hdl/srldelay.v,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
hdmi_tx_v1_0.v,verilog,xil_defaultlib,../../../bd/design_6/ipshared/afa8/hdl/hdmi_tx_v1_0.v,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6_hdmi_tx_0_0.v,verilog,xil_defaultlib,../../../bd/design_6/ip/design_6_hdmi_tx_0_0/sim/design_6_hdmi_tx_0_0.v,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
design_6.vhd,vhdl,xil_defaultlib,../../../bd/design_6/sim/design_6.vhd,incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"incdir="../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc"
glbl.v,Verilog,xil_defaultlib,glbl.v
