// Seed: 3301992428
module module_0 (
    input wire id_0,
    input tri id_1,
    output supply0 id_2
    , id_5,
    output wire id_3
);
  tri0 id_6 = 1'b0;
  wor id_7, id_8;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output logic id_4,
    output wire id_5,
    input wor id_6,
    input tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri id_11,
    input supply1 id_12
    , id_17,
    input supply1 id_13,
    output wand id_14,
    input uwire id_15
);
  wire id_18;
  always @(id_7) begin
    id_4 <= id_0;
  end
  assign id_5 = 1'b0;
  module_0(
      id_15, id_2, id_10, id_14
  );
  assign id_10 = id_2 ? id_7 == id_9 : 1;
endmodule
