$date
	Sun Nov  3 17:20:56 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_adapter_tb $end
$var wire 9 ! word_rd_addra [8:0] $end
$var wire 32 " resized_mem_data [31:0] $end
$var wire 1 # rd_en $end
$var wire 32 $ cached_data [31:0] $end
$var wire 1 % cache_hit $end
$var reg 64 & bigword [63:0] $end
$var reg 12 ' byte_rd_addr [11:0] $end
$var reg 1 ( clk $end
$var reg 1 ) cpu_rd_en $end
$var reg 2 * transfer_sz [1:0] $end
$var integer 32 + fd [31:0] $end
$scope module DUT $end
$var wire 64 , bigword [63:0] $end
$var wire 64 - bigword_i [63:0] $end
$var wire 12 . byte_rd_addr [11:0] $end
$var wire 12 / byte_rd_addr_i [11:0] $end
$var wire 1 % cache_hit $end
$var wire 1 0 cache_hit_i $end
$var wire 32 1 cached_data [31:0] $end
$var wire 32 2 cached_data_i [31:0] $end
$var wire 1 ( clk $end
$var wire 1 ) cpu_rd_en $end
$var wire 1 3 cpu_rd_en_i $end
$var wire 3 4 offset_i [2:0] $end
$var wire 1 # rd_en $end
$var wire 1 5 rd_en_i $end
$var wire 1 6 rst $end
$var wire 2 7 transfer_sz [1:0] $end
$var wire 2 8 transfer_sz_i [1:0] $end
$var wire 9 9 word_rd_addra [8:0] $end
$var wire 9 : word_rd_addra_i [8:0] $end
$var wire 32 ; selected [31:0] $end
$var wire 32 < resized_mem_data_i [31:0] $end
$var wire 32 = resized_mem_data [31:0] $end
$scope begin genblk4 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx =
bx <
bx ;
b1 :
b1 9
bx 8
b0 7
z6
05
bx 4
03
b111000001100110011000000111 2
b111000001100110011000000111 1
00
b1101 /
b1101 .
b0 -
b0 ,
b10000000000000000000000000000011 +
b0 *
0)
0(
b1101 '
b0 &
0%
b111000001100110011000000111 $
0#
bx "
b1 !
$end
#5000
b0xxxxxxxx "
b0xxxxxxxx =
b0xxxxxxxx <
b0 8
b0xxxxxxxx ;
b101 4
1(
#10000
0(
#15000
1(
#20000
0(
#25000
1(
#30000
0(
#35000
1(
#40000
0(
#45000
1(
#50000
0(
#55000
1(
#60000
0(
#65000
1(
#70000
0(
#75000
1(
#80000
0(
#85000
1(
#90000
0(
#95000
1(
#100000
0(
#105000
1(
#110000
0(
#115000
1(
#120000
0(
#125000
1(
#130000
0(
#135000
1(
#140000
0(
#145000
1(
#150000
0(
#155000
1(
#160000
0(
#165000
1(
#170000
0(
#175000
1(
#180000
0(
#185000
1(
#190000
0(
#195000
1(
#200000
0(
