// Seed: 391607903
module module_0;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge id_2 or id_2 or negedge 1) id_1);
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_3;
endmodule
module module_1 ();
  final $display;
  id_1(
      .id_0(-1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_2 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = -1;
  supply1 id_6 = id_5;
endmodule
