INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula3/test/test.sim/sim_1/impl/timing/xsim/wrapper_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nexys4DispDriver
INFO: [VRFC 10-311] analyzing module freq_divider
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-311] analyzing module glbl
