

================================================================
== Vitis HLS Report for 'saturatedAdd'
================================================================
* Date:           Wed May  3 22:20:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        HLS_project_apply_watermark
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.163 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    119|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln195_1_fu_128_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln202_1_fu_156_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln209_1_fu_192_p2    |         +|   0|  0|  15|           8|           8|
    |blueOutput_fu_186_p2     |         +|   0|  0|  14|           9|           9|
    |greenOutput_fu_150_p2    |         +|   0|  0|  14|           9|           9|
    |redOutput_fu_122_p2      |         +|   0|  0|  14|           9|           9|
    |blueOutput_1_fu_206_p3   |    select|   0|  0|   8|           1|           2|
    |greenOutput_1_fu_170_p3  |    select|   0|  0|   8|           1|           2|
    |redOutput_2_fu_142_p3    |    select|   0|  0|   8|           1|           2|
    |select_ln195_fu_114_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln209_fu_178_p3   |    select|   0|  0|   4|           1|           4|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 119|          56|          65|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  saturatedAdd|  return value|
|ap_return  |  out|   24|  ap_ctrl_hs|  saturatedAdd|  return value|
|x          |   in|   24|     ap_none|             x|        scalar|
|y          |   in|   17|     ap_none|             y|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %y"   --->   Operation 2 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x"   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%redY = trunc i17 %y_read" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:176]   --->   Operation 4 'trunc' 'redY' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%redX = trunc i24 %x_read" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:176]   --->   Operation 5 'trunc' 'redX' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i8 %redX" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:180]   --->   Operation 6 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i8 %redY" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:181]   --->   Operation 7 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%greenX = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %x_read, i32 8, i32 15" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:185]   --->   Operation 8 'partselect' 'greenX' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i8 %greenX" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:185]   --->   Operation 9 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%greenY = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %y_read, i32 8, i32 15" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:186]   --->   Operation 10 'partselect' 'greenY' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %greenY" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:186]   --->   Operation 11 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%blueX = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %x_read, i32 16, i32 23" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:190]   --->   Operation 12 'partselect' 'blueX' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node blueOutput)   --->   "%zext_ln190 = zext i8 %blueX" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:190]   --->   Operation 13 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %y_read, i32 16" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:191]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node blueOutput)   --->   "%select_ln195 = select i1 %tmp, i9 15, i9 0" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:195]   --->   Operation 15 'select' 'select_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%redOutput = add i9 %zext_ln181, i9 %zext_ln180" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:195]   --->   Operation 16 'add' 'redOutput' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln195_1 = add i8 %redY, i8 %redX" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:195]   --->   Operation 17 'add' 'add_ln195_1' <Predicate = (!tmp_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %redOutput, i32 8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:195]   --->   Operation 18 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.24ns)   --->   "%redOutput_2 = select i1 %tmp_1, i8 255, i8 %add_ln195_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:195]   --->   Operation 19 'select' 'redOutput_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%greenOutput = add i9 %zext_ln186, i9 %zext_ln185" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:202]   --->   Operation 20 'add' 'greenOutput' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%add_ln202_1 = add i8 %greenY, i8 %greenX" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:202]   --->   Operation 21 'add' 'add_ln202_1' <Predicate = (!tmp_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %greenOutput, i32 8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:202]   --->   Operation 22 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.24ns)   --->   "%greenOutput_1 = select i1 %tmp_2, i8 255, i8 %add_ln202_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:202]   --->   Operation 23 'select' 'greenOutput_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%select_ln209 = select i1 %tmp, i8 15, i8 0" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:209]   --->   Operation 24 'select' 'select_ln209' <Predicate = (!tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.91ns) (out node of the LUT)   --->   "%blueOutput = add i9 %select_ln195, i9 %zext_ln190" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:209]   --->   Operation 25 'add' 'blueOutput' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln209_1 = add i8 %select_ln209, i8 %blueX" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:209]   --->   Operation 26 'add' 'add_ln209_1' <Predicate = (!tmp_3)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %blueOutput, i32 8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:209]   --->   Operation 27 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.24ns)   --->   "%blueOutput_1 = select i1 %tmp_3, i8 255, i8 %add_ln209_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:209]   --->   Operation 28 'select' 'blueOutput_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%combinedOutput = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %blueOutput_1, i8 %greenOutput_1, i8 %redOutput_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:219]   --->   Operation 29 'bitconcatenate' 'combinedOutput' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln220 = ret i24 %combinedOutput" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:220]   --->   Operation 30 'ret' 'ret_ln220' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read         (read          ) [ 00]
x_read         (read          ) [ 00]
redY           (trunc         ) [ 00]
redX           (trunc         ) [ 00]
zext_ln180     (zext          ) [ 00]
zext_ln181     (zext          ) [ 00]
greenX         (partselect    ) [ 00]
zext_ln185     (zext          ) [ 00]
greenY         (partselect    ) [ 00]
zext_ln186     (zext          ) [ 00]
blueX          (partselect    ) [ 00]
zext_ln190     (zext          ) [ 00]
tmp            (bitselect     ) [ 00]
select_ln195   (select        ) [ 00]
redOutput      (add           ) [ 00]
add_ln195_1    (add           ) [ 00]
tmp_1          (bitselect     ) [ 01]
redOutput_2    (select        ) [ 00]
greenOutput    (add           ) [ 00]
add_ln202_1    (add           ) [ 00]
tmp_2          (bitselect     ) [ 01]
greenOutput_1  (select        ) [ 00]
select_ln209   (select        ) [ 00]
blueOutput     (add           ) [ 00]
add_ln209_1    (add           ) [ 00]
tmp_3          (bitselect     ) [ 01]
blueOutput_1   (select        ) [ 00]
combinedOutput (bitconcatenate) [ 00]
ret_ln220      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="y_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="17" slack="0"/>
<pin id="38" dir="0" index="1" bw="17" slack="0"/>
<pin id="39" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="x_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="24" slack="0"/>
<pin id="44" dir="0" index="1" bw="24" slack="0"/>
<pin id="45" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="redY_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="17" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="redY/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="redX_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="24" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="redX/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln180_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln181_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="greenX_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="24" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="0" index="3" bw="5" slack="0"/>
<pin id="69" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="greenX/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln185_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="greenY_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="17" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="0" index="3" bw="5" slack="0"/>
<pin id="83" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="greenY/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln186_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="blueX_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="24" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="blueX/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln190_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="17" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln195_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="redOutput_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="redOutput/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln195_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="redOutput_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="redOutput_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="greenOutput_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="greenOutput/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln202_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="greenOutput_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="greenOutput_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln209_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="blueOutput_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="blueOutput/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln209_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="blueOutput_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="blueOutput_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="combinedOutput_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="0" index="3" bw="8" slack="0"/>
<pin id="219" dir="1" index="4" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="combinedOutput/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="36" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="42" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="48" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="42" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="64" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="36" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="78" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="42" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="92" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="60" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="56" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="48" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="52" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="122" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="128" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="88" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="74" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="78" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="64" pin="4"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="150" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="156" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="106" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="114" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="102" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="178" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="92" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="186" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="192" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="206" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="170" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="142" pin="3"/><net_sink comp="214" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: saturatedAdd : x | {1 }
	Port: saturatedAdd : y | {1 }
  - Chain level:
	State 1
		zext_ln180 : 1
		zext_ln181 : 1
		zext_ln185 : 1
		zext_ln186 : 1
		zext_ln190 : 1
		select_ln195 : 1
		redOutput : 2
		add_ln195_1 : 1
		tmp_1 : 3
		redOutput_2 : 4
		greenOutput : 2
		add_ln202_1 : 1
		tmp_2 : 3
		greenOutput_1 : 4
		select_ln209 : 1
		blueOutput : 2
		add_ln209_1 : 2
		tmp_3 : 3
		blueOutput_1 : 4
		combinedOutput : 5
		ret_ln220 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    redOutput_fu_122   |    0    |    15   |
|          |   add_ln195_1_fu_128  |    0    |    15   |
|    add   |   greenOutput_fu_150  |    0    |    15   |
|          |   add_ln202_1_fu_156  |    0    |    15   |
|          |   blueOutput_fu_186   |    0    |    15   |
|          |   add_ln209_1_fu_192  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |  select_ln195_fu_114  |    0    |    9    |
|          |   redOutput_2_fu_142  |    0    |    8    |
|  select  |  greenOutput_1_fu_170 |    0    |    8    |
|          |  select_ln209_fu_178  |    0    |    8    |
|          |  blueOutput_1_fu_206  |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   |   y_read_read_fu_36   |    0    |    0    |
|          |   x_read_read_fu_42   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |       redY_fu_48      |    0    |    0    |
|          |       redX_fu_52      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln180_fu_56   |    0    |    0    |
|          |    zext_ln181_fu_60   |    0    |    0    |
|   zext   |    zext_ln185_fu_74   |    0    |    0    |
|          |    zext_ln186_fu_88   |    0    |    0    |
|          |   zext_ln190_fu_102   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      greenX_fu_64     |    0    |    0    |
|partselect|      greenY_fu_78     |    0    |    0    |
|          |      blueX_fu_92      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_106      |    0    |    0    |
| bitselect|      tmp_1_fu_134     |    0    |    0    |
|          |      tmp_2_fu_162     |    0    |    0    |
|          |      tmp_3_fu_198     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate| combinedOutput_fu_214 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   131   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   131  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   131  |
+-----------+--------+--------+
