

================================================================
== Vivado HLS Report for 'im_load'
================================================================
* Date:           Wed Oct  4 15:03:30 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        im_load
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.568 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   922561|   922561| 9.226 ms | 9.226 ms |  922561|  922561|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   922560|   922560|      1922|          -|          -|   480|    no    |
        | + Loop 1.1  |     1920|     1920|         3|          -|          -|   640|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %mode_V), !map !47"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !53"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !57"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !61"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !65"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !69"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !73"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !77"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %mem_V), !map !81"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @im_load_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %mode_V)"   --->   Operation 16 'read' 'mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [im_load/im_load.cpp:12]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln879 = icmp eq i2 %mode_V_read, 0" [im_load/im_load.cpp:30]   --->   Operation 18 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%icmp_ln879_1 = icmp eq i2 %mode_V_read, 1" [im_load/im_load.cpp:34]   --->   Operation 19 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%icmp_ln879_2 = icmp eq i2 %mode_V_read, -2" [im_load/im_load.cpp:43]   --->   Operation 20 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln879)   --->   "%xor_ln879 = xor i1 %icmp_ln879, true" [im_load/im_load.cpp:30]   --->   Operation 21 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879 = and i1 %icmp_ln879_1, %xor_ln879" [im_load/im_load.cpp:34]   --->   Operation 22 'and' 'and_ln879' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "%or_ln879 = or i1 %icmp_ln879, %icmp_ln879_1" [im_load/im_load.cpp:34]   --->   Operation 23 'or' 'or_ln879' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%xor_ln879_1 = xor i1 %or_ln879, true" [im_load/im_load.cpp:34]   --->   Operation 24 'xor' 'xor_ln879_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %icmp_ln879_2, %xor_ln879_1" [im_load/im_load.cpp:43]   --->   Operation 25 'and' 'and_ln879_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln879_2)   --->   "%or_ln879_1 = or i1 %or_ln879, %icmp_ln879_2" [im_load/im_load.cpp:43]   --->   Operation 26 'or' 'or_ln879_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln879_2 = xor i1 %or_ln879_1, true" [im_load/im_load.cpp:43]   --->   Operation 27 'xor' 'xor_ln879_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.loopexit" [im_load/im_load.cpp:16]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.66ns)   --->   "%icmp_ln16 = icmp eq i9 %i_0, -32" [im_load/im_load.cpp:16]   --->   Operation 30 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [im_load/im_load.cpp:16]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %1, label %.preheader.preheader" [im_load/im_load.cpp:16]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 0)" [im_load/im_load.cpp:31]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i18 %shl_ln to i19" [im_load/im_load.cpp:31]   --->   Operation 35 'zext' 'zext_ln31' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln31_1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i_0, i7 0)" [im_load/im_load.cpp:31]   --->   Operation 36 'bitconcatenate' 'shl_ln31_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i16 %shl_ln31_1 to i19" [im_load/im_load.cpp:31]   --->   Operation 37 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.13ns)   --->   "%add_ln31_1 = add i19 %zext_ln31_1, %zext_ln31" [im_load/im_load.cpp:31]   --->   Operation 38 'add' 'add_ln31_1' <Predicate = (!icmp_ln16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i19 %add_ln31_1 to i20" [im_load/im_load.cpp:31]   --->   Operation 39 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.66ns)   --->   "%icmp_ln44 = icmp ult i9 %i_0, 240" [im_load/im_load.cpp:44]   --->   Operation 40 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln16)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%sub_ln48 = sub i9 -32, %i_0" [im_load/im_load.cpp:48]   --->   Operation 41 'sub' 'sub_ln48' <Predicate = (!icmp_ln16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %sub_ln48, i9 0)" [im_load/im_load.cpp:48]   --->   Operation 42 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i18 %shl_ln1 to i19" [im_load/im_load.cpp:48]   --->   Operation 43 'zext' 'zext_ln48' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln48_1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %sub_ln48, i7 0)" [im_load/im_load.cpp:48]   --->   Operation 44 'bitconcatenate' 'shl_ln48_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i16 %shl_ln48_1 to i19" [im_load/im_load.cpp:48]   --->   Operation 45 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.13ns)   --->   "%add_ln48_1 = add i19 %zext_ln48_1, %zext_ln48" [im_load/im_load.cpp:48]   --->   Operation 46 'add' 'add_ln48_1' <Predicate = (!icmp_ln16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln44 = and i1 %and_ln879_1, %icmp_ln44" [im_load/im_load.cpp:44]   --->   Operation 47 'and' 'and_ln44' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln44, true" [im_load/im_load.cpp:44]   --->   Operation 48 'xor' 'xor_ln44' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln44)   --->   "%and_ln44_1 = and i1 %and_ln879_1, %xor_ln44" [im_load/im_load.cpp:44]   --->   Operation 49 'and' 'and_ln44_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln44_2 = and i1 %icmp_ln44, %xor_ln879_2" [im_load/im_load.cpp:44]   --->   Operation 50 'and' 'and_ln44_2' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln44 = or i1 %and_ln44_2, %and_ln44_1" [im_load/im_load.cpp:44]   --->   Operation 51 'or' 'or_ln44' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader" [im_load/im_load.cpp:19]   --->   Operation 52 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [im_load/im_load.cpp:64]   --->   Operation 53 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.56>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ %j, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 54 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %j_0 to i19" [im_load/im_load.cpp:19]   --->   Operation 55 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i10 %j_0 to i20" [im_load/im_load.cpp:19]   --->   Operation 56 'zext' 'zext_ln19_1' <Predicate = (!and_ln44 & !or_ln44)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln19 = icmp eq i10 %j_0, -384" [im_load/im_load.cpp:19]   --->   Operation 57 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 58 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [im_load/im_load.cpp:19]   --->   Operation 59 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %_ifconv" [im_load/im_load.cpp:19]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%trunc_ln21 = trunc i10 %j_0 to i9" [im_load/im_load.cpp:21]   --->   Operation 61 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln21 = or i9 %trunc_ln21, %i_0" [im_load/im_load.cpp:21]   --->   Operation 62 'or' 'or_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %j_0, i32 9)" [im_load/im_load.cpp:21]   --->   Operation 63 'bitselect' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp, i9 %or_ln21)" [im_load/im_load.cpp:21]   --->   Operation 64 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.77ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %or_ln, 0" [im_load/im_load.cpp:21]   --->   Operation 65 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln19)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %j_0, -385" [im_load/im_load.cpp:26]   --->   Operation 66 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln19)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (2.16ns)   --->   "%add_ln31 = add i19 %add_ln31_1, %zext_ln19" [im_load/im_load.cpp:31]   --->   Operation 67 'add' 'add_ln31' <Predicate = (!icmp_ln19)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%zext_ln35 = zext i19 %add_ln31 to i20" [im_load/im_load.cpp:35]   --->   Operation 68 'zext' 'zext_ln35' <Predicate = (!icmp_ln19 & and_ln44 & !or_ln44)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.77ns)   --->   "%icmp_ln35 = icmp ult i10 %j_0, 320" [im_load/im_load.cpp:35]   --->   Operation 69 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln19)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.16ns)   --->   "%sub_ln39 = sub i20 %zext_ln31_2, %zext_ln19_1" [im_load/im_load.cpp:39]   --->   Operation 70 'sub' 'sub_ln39' <Predicate = (!icmp_ln19 & !and_ln44 & !or_ln44)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (2.16ns)   --->   "%add_ln48 = add i19 %add_ln48_1, %zext_ln19" [im_load/im_load.cpp:48]   --->   Operation 71 'add' 'add_ln48' <Predicate = (!icmp_ln19 & !and_ln44_2 & or_ln44)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (2.16ns)   --->   "%sub_ln57 = sub i19 %add_ln48_1, %zext_ln19" [im_load/im_load.cpp:57]   --->   Operation 72 'sub' 'sub_ln57' <Predicate = (!icmp_ln19)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%and_ln35 = and i1 %and_ln879, %icmp_ln35" [im_load/im_load.cpp:35]   --->   Operation 73 'and' 'and_ln35' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_3)   --->   "%xor_ln35 = xor i1 %icmp_ln35, true" [im_load/im_load.cpp:35]   --->   Operation 74 'xor' 'xor_ln35' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_3)   --->   "%and_ln35_1 = and i1 %and_ln879, %xor_ln35" [im_load/im_load.cpp:35]   --->   Operation 75 'and' 'and_ln35_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_2)   --->   "%select_ln44 = select i1 %and_ln44_2, i19 %add_ln31, i19 %add_ln48" [im_load/im_load.cpp:44]   --->   Operation 76 'select' 'select_ln44' <Predicate = (!icmp_ln19 & or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_2)   --->   "%zext_ln44 = zext i19 %select_ln44 to i20" [im_load/im_load.cpp:44]   --->   Operation 77 'zext' 'zext_ln44' <Predicate = (!icmp_ln19 & or_ln44)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %and_ln44, i20 %zext_ln35, i20 %sub_ln39" [im_load/im_load.cpp:44]   --->   Operation 78 'select' 'select_ln44_1' <Predicate = (!icmp_ln19 & !or_ln44)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_3)   --->   "%or_ln44_1 = or i1 %and_ln44, %and_ln35_1" [im_load/im_load.cpp:44]   --->   Operation 79 'or' 'or_ln44_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%or_ln44_2 = or i1 %and_ln35, %icmp_ln879" [im_load/im_load.cpp:44]   --->   Operation 80 'or' 'or_ln44_2' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln44_2 = select i1 %or_ln44, i20 %zext_ln44, i20 %select_ln44_1" [im_load/im_load.cpp:44]   --->   Operation 81 'select' 'select_ln44_2' <Predicate = (!icmp_ln19)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln44_3 = or i1 %or_ln44, %or_ln44_1" [im_load/im_load.cpp:44]   --->   Operation 82 'or' 'or_ln44_3' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln44_3 = select i1 %or_ln44_2, i19 %add_ln31, i19 %sub_ln57" [im_load/im_load.cpp:44]   --->   Operation 83 'select' 'select_ln44_3' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_4)   --->   "%zext_ln44_1 = zext i19 %select_ln44_3 to i20" [im_load/im_load.cpp:44]   --->   Operation 84 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln44_4 = select i1 %or_ln44_3, i20 %select_ln44_2, i20 %zext_ln44_1" [im_load/im_load.cpp:44]   --->   Operation 85 'select' 'select_ln44_4' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i20 %select_ln44_4 to i64" [im_load/im_load.cpp:44]   --->   Operation 86 'sext' 'sext_ln44' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%mem_V_addr = getelementptr [307200 x i8]* %mem_V, i64 0, i64 %sext_ln44" [im_load/im_load.cpp:31]   --->   Operation 87 'getelementptr' 'mem_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%video_data_V = load i8* %mem_V_addr, align 1" [im_load/im_load.cpp:44]   --->   Operation 88 'load' 'video_data_V' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 89 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%video_data_V = load i8* %mem_V_addr, align 1" [im_load/im_load.cpp:44]   --->   Operation 90 'load' 'video_data_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 91 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [im_load/im_load.cpp:60]   --->   Operation 91 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [im_load/im_load.cpp:60]   --->   Operation 92 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [im_load/im_load.cpp:19]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000]
mode_V_read        (read             ) [ 000000]
specinterface_ln12 (specinterface    ) [ 000000]
icmp_ln879         (icmp             ) [ 001111]
icmp_ln879_1       (icmp             ) [ 000000]
icmp_ln879_2       (icmp             ) [ 000000]
xor_ln879          (xor              ) [ 000000]
and_ln879          (and              ) [ 001111]
or_ln879           (or               ) [ 000000]
xor_ln879_1        (xor              ) [ 000000]
and_ln879_1        (and              ) [ 001111]
or_ln879_1         (or               ) [ 000000]
xor_ln879_2        (xor              ) [ 001111]
br_ln16            (br               ) [ 011111]
i_0                (phi              ) [ 001111]
icmp_ln16          (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln16            (br               ) [ 000000]
shl_ln             (bitconcatenate   ) [ 000000]
zext_ln31          (zext             ) [ 000000]
shl_ln31_1         (bitconcatenate   ) [ 000000]
zext_ln31_1        (zext             ) [ 000000]
add_ln31_1         (add              ) [ 000111]
zext_ln31_2        (zext             ) [ 000111]
icmp_ln44          (icmp             ) [ 000000]
sub_ln48           (sub              ) [ 000000]
shl_ln1            (bitconcatenate   ) [ 000000]
zext_ln48          (zext             ) [ 000000]
shl_ln48_1         (bitconcatenate   ) [ 000000]
zext_ln48_1        (zext             ) [ 000000]
add_ln48_1         (add              ) [ 000111]
and_ln44           (and              ) [ 000111]
xor_ln44           (xor              ) [ 000000]
and_ln44_1         (and              ) [ 000000]
and_ln44_2         (and              ) [ 000111]
or_ln44            (or               ) [ 000111]
br_ln19            (br               ) [ 001111]
ret_ln64           (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
zext_ln19          (zext             ) [ 000000]
zext_ln19_1        (zext             ) [ 000000]
icmp_ln19          (icmp             ) [ 001111]
empty_2            (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln19            (br               ) [ 000000]
trunc_ln21         (trunc            ) [ 000000]
or_ln21            (or               ) [ 000000]
tmp                (bitselect        ) [ 000000]
or_ln              (bitconcatenate   ) [ 000000]
tmp_user_V         (icmp             ) [ 000011]
tmp_last_V         (icmp             ) [ 000011]
add_ln31           (add              ) [ 000000]
zext_ln35          (zext             ) [ 000000]
icmp_ln35          (icmp             ) [ 000000]
sub_ln39           (sub              ) [ 000000]
add_ln48           (add              ) [ 000000]
sub_ln57           (sub              ) [ 000000]
and_ln35           (and              ) [ 000000]
xor_ln35           (xor              ) [ 000000]
and_ln35_1         (and              ) [ 000000]
select_ln44        (select           ) [ 000000]
zext_ln44          (zext             ) [ 000000]
select_ln44_1      (select           ) [ 000000]
or_ln44_1          (or               ) [ 000000]
or_ln44_2          (or               ) [ 000000]
select_ln44_2      (select           ) [ 000000]
or_ln44_3          (or               ) [ 000000]
select_ln44_3      (select           ) [ 000000]
zext_ln44_1        (zext             ) [ 000000]
select_ln44_4      (select           ) [ 000000]
sext_ln44          (sext             ) [ 000000]
mem_V_addr         (getelementptr    ) [ 000010]
br_ln0             (br               ) [ 011111]
video_data_V       (load             ) [ 000001]
write_ln60         (write            ) [ 000000]
br_ln19            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mode_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mem_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_load_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="mode_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="0" index="7" bw="1" slack="0"/>
<pin id="103" dir="0" index="8" bw="8" slack="0"/>
<pin id="104" dir="0" index="9" bw="1" slack="0"/>
<pin id="105" dir="0" index="10" bw="1" slack="0"/>
<pin id="106" dir="0" index="11" bw="1" slack="1"/>
<pin id="107" dir="0" index="12" bw="1" slack="1"/>
<pin id="108" dir="0" index="13" bw="1" slack="0"/>
<pin id="109" dir="0" index="14" bw="1" slack="0"/>
<pin id="110" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="mem_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="20" slack="0"/>
<pin id="127" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="video_data_V/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="1"/>
<pin id="139" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="j_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="1"/>
<pin id="151" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln879_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln879_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln879_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln879_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="and_ln879_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln879_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="xor_ln879_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln879_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln879_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln879_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln16_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln31_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln31_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln31_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln31_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln31_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="18" slack="0"/>
<pin id="259" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln31_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="19" slack="0"/>
<pin id="264" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln44_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="0" index="1" bw="9" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln48_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="0"/>
<pin id="280" dir="0" index="1" bw="9" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln48_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="0"/>
<pin id="288" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln48_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln48_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln48_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln48_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="18" slack="0"/>
<pin id="305" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln44_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln44_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln44_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln44_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="1"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln44_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln19_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln19_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln19_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="j_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln21_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln21_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="1"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_user_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_last_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln31_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="19" slack="1"/>
<pin id="395" dir="0" index="1" bw="10" slack="0"/>
<pin id="396" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln35_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="19" slack="0"/>
<pin id="400" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln35_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="10" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln39_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="19" slack="1"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln48_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="19" slack="1"/>
<pin id="415" dir="0" index="1" bw="10" slack="0"/>
<pin id="416" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sub_ln57_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="19" slack="1"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln57/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln35_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="2"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln35_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="and_ln35_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="2"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln44_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="19" slack="0"/>
<pin id="442" dir="0" index="2" bw="19" slack="0"/>
<pin id="443" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln44_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="19" slack="0"/>
<pin id="448" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln44_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="19" slack="0"/>
<pin id="453" dir="0" index="2" bw="20" slack="0"/>
<pin id="454" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln44_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_1/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln44_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="2"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_2/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln44_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="19" slack="0"/>
<pin id="470" dir="0" index="2" bw="20" slack="0"/>
<pin id="471" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln44_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_3/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln44_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="19" slack="0"/>
<pin id="482" dir="0" index="2" bw="19" slack="0"/>
<pin id="483" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_3/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln44_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="19" slack="0"/>
<pin id="489" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln44_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="20" slack="0"/>
<pin id="494" dir="0" index="2" bw="19" slack="0"/>
<pin id="495" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_4/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln44_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="20" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="icmp_ln879_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="2"/>
<pin id="506" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="509" class="1005" name="and_ln879_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="2"/>
<pin id="511" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln879 "/>
</bind>
</comp>

<comp id="515" class="1005" name="and_ln879_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln879_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="xor_ln879_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln879_2 "/>
</bind>
</comp>

<comp id="529" class="1005" name="i_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="0"/>
<pin id="531" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="534" class="1005" name="add_ln31_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="19" slack="1"/>
<pin id="536" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="zext_ln31_2_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="20" slack="1"/>
<pin id="541" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="add_ln48_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="19" slack="1"/>
<pin id="546" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="and_ln44_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln44 "/>
</bind>
</comp>

<comp id="556" class="1005" name="and_ln44_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln44_2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="or_ln44_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln44 "/>
</bind>
</comp>

<comp id="570" class="1005" name="j_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="0"/>
<pin id="572" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_user_V_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_last_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="585" class="1005" name="mem_V_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="19" slack="1"/>
<pin id="587" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="video_data_V_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="1"/>
<pin id="592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="video_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="111"><net_src comp="84" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="119"><net_src comp="86" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="120"><net_src comp="86" pin="0"/><net_sink comp="94" pin=10"/></net>

<net id="121"><net_src comp="86" pin="0"/><net_sink comp="94" pin=13"/></net>

<net id="122"><net_src comp="86" pin="0"/><net_sink comp="94" pin=14"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="82" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="130" pin="3"/><net_sink comp="94" pin=8"/></net>

<net id="136"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="88" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="88" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="88" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="160" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="166" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="160" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="166" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="172" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="190" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="172" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="141" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="141" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="141" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="141" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="240" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="141" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="141" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="272" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="286" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="266" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="266" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="266" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="319" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="153" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="153" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="153" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="66" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="153" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="70" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="153" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="137" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="153" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="76" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="365" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="359" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="153" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="78" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="335" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="153" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="339" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="335" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="335" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="402" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="402" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="393" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="413" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="398" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="408" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="434" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="423" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="446" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="450" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="457" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="462" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="393" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="418" pin="2"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="474" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="467" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="507"><net_src comp="160" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="512"><net_src comp="184" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="518"><net_src comp="202" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="524"><net_src comp="214" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="532"><net_src comp="226" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="537"><net_src comp="256" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="542"><net_src comp="262" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="547"><net_src comp="302" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="553"><net_src comp="308" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="559"><net_src comp="324" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="564"><net_src comp="329" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="573"><net_src comp="349" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="578"><net_src comp="381" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="94" pin=11"/></net>

<net id="583"><net_src comp="387" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="94" pin=12"/></net>

<net id="588"><net_src comp="123" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="593"><net_src comp="130" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="94" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {5 }
	Port: m_axis_video_V_keep_V | {5 }
	Port: m_axis_video_V_strb_V | {5 }
	Port: m_axis_video_V_user_V | {5 }
	Port: m_axis_video_V_last_V | {5 }
	Port: m_axis_video_V_id_V | {5 }
	Port: m_axis_video_V_dest_V | {5 }
 - Input state : 
	Port: im_load : mode_V | {1 }
	Port: im_load : mem_V | {3 4 }
  - Chain level:
	State 1
		xor_ln879 : 1
		and_ln879 : 1
		or_ln879 : 1
		xor_ln879_1 : 1
		and_ln879_1 : 1
		or_ln879_1 : 1
		xor_ln879_2 : 1
	State 2
		icmp_ln16 : 1
		i : 1
		br_ln16 : 2
		shl_ln : 1
		zext_ln31 : 2
		shl_ln31_1 : 1
		zext_ln31_1 : 2
		add_ln31_1 : 3
		zext_ln31_2 : 4
		icmp_ln44 : 1
		sub_ln48 : 1
		shl_ln1 : 2
		zext_ln48 : 3
		shl_ln48_1 : 2
		zext_ln48_1 : 3
		add_ln48_1 : 4
		and_ln44 : 2
		xor_ln44 : 2
		and_ln44_1 : 2
		and_ln44_2 : 2
		or_ln44 : 2
	State 3
		zext_ln19 : 1
		zext_ln19_1 : 1
		icmp_ln19 : 1
		j : 1
		br_ln19 : 2
		trunc_ln21 : 1
		or_ln21 : 2
		tmp : 1
		or_ln : 2
		tmp_user_V : 3
		tmp_last_V : 1
		add_ln31 : 2
		zext_ln35 : 3
		icmp_ln35 : 1
		sub_ln39 : 2
		add_ln48 : 2
		sub_ln57 : 2
		and_ln35 : 2
		xor_ln35 : 2
		and_ln35_1 : 2
		select_ln44 : 3
		zext_ln44 : 4
		select_ln44_1 : 4
		or_ln44_1 : 2
		or_ln44_2 : 2
		select_ln44_2 : 5
		or_ln44_3 : 2
		select_ln44_3 : 2
		zext_ln44_1 : 3
		select_ln44_4 : 2
		sext_ln44 : 3
		mem_V_addr : 4
		video_data_V : 5
	State 4
		write_ln60 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |        i_fu_226        |    0    |    15   |
|          |    add_ln31_1_fu_256   |    0    |    25   |
|    add   |    add_ln48_1_fu_302   |    0    |    25   |
|          |        j_fu_349        |    0    |    14   |
|          |     add_ln31_fu_393    |    0    |    26   |
|          |     add_ln48_fu_413    |    0    |    26   |
|----------|------------------------|---------|---------|
|          |    icmp_ln879_fu_160   |    0    |    8    |
|          |   icmp_ln879_1_fu_166  |    0    |    8    |
|          |   icmp_ln879_2_fu_172  |    0    |    8    |
|          |    icmp_ln16_fu_220    |    0    |    13   |
|   icmp   |    icmp_ln44_fu_266    |    0    |    13   |
|          |    icmp_ln19_fu_343    |    0    |    13   |
|          |    tmp_user_V_fu_381   |    0    |    13   |
|          |    tmp_last_V_fu_387   |    0    |    13   |
|          |    icmp_ln35_fu_402    |    0    |    13   |
|----------|------------------------|---------|---------|
|          |   select_ln44_fu_439   |    0    |    19   |
|          |  select_ln44_1_fu_450  |    0    |    20   |
|  select  |  select_ln44_2_fu_467  |    0    |    20   |
|          |  select_ln44_3_fu_479  |    0    |    19   |
|          |  select_ln44_4_fu_491  |    0    |    20   |
|----------|------------------------|---------|---------|
|          |     sub_ln48_fu_272    |    0    |    15   |
|    sub   |     sub_ln39_fu_408    |    0    |    26   |
|          |     sub_ln57_fu_418    |    0    |    26   |
|----------|------------------------|---------|---------|
|          |     or_ln879_fu_190    |    0    |    2    |
|          |    or_ln879_1_fu_208   |    0    |    2    |
|          |     or_ln44_fu_329     |    0    |    2    |
|    or    |     or_ln21_fu_359     |    0    |    9    |
|          |    or_ln44_1_fu_457    |    0    |    2    |
|          |    or_ln44_2_fu_462    |    0    |    2    |
|          |    or_ln44_3_fu_474    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    and_ln879_fu_184    |    0    |    2    |
|          |   and_ln879_1_fu_202   |    0    |    2    |
|          |     and_ln44_fu_308    |    0    |    2    |
|    and   |    and_ln44_1_fu_319   |    0    |    2    |
|          |    and_ln44_2_fu_324   |    0    |    2    |
|          |     and_ln35_fu_423    |    0    |    2    |
|          |    and_ln35_1_fu_434   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    xor_ln879_fu_178    |    0    |    2    |
|          |   xor_ln879_1_fu_196   |    0    |    2    |
|    xor   |   xor_ln879_2_fu_214   |    0    |    2    |
|          |     xor_ln44_fu_313    |    0    |    2    |
|          |     xor_ln35_fu_428    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   | mode_V_read_read_fu_88 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_94    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      shl_ln_fu_232     |    0    |    0    |
|          |    shl_ln31_1_fu_244   |    0    |    0    |
|bitconcatenate|     shl_ln1_fu_278     |    0    |    0    |
|          |    shl_ln48_1_fu_290   |    0    |    0    |
|          |      or_ln_fu_373      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln31_fu_240    |    0    |    0    |
|          |   zext_ln31_1_fu_252   |    0    |    0    |
|          |   zext_ln31_2_fu_262   |    0    |    0    |
|          |    zext_ln48_fu_286    |    0    |    0    |
|   zext   |   zext_ln48_1_fu_298   |    0    |    0    |
|          |    zext_ln19_fu_335    |    0    |    0    |
|          |   zext_ln19_1_fu_339   |    0    |    0    |
|          |    zext_ln35_fu_398    |    0    |    0    |
|          |    zext_ln44_fu_446    |    0    |    0    |
|          |   zext_ln44_1_fu_487   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln21_fu_355   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_365       |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln44_fu_499    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   443   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln31_1_reg_534 |   19   |
| add_ln48_1_reg_544 |   19   |
| and_ln44_2_reg_556 |    1   |
|  and_ln44_reg_550  |    1   |
| and_ln879_1_reg_515|    1   |
|  and_ln879_reg_509 |    1   |
|     i_0_reg_137    |    9   |
|      i_reg_529     |    9   |
| icmp_ln879_reg_504 |    1   |
|     j_0_reg_149    |   10   |
|      j_reg_570     |   10   |
| mem_V_addr_reg_585 |   19   |
|   or_ln44_reg_561  |    1   |
| tmp_last_V_reg_580 |    1   |
| tmp_user_V_reg_575 |    1   |
|video_data_V_reg_590|    8   |
| xor_ln879_2_reg_521|    1   |
| zext_ln31_2_reg_539|   20   |
+--------------------+--------+
|        Total       |   132  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_94  |  p8  |   2  |   8  |   16   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  19  |   38   ||    9    |
|    i_0_reg_137    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   443  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   132  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   132  |   470  |
+-----------+--------+--------+--------+
