#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 17 14:05:37 2019
# Process ID: 5052
# Current directory: C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10296 C:\Users\user\Documents\GitHub\Loading-Belt-VHDL\loading_belt\loading_belt.xpr
# Log file: C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.xpr
update_compile_order -fileset sources_1
launch_simulation
source loadingBelt_tb.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close [ open C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/PWM.vhd w ]
add_files C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/PWM.vhd
close [ open C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/clock_divider.vhd w ]
add_files C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/clock_divider.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/clock_divider.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/clock_divider.vhd
remove_files  C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/clock_divider.vhd
close [ open C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/clk_div.vhd w ]
add_files C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/clk_div.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd w ]
add_files C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd
update_compile_order -fileset sources_1
close_sim
launch_simulation
source loadingBelt_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source loadingBelt_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sim_1/new/manager_tb.vhd w ]
add_files -fileset sim_1 C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sim_1/new/manager_tb.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sim_1/new/manager_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sim_1/new/manager_tb.vhd
remove_files  -fileset sim_1 C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sim_1/new/manager_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sim_1/new/manager_tb.vhd
update_compile_order -fileset sim_1
set_property top manager_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_simulation
source manager_tb.tcl
current_sim simulation_3
close_sim
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
update_ip_catalog
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
close_design
launch_simulation
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
set_property -name {xsim.simulate.runtime} -value {5 sec} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
close_sim
launch_simulation
source manager_tb.tcl
set_property -name {xsim.simulate.runtime} -value {120 ms} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
add_bp {C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd} 87
remove_bps -file {C:/Users/user/Documents/GitHub/Loading-Belt-VHDL/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd} -line 87
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
set_property -name {xsim.simulate.runtime} -value {80 ms} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
update_ip_catalog
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
close_sim
launch_simulation
source manager_tb.tcl
synth_design -rtl -name rtl_1
refresh_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
