INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/sim/gigerx_bcnt_fifo_ip_256x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/gigerx_fifo_ip_256x8/sim/gigerx_fifo_ip_256x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/gigerx_fifo_ip_256x64/sim/gigerx_fifo_ip_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/br_sfifo_ip_4x32/sim/br_sfifo_ip_4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/ipcs_fifo_ip/sim/ipcs_fifo_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/pktctrl_fifo_ip/sim/pktctrl_fifo_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/rxfifo_ip_4Kx64/sim/rxfifo_ip_4Kx64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/txfifo_ip_1024x64/sim/txfifo_ip_1024x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/txwregif_fifo4x16_ip/sim/txwregif_fifo4x16_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txwregif_fifo4x16_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/rxrregif_fifo4x32_ip/sim/rxrregif_fifo4x32_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxrregif_fifo4x32_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/txwregif_fifo4x8_ip/sim/txwregif_fifo4x8_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txwregif_fifo4x8_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/rxrregif_fifo4x8_ip/sim/rxrregif_fifo4x8_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxrregif_fifo4x8_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/rxrbcnt_fifo4x32_ip/sim/rxrbcnt_fifo4x32_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxrbcnt_fifo4x32_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/rxdata_fifo256x64_ip/sim/rxdata_fifo256x64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxdata_fifo256x64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/txwbcnt_fifo4x32_ip/sim/txwbcnt_fifo4x32_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txwbcnt_fifo4x32_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/AXIS_LMAC_IP.srcs/sources_1/ip/txdata_fifo256x64_ip/sim/txdata_fifo256x64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txdata_fifo256x64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/AXIS_BRIDGE_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_BRIDGE_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_LMAC_TOP/AXIS_LMAC_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_LMAC_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/LMAC_CORE_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMAC_CORE_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_SYNTH/LMAC_SYNTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMAC_SYNTH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/RIF_IF_BRIDGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rif_if_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/axis2fib_rxctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis2fib_rxctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/axis2fib_txctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis2fib_txctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/br_sfifo4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_sfifo4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/bsh32_dn_88.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsh32_dn_88
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/bsh8_dn_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsh8_dn_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/byte_reordering.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcore_byte_reordering
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/crc32_d16s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d16s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/crc32_d24s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d24s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/crc32_d64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/crc32_d8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/eth_crc32_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_crc32_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/fib2fmac_txctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib2fmac_txctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/fmac2fib_rxctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmac2fib_rxctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/fmac_fifo4Kx64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmac_fifo4Kx64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/fmac_fifo4Kx8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmac_fifo4Kx8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/fmac_fifo512x64_2clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmac_fifo512x64_2clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/fmac_register_if_LE2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmac_register_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/g2x_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g2x_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/gige_crc32x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gige_crc32x64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/gige_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gige_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/gige_s2p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gige_s2p
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/gige_tx_encap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gige_tx_encap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/gige_tx_gmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gige_tx_gmii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/gigerx_bcnt_fifo256x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo256x16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/gigerx_fifo256x64_2clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gigerx_fifo256x64_2clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/gigerx_fifo256x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gigerx_fifo256x8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/rx_decap_LE2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_decap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/rx_xgmii_LE2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcore_rx_xgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/rxdata_fifo256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxdata_fifo256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/rxrbcnt_fifo4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxrbcnt_fifo4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/rxrregif_fifo4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxrregif_fifo4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/rxrregif_fifo4x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxrregif_fifo4x8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/tcore_fmac_core_LE2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcore_fmac_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/txdata_fifo256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txdata_fifo256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_CORE_TOP/txfifo_1024x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txfifo_1024x64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/txwbcnt_fifo4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txwbcnt_fifo4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/txwregif_fifo4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txwregif_fifo4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/txwregif_fifo4x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txwregif_fifo4x8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G/AXIS_LMAC_IP/LMAC_RTL/LMAC_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMAC_TB
