{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743795410644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743795410646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 23:36:50 2025 " "Processing started: Fri Apr 04 23:36:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743795410646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1743795410646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jkflipflop -c jkflipflop --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off jkflipflop -c jkflipflop --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1743795410646 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Design Software" 0 -1 1743795410746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1743795410944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1743795410944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743795418099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743795418099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.v" "" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/jk_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743795418099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743795418099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop_tb " "Found entity 1: jk_flipflop_tb" {  } { { "jk_flipflop_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/jk_flipflop_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743795418100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743795418100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jk_flipflop_tb " "Elaborating entity \"jk_flipflop_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1743795418121 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "jk_flipflop_tb.v(51) " "Verilog HDL warning at jk_flipflop_tb.v(51): ignoring unsupported system task" {  } { { "jk_flipflop_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/jk_flipflop_tb.v" 51 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1743795418122 "|jk_flipflop_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "jk_flipflop_tb.v(56) " "Verilog HDL warning at jk_flipflop_tb.v(56): ignoring unsupported system task" {  } { { "jk_flipflop_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/jk_flipflop_tb.v" 56 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1743795418122 "|jk_flipflop_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "jk_flipflop_tb.v(57) " "Verilog HDL warning at jk_flipflop_tb.v(57): ignoring unsupported system task" {  } { { "jk_flipflop_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/jk_flipflop_tb.v" 57 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1743795418122 "|jk_flipflop_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Time\\tClk\\tClear\\tPreset\\tJ\\tK\\tQ\\tQ_n jk_flipflop_tb.v(58) " "Verilog HDL Display System Task info at jk_flipflop_tb.v(58): Time\\tClk\\tClear\\tPreset\\tJ\\tK\\tQ\\tQ_n" {  } { { "jk_flipflop_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/jk_flipflop_tb.v" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1743795418122 "|jk_flipflop_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "jk_flipflop_tb.v(59) " "Verilog HDL warning at jk_flipflop_tb.v(59): ignoring unsupported system task" {  } { { "jk_flipflop_tb.v" "" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/jk_flipflop_tb.v" 59 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1743795418122 "|jk_flipflop_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_flipflop jk_flipflop:dut " "Elaborating entity \"jk_flipflop\" for hierarchy \"jk_flipflop:dut\"" {  } { { "jk_flipflop_tb.v" "dut" { Text "C:/Users/admin/Desktop/Quartus/jkflipflop/jk_flipflop_tb.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743795418126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743795418195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 23:36:58 2025 " "Processing ended: Fri Apr 04 23:36:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743795418195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743795418195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743795418195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1743795418195 ""}
