#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun May 14 13:11:58 2023
# Process ID: 7768
# Current directory: C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.runs/synth_1
# Command line: vivado.exe -log control_path.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_path.tcl
# Log file: C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.runs/synth_1/control_path.vds
# Journal file: C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.runs/synth_1\vivado.jou
# Running On: DESKTOP-FPJ2UQD, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 8419 MB
#-----------------------------------------------------------
source control_path.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 393.316 ; gain = 67.816
Command: synth_design -top control_path -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15432
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/SIPO_51_408.v:69]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 833.641 ; gain = 415.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'control_path' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:23]
INFO: [Synth 8-6157] synthesizing module 'current_reg' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/current_reg.v:23]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/current_reg.v:34]
INFO: [Synth 8-6155] done synthesizing module 'current_reg' (0#1) [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/current_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'neighbour_coordinates' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/neigbours_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'neighbour_coordinates' (0#1) [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/neigbours_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'blockram' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/blockram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'blockram' (0#1) [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/blockram.v:23]
INFO: [Synth 8-6157] synthesizing module 'piso_128bit' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/piso_128_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'piso_128bit' (0#1) [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/piso_128_16.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'sipo' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/SIPO_51_408.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sipo' (0#1) [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/SIPO_51_408.v:25]
WARNING: [Synth 8-689] width (128) of port connection 'data_out' does not match port width (408) of module 'sipo' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:96]
WARNING: [Synth 8-567] referenced signal 'current_data' should be on the sensitivity list [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:94]
WARNING: [Synth 8-567] referenced signal 'piso_out' should be on the sensitivity list [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:94]
WARNING: [Synth 8-567] referenced signal 'dout_wire' should be on the sensitivity list [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:94]
INFO: [Synth 8-6155] done synthesizing module 'control_path' (0#1) [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:23]
WARNING: [Synth 8-3848] Net bram_we in module/entity control_path does not have driver. [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:37]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 978.152 ; gain = 559.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 978.152 ; gain = 559.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 978.152 ; gain = 559.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_path'
INFO: [Synth 8-3971] The signal "blockram:/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:109]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00001 |                              000
                       b |                            00010 |                              001
                       c |                            00100 |                              010
                       d |                            01000 |                              011
                       e |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_path'
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:108]
WARNING: [Synth 8-327] inferring latch for variable 'piso_rd_en_reg' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'current_reg_en_reg' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'piso_wr_en_reg' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'address_bus_reg' [C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 978.152 ; gain = 559.957
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               51 Bit    Registers := 9     
	               35 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---RAMs : 
	            2240K Bit	(65536 X 35 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 9     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design control_path has port dout[407] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[406] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[405] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[404] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[403] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[402] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[401] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[400] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[399] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[398] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[397] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[396] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[395] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[394] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[393] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[392] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[391] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[390] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[389] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[388] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[387] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[386] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[385] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[384] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[383] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[382] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[381] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[380] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[379] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[378] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[377] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[376] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[375] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[374] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[373] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[372] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[371] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[370] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[369] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[368] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[367] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[366] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[365] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[364] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[363] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[362] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[361] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[360] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[359] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[358] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[357] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[356] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[355] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[354] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[353] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[352] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[351] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[350] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[349] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[348] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[347] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[346] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[345] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[344] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[343] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[342] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[341] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[340] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[339] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[338] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[337] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[336] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[335] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[334] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[333] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[332] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[331] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[330] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[329] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[328] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[327] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[326] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[325] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[324] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[323] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[322] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[321] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[320] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[319] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[318] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[317] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[316] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[315] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[314] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[313] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[312] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[311] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[310] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[309] driven by constant 0
WARNING: [Synth 8-3917] design control_path has port dout[308] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "control_path/ram/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (piso_rd_en_reg) is unused and will be removed from module control_path.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|control_path | ram/ram_reg | 64 K x 35(NO_CHANGE)   | W |   | 64 K x 35(READ_FIRST)  | W | R | Port A and B     | 0      | 70     | 
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|control_path | ram/ram_reg | 64 K x 35(NO_CHANGE)   | W |   | 64 K x 35(READ_FIRST)  | W | R | Port A and B     | 0      | 70     | 
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[15]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[14]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[13]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[12]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[11]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[10]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[9]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[8]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[7]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[6]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[5]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[4]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[3]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[2]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[1]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (address_bus_reg[0]) is unused and will be removed from module control_path.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|control_path | s1/buffer_reg[0][15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+-------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    25|
|5     |LUT4     |   102|
|6     |LUT5     |    77|
|7     |LUT6     |  1191|
|8     |RAMB36E1 |    70|
|9     |SRL16E   |    16|
|10    |FDRE     |   576|
|11    |FDSE     |     1|
|12    |LD       |  1250|
|13    |IBUF     |    53|
|14    |OBUF     |   409|
+------+---------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |  3786|
|2     |  current |current_reg |  1155|
|3     |  f1      |fifo        |    16|
|4     |  piso    |piso_128bit |   314|
|5     |  ram     |blockram    |    78|
|6     |  s1      |sipo        |   483|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 312 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1132.387 ; gain = 714.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1140.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1235.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1250 instances were transformed.
  LD => LDCE: 1250 instances

Synth Design complete, checksum: cd76f22a
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1235.652 ; gain = 842.336
INFO: [Common 17-1381] The checkpoint 'C:/Users/acer/Desktop/AStar-Accelarator/memory_manager/memory_manager.runs/synth_1/control_path.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_path_utilization_synth.rpt -pb control_path_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 14 13:13:02 2023...
