

================================================================
== Synthesis Summary Report of 'covariance'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:30:54 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        covariance
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |                 Modules                 |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |                 & Loops                 |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ covariance                             |  Timing|  -0.53|    43749|  2.187e+05|         -|    43750|     -|        no|     -|  51 (~0%)|  11586 (~0%)|   9548 (1%)|    -|
    | + covariance_Pipeline_VITIS_LOOP_10_1   |  Timing|  -0.53|     6147|  3.074e+04|         -|     6147|     -|        no|     -|  46 (~0%)|   8144 (~0%)|  7019 (~0%)|    -|
    |  o VITIS_LOOP_10_1                      |      II|   3.65|     6145|  3.072e+04|       194|      192|    32|       yes|     -|         -|            -|           -|    -|
    | o VITIS_LOOP_22_2                       |       -|   3.65|    37600|  1.880e+05|      1175|        -|    32|        no|     -|         -|            -|           -|    -|
    |  + covariance_Pipeline_VITIS_LOOP_24_3  |  Timing|  -0.26|     1171|  5.855e+03|         -|     1171|     -|        no|     -|   3 (~0%)|   3122 (~0%)|  2026 (~0%)|    -|
    |   o VITIS_LOOP_24_3                     |      II|   3.65|     1169|  5.845e+03|       178|       32|    32|       yes|     -|         -|            -|           -|    -|
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+-----------+----------+
| Port          | Direction | Bitwidth |
+---------------+-----------+----------+
| cov_address0  | out       | 10       |
| cov_d0        | out       | 32       |
| data_address0 | out       | 10       |
| data_address1 | out       | 10       |
| data_d0       | out       | 32       |
| data_d1       | out       | 32       |
| data_q0       | in        | 32       |
| data_q1       | in        | 32       |
+---------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| data     | inout     | float*   |
| cov      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| data     | data_address0 | port    | offset   |
| data     | data_ce0      | port    |          |
| data     | data_we0      | port    |          |
| data     | data_d0       | port    |          |
| data     | data_q0       | port    |          |
| data     | data_address1 | port    | offset   |
| data     | data_ce1      | port    |          |
| data     | data_we1      | port    |          |
| data     | data_d1       | port    |          |
| data     | data_q1       | port    |          |
| cov      | cov_address0  | port    | offset   |
| cov      | cov_ce0       | port    |          |
| cov      | cov_we0       | port    |          |
| cov      | cov_d0        | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+-------------+------+---------+---------+
| + covariance                           | 51  |        |             |      |         |         |
|   add_ln22_fu_111_p2                   |     |        | add_ln22    | add  | fabric  | 0       |
|   add_ln34_fu_140_p2                   |     |        | add_ln34    | add  | fabric  | 0       |
|  + covariance_Pipeline_VITIS_LOOP_10_1 | 46  |        |             |      |         |         |
|    add_ln10_fu_486_p2                  |     |        | add_ln10    | add  | fabric  | 0       |
|    add_ln14_fu_552_p2                  |     |        | add_ln14    | add  | fabric  | 0       |
|    add_ln14_1_fu_594_p2                |     |        | add_ln14_1  | add  | fabric  | 0       |
|    add_ln14_2_fu_617_p2                |     |        | add_ln14_2  | add  | fabric  | 0       |
|    add_ln14_3_fu_679_p2                |     |        | add_ln14_3  | add  | fabric  | 0       |
|    add_ln14_4_fu_702_p2                |     |        | add_ln14_4  | add  | fabric  | 0       |
|    add_ln14_5_fu_724_p2                |     |        | add_ln14_5  | add  | fabric  | 0       |
|    add_ln14_6_fu_751_p2                |     |        | add_ln14_6  | add  | fabric  | 0       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | sub_1       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U3   | 2   |        | sub_2       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U4   | 2   |        | sub_3       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U5   | 2   |        | sub_4       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U6   | 2   |        | sub_5       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U7   | 2   |        | sub_6       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U8   | 2   |        | sub_7       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | sub_8       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U10  | 2   |        | sub_9       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U11  | 2   |        | sub_s       | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U12  | 2   |        | sub_10      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U13  | 2   |        | sub_11      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U14  | 2   |        | sub_12      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U15  | 2   |        | sub_13      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U16  | 2   |        | sub_14      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U17  | 2   |        | sub_15      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U18  | 2   |        | sub_16      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U19  | 2   |        | sub_17      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U20  | 2   |        | sub_18      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U21  | 2   |        | sub_19      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U22  | 2   |        | sub_20      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U23  | 2   |        | sub_21      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U24  | 2   |        | sub_22      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | sub_24      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U3   | 2   |        | sub_25      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U4   | 2   |        | sub_26      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U5   | 2   |        | sub_27      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U6   | 2   |        | sub_28      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U7   | 2   |        | sub_29      | fsub | fulldsp | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U8   | 2   |        | sub_30      | fsub | fulldsp | 4       |
|  + covariance_Pipeline_VITIS_LOOP_24_3 | 3   |        |             |      |         |         |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul         | fmul | maxdsp  | 3       |
|    add_ln28_fu_833_p2                  |     |        | add_ln28    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_1       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_2       | fmul | maxdsp  | 3       |
|    add_ln28_1_fu_894_p2                |     |        | add_ln28_1  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_3       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_4       | fmul | maxdsp  | 3       |
|    add_ln28_2_fu_961_p2                |     |        | add_ln28_2  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_5       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_6       | fmul | maxdsp  | 3       |
|    add_ln28_3_fu_1018_p2               |     |        | add_ln28_3  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_7       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_8       | fmul | maxdsp  | 3       |
|    add_ln28_5_fu_1085_p2               |     |        | add_ln28_5  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_9       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_s       | fmul | maxdsp  | 3       |
|    add_ln28_7_fu_1151_p2               |     |        | add_ln28_7  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_10      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_11      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_12      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_13      | fmul | maxdsp  | 3       |
|    add_ln28_8_fu_1260_p2               |     |        | add_ln28_8  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_14      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_15      | fmul | maxdsp  | 3       |
|    add_ln28_10_fu_1327_p2              |     |        | add_ln28_10 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_16      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_17      | fmul | maxdsp  | 3       |
|    add_ln28_12_fu_1393_p2              |     |        | add_ln28_12 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_18      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_19      | fmul | maxdsp  | 3       |
|    add_ln28_14_fu_1459_p2              |     |        | add_ln28_14 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_20      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_21      | fmul | maxdsp  | 3       |
|    add_ln28_16_fu_1525_p2              |     |        | add_ln28_16 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_22      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_23      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_24      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_25      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_26      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_27      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_28      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_29      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29   | 3   |        | mul_30      | fmul | maxdsp  | 3       |
|    add_ln30_fu_1543_p2                 |     |        | add_ln30    | add  | fabric  | 0       |
|    add_ln31_fu_1788_p2                 |     |        | add_ln31    | add  | fabric  | 0       |
|    add_ln32_fu_1798_p2                 |     |        | add_ln32    | add  | fabric  | 0       |
|    add_ln24_fu_819_p2                  |     |        | add_ln24    | add  | fabric  | 0       |
+----------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

