# do silly.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:49:10 on Feb 13,2023
# vlog RCA4.sv silly_tb.sv silly.sv 
# -- Compiling module rca4
# -- Compiling module tb
# -- Compiling module silly
# 
# Top level modules:
# 	tb
# End time: 13:49:10 on Feb 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 13:49:10 on Feb 13,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.rca4(fast)
# Loading work.silly(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut1'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut1 File: silly_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'c'. The port definition is at: RCA4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut1 File: silly_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 's'. The port definition is at: RCA4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut1 File: silly_tb.sv Line: 17
# ** Warning: (vsim-3722) silly_tb.sv(17): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'c'. The port definition is at: silly.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut1/add1 File: RCA4.sv Line: 5
# .list
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# Error: 3 d || 01 != 11
# Error: d 6 || 04 != 14
# Error: d c || 0a != 1a
# Error: f 2 || 01 != 11
# Error: d d || 0b != 1b
# Error: 2 e || 01 != 11
# Error: f 3 || 02 != 12
#         16 tests completed with          7 errors
# ** Note: $finish    : silly_tb.sv(62)
#    Time: 165 ns  Iteration: 2  Instance: /tb
# End time: 13:49:11 on Feb 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
