Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jul 24 17:34:43 2023
| Host         : KUNJ running 64-bit major release  (build 9200)
| Command      : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
| Design       : bd_0_wrapper
| Device       : xcvu065_CIV-ffvc1517-1H-e
| Speed File   : -1H
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                |    0 |     0 |          0 |    358080 |  0.00 |
|   LUT as Logic          |    0 |     0 |          0 |    358080 |  0.00 |
|   LUT as Memory         |    0 |     0 |          0 |     77280 |  0.00 |
| CLB Registers           |    0 |     0 |          0 |    716160 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |    716160 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |    716160 |  0.00 |
| CARRY8                  |    0 |     0 |          0 |     44760 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |    179040 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     89520 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     44760 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+----------------------------------------+------+-------+------------+-----------+-------+
|                Site Type               | Used | Fixed | Prohibited | Available | Util% |
+----------------------------------------+------+-------+------------+-----------+-------+
| CLB                                    |    0 |     0 |          0 |     44760 |  0.00 |
|   CLBL                                 |    0 |     0 |            |           |       |
|   CLBM                                 |    0 |     0 |            |           |       |
| LUT as Logic                           |    0 |     0 |          0 |    358080 |  0.00 |
| LUT as Memory                          |    0 |     0 |          0 |     77280 |  0.00 |
|   LUT as Distributed RAM               |    0 |     0 |            |           |       |
|   LUT as Shift Register                |    0 |     0 |            |           |       |
| CLB Registers                          |    0 |     0 |          0 |    716160 |  0.00 |
|   Register driven from within the CLB  |    0 |       |            |           |       |
|   Register driven from outside the CLB |    0 |       |            |           |       |
| Unique Control Sets                    |    0 |       |          0 |     89520 |  0.00 |
+----------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |      1260 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |      1260 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      2520 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       600 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       520 |  0.00 |
| HPIOB            |    0 |     0 |          0 |       468 |  0.00 |
| HRIO             |    0 |     0 |          0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       216 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       216 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        24 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3120 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        40 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       600 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       240 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       240 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |          0 |        10 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMAC            |    0 |     0 |          0 |         3 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        20 |  0.00 |
| ILKN            |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        20 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        20 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         2 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+


10. Black Boxes
---------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


