{
  "Top": "controller",
  "RtlTop": "controller",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "controller",
    "Version": "1.0",
    "DisplayName": "Controller",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["controller.cpp"],
    "Vhdl": [
      "impl\/vhdl\/controller_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/controller.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/controller_AXILiteS_s_axi.v",
      "impl\/verilog\/controller.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/controller_v1_0\/data\/controller.mdd",
      "impl\/misc\/drivers\/controller_v1_0\/data\/controller.tcl",
      "impl\/misc\/drivers\/controller_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/controller_v1_0\/src\/xcontroller.c",
      "impl\/misc\/drivers\/controller_v1_0\/src\/xcontroller.h",
      "impl\/misc\/drivers\/controller_v1_0\/src\/xcontroller_hw.h",
      "impl\/misc\/drivers\/controller_v1_0\/src\/xcontroller_linux.c",
      "impl\/misc\/drivers\/controller_v1_0\/src\/xcontroller_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS packet2host_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "config_out_V": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }}
    },
    "daco2controller_V": {
      "type": "data",
      "dir": "in",
      "width": "28",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "28"
        }}
    },
    "daco2controller_ack": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "packet2daco_V": {
      "type": "data",
      "dir": "out",
      "width": "28",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "28"
        }}
    },
    "packet2host_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "packet2host_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "28",
          "Bits": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "config_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of config_V",
          "fields": [
            {
              "offset": "0",
              "width": "2",
              "name": "config_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 1 to 0 Data signal of config_V"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "packet2controller_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of packet2controller_V",
          "fields": [
            {
              "offset": "0",
              "width": "28",
              "name": "packet2controller_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 27 to 0 Data signal of packet2controller_V"
            },
            {
              "offset": "28",
              "width": "4",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "controller2host_ack",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of controller2host_ack",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "controller2host_ack",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of controller2host_ack"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x24",
          "name": "controller2host_ack_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of controller2host_ack",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "controller2host_ack_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal controller2host_ack_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "1"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "1"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "packet2host_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "packet2host_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "packet2host_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "daco2controller_V": {
      "dir": "in",
      "width": "28"
    },
    "packet2daco_V": {
      "dir": "out",
      "width": "28"
    },
    "packet2daco_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "config_out_V": {
      "dir": "out",
      "width": "2"
    },
    "config_out_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "daco2controller_ack": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "config_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "packet2controller_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "controller2host_ack": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "32",
      "statusOffset": "36",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "0"
    },
    "packet2host_V": {
      "interfaceRef": "packet2host_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "daco2controller_V": {
      "interfaceRef": "daco2controller_V",
      "dir": "in",
      "dataWidth": "28",
      "handshakeRef": "ap_none"
    },
    "packet2daco_V": {
      "interfaceRef": "packet2daco_V",
      "dir": "out",
      "dataWidth": "28",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "config_out_V": {
      "interfaceRef": "config_out_V",
      "dir": "out",
      "dataWidth": "2",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "daco2controller_ack": {
      "interfaceRef": "daco2controller_ack",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "controller"},
    "Metrics": {"controller": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.96"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "154",
          "LUT": "253",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-23 21:48:20 AEDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
