<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <title>Chao Sun (孫超)&mdash; Ph.D.-The University of Tokyo</title>
    <meta name="viewport" content="width=device-width,initial-scale=1.0">
    <link href="css/bootstrap.min.css" rel="stylesheet">
    <link href="css/strapped.css" rel="stylesheet">
  </head>
  <body>

    <nav class="navbar navbar-default navbar-inverse navbar-fixed-top" role="navigation">
      <div class="container">
        <div class="navbar-header">
          <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-ex1-collapse">
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </button>
          <a class="navbar-brand nav-link" href="#top">Chao Sun</a>
        </div> <!-- /.navbar-header -->
        <div class="collapse navbar-collapse navbar-ex1-collapse">
          <ul class="nav navbar-nav navbar-right">
            <li><a href="#about" class="nav-link">About Me</a></li>
            <li><a href="#resume" class="nav-link">Resume</a></li>
            <li><a href="#portfolio" class="nav-link">Portfolio</a></li>
            <li><a href="#contact" class="nav-link">Contact Me</a></li>
            <li><a href="#blog">My blog</a></li>
          </ul>
        </div> <!-- /.navbar-collapse -->
      </div> <!-- /.container -->
    </nav> <!-- /.navbar -->
    

    <div id="top" class="jumbotron">
      <div class="container">
        <h1>Chao Sun </h1>
        <h3>"If you never chase your dream, you will never catch them." </h3>
        <h3>夢を追いかけなければ、いつまでも夢は叶わない。</h3>
      </div> <!-- /.container -->
    </div> <!-- /.jumbotron -->

    <div class="container">

      <h3 id="about" class="subhead">About Me</h3>
      <div class="row">
        <div class="col-md-10 col-md-offset-1 text-center">
          <p align=center valign=center>
          <br/>
          Talented and highly self­motivated storage architecture professional with strong R&D capabilities from device to system, from hardware to software, with great understanding of cutting­edge applications like machine learning. Have 40+ published technical papers, 27 filed/granted patents and 3 trade secrets on storage & ML.
         <br/>
          <!--My supervisors are Professors <a href="http://www.takeuchi-lab.org/takeuchi_e.html">Ken Takeuchi</a> and <a href="http://www.mosfet.k.u-tokyo.ac.jp/member/index-e.html">Shinichi Takagi</a>.-->
          </p>
        </div> <!-- /.col-md-10 -->
      </div> <!-- /.row -->

      <div class="sect-border"></div>

      <h3 id="resume" class="subhead">Resume</h3>
      <div class="row">
        <ul class="nav nav-tabs"><!-- Tabs -->
          <li class="active"><a href="#work exprience" data-toggle="pill">Work Experience</a></li>
          <li><a href="#education" data-toggle="pill">Education</a></li>
          <li><a href="#publications" data-toggle="pill">Publications</a></li>
          <li><a href="#projects" data-toggle="pill">Projects</a></li>
          <li><a href="#skills" data-toggle="pill">Skills</a></li>
          <li><a href="#patents" data-toggle="pill">Patents and Academy Activities</a></li>
          <li><a href="#download" data-toggle="pill">Download</a></li>
        </ul>

        <div class="tab-content"><!-- Tab Content -->

          <div class="tab-pane fade in active" id="work experience"><!-- work experience -->
            <h2>Work Experience</h2><hr/>
            <div style="float:left;"><strong>Western Digital CTO Office</strong></div><div style="float:right;">San Jose, CA, USA</div><br/>
            <div style="float:left;"><strong>Storage Architect R&D Technologist – (Senior Manager Level)</strong></div><div style="float:right;">Apr. 2015 – present</div><br/>
            <hr noshade>

            <div style="float:left;"><strong>Stanford University</strong></div><div style="float:right;">Stanford, CA, ISA</div><br/>
            <div style="float:left;"><strong>Visiting Scholar @ CS Department</strong></div><div style="float:right;">Aug. 2018 – present</div><br/>
            <hr noshade>

            <div style="float:left;"><strong>Chuo University</strong></div><div style="float:right;">Tokyo, Japan</div><br/>
            <div style="float:left;"><strong>Assistant Professor</strong></div><div style="float:right;">Oct. 2014 – Mar. 2015</div><br/>
            <hr noshade>

            <div style="float:left;"><strong>Chuo University</strong></div><div style="float:right;">Tokyo, Japan</div><br/>
            <div style="float:left;"><strong>Associate Researcher</strong></div><div style="float:right;">Apr. 2012 – Sep. 2014</div><br/>
            <hr noshade>

          </div> 


          <div class="tab-pane fade" id="education"><!-- Education -->
            <h2>Education</h2><hr/>
            <div style="float:left;"><strong>Artificial Intelligence Nanodegree, Udacity</strong></div><div style="float:right;">Sep. 2017 – Mar. 2018</div><br/>
            <hr noshade>

            <div style="float:left;"><strong>Deep Learning Foundation Nanodegree, Udacity</strong></div><div style="float:right;">Mar. 2017 – Sep. 2017</div><br/>
            <hr noshade>

            <div style="float:left;"><strong>Machine Learning, Stanford University & Coursera</strong></div><div style="float:right;">Jun. 2013 – Aug. 2013</div><br/>
            <hr noshade>

            <div style="float:left;"><strong>The University of Tokyo</strong></div><div style="float:right;">Tokyo, Japan</div><br/>
            <div style="float:left;"><strong>Ph.D. in Electrical Engineering and Information Systems</strong></div><div style="float:right;">Oct. 2011 – Sep. 2014</div><br/>
            <div style="float:left;">Supervise undergraduate/graduate students</div><div style="float:right;">Sep. 2014</div><br/>
            <div style="float:left;">Thesis, <strong>“High Performance Solid-State Storage Systems with Memory-Aware Software Design”</strong></div><br/>
            <hr noshade>

            <div style="float:left;"><strong>Harbin Institute of Technology</strong></div><div style="float:right;">Harbin, China</div><br/>
            <div style="float:left;"><strong>Master of Engineering in Electrical Engineering and Automation</strong></div><div style="float:right;">Sep. 2009 – July 2011</div><br/>
            <div style="float:left;">Research area: Digital electronic design and digial image processing</div><br/>
            <hr noshade>

            <div style="float:left;"><strong>Harbin Institute of Technology</strong></div><div style="float:right;">Harbin, China</div><br/>
            <div style="float:left;"><strong>Bachelor of Engineering in Electrical Engineering and Automation</strong></div><div style="float:right;">Sep. 2005 – July 2009</div><br/>
            <hr noshade>


          </div> 

          <div class="tab-pane fade" id="publications"><!-- Publications-->
            <h2>Publications</h2><hr/>
            <p align=left style="font-size:1.5em" ><strong>More publications like conferences see <a href="https://scholar.google.com/citations?user=ePUclkIAAAAJ&hl=en">Google Scholar</a></strong></p>
            <p align=left style="font-size:1.5em" ><strong>Journal</strong></p>
            <p align=left><strong>J1. <u>Chao Sun</u></strong>, Kousuke Miyaji, Koh Johguchi, and Ken Takeuchi, “A High Performance and Energy-Efficient Cold Data Eviction Algorithm for 3D-TSV Hybrid ReRAM/MLC NAND SSD,” <i>IEEE Transactions on Circuits and Systems I</i> (<strong>TCAS-I</strong>): <i>Regular Papers</i>, vol. 61, no. 2, pp. 382-392, July 2014.</p>
            <p align=left><strong>J2. <u>Chao Sun</u></strong>, Tomoko Ogura Iwasaki,Takahiro Onagi, Koh Johguchi, and Ken Takeuchi, "Cost, Capacity and Performance Analyses for Hybrid SCM/NAND Flash SSD,” <i>IEEE Transactions on Circuits and Systems I</i> (<strong>TCAS-I</strong>): <i>Regular Papers</i>, vol. 61, no. 8, pp. 2360-2369, August 2014.</p>
            <p align=left><strong>J3. <u>Chao Sun</u></strong>, Asuka Arakawa, Ken Takeuchi, "SEA-SSD: A Storage Engine Assisted SSD with Application-Coupled Simulation Platform," <i>IEEE Transactions on Circuits and Systems I</i> (<strong>TCAS-I</strong>): <i>Regular Papers</i>, 2014. (accepted)</p>
            <p align=left><strong>J4.</strong> Kousuke Miyaji, <strong><u>Chao Sun</u></strong>, Ayumi Soga, and Ken Takeuchi, “Co-Design of Application Software and NAND Flash Memory in Solid-State Drive for Relational Database Storage System,” <i>Japanese Journal of Applied Physics</i> (<strong>JJAP</strong>), vol. 53, no. 4S, pp. 04EE09, April 2014.</p>
            <p align=left><strong>J5.</strong> Chihiro Matsui, <strong><u>Chao Sun</u></strong>, and Ken Takeuchi, “Design of hybrid SSDs with storage class memory and NAND flash memory," <i>Proc. of the IEEE</i>, vol. 105, no. 9, July 2017, pp. 1812­1821. <b>[Invited]</b></p>
            <p align=left><strong>J6.</strong> Minghai Qin, Robert Mateescu, <strong><u>Chao Sun</u></strong>, and Zvonimir Bandic, “Low read latency rewriting codes for multi­level 3D NAND flash," <i>IEEE Communications Letters</i>, vol. 21, no. 7, July 2017, pp. 1477­1480.</p>
            <p align=left><strong>J7.</strong> <strong><u>Chao Sun</u></strong>, Shun Okamoto, Shogo Hachiya, Tomaki Yamada, and Ken Takuechi, “Design guidelines of storage classs memory/flash hybrid solid­state drive considering system architecture, algorithm and workload characteristics," <i>IEEE Transactions on Consumer Electronics</i> (<strong>TCE</strong>), vol. 62, no. 3, October 2016, pp. 267­274.</p>
            <p align=left><strong>J8.</strong> Takahiro Onagi, <strong><u>Chao Sun</u></strong>, and Ken Takeuchi, “Design guidelines of storage class memory based solid­state drives to balance performance, power, endurance and cost,” <i>Japanese Journal of Applied Physics</i> (<strong>JJAP</strong>), vol. 54, no. 4S, 04DE04, April 2015.</p>
            <p align=left><strong>J9.</strong> <strong><u>Chao Sun</u></strong>, Ayumi Soga, Chihiro Matsui, Asuka Arakawa, and Ken Takeuchi, “LBA Scrambler: A NAND Flash Aware Data Management Scheme for High­Performance Solid­State Drives," <i>IEEE Transactions on Very Large Scale Integration Systems</i> (<strong>TVLSI</strong>), vol. 24, no. 1, January 2016, pp. 115­128.</p>
            <p align=left><strong>J10.</strong> Chihiro Matsui, Asuka Arakawa, <strong><u>Chao Sun</u></strong>, and Ken Takeuchi, “Write Order­Based Garbage Collection Scheme for an LBA Scrambler Integrated SSD," <i>IEEE Transactions on Very Large Scale Integration Systems</i> (<strong>TVLSI</strong>), vol. 25, no. 2, August 2016, pp. 510­519.</p>
            <p align=left><strong>J11.</strong> Minghai Qin, <strong><u>Chao Sun</u></strong>, and Dejan Vucinic “Improving robustness of neural networks against bit flipping errors during inference," <i>Journal of Image and Graphics</i>, vol. 6, no. 2, December 2018.</p>
          </div> 

          <div class="tab-pane fade" id="projects"><!-- Project  -->
            <h2>Project</h2><hr/>
            <p align=left><strong>Language/Platform: <u>SystemC/Linux</u></strong></p>
            <p align=left><strong>&Dagger;</strong>Hybrid ReRAM/NAND flash memory SSD</p>
            <p align=left><strong><u>Objective:</u> </strong>Enhance the write performance and endurance, reduce the energy consumption of SSD.</p>
            <p align=left><strong><u>Method:</u> </strong>(1) Propose NAND like interface for ReRAM according to the ReRAM device characteristics.</p>
            <p align=left>(2) Adopt 3D-TSV technology for the SSD system to reduce the IO energy consumption.</p>
            <p align=left>(3) Design data management algorithms to store hot data and random data in ReRAM, cold and sequential data in NAND flash memory.</p>
            <p align=left>(4) Propose cold data eviction (CDE) algorithm to evict cold and less fragmented data from ReRAM to NAND flash memory when ReRAM capacity is small.</p>
            <p align=left><strong><u>Results:</u> </strong>12.6-times performance improvement, 93% energy consumption reduction and 10-times endurance enhancement can be achieved for the financial applications.</p>
            <hr size="15" noshade>

            <p align=left><strong>&Dagger;</strong>SCM capacity and NAND over-provisioning requirement analyses for SCM/NAND hybrid SSD</p>
            <p align=left><strong><u>Objective:</u> </strong>Optimize the memory capacity configurations and chip design to minimize the SSD cost.</p>
            <p align=left><strong><u>Method:</u> </strong>(1) Analyze and categorize the SSD workloads.</p>
            <p align=left>(2) Find the cost-efficient SCM and NAND capacity combination for each SSD workload.</p>
            <p align=left>(3) Optimize the SCM design (latency vs. chip area) for the SCM/NAND hybrid SSD.</p>
            <p align=left>(4) Optimize the NAND organization (NAND block and page sizes) for each SSD workload.</p>
            <p align=left><strong><u>Results:</u> </strong>Find the cost-efficient configurations and chip design guidelines for each workload.</p>
            <hr size= "15" noshade>

            <p align=left><strong>&Dagger;</strong>A storage engine assisted SSD (SEA-SSD) with application-coupled simulation platform</p>
            <p align=left><strong><u>Objective:</u> </strong>Boost the SSD performance for the database application.</p>
            <p align=left><strong><u>Method:</u> </strong>(1) Co-design the storage engine of the database with the SSD controller.</p>
            <p align=left>(2) Pass write hints from the database storage engine to the SSD controller to better classify the dynamic data and static data. By gathering data with similar activity in the same block, the garbage collection efficiency can be improved.</p>
            <p align=left>(3) Develop three platforms (simulator in Synopsys Platform, simulator as a pseudo-device and simulator in application) are developed to evaluate the SSD based computing system.</p>
            <p align=left><strong><u>Results:</u> </strong>11%-24% performance gain, 9%-16% energy consumption reduction and 9%-19% lifetime extension are achieved with SEA-SSD.</p>
            <hr size= "15" noshade>

            <p align=left><strong>&Dagger;</strong>A NAND flash aware middleware: LBA Scrambler</p>
            <p align=left><strong><u>Objective:</u> </strong>Minimize garbage collection overhead in the SSD, which is the bottleneck for write performance.</p>
            <p align=left><strong><u>Method:</u> </strong>Address remapping: remap the writing LBA in the write requests to another logical address space (scrambled LBA: SLBA). The fragmented pages in the next erase block are actively overwritten. As a result, the average number of valid pages in the next erase block can be minimized..</p>
            <p align=left><strong><u>Results:</u> </strong>17%-400% performance improvement, 23%-60% energy consumption reduction and 9%-55% endurance enhancement can be achieved.</p>
            <hr size= "15" noshade>


          </div>
          <div class="tab-pane fade" id="skills"><!-- Skills -->
            <h2>Skills</h2><hr/>
            <p><strong>Programming languages</strong> - C/C++/Python/Verilog HDL/Shell Script/Matlab</p>
            <p><strong>Deep learning frameworks</strong> - Keras/Caffe/Tensorflow/Pytorch</p>
            <p><strong>Hardware</strong> - Computer Architecture, Digital Circuit Design, Digital Signal Processing, Embedded System Design</p>
          </div>
 
          <div class="tab-pane fade" id="patents"><!-- Patents -->
            <h2>Patents</h2><hr/>
            <div align=left> [P1] Chunling Yang, Weiliang Li, Min Zhu, <u>Chao Sun</u>, and Sijiu Liu, "Capacitance tolerance fault detection instrument," CN101776721, 2012 (Grant). </div><br/>
            <div align=left> [P2] Minghai Qin, <u>Chao Sun</u>, and Dejan Vucinic, "Hamming distance based binary representations of numbers," US9912352B1, 2018 (Grant) </div><br/>
            <div align=left> [P3] Pankaj Mehra, Vidyabhushan Mohan, Seung­Hwan Song, Dejan Vucinic, <u>Chao Sun</u>, Minghai Qin, Arup De, "Non­volatile storage system with compute engine to accelerate big data applications," US20180052766A1, 2018 (Filed) </div><br/>
            <div align=left> [P4] Zvonimir Bandic, Minghai Qin, Seung­Hwan Song, and <u>Chao Sun</u>, “Systems and methods for programming data to storage devices,” US9892793B1, 2018 (Grant). </div><br/>
            <div align=left> [P5] Zvonimir Bandic, Seung­Hwan Song, <u>Chao Sun</u>, Minghai Qin, Dejan Vucinic, “Self­virtualization flash memory for solid state drive,” 20180129440A1, 2018 (Filed) </div><br/>
            <div align=left> [P6] Vyacheslav Dubeyko and <u>Chao Sun</u>, “Systems and methods for classifying data in solid state drives,” US10067683B2, 2018 (Grant). </div><br/>
            <div align=left> [P7] <u>Chao Sun</u>, Kosuke Miyaji, and Ken Takeuchi, “Memory controller, data storage device, and memory control method,” US9753652B2, 2017 (Grant ­ PCT patent). </div><br/>
            <div align=left> [P8] <u>Chao Sun</u>, Seung­Hwan Song, Minghai Qin, and Zvonimir Bandic, “Systems and methods for suppressing latency in non­volatile solid state drives,” US20170228191A1, 2017 (Filed). </div><br/>
            <div align=left> [P9] Kosuke Miyaji, <u>Chao Sun</u>, and Ken Takeuchi, “Data storage system and control method thereof,” US20160147652A1, 2016 (Filed – PCT patent) </div><br/>
            <div align=left> [P10] Seung­hwan Song, Won Ho Choi, <u>Chao Sun</u>, and Dejan Vucinic “Storage system and method for non­volatile memory command collision avoidance with explicit tile grouping,” (Filed) </div><br/>
            <div align=left> [P11] <u>Chao Sun</u>, Adam Manzanares, Minghai Qin, Frank Chu, and Dejan Vucinic, “Quality of service aware storage class memory and flash hybrid solid state drive,” (Filed) </div><br/>
            <div align=left> [P12] Zvonimir Bandic, Robert Mateescu, Minghai Qin, and <u>Chao Sun</u>, “Data mapping enabling fast read multi­level 3D NAND to improve lifetime capacity, “ US20180182453A1, 2018 (Filed) </div><br/>
            <div align=left> [P13] <u>Chao Sun</u>, Robert Mateescu, Zvonimir Bandic, and Minghai Qin, “Cell­level realization of burn after reading for NAND flash, ” US 20180165993A1, 2018 (Filed) </div><br/>
            <div align=left> [P14] <u>Chao Sun</u>, Zvonimir Bandic, Dejan Vucinic, and Minghai Qin, “Contention reduction scheduler for NAND flash array with RAID,” US20180173460A1, 2018 (Filed) </div><br/>
            <div align=left> [P15] <u>Chao Sun</u>, Zvonimir Bandic, Minghai Qin, and Seung­hwan Song, “Improving endurance and latency by coding and a Gray mapping for 3D NAND,” (Filed, not shown in USPTO yet) </div><br/>
            <div align=left> [P16] <u>Chao Sun</u>, Zvonimir Bandic, and Minghai Qin, “Read write performance for NAND flash for archival application,” US20180165032A1, 2018 (Filed) </div><br/>
            <div align=left> [P17] <u>Chao Sun</u>, Xinde Hu, Minghai Qin, and Dejan Vucinic, “Solid­state drive stream allocation and mapping,” (Filed, not shown in USPTO yet) </div><br/>
            <div align=left> [P18] Minghai Qin, <u>Chao Sun</u>, Dejan Vucinic, “Using CRCs instead of ECCs to reduce storage overhead of neural networks,” (Filed, not shown in USPTO yet) </div><br/>
            <div align=left> [P19] Minghai Qin, <u>Chao Sun</u>, Dejan Vucinic, “Weight­clustering codes for floating­point numbers and their Binary Representations,” (Filed, not shown in USPTO yet) </div><br/>
            <div align=left> [P20] <u>Chao Sun</u>, Minghai Qin, Dejan Vucinic, “Storing deep neural network weights in non­volatile storage systems using vertical ECC,” (Filed, not shown in USPTO yet) </div><br/>
            <div align=left> [P21] Minghai Qin, Dejan Vucinic, <u>Chao Sun</u>, “Storage of neural networks, ” (Filed) </div><br/>
            <div align=left> [P22] Vyacheslav Dubeyko and <u>Chao Sun</u>, “Data access in data storage device including storage class memory,”
(Filed, not shown in USPTO yet). </div><br/>
            <div align=left> [P23] <u>Chao Sun</u>, Yan Li, Dejan Vucinic, “A data storage method of solid­state drive for AI applications,” (Filed, not
shown in USPTO yet). </div><br/>
            <div align=left> [P24] <u>Chao Sun</u>, Pi­feng Chiu, Dejan Vucinic, “A 3D­NAND flash layer variation aware SSD RAID with SCM
parity,” (Filed, not shown in USPTO yet). </div><br/>
            <div align=left> [P25] <u>Chao Sun</u>, Qingbo Wang, Dejan Vucinic, “Selective deduplication based on data storage device controller
status and media characteristics,” (Filed, not shown in USPTO yet)) </div><br/>
            <div align=left> [P26] <u>Chao Sun</u>, Pi­Feng Chiu, Dejan Vucinic, “A retention­aware data tiering algorithm for hybrid storage arrays,”
(Filed, not shown in USPTO yet) </div><br/>
            <div align=left> [P27] <u>Chao Sun</u>, Xinde Hu, Dejan Vucinic, “A learning apporach based ASE,” (Filed, not shown in USPTO yet) </div><br/>

            <h2>Academy Activities</h2><hr/>
            <div align=left><b> Reviewer: </b> IEEE Journal of Solid State Circuits (JSSC), IEEE Transactions on Electron Devices (TED), IEICE Electronic Express (ELEX), IEICE Transactions, Japanese Journal of Applied Physics (JJAP), International Conference on Massive Storage Systems and Technology (MSST), International Conference on Parallel Processing (ICPP), International Memory Workshop (IMW), IEEE Transactions on Very Large Scale Integration Systems (TVLSI), IEEE Transactions on Computers (TC), Future Generation Computer Systems (FGCS)</div><br/>
            <div align=left><b>Technical Program Committee member: </b> International Workshop on Smart Embedded Systems (SES 2014)</div><br/>
          </div>

          <div class="tab-pane fade" id="download"><!-- Download -->
            <h2>Download</h2><hr/>
            <p><a href="doc/resume.pdf" target="_blank">PDF</a></p>
          </div>

        </div>
      </div> <!-- /.row -->

      <div class="sect-border"></div>

      <h3 id="portfolio" class="subhead">Portfolio</h3>
      <div class="row">
        <div class="col-md-4">
            <a href="https://github.com/suntodai" target="_blank"><img src="img/github.png" height="256" width="256" class="align-center"></a>
        </div> <!-- /.col-md-4 -->
        <div class="col-md-4">
            <a href="http://www.linkedin.com/profile/view?id=189310664" target="_blank"><img src="img/Linkedin_logo.png" height="256" width="256" class="align-center"></a>
        </div> <!-- /.col-md-4 -->
        <div class="col-md-4">
            <a href="https://www.facebook.com/sunchaohit" target="_blank"><img src="img/facebook_logo.gif" height="256" width="256" class="align-center"></a>
        </div> <!-- /.col-md-4 -->
      </div> <!-- /.row -->

      <div class="sect-border"></div>

      <h3 id="contact" class="subhead">Contact Me</h3>
      <div class="row">
        <div class="col-md-10 col-md-offset-1 text-center">
          Chao Sun (孫超)<br/>
          <address>
            Gates Computer Science 231<br/>
            Stanford, CA 94305<br/>
            <a href="mailto:sun@ieee.com">sun@ieee.org</a><br/>
            <br/>
          </address>
        </div> <!-- /.col-md-10 -->
      </div> <!-- /.row -->

      <h3 id="blog" class="subhead"><a href="http://blog.chaosun.org">My blog</a></h3>

    </div> <!-- /.container -->

    <footer>
      <div class="container clearfix">
        <p style="text-align:center">
          Copyright &copy; 後楽寮-Lab237 2013
        </p>
      </div> <!-- /.container -->
    </footer>

    <script src="js/jquery.js"></script>
    <script src="js/bootstrap.min.js"></script>
    <script>
      $(".nav-link").click(function(e) {
        e.preventDefault();
        var link = $(this);
        var href = link.attr("href");
        $("html,body").animate({scrollTop: $(href).offset().top - 80}, 500);
        link.closest(".navbar").find(".navbar-toggle:not(.collapsed)").click();
      });
center    </script>
  </body>
</html>
