# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab\ 5 {C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/MEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:30 on Oct 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5" C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/MEM.sv 
# -- Compiling module MDR_M
# 
# Top level modules:
# 	MDR_M
# End time: 14:32:30 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab\ 5 {C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:30 on Oct 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5" C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 14:32:30 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab\ 5 {C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:30 on Oct 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5" C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 14:32:30 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab\ 5 {C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:30 on Oct 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5" C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 14:32:30 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab\ 5 {C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:30 on Oct 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5" C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:32:30 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab\ 5 {C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/ProgramCounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:30 on Oct 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5" C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/ProgramCounter.sv 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 14:32:31 on Oct 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab\ 5 {C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:31 on Oct 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5" C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 14:32:31 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab\ 5 {C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:31 on Oct 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5" C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:32:31 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:32:31 on Oct 01,2021
# Loading sv_std.std
# Loading work.testbench
# ** Error: (vsim-3033) C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/testbench.sv(14): Instantiation of 'slc3_testtop' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/testbench.sv
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/simulation/modelsim/rtl_work
#             C:/Users/sdimo_000/OneDrive/Documents/Desktop/lab5/ECE-385/Lab 5/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab5_run_msim_rtl_verilog.do PAUSED at line 18
# End time: 14:32:38 on Oct 01,2021, Elapsed time: 0:00:07
# Errors: 1, Warnings: 0
