

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_380_1'
================================================================
* Date:           Sun Oct 12 10:45:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32774|    32774|  0.328 ms|  0.328 ms|  32774|  32774|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_380_1  |    32772|    32772|         6|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i58"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_10 = load i16 %i" [activation_accelerator.cpp:380]   --->   Operation 12 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.10ns)   --->   "%icmp_ln380 = icmp_eq  i16 %i_10, i16 32768" [activation_accelerator.cpp:380]   --->   Operation 14 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%add_ln380 = add i16 %i_10, i16 1" [activation_accelerator.cpp:380]   --->   Operation 16 'add' 'add_ln380' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %for.inc.i58.split, void %for.end.i.exitStub" [activation_accelerator.cpp:380]   --->   Operation 17 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_19_cast = zext i16 %i_10" [activation_accelerator.cpp:380]   --->   Operation 18 'zext' 'i_19_cast' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_19_cast" [activation_accelerator.cpp:380]   --->   Operation 19 'getelementptr' 'x_addr' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%x_load = load i15 %x_addr" [activation_accelerator.cpp:380]   --->   Operation 20 'load' 'x_load' <Predicate = (!icmp_ln380)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %i_19_cast" [activation_accelerator.cpp:380]   --->   Operation 21 'getelementptr' 'y_addr' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%y_load = load i15 %y_addr" [activation_accelerator.cpp:380]   --->   Operation 22 'load' 'y_load' <Predicate = (!icmp_ln380)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln380 = store i16 %add_ln380, i16 %i" [activation_accelerator.cpp:380]   --->   Operation 23 'store' 'store_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%x_load = load i15 %x_addr" [activation_accelerator.cpp:380]   --->   Operation 24 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%y_load = load i15 %y_addr" [activation_accelerator.cpp:380]   --->   Operation 25 'load' 'y_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 26 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:380]   --->   Operation 26 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 27 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:380]   --->   Operation 27 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 28 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:380]   --->   Operation 28 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln380)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [activation_accelerator.cpp:380]   --->   Operation 29 'specloopname' 'specloopname_ln380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %i_19_cast" [activation_accelerator.cpp:380]   --->   Operation 30 'getelementptr' 'x_mask_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (1.23ns)   --->   "%store_ln380 = store i32 %mul_i, i15 %x_mask_addr" [activation_accelerator.cpp:380]   --->   Operation 31 'store' 'store_ln380' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln380 = br void %for.inc.i58" [activation_accelerator.cpp:380]   --->   Operation 32 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:380) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln380', activation_accelerator.cpp:380) [12]  (0.853 ns)
	'store' operation ('store_ln380', activation_accelerator.cpp:380) of variable 'add_ln380', activation_accelerator.cpp:380 on local variable 'i' [24]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:380) on array 'x' [18]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', activation_accelerator.cpp:380) [21]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', activation_accelerator.cpp:380) [21]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', activation_accelerator.cpp:380) [21]  (7.02 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('x_mask_addr', activation_accelerator.cpp:380) [22]  (0 ns)
	'store' operation ('store_ln380', activation_accelerator.cpp:380) of variable 'mul_i', activation_accelerator.cpp:380 on array 'x_mask' [23]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
