

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Wed Apr 10 21:16:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 16 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filt.cpp:10]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:3]   --->   Operation 19 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_V_data_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_keep_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_strb_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_user_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_id_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_dest_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_V_data_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_keep_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_strb_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_user_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_last_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_id_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_dest_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 40 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln16 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10" [filt.cpp:16]   --->   Operation 41 'specaxissidechannel' 'specaxissidechannel_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln16 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11" [filt.cpp:16]   --->   Operation 42 'specaxissidechannel' 'specaxissidechannel_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 0, i32 %i" [filt.cpp:10]   --->   Operation 43 'store' 'store_ln10' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln16 = br void %VITIS_LOOP_30_2" [filt.cpp:16]   --->   Operation 44 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 45 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:25]   --->   Operation 45 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 46 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 47 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 48 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 49 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 50 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 51 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 52 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.72>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%read_coefs = phi i1 0, void %entry, i1 %spec_select323359, void %cleanup.cont" [filt.cpp:60]   --->   Operation 53 'phi' 'read_coefs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [filt.cpp:63]   --->   Operation 54 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (6.72ns)   --->   "%targetBlock = call i1 @filt_Pipeline_VITIS_LOOP_30_2, i32 %i_1, i32 %tmp_data, i32 %gmem, i1 %read_coefs, i64 %c_read, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:63]   --->   Operation 56 'call' 'targetBlock' <Predicate = true> <Delay = 6.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%targetBlock = call i1 @filt_Pipeline_VITIS_LOOP_30_2, i32 %i_1, i32 %tmp_data, i32 %gmem, i1 %read_coefs, i64 %c_read, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:63]   --->   Operation 57 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.34>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%output_signal = phi i1 0, void %entry, i1 %output_signal_1351358, void %cleanup.cont"   --->   Operation 58 'phi' 'output_signal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [filt.cpp:16]   --->   Operation 59 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %targetBlock, void %if.then, void %while.end" [filt.cpp:63]   --->   Operation 61 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.00ns)   --->   "%empty_23 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:35]   --->   Operation 62 'read' 'empty_23' <Predicate = (!targetBlock)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_4 = extractvalue i44 %empty_23" [filt.cpp:35]   --->   Operation 63 'extractvalue' 'tmp_data_4' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_keep_1 = extractvalue i44 %empty_23" [filt.cpp:35]   --->   Operation 64 'extractvalue' 'tmp_keep_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_strb_1 = extractvalue i44 %empty_23" [filt.cpp:35]   --->   Operation 65 'extractvalue' 'tmp_strb_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_user_1 = extractvalue i44 %empty_23" [filt.cpp:35]   --->   Operation 66 'extractvalue' 'tmp_user_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_last_1 = extractvalue i44 %empty_23" [filt.cpp:35]   --->   Operation 67 'extractvalue' 'tmp_last_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_id_1 = extractvalue i44 %empty_23" [filt.cpp:35]   --->   Operation 68 'extractvalue' 'tmp_id_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_dest_1 = extractvalue i44 %empty_23" [filt.cpp:35]   --->   Operation 69 'extractvalue' 'tmp_dest_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 0, i32 %i" [filt.cpp:10]   --->   Operation 70 'store' 'store_ln10' <Predicate = (!targetBlock)> <Delay = 1.82>
ST_5 : Operation 71 [1/1] (1.58ns)   --->   "%br_ln47 = br void %if.then8" [filt.cpp:47]   --->   Operation 71 'br' 'br_ln47' <Predicate = (!targetBlock)> <Delay = 1.58>
ST_5 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln47 = br i1 %output_signal, void %if.end20, void %if.then8" [filt.cpp:47]   --->   Operation 72 'br' 'br_ln47' <Predicate = (targetBlock)> <Delay = 1.58>
ST_5 : Operation 73 [1/1] (2.55ns)   --->   "%read_coefs_2 = icmp_eq  i32 %tmp_data, i32 48879" [filt.cpp:60]   --->   Operation 73 'icmp' 'read_coefs_2' <Predicate = (targetBlock & !output_signal)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln63_1 = add i32 %i_1, i32 4294967295" [filt.cpp:63]   --->   Operation 74 'add' 'add_ln63_1' <Predicate = (targetBlock & !output_signal)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.69ns)   --->   "%i_3 = select i1 %read_coefs_2, i32 %add_ln63_1, i32 %i_1" [filt.cpp:60]   --->   Operation 75 'select' 'i_3' <Predicate = (targetBlock & !output_signal)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %tmp_last, void %if.end20.cleanup.cont_crit_edge, void %while.end35" [filt.cpp:25]   --->   Operation 76 'br' 'br_ln25' <Predicate = (targetBlock & !output_signal)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 %i_3, i32 %i" [filt.cpp:10]   --->   Operation 77 'store' 'store_ln10' <Predicate = (targetBlock & !output_signal & !tmp_last)> <Delay = 1.82>
ST_5 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 78 'br' 'br_ln0' <Predicate = (targetBlock & !output_signal & !tmp_last)> <Delay = 1.58>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [filt.cpp:63]   --->   Operation 79 'load' 'i_load' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %i_load, i2 0" [filt.cpp:50]   --->   Operation 80 'bitconcatenate' 'shl_ln1' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i34 %shl_ln1" [filt.cpp:50]   --->   Operation 81 'sext' 'sext_ln50' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (3.52ns)   --->   "%add_ln50 = add i64 %sext_ln50, i64 %c_read" [filt.cpp:50]   --->   Operation 82 'add' 'add_ln50' <Predicate = (output_signal) | (!targetBlock)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln50, i32 2, i32 63" [filt.cpp:50]   --->   Operation 83 'partselect' 'trunc_ln1' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln50_1 = sext i62 %trunc_ln1" [filt.cpp:50]   --->   Operation 84 'sext' 'sext_ln50_1' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln50_1" [filt.cpp:50]   --->   Operation 85 'getelementptr' 'gmem_addr' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln60)   --->   "%tmp_data_1348 = phi i32 %tmp_data_4, void %if.then, i32 %tmp_data, void %while.end"   --->   Operation 86 'phi' 'tmp_data_1348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_keep_1346 = phi i4 %tmp_keep_1, void %if.then, i4 %tmp_keep, void %while.end"   --->   Operation 87 'phi' 'tmp_keep_1346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_strb_1345 = phi i4 %tmp_strb_1, void %if.then, i4 %tmp_strb, void %while.end"   --->   Operation 88 'phi' 'tmp_strb_1345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_user_1344 = phi i1 %tmp_user_1, void %if.then, i1 %tmp_user, void %while.end"   --->   Operation 89 'phi' 'tmp_user_1344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_last_1342 = phi i1 %tmp_last_1, void %if.then, i1 %tmp_last, void %while.end"   --->   Operation 90 'phi' 'tmp_last_1342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_id_1341 = phi i1 %tmp_id_1, void %if.then, i1 %tmp_id, void %while.end"   --->   Operation 91 'phi' 'tmp_id_1341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_dest_1340 = phi i1 %tmp_dest_1, void %if.then, i1 %tmp_dest, void %while.end"   --->   Operation 92 'phi' 'tmp_dest_1340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [8/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:50]   --->   Operation 93 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 94 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln60 = icmp_eq  i32 %tmp_data_1348, i32 48879" [filt.cpp:60]   --->   Operation 94 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [7/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:50]   --->   Operation 95 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 96 [6/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:50]   --->   Operation 96 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 97 [5/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:50]   --->   Operation 97 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 98 [4/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:50]   --->   Operation 98 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 99 [3/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:50]   --->   Operation 99 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 100 [2/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:50]   --->   Operation 100 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 101 [1/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:50]   --->   Operation 101 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 102 [1/1] (7.30ns)   --->   "%output_data = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [filt.cpp:50]   --->   Operation 102 'read' 'output_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 103 [2/2] (1.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %output_data, i4 %tmp_keep_1346, i4 %tmp_strb_1345, i1 %tmp_user_1344, i1 %tmp_last_1342, i1 %tmp_id_1341, i1 %tmp_dest_1340" [filt.cpp:57]   --->   Operation 103 'write' 'write_ln57' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln63 = add i32 %i_load, i32 4294967295" [filt.cpp:63]   --->   Operation 104 'add' 'add_ln63' <Predicate = (icmp_ln60)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.69ns)   --->   "%select_ln60 = select i1 %icmp_ln60, i32 %add_ln63, i32 %i_load" [filt.cpp:60]   --->   Operation 105 'select' 'select_ln60' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.20>
ST_16 : Operation 106 [1/2] (1.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %output_data, i4 %tmp_keep_1346, i4 %tmp_strb_1345, i1 %tmp_user_1344, i1 %tmp_last_1342, i1 %tmp_id_1341, i1 %tmp_dest_1340" [filt.cpp:57]   --->   Operation 106 'write' 'write_ln57' <Predicate = (output_signal) | (!targetBlock)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %tmp_last_1342, void %if.then8.cleanup.cont_crit_edge, void %while.end35" [filt.cpp:35]   --->   Operation 107 'br' 'br_ln35' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 %select_ln60, i32 %i" [filt.cpp:10]   --->   Operation 108 'store' 'store_ln10' <Predicate = (output_signal & !tmp_last_1342) | (!targetBlock & !tmp_last_1342)> <Delay = 1.82>
ST_16 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 109 'br' 'br_ln0' <Predicate = (output_signal & !tmp_last_1342) | (!targetBlock & !tmp_last_1342)> <Delay = 1.58>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%spec_select323359 = phi i1 %icmp_ln60, void %if.then8.cleanup.cont_crit_edge, i1 %read_coefs_2, void %if.end20.cleanup.cont_crit_edge"   --->   Operation 110 'phi' 'spec_select323359' <Predicate = (output_signal & !tmp_last_1342) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1342)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%output_signal_1351358 = phi i1 1, void %if.then8.cleanup.cont_crit_edge, i1 0, void %if.end20.cleanup.cont_crit_edge"   --->   Operation 111 'phi' 'output_signal_1351358' <Predicate = (output_signal & !tmp_last_1342) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1342)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%i_load_1 = load i32 %i" [filt.cpp:65]   --->   Operation 112 'load' 'i_load_1' <Predicate = (output_signal & !tmp_last_1342) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1342)> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_load_1, i32 1" [filt.cpp:65]   --->   Operation 113 'add' 'i_4' <Predicate = (output_signal & !tmp_last_1342) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1342)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 %i_4, i32 %i" [filt.cpp:10]   --->   Operation 114 'store' 'store_ln10' <Predicate = (output_signal & !tmp_last_1342) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1342)> <Delay = 1.82>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_30_2" [filt.cpp:16]   --->   Operation 115 'br' 'br_ln16' <Predicate = (output_signal & !tmp_last_1342) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1342)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [filt.cpp:95]   --->   Operation 116 'ret' 'ret_ln95' <Predicate = (output_signal & tmp_last_1342) | (targetBlock & !output_signal & tmp_last) | (!targetBlock & tmp_last_1342)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.827ns
The critical path consists of the following:
	'alloca' operation 32 bit ('i', filt.cpp:10) [17]  (0.000 ns)
	'store' operation 0 bit ('store_ln10', filt.cpp:10) of constant 0 on local variable 'i', filt.cpp:10 [43]  (1.827 ns)

 <State 2>: 1.000ns
The critical path consists of the following:
	axis read operation ('empty', filt.cpp:25) on port 'x_V_data_V' (filt.cpp:25) [50]  (1.000 ns)

 <State 3>: 6.728ns
The critical path consists of the following:
	'phi' operation 1 bit ('read_coefs', filt.cpp:60) with incoming values : ('read_coefs', filt.cpp:60) ('icmp_ln60', filt.cpp:60) [46]  (0.000 ns)
	'call' operation 1 bit ('targetBlock', filt.cpp:63) to 'filt_Pipeline_VITIS_LOOP_30_2' [59]  (6.728 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 5.347ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', filt.cpp:10) of constant 0 on local variable 'i', filt.cpp:10 [71]  (1.827 ns)
	'load' operation 32 bit ('i_load', filt.cpp:63) on local variable 'i', filt.cpp:10 [91]  (0.000 ns)
	'add' operation 64 bit ('add_ln50', filt.cpp:50) [94]  (3.520 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_data_req', filt.cpp:50) on port 'gmem' (filt.cpp:50) [98]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_data_req', filt.cpp:50) on port 'gmem' (filt.cpp:50) [98]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_data_req', filt.cpp:50) on port 'gmem' (filt.cpp:50) [98]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_data_req', filt.cpp:50) on port 'gmem' (filt.cpp:50) [98]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_data_req', filt.cpp:50) on port 'gmem' (filt.cpp:50) [98]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_data_req', filt.cpp:50) on port 'gmem' (filt.cpp:50) [98]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_data_req', filt.cpp:50) on port 'gmem' (filt.cpp:50) [98]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_data_req', filt.cpp:50) on port 'gmem' (filt.cpp:50) [98]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('output.data', filt.cpp:50) on port 'gmem' (filt.cpp:50) [99]  (7.300 ns)

 <State 15>: 3.250ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln63', filt.cpp:63) [102]  (2.552 ns)
	'select' operation 32 bit ('select_ln60', filt.cpp:60) [103]  (0.698 ns)

 <State 16>: 6.205ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', filt.cpp:10) of variable 'select_ln60', filt.cpp:60 on local variable 'i', filt.cpp:10 [106]  (1.827 ns)
	'load' operation 32 bit ('i_load_1', filt.cpp:65) on local variable 'i', filt.cpp:10 [111]  (0.000 ns)
	'add' operation 32 bit ('i', filt.cpp:65) [112]  (2.552 ns)
	'store' operation 0 bit ('store_ln10', filt.cpp:10) of variable 'i', filt.cpp:65 on local variable 'i', filt.cpp:10 [113]  (1.827 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
