 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/clk.sdc	  0.22	  vpr	  56.38 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  4	  1	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  57728	  1	  4	  28	  32	  2	  10	  9	  4	  4	  16	  clb	  auto	  17.5 MiB	  0.00	  20	  56.4 MiB	  0.00	  0.00	  2.18276	  0	  0	  2.18276	  0.01	  1.8962e-05	  1.3558e-05	  0.000245191	  0.000217063	  8	  18	  4	  215576	  215576	  5503.53	  343.971	  0.01	  0.00299768	  0.00243283	  12	  4	  18	  18	  422	  145	  2.20417	  2.20417	  0	  0	  0	  0	  6317.10	  394.819	  0.00	  0.00	  0.000845095	  0.000768207	 
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/clk_assign.sdc	  0.27	  vpr	  56.31 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  4	  1	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  57664	  1	  4	  28	  32	  2	  10	  9	  4	  4	  16	  clb	  auto	  17.5 MiB	  0.00	  20	  56.3 MiB	  0.00	  0.00	  2.18276	  0	  0	  2.18276	  0.01	  1.974e-05	  1.4252e-05	  0.000246873	  0.0002189	  8	  18	  4	  215576	  215576	  5503.53	  343.971	  0.01	  0.00244336	  0.00196958	  12	  4	  18	  18	  422	  145	  2.20417	  2.20417	  0	  0	  0	  0	  6317.10	  394.819	  0.00	  0.00	  0.000719288	  0.000650332	 
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/counter_clk.sdc	  0.29	  vpr	  56.34 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  4	  1	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  57696	  1	  4	  28	  32	  2	  10	  9	  4	  4	  16	  clb	  auto	  17.5 MiB	  0.01	  20	  56.3 MiB	  0.00	  0.00	  2.18276	  0	  0	  2.18276	  0.01	  1.9454e-05	  1.4029e-05	  0.000249021	  0.000220542	  8	  18	  4	  215576	  215576	  5503.53	  343.971	  0.01	  0.00264112	  0.00212219	  12	  4	  18	  18	  422	  145	  2.20417	  2.20417	  0	  0	  0	  0	  6317.10	  394.819	  0.00	  0.00	  0.000734735	  0.000667954	 
