(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : prototype_rev3.brd                            )
(    Software Version : 17.2S055                                      )
(    Date/Time        : Tue Feb 01 11:45:08 2022                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'H:\GITHUB\TDP4\PROTOTYPE\allegro'
Design Directory:            'H:/GitHub/TDP4/Prototype/allegro'
Old design name:             'H:/GitHub/TDP4/Prototype/allegro/prototype_rev3.brd'
New design name:             'H:/GitHub/TDP4/Prototype/allegro/prototype_rev3.brd'

CmdLine: netrev.exe -y 1 -i H:\GITHUB\TDP4\PROTOTYPE\allegro H:\GitHub\TDP4\Prototype\allegro\prototype_rev3.brd H:\GitHub\TDP4\Prototype\allegro\prototype_rev3.brd

------ Preparing to read pst files ------

Starting to read H:/GITHUB/TDP4/PROTOTYPE/allegro/pstchip.dat 
   Finished reading H:/GITHUB/TDP4/PROTOTYPE/allegro/pstchip.dat (00:00:00.06)
Starting to read H:/GITHUB/TDP4/PROTOTYPE/allegro/pstxprt.dat 
   Finished reading H:/GITHUB/TDP4/PROTOTYPE/allegro/pstxprt.dat (00:00:00.01)
Starting to read H:/GITHUB/TDP4/PROTOTYPE/allegro/pstxnet.dat 
   Finished reading H:/GITHUB/TDP4/PROTOTYPE/allegro/pstxnet.dat (00:00:00.01)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_17.2/share/local/pcb/modules 

PSMPATH =  Q:/allegro/PCB_LIB/symbols/ 
           . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.2/share/local/pcb/symbols 
           c:/cadence/spb_17.2/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.2/share/pcb/allegrolib/symbols 

PADPATH =  Q:/allegro/PCB_LIB/padstacks/ 
           . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.2/share/local/pcb/padstacks 
           c:/cadence/spb_17.2/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.2/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Feb 1 11:45:08 2022
   DESIGN NAME : 'PROTOTYPE'
   PACKAGING ON May 11 2019 05:12:43

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:02:47
elapsed time  0:00:02

