#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar  2 18:40:18 2021
# Process ID: 9912
# Current directory: C:/Bachelor1/spi/spi_dec
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8272 C:\Bachelor1\spi\spi_dec\spi_dec.xpr
# Log file: C:/Bachelor1/spi/spi_dec/vivado.log
# Journal file: C:/Bachelor1/spi/spi_dec\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Bachelor1/spi/spi_dec/spi_dec.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.289 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_spi_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/spi_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_spi_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_spi_main'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_spi_main_behav xil_defaultlib.tb_spi_main -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_spi_main_behav xil_defaultlib.tb_spi_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_main [spi_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_main
Built simulation snapshot tb_spi_main_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_main_behav -key {Behavioral:sim_1:Functional:tb_spi_main} -tclbatch {tb_spi_main.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
WARNING: Simulation object /tb_sig_synch/UUT/clk was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/input_sig was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/sig_0 was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/q0 was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/q1 was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/q2 was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/q3 was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/q4 was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/synch_sig was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/pos_edge was not found in the design.
WARNING: Simulation object /tb_sig_synch/UUT/neg_edge was not found in the design.
source tb_spi_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.289 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.289 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 45 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 38 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.289 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  2 23:07:50 2021...
