Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jan 30 20:00:53 2024
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sqrt_timing_summary_routed.rpt -pb sqrt_timing_summary_routed.pb -rpx sqrt_timing_summary_routed.rpx -warn_on_violation
| Design       : sqrt
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   61          inf        0.000                      0                   61           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sqrt1/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.871ns  (logic 3.309ns (56.359%)  route 2.562ns (43.641%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE                         0.000     0.000 r  sqrt1/FSM_sequential_present_state_reg[1]/C
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sqrt1/FSM_sequential_present_state_reg[1]/Q
                         net (fo=3, routed)           0.672     1.190    sqrt1/present_state[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     1.314 r  sqrt1/done_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.890     3.204    done_OBUF
    U8                   OBUF (Prop_obuf_I_O)         2.667     5.871 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     5.871    done
    U8                                                                r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/outReg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            root[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.167ns  (logic 3.351ns (64.857%)  route 1.816ns (35.143%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  sqrt2/outReg/q_reg[2]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  sqrt2/outReg/q_reg[2]/Q
                         net (fo=1, routed)           1.816     2.294    root_OBUF[2]
    Y13                  OBUF (Prop_obuf_I_O)         2.873     5.167 r  root_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.167    root[2]
    Y13                                                               r  root[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/outReg/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            root[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.052ns  (logic 3.327ns (65.845%)  route 1.726ns (34.155%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  sqrt2/outReg/q_reg[7]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  sqrt2/outReg/q_reg[7]/Q
                         net (fo=1, routed)           1.726     2.204    root_OBUF[7]
    W11                  OBUF (Prop_obuf_I_O)         2.849     5.052 r  root_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.052    root[7]
    W11                                                               r  root[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/outReg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            root[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.882ns  (logic 3.213ns (65.808%)  route 1.669ns (34.192%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  sqrt2/outReg/q_reg[3]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sqrt2/outReg/q_reg[3]/Q
                         net (fo=1, routed)           1.669     2.187    root_OBUF[3]
    Y12                  OBUF (Prop_obuf_I_O)         2.695     4.882 r  root_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.882    root[3]
    Y12                                                               r  root[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/outReg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            root[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 3.199ns (65.675%)  route 1.672ns (34.325%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  sqrt2/outReg/q_reg[6]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sqrt2/outReg/q_reg[6]/Q
                         net (fo=1, routed)           1.672     2.190    root_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         2.681     4.871 r  root_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.871    root[6]
    Y11                                                               r  root[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/outReg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            root[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.856ns  (logic 3.181ns (65.518%)  route 1.674ns (34.482%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  sqrt2/outReg/q_reg[5]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sqrt2/outReg/q_reg[5]/Q
                         net (fo=1, routed)           1.674     2.192    root_OBUF[5]
    T5                   OBUF (Prop_obuf_I_O)         2.663     4.856 r  root_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.856    root[5]
    T5                                                                r  root[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/outReg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            root[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.794ns  (logic 3.124ns (65.151%)  route 1.671ns (34.849%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  sqrt2/outReg/q_reg[4]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sqrt2/outReg/q_reg[4]/Q
                         net (fo=1, routed)           1.671     2.189    root_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         2.606     4.794 r  root_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.794    root[4]
    U5                                                                r  root[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/outReg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            root[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.781ns  (logic 3.110ns (65.061%)  route 1.670ns (34.939%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  sqrt2/outReg/q_reg[1]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sqrt2/outReg/q_reg[1]/Q
                         net (fo=1, routed)           1.670     2.126    root_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         2.654     4.781 r  root_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.781    root[1]
    V11                                                               r  root[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/outReg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            root[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.700ns  (logic 3.171ns (67.457%)  route 1.530ns (32.543%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  sqrt2/outReg/q_reg[0]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sqrt2/outReg/q_reg[0]/Q
                         net (fo=1, routed)           1.530     2.048    root_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.653     4.700 r  root_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.700    root[0]
    V10                                                               r  root[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sqrt2/delReg/q_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.036ns  (logic 0.956ns (31.478%)  route 2.080ns (68.522%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  clr_IBUF_inst/O
                         net (fo=18, routed)          2.080     3.036    sqrt2/delReg/AR[0]
    SLICE_X0Y12          FDCE                                         f  sqrt2/delReg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sqrt1/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sqrt1/FSM_sequential_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE                         0.000     0.000 r  sqrt1/FSM_sequential_present_state_reg[0]/C
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sqrt1/FSM_sequential_present_state_reg[0]/Q
                         net (fo=4, routed)           0.138     0.302    sqrt1/present_state[0]
    SLICE_X0Y8           FDCE                                         r  sqrt1/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/delReg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sqrt2/outReg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  sqrt2/delReg/q_reg[2]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sqrt2/delReg/q_reg[2]/Q
                         net (fo=12, routed)          0.137     0.278    sqrt2/delReg/L[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  sqrt2/delReg/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.323    sqrt2/outReg/D[5]
    SLICE_X0Y11          FDCE                                         r  sqrt2/outReg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/delReg/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sqrt2/outReg/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  sqrt2/delReg/q_reg[7]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sqrt2/delReg/q_reg[7]/Q
                         net (fo=4, routed)           0.151     0.292    sqrt2/delReg/L[7]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.337 r  sqrt2/delReg/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.337    sqrt2/outReg/D[6]
    SLICE_X0Y11          FDCE                                         r  sqrt2/outReg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/delReg/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sqrt2/outReg/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  sqrt2/delReg/q_reg[7]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sqrt2/delReg/q_reg[7]/Q
                         net (fo=4, routed)           0.151     0.292    sqrt2/delReg/L[7]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.046     0.338 r  sqrt2/delReg/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.338    sqrt2/outReg/D[7]
    SLICE_X0Y11          FDCE                                         r  sqrt2/outReg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/delReg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sqrt2/delReg/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  sqrt2/delReg/q_reg[6]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sqrt2/delReg/q_reg[6]/Q
                         net (fo=4, routed)           0.149     0.313    sqrt2/delReg/L[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  sqrt2/delReg/q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.358    sqrt2/delReg/plusOp[6]
    SLICE_X0Y12          FDCE                                         r  sqrt2/delReg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/delReg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sqrt2/delReg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.767%)  route 0.173ns (45.233%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  sqrt2/delReg/q_reg[5]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sqrt2/delReg/q_reg[5]/Q
                         net (fo=6, routed)           0.173     0.337    sqrt2/delReg/L[5]
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.045     0.382 r  sqrt2/delReg/q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.382    sqrt2/delReg/plusOp[5]
    SLICE_X0Y12          FDCE                                         r  sqrt2/delReg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/delReg/q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sqrt2/delReg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.740%)  route 0.173ns (45.260%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDPE                         0.000     0.000 r  sqrt2/delReg/q_reg[1]/C
    SLICE_X0Y9           FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  sqrt2/delReg/q_reg[1]/Q
                         net (fo=13, routed)          0.173     0.337    sqrt2/delReg/L[1]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  sqrt2/delReg/q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    sqrt2/delReg/q[2]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  sqrt2/delReg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/delReg/q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sqrt2/delReg/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDPE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDPE                         0.000     0.000 r  sqrt2/delReg/q_reg[1]/C
    SLICE_X0Y9           FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  sqrt2/delReg/q_reg[1]/Q
                         net (fo=13, routed)          0.175     0.339    sqrt2/delReg/L[1]
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  sqrt2/delReg/q[0]_i_1/O
                         net (fo=2, routed)           0.000     0.384    sqrt2/delReg/D[0]
    SLICE_X0Y9           FDPE                                         r  sqrt2/delReg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt1/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sqrt1/FSM_sequential_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE                         0.000     0.000 r  sqrt1/FSM_sequential_present_state_reg[0]/C
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sqrt1/FSM_sequential_present_state_reg[0]/Q
                         net (fo=4, routed)           0.185     0.349    sqrt1/present_state[0]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.043     0.392 r  sqrt1/FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    sqrt1/next_state[0]
    SLICE_X0Y8           FDCE                                         r  sqrt1/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt2/delReg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sqrt2/delReg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.419%)  route 0.215ns (53.581%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  sqrt2/delReg/q_reg[2]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sqrt2/delReg/q_reg[2]/Q
                         net (fo=12, routed)          0.215     0.356    sqrt2/delReg/L[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.401 r  sqrt2/delReg/q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    sqrt2/delReg/plusOp[3]
    SLICE_X0Y12          FDCE                                         r  sqrt2/delReg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------





