	component nios_systemv3 is
		port (
			clk_clk                : in  std_logic                    := 'X';             -- clk
			readytotransfer_export : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n          : in  std_logic                    := 'X';             -- reset_n
			startscanning_export   : out std_logic_vector(7 downto 0);                    -- export
			transfer_export        : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component nios_systemv3;

