
Loading design for application trce from file PUF_impl1.ncd.
Design name: top_level
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon May  3 15:04:43 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o PUF_impl1.twr -gui -msgset /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/promote.xml PUF_impl1.ncd PUF_impl1.prf 
Design file:     PUF_impl1.ncd
Preference file: PUF_impl1.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY 90.000000 MHz ;
            1156 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.842ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i1  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_7__i0_i10  (to cpu_fpga_clk_c +)
                   FF                        BUFF_7__i0_i11

   Delay:               6.056ns  (21.7% logic, 78.3% route), 3 logic levels.

 Constraint Details:

      6.056ns physical path delay SLICE_128 to SLICE_357 meets
     11.111ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 10.898ns) by 4.842ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25C.CLK to     R21C25C.Q1 SLICE_128 (from cpu_fpga_clk_c)
ROUTE        78     1.365     R21C25C.Q1 to     R19C23C.D0 address_1
CTOF_DEL    ---     0.452     R19C23C.D0 to     R19C23C.F0 SLICE_239
ROUTE         4     1.421     R19C23C.F0 to     R21C19B.D0 n2692
CTOF_DEL    ---     0.452     R21C19B.D0 to     R21C19B.F0 SLICE_244
ROUTE         8     1.957     R21C19B.F0 to     R18C24D.CE cpu_fpga_clk_c_enable_122 (to cpu_fpga_clk_c)
                  --------
                    6.056   (21.7% logic, 78.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C25C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R18C24D.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.959ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i0  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_7__i0_i10  (to cpu_fpga_clk_c +)
                   FF                        BUFF_7__i0_i11

   Delay:               5.939ns  (22.1% logic, 77.9% route), 3 logic levels.

 Constraint Details:

      5.939ns physical path delay SLICE_128 to SLICE_357 meets
     11.111ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 10.898ns) by 4.959ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25C.CLK to     R21C25C.Q0 SLICE_128 (from cpu_fpga_clk_c)
ROUTE       122     1.248     R21C25C.Q0 to     R19C23C.C0 address_0
CTOF_DEL    ---     0.452     R19C23C.C0 to     R19C23C.F0 SLICE_239
ROUTE         4     1.421     R19C23C.F0 to     R21C19B.D0 n2692
CTOF_DEL    ---     0.452     R21C19B.D0 to     R21C19B.F0 SLICE_244
ROUTE         8     1.957     R21C19B.F0 to     R18C24D.CE cpu_fpga_clk_c_enable_122 (to cpu_fpga_clk_c)
                  --------
                    5.939   (22.1% logic, 77.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C25C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R18C24D.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i0  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_9__i0_i2  (to cpu_fpga_clk_c +)
                   FF                        BUFF_9__i0_i3

   Delay:               5.858ns  (22.4% logic, 77.6% route), 3 logic levels.

 Constraint Details:

      5.858ns physical path delay SLICE_128 to SLICE_369 meets
     11.111ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 10.898ns) by 5.040ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25C.CLK to     R21C25C.Q0 SLICE_128 (from cpu_fpga_clk_c)
ROUTE       122     1.394     R21C25C.Q0 to     R22C23D.B1 address_0
CTOF_DEL    ---     0.452     R22C23D.B1 to     R22C23D.F1 SLICE_242
ROUTE         4     0.963     R22C23D.F1 to     R22C19D.D1 n5
CTOF_DEL    ---     0.452     R22C19D.D1 to     R22C19D.F1 SLICE_247
ROUTE         8     2.188     R22C19D.F1 to     R17C15B.CE cpu_fpga_clk_c_enable_92 (to cpu_fpga_clk_c)
                  --------
                    5.858   (22.4% logic, 77.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C25C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R17C15B.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.070ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i4  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_9__i0_i2  (to cpu_fpga_clk_c +)
                   FF                        BUFF_9__i0_i3

   Delay:               5.792ns  (22.7% logic, 77.3% route), 3 logic levels.

 Constraint Details:

      5.792ns physical path delay SLICE_139 to SLICE_369 meets
     11.111ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 10.862ns) by 5.070ns

 Physical Path Details:

      Data path SLICE_139 to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C25A.CLK to     R19C25A.Q1 SLICE_139 (from cpu_fpga_clk_c)
ROUTE         2     0.685     R19C25A.Q1 to     R19C23A.C1 n1790
CTOF_DEL    ---     0.452     R19C23A.C1 to     R19C23A.F1 SLICE_240
ROUTE        17     1.606     R19C23A.F1 to     R22C19D.C1 n3534
CTOF_DEL    ---     0.452     R22C19D.C1 to     R22C19D.F1 SLICE_247
ROUTE         8     2.188     R22C19D.F1 to     R17C15B.CE cpu_fpga_clk_c_enable_92 (to cpu_fpga_clk_c)
                  --------
                    5.792   (22.7% logic, 77.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R17C15B.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.085ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i0  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_4__i0_i14  (to cpu_fpga_clk_c +)
                   FF                        BUFF_4__i0_i15

   Delay:               5.777ns  (22.7% logic, 77.3% route), 3 logic levels.

 Constraint Details:

      5.777ns physical path delay SLICE_128 to SLICE_335 meets
     11.111ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 10.862ns) by 5.085ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25C.CLK to     R21C25C.Q0 SLICE_128 (from cpu_fpga_clk_c)
ROUTE       122     1.642     R21C25C.Q0 to     R22C19B.C0 address_0
CTOF_DEL    ---     0.452     R22C19B.C0 to     R22C19B.F0 SLICE_238
ROUTE         4     0.900     R22C19B.F0 to     R22C19D.B0 n5_adj_1
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SLICE_247
ROUTE         8     1.922     R22C19D.F0 to     R21C24C.CE cpu_fpga_clk_c_enable_167 (to cpu_fpga_clk_c)
                  --------
                    5.777   (22.7% logic, 77.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C25C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C24C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i4  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_0__i0_i11  (to cpu_fpga_clk_c +)
                   FF                        BUFF_0__i0_i10

   Delay:               5.755ns  (22.8% logic, 77.2% route), 3 logic levels.

 Constraint Details:

      5.755ns physical path delay SLICE_139 to SLICE_240 meets
     11.111ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 10.862ns) by 5.107ns

 Physical Path Details:

      Data path SLICE_139 to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C25A.CLK to     R19C25A.Q1 SLICE_139 (from cpu_fpga_clk_c)
ROUTE         2     0.685     R19C25A.Q1 to     R19C23A.C1 n1790
CTOF_DEL    ---     0.452     R19C23A.C1 to     R19C23A.F1 SLICE_240
ROUTE        17     1.872     R19C23A.F1 to     R22C19A.D0 n3534
CTOF_DEL    ---     0.452     R22C19A.D0 to     R22C19A.F0 SLICE_243
ROUTE         8     1.885     R22C19A.F0 to     R19C23A.CE cpu_fpga_clk_c_enable_227 (to cpu_fpga_clk_c)
                  --------
                    5.755   (22.8% logic, 77.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R19C23A.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i1  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_3__i0_i0  (to cpu_fpga_clk_c +)
                   FF                        BUFF_3__i0_i1

   Delay:               5.748ns  (22.8% logic, 77.2% route), 3 logic levels.

 Constraint Details:

      5.748ns physical path delay SLICE_128 to SLICE_320 meets
     11.111ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 10.862ns) by 5.114ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25C.CLK to     R21C25C.Q1 SLICE_128 (from cpu_fpga_clk_c)
ROUTE        78     1.365     R21C25C.Q1 to     R19C23C.D0 address_1
CTOF_DEL    ---     0.452     R19C23C.D0 to     R19C23C.F0 SLICE_239
ROUTE         4     0.869     R19C23C.F0 to     R19C23A.A0 n2692
CTOF_DEL    ---     0.452     R19C23A.A0 to     R19C23A.F0 SLICE_240
ROUTE         8     2.201     R19C23A.F0 to     R23C19D.CE cpu_fpga_clk_c_enable_182 (to cpu_fpga_clk_c)
                  --------
                    5.748   (22.8% logic, 77.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C25C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R23C19D.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i1  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_9__i0_i2  (to cpu_fpga_clk_c +)
                   FF                        BUFF_9__i0_i3

   Delay:               5.779ns  (22.7% logic, 77.3% route), 3 logic levels.

 Constraint Details:

      5.779ns physical path delay SLICE_128 to SLICE_369 meets
     11.111ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 10.898ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25C.CLK to     R21C25C.Q1 SLICE_128 (from cpu_fpga_clk_c)
ROUTE        78     1.315     R21C25C.Q1 to     R22C23D.A1 address_1
CTOF_DEL    ---     0.452     R22C23D.A1 to     R22C23D.F1 SLICE_242
ROUTE         4     0.963     R22C23D.F1 to     R22C19D.D1 n5
CTOF_DEL    ---     0.452     R22C19D.D1 to     R22C19D.F1 SLICE_247
ROUTE         8     2.188     R22C19D.F1 to     R17C15B.CE cpu_fpga_clk_c_enable_92 (to cpu_fpga_clk_c)
                  --------
                    5.779   (22.7% logic, 77.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C25C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R17C15B.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i0  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_0__i0_i11  (to cpu_fpga_clk_c +)
                   FF                        BUFF_0__i0_i10

   Delay:               5.754ns  (22.8% logic, 77.2% route), 3 logic levels.

 Constraint Details:

      5.754ns physical path delay SLICE_128 to SLICE_240 meets
     11.111ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 10.898ns) by 5.144ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25C.CLK to     R21C25C.Q0 SLICE_128 (from cpu_fpga_clk_c)
ROUTE       122     1.642     R21C25C.Q0 to     R22C19B.C0 address_0
CTOF_DEL    ---     0.452     R22C19B.C0 to     R22C19B.F0 SLICE_238
ROUTE         4     0.914     R22C19B.F0 to     R22C19A.B0 n5_adj_1
CTOF_DEL    ---     0.452     R22C19A.B0 to     R22C19A.F0 SLICE_243
ROUTE         8     1.885     R22C19A.F0 to     R19C23A.CE cpu_fpga_clk_c_enable_227 (to cpu_fpga_clk_c)
                  --------
                    5.754   (22.8% logic, 77.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C25C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R19C23A.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.184ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i1  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        BUFF_14__i0_i2  (to cpu_fpga_clk_c +)
                   FF                        BUFF_14__i0_i3

   Delay:               5.714ns  (23.0% logic, 77.0% route), 3 logic levels.

 Constraint Details:

      5.714ns physical path delay SLICE_128 to SLICE_289 meets
     11.111ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 10.898ns) by 5.184ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_289:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25C.CLK to     R21C25C.Q1 SLICE_128 (from cpu_fpga_clk_c)
ROUTE        78     1.315     R21C25C.Q1 to     R22C23B.A1 address_1
CTOF_DEL    ---     0.452     R22C23B.A1 to     R22C23B.F1 SLICE_241
ROUTE         4     1.240     R22C23B.F1 to     R21C20B.D1 n5_adj_2
CTOF_DEL    ---     0.452     R21C20B.D1 to     R21C20B.F1 SLICE_245
ROUTE         8     1.846     R21C20B.F1 to     R18C15C.CE cpu_fpga_clk_c_enable_260 (to cpu_fpga_clk_c)
                  --------
                    5.714   (23.0% logic, 77.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.190       49.PADDI to    R21C25C.CLK cpu_fpga_clk_c
                  --------
                    2.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     2.226       49.PADDI to    R18C15C.CLK cpu_fpga_clk_c
                  --------
                    2.226   (0.0% logic, 100.0% route), 0 logic levels.

Report:  159.515MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 90.000000 MHz ;               |   90.000 MHz|  159.515 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: cpu_fpga_clk_c   Source: cpu_fpga_clk.PAD   Loads: 142
   Covered under: FREQUENCY 90.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1156 paths, 1 nets, and 979 connections (61.38% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon May  3 15:04:43 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o PUF_impl1.twr -gui -msgset /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/promote.xml PUF_impl1.ncd PUF_impl1.prf 
Design file:     PUF_impl1.ncd
Preference file: PUF_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY 90.000000 MHz ;
            1156 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i4  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        STATE_FSM_i4  (to cpu_fpga_clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_139 to SLICE_139 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_139 to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25A.CLK to     R19C25A.Q1 SLICE_139 (from cpu_fpga_clk_c)
ROUTE         2     0.132     R19C25A.Q1 to     R19C25A.A1 n1790
CTOF_DEL    ---     0.101     R19C25A.A1 to     R19C25A.F1 SLICE_139
ROUTE         1     0.000     R19C25A.F1 to    R19C25A.DI1 n2661 (to cpu_fpga_clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i2  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        STATE_FSM_i2  (to cpu_fpga_clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_141 to SLICE_141 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_141 to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25C.CLK to     R19C25C.Q0 SLICE_141 (from cpu_fpga_clk_c)
ROUTE         2     0.132     R19C25C.Q0 to     R19C25C.A0 n1792
CTOF_DEL    ---     0.101     R19C25C.A0 to     R19C25C.F0 SLICE_141
ROUTE         1     0.000     R19C25C.F0 to    R19C25C.DI0 n26 (to cpu_fpga_clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25C.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25C.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i5  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        STATE_FSM_i5  (to cpu_fpga_clk_c +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_139 to SLICE_139 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_139 to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25A.CLK to     R19C25A.Q0 SLICE_139 (from cpu_fpga_clk_c)
ROUTE        11     0.135     R19C25A.Q0 to     R19C25A.A0 n1789
CTOF_DEL    ---     0.101     R19C25A.A0 to     R19C25A.F0 SLICE_139
ROUTE         1     0.000     R19C25A.F0 to    R19C25A.DI0 n13 (to cpu_fpga_clk_c)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i5  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        STATE_FSM_i2  (to cpu_fpga_clk_c +)

   Delay:               0.372ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay SLICE_139 to SLICE_141 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.385ns

 Physical Path Details:

      Data path SLICE_139 to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25A.CLK to     R19C25A.Q0 SLICE_139 (from cpu_fpga_clk_c)
ROUTE        11     0.138     R19C25A.Q0 to     R19C25C.D0 n1789
CTOF_DEL    ---     0.101     R19C25C.D0 to     R19C25C.F0 SLICE_141
ROUTE         1     0.000     R19C25C.F0 to    R19C25C.DI0 n26 (to cpu_fpga_clk_c)
                  --------
                    0.372   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25C.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i3  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        STATE_FSM_i4  (to cpu_fpga_clk_c +)

   Delay:               0.383ns  (61.1% logic, 38.9% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay SLICE_140 to SLICE_139 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.396ns

 Physical Path Details:

      Data path SLICE_140 to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25B.CLK to     R19C25B.Q0 SLICE_140 (from cpu_fpga_clk_c)
ROUTE         4     0.149     R19C25B.Q0 to     R19C25A.C1 n1791
CTOF_DEL    ---     0.101     R19C25A.C1 to     R19C25A.F1 SLICE_139
ROUTE         1     0.000     R19C25A.F1 to    R19C25A.DI1 n2661 (to cpu_fpga_clk_c)
                  --------
                    0.383   (61.1% logic, 38.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25B.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i3  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        STATE_FSM_i5  (to cpu_fpga_clk_c +)

   Delay:               0.383ns  (61.1% logic, 38.9% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay SLICE_140 to SLICE_139 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.396ns

 Physical Path Details:

      Data path SLICE_140 to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25B.CLK to     R19C25B.Q0 SLICE_140 (from cpu_fpga_clk_c)
ROUTE         4     0.149     R19C25B.Q0 to     R19C25A.C0 n1791
CTOF_DEL    ---     0.101     R19C25A.C0 to     R19C25A.F0 SLICE_139
ROUTE         1     0.000     R19C25A.F0 to    R19C25A.DI0 n13 (to cpu_fpga_clk_c)
                  --------
                    0.383   (61.1% logic, 38.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25B.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.452ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i5  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        cpu_fpga_bus_d__i11  (to cpu_fpga_clk_c +)
                   FF                        cpu_fpga_bus_d__i10

   Delay:               0.395ns  (33.7% logic, 66.3% route), 1 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_139 to SLICE_135 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.452ns

 Physical Path Details:

      Data path SLICE_139 to SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25A.CLK to     R19C25A.Q0 SLICE_139 (from cpu_fpga_clk_c)
ROUTE        11     0.262     R19C25A.Q0 to    R19C23D.LSR n1789 (to cpu_fpga_clk_c)
                  --------
                    0.395   (33.7% logic, 66.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C23D.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.459ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i2  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        STATE_FSM_i3  (to cpu_fpga_clk_c +)

   Delay:               0.446ns  (52.5% logic, 47.5% route), 2 logic levels.

 Constraint Details:

      0.446ns physical path delay SLICE_141 to SLICE_140 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.459ns

 Physical Path Details:

      Data path SLICE_141 to SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25C.CLK to     R19C25C.Q0 SLICE_141 (from cpu_fpga_clk_c)
ROUTE         2     0.212     R19C25C.Q0 to     R19C25B.A0 n1792
CTOF_DEL    ---     0.101     R19C25B.A0 to     R19C25B.F0 SLICE_140
ROUTE         1     0.000     R19C25B.F0 to    R19C25B.DI0 n2655 (to cpu_fpga_clk_c)
                  --------
                    0.446   (52.5% logic, 47.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25C.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25B.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.558ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              STATE_FSM_i5  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        cpu_fpga_bus_d__i7  (to cpu_fpga_clk_c +)
                   FF                        cpu_fpga_bus_d__i6

   Delay:               0.501ns  (26.5% logic, 73.5% route), 1 logic levels.

 Constraint Details:

      0.501ns physical path delay SLICE_139 to SLICE_133 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.558ns

 Physical Path Details:

      Data path SLICE_139 to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25A.CLK to     R19C25A.Q0 SLICE_139 (from cpu_fpga_clk_c)
ROUTE        11     0.368     R19C25A.Q0 to    R19C19A.LSR n1789 (to cpu_fpga_clk_c)
                  --------
                    0.501   (26.5% logic, 73.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C25A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.880       49.PADDI to    R19C19A.CLK cpu_fpga_clk_c
                  --------
                    0.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.578ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              address_i0_i3  (from cpu_fpga_clk_c +)
   Destination:    FF         Data in        cpu_fpga_bus_d__i15  (to cpu_fpga_clk_c +)

   Delay:               0.565ns  (41.4% logic, 58.6% route), 2 logic levels.

 Constraint Details:

      0.565ns physical path delay SLICE_129 to SLICE_137 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.578ns

 Physical Path Details:

      Data path SLICE_129 to SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C25B.CLK to     R21C25B.Q1 SLICE_129 (from cpu_fpga_clk_c)
ROUTE        32     0.331     R21C25B.Q1 to     R22C24D.A1 address_3
CTOF_DEL    ---     0.101     R22C24D.A1 to     R22C24D.F1 SLICE_137
ROUTE         1     0.000     R22C24D.F1 to    R22C24D.DI1 cpu_fpga_bus_d_15_N_570_15 (to cpu_fpga_clk_c)
                  --------
                    0.565   (41.4% logic, 58.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cpu_fpga_clk to SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.862       49.PADDI to    R21C25B.CLK cpu_fpga_clk_c
                  --------
                    0.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cpu_fpga_clk to SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       142     0.862       49.PADDI to    R22C24D.CLK cpu_fpga_clk_c
                  --------
                    0.862   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 90.000000 MHz ;               |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: cpu_fpga_clk_c   Source: cpu_fpga_clk.PAD   Loads: 142
   Covered under: FREQUENCY 90.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1156 paths, 1 nets, and 979 connections (61.38% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

