$date
	Mon Jul 22 16:24:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_regfile $end
$var wire 32 ! rs2_data [31:0] $end
$var wire 32 " rs1_data [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 32 % rd_data [31:0] $end
$var reg 5 & rs1 [4:0] $end
$var reg 5 ' rs2 [4:0] $end
$var reg 1 ( we $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 5 ) rd [4:0] $end
$var wire 32 * rd_data [31:0] $end
$var wire 5 + rs1 [4:0] $end
$var wire 5 , rs2 [4:0] $end
$var wire 1 ( we $end
$var reg 32 - rs1_data [31:0] $end
$var reg 32 . rs2_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
bx -
b1 ,
b10000 +
b10010001101000101011001111000 *
b1010 )
1(
b1 '
b10000 &
b10010001101000101011001111000 %
b1010 $
0#
bx "
bx !
$end
#5000
1#
#10000
b10010001101000101011001111000 "
b10010001101000101011001111000 -
0#
b11111111111111111111111111111111 %
b11111111111111111111111111111111 *
b111 $
b111 )
b10 '
b10 ,
b1010 &
b1010 +
#15000
1#
#20000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 .
b0 "
b0 -
0#
b10001000100010001000100010001 %
b10001000100010001000100010001 *
b10001 $
b10001 )
b111 '
b111 ,
b0 &
b0 +
0(
#25000
1#
#30000
b10010001101000101011001111000 !
b10010001101000101011001111000 .
bx "
bx -
0#
b100010001000100010001000100010 %
b100010001000100010001000100010 *
b1110 $
b1110 )
b1010 '
b1010 ,
b10001 &
b10001 +
1(
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
