*****************************************************************

  Operator  [gopHSST]

  Author    [liujiao]

  Revision History:

 ********************************************************************************/
gate
operator gopHSST
{
    parameter
    (
        string CP_GRSN_DIS = "FALSE",
        string CP_HSST_EN = "FALSE",
        string CP_CFG_RSTN = "FALSE",
        int CP_LANE0_PCS_SLAVE = 0,
        int CP_LANE1_PCS_SLAVE = 0,
        int CP_LANE2_PCS_SLAVE = 0,
        //int CP_LANE0_CLK_RX_SEL = 1,
        //int CP_LANE0_CLK_TX_SEL = 1,
        //int CP_LANE1_CLK_RX_SEL = 1,
        //int CP_LANE1_CLK_TX_SEL = 1,
        //int CP_LANE2_CLK_RX_SEL = 1,
        //int CP_LANE2_CLK_TX_SEL = 1,
        //int CP_LANE3_CLK_RX_SEL = 1,
        //int CP_LANE3_CLK_TX_SEL = 1,
        //int CP_PD_CLK_GB = 0,
        //int CP_LANE0_PLL_LOCK_SEL = 0,
        //int CP_LANE1_PLL_LOCK_SEL = 0,
        //int CP_LANE2_PLL_LOCK_SEL = 0,
        //int CP_LANE3_PLL_LOCK_SEL = 0,
        //int CP_LANE0_PLL_REF_SEL = 0,
        //int CP_LANE1_PLL_REF_SEL = 0,
        //int CP_LANE2_PLL_REF_SEL = 0,
        //int CP_LANE3_PLL_REF_SEL = 0,
        int CP_LANE0_MUX_BIAS = 2,
        int CP_LANE0_PD_CLK = 0,
        int CP_LANE1_MUX_BIAS = 2,
        int CP_LANE1_PD_CLK = 0,
        int CP_LANE2_MUX_BIAS = 2,
        int CP_LANE2_PD_CLK = 0,
        int CP_LANE3_MUX_BIAS = 2,
        int CP_LANE3_PD_CLK = 0,
        int CP_LANE0_REG_SYNC = 0,
        int CP_LANE0_REG_SYNC_OW = 0,
        int CP_LANE1_REG_SYNC = 0,
        int CP_LANE1_REG_SYNC_OW = 0,
        int CP_LANE2_REG_SYNC = 0,
        int CP_LANE2_REG_SYNC_OW = 0,
        int CP_LANE3_REG_SYNC = 0,
        int CP_LANE3_REG_SYNC_OW = 0,
        int CP_LANE0_PLL_LOCK_OW = 0,
        int CP_LANE0_PLL_LOCK_OW_EN = 0,
        int CP_LANE1_PLL_LOCK_OW = 0,
        int CP_LANE1_PLL_LOCK_OW_EN = 0,
        int CP_LANE2_PLL_LOCK_OW = 0,
        int CP_LANE2_PLL_LOCK_OW_EN = 0,
        int CP_LANE3_PLL_LOCK_OW = 0,
        int CP_LANE3_PLL_LOCK_OW_EN = 0,
        int CP_PLL0_TX_SYNCK_SEL = 1,
        int CP_PLL1_TX_SYNCK_SEL = 1,
        //int CP_LANE0_SYNC_SEL = 0,
        //int CP_LANE1_SYNC_SEL = 0,
        //int CP_LANE2_SYNC_SEL = 0,
        //int CP_LANE3_SYNC_SEL = 0,
        //int CP_LANE0_PMA_RATE_CHANGE_ON_SEL = 0,
        //int CP_LANE1_PMA_RATE_CHANGE_ON_SEL = 0,
        //int CP_LANE2_PMA_RATE_CHANGE_ON_SEL = 0,
        //int CP_LANE3_PMA_RATE_CHANGE_ON_SEL = 0,
        //int CP_LANE0_PLL_PD_SEL = 0,
        //int CP_LANE1_PLL_PD_SEL = 0,
        //int CP_LANE2_PLL_PD_SEL = 0,
        //int CP_LANE3_PLL_PD_SEL = 0,
        //int CP_LANE0_PLL_RST_SEL = 0,
        //int CP_LANE1_PLL_RST_SEL = 0,
        //int CP_LANE2_PLL_RST_SEL = 0,
        //int CP_LANE3_PLL_RST_SEL = 0,
        int CP_PLL0_TX_SYNCK_PD = 0,
        int CP_PLL1_TX_SYNCK_PD = 0,
        int CP_PMA_PLL_REG_BG_TRIM = 2,
        int CP_PMA_PLL_REG_IBUP_A1 = 262143,
        int CP_PMA_PLL_REG_IBUP_A2 = 0,
        int CP_PMA_PLL_REG_IBUP_PD = 0,
        string CP_PMA_PLL_REG_V2I_BIAS_SEL = "FALSE",
        string CP_PMA_PLL_REG_V2I_EN = "TRUE",
        int CP_PMA_PLL_REG_V2I_TB_SEL = 0,
        //int CP_PLL0_TXPCLK_PLL_SEL = 0,
        //int CP_PLL1_TXPCLK_PLL_SEL = 0,
        int CP_PLL0_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL = 1,
        int CP_PLL1_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL = 1,
        //int CP_PLL0_PMA_PLL_REG_CML_REFCLK_PD = 0,
        //int CP_PLL1_PMA_PLL_REG_CML_REFCLK_PD = 0,
        //int CP_PLL0_PMA_PLL_REG_CML_CLK_OUT_EN = 1,
        //int CP_PLL1_PMA_PLL_REG_CML_CLK_OUT_EN = 1,
        //int CP_PLL0_PMA_PLL_REG_REFCLK_SEL = 1,
        //int CP_PLL1_PMA_PLL_REG_REFCLK_SEL = 1,
        string CP_LANE0_PCS_BYPASS_WORD_ALIGN = "FALSE",
        string CP_LANE0_PCS_BYPASS_DENC = "FALSE",
        string CP_LANE0_PCS_BYPASS_BONDING = "FALSE",
        string CP_LANE0_PCS_BYPASS_CTC = "FALSE",
        string CP_LANE0_PCS_BYPASS_GEAR = "FALSE",
        string CP_LANE0_PCS_BYPASS_BRIDGE = "FALSE",
        string CP_LANE0_PCS_BYPASS_BRIDGE_FIFO = "FALSE",
        string CP_LANE0_PCS_DATA_MODE = "X8",
        string CP_LANE0_PCS_RX_POLARITY_INV = "DELAY",
        string CP_LANE0_PCS_ALIGN_MODE = "1GB",
        string CP_LANE0_PCS_SAMP_16B = "X20",
        string CP_LANE0_PCS_FARLP_PWR_REDUCTION = "FALSE",
        int CP_LANE0_PCS_COMMA_REG0 = 0,
        int CP_LANE0_PCS_COMMA_MASK = 0,
        string CP_LANE0_PCS_CEB_MODE = "10GB",
        string CP_LANE0_PCS_CTC_MODE = "1SKIP",
        int CP_LANE0_PCS_A_REG = 0,
        string CP_LANE0_PCS_GE_AUTO_EN = "FALSE",
        int CP_LANE0_PCS_SKIP_REG0 = 0,
        int CP_LANE0_PCS_SKIP_REG1 = 0,
        int CP_LANE0_PCS_SKIP_REG2 = 0,
        int CP_LANE0_PCS_SKIP_REG3 = 0,
        string CP_LANE0_PCS_DEC_DUAL = "FALSE",
        string CP_LANE0_PCS_SPLIT = "FALSE",
        string CP_LANE0_PCS_FIFOFLAG_CTC = "FALSE",
        string CP_LANE0_PCS_COMMA_DET_MODE = "COMMA_PATTERN",
        string CP_LANE0_PCS_ERRDETECT_SILENCE = "FALSE",
        string CP_LANE0_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        string CP_LANE0_PCS_PCS_RCLK_SEL = "PMA_RCLK",
        string CP_LANE0_PCS_CB_RCLK_SEL = "PMA_RCLK",
        string CP_LANE0_PCS_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string CP_LANE0_PCS_RCLK_POLINV = "RCLK",
        string CP_LANE0_PCS_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string CP_LANE0_PCS_PCS_RCLK_EN = "FALSE",
        string CP_LANE0_PCS_CB_RCLK_EN = "FALSE",
        string CP_LANE0_PCS_AFTER_CTC_RCLK_EN = "FALSE",
        string CP_LANE0_PCS_AFTER_CTC_RCLK_EN_GB = "FALSE",
        string CP_LANE0_PCS_PCS_RX_RSTN = "FALSE",
        string CP_LANE0_PCS_PCIE_SLAVE = "MASTER",
        string CP_LANE0_PCS_RX_64B66B_67B = "NORMAL",
        string CP_LANE0_PCS_RX_BRIDGE_CLK_POLINV = "RX_BRIDGE_CLK",
        string CP_LANE0_PCS_PCS_CB_RSTN = "FALSE",
        string CP_LANE0_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        string CP_LANE0_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        string CP_LANE0_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        string CP_LANE0_PCS_TX_BYPASS_GEAR = "FALSE",
        string CP_LANE0_PCS_TX_BYPASS_ENC = "FALSE",
        string CP_LANE0_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        string CP_LANE0_PCS_TX_GEAR_SPLIT = "FALSE",
        string CP_LANE0_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int CP_LANE0_PCS_TX_BIT_SLIP_CYCLES = 0,
        string CP_LANE0_PCS_INT_TX_MASK_0 = "FALSE",
        string CP_LANE0_PCS_INT_TX_MASK_1 = "FALSE",
        string CP_LANE0_PCS_INT_TX_MASK_2 = "FALSE",
        string CP_LANE0_PCS_INT_TX_CLR_0 = "FALSE",
        string CP_LANE0_PCS_INT_TX_CLR_1 = "FALSE",
        string CP_LANE0_PCS_INT_TX_CLR_2 = "FALSE",
        string CP_LANE0_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string CP_LANE0_PCS_TX_PCS_CLK_EN_SEL = "FALSE",
        string CP_LANE0_PCS_TX_BRIDGE_TCLK_SEL = "PCS_TCLK",
        string CP_LANE0_PCS_TX_TCLK_POLINV = "TCLK",
        string CP_LANE0_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        string CP_LANE0_PCS_TX_PCS_TX_RSTN = "FALSE",
        string CP_LANE0_PCS_TX_SLAVE = "MASTER",
        string CP_LANE0_PCS_TX_GEAR_CLK_EN_SEL = "FALSE",
        string CP_LANE0_PCS_DATA_WIDTH_MODE = "X20",
        string CP_LANE0_PCS_TX_64B66B_67B = "NORMAL",
        string CP_LANE0_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        string CP_LANE0_PCS_TX_TCLK2FABRIC_SEL = "FALSE",
        string CP_LANE0_PCS_TX_OUTZZ = "FALSE",
        string CP_LANE0_PCS_ENC_DUAL = "FALSE",
        string CP_LANE0_PCS_TX_BITSLIP_DATA_MODE = "X10",
        string CP_LANE0_PCS_TX_BRIDGE_CLK_POLINV = "TX_BRIDGE_CLK",
        int CP_LANE0_PCS_COMMA_REG1 = 0,
        int CP_LANE0_PCS_RAPID_IMAX = 0,
        int CP_LANE0_PCS_RAPID_VMIN_1 = 0,
        int CP_LANE0_PCS_RAPID_VMIN_2 = 0,
        string CP_LANE0_PCS_RX_PRBS_MODE = "DISABLE",
        string CP_LANE0_PCS_RX_ERRCNT_CLR = "FALSE",
        string CP_LANE0_PCS_PRBS_ERR_LPBK = "FALSE",
        string CP_LANE0_PCS_TX_PRBS_MODE = "DISABLE",
        string CP_LANE0_PCS_TX_INSERT_ER = "FALSE",
        string CP_LANE0_PCS_ENABLE_PRBS_GEN = "FALSE",
        int CP_LANE0_PCS_DEFAULT_RADDR = 0,
        int CP_LANE0_PCS_MASTER_CHECK_OFFSET = 0,
        int CP_LANE0_PCS_DELAY_SET = 0,
        string CP_LANE0_PCS_SEACH_OFFSET = "20BIT",
        int CP_LANE0_PCS_CEB_RAPIDLS_MMAX = 0,
        int CP_LANE0_PCS_CTC_AFULL = 0,
        int CP_LANE0_PCS_CTC_AEMPTY = 0,
        int CP_LANE0_PCS_CTC_CONTI_SKP_SET = 0,
        string CP_LANE0_PCS_FAR_LOOP = "FALSE",
        string CP_LANE0_PCS_NEAR_LOOP = "FALSE",
        string CP_LANE0_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        string CP_LANE0_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        string CP_LANE0_PCS_PMA_RX2TX_PLOOP_EN = "FALSE",
        string CP_LANE0_PCS_INT_RX_MASK_0 = "FALSE",
        string CP_LANE0_PCS_INT_RX_MASK_1 = "FALSE",
        string CP_LANE0_PCS_INT_RX_MASK_2 = "FALSE",
        string CP_LANE0_PCS_INT_RX_MASK_3 = "FALSE",
        string CP_LANE0_PCS_INT_RX_MASK_4 = "FALSE",
        string CP_LANE0_PCS_INT_RX_MASK_5 = "FALSE",
        string CP_LANE0_PCS_INT_RX_MASK_6 = "FALSE",
        string CP_LANE0_PCS_INT_RX_MASK_7 = "FALSE",
        string CP_LANE0_PCS_INT_RX_CLR_0 = "FALSE",
        string CP_LANE0_PCS_INT_RX_CLR_1 = "FALSE",
        string CP_LANE0_PCS_INT_RX_CLR_2 = "FALSE",
        string CP_LANE0_PCS_INT_RX_CLR_3 = "FALSE",
        string CP_LANE0_PCS_INT_RX_CLR_4 = "FALSE",
        string CP_LANE0_PCS_INT_RX_CLR_5 = "FALSE",
        string CP_LANE0_PCS_INT_RX_CLR_6 = "FALSE",
        string CP_LANE0_PCS_INT_RX_CLR_7 = "FALSE",
        string CP_LANE0_PCS_CA_RSTN_RX = "FALSE",
        string CP_LANE0_PCS_CA_DYN_DLY_EN_RX = "FALSE",
        string CP_LANE0_PCS_CA_DYN_DLY_SEL_RX = "FALSE",
        int CP_LANE0_PCS_CA_RX = 0,
        string CP_LANE0_PCS_CA_RSTN_TX = "FALSE",
        string CP_LANE0_PCS_CA_DYN_DLY_EN_TX = "FALSE",
        string CP_LANE0_PCS_CA_DYN_DLY_SEL_TX = "FALSE",
        int CP_LANE0_PCS_CA_TX = 0,
        string CP_LANE0_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_RXCB_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_RXCTC_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_RXGEAR_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        string CP_LANE0_PMA_REG_RX_PD = "ON",
        string CP_LANE0_PMA_REG_RX_PD_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_RESERVED_2 = "FALSE",
        string CP_LANE0_PMA_REG_RX_RESERVED_3 = "FALSE",
        string CP_LANE0_PMA_REG_RX_DATAPATH_PD = "ON",
        string CP_LANE0_PMA_REG_RX_DATAPATH_PD_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_SIGDET_PD = "ON",
        string CP_LANE0_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_DCC_RST_N = "TRUE",
        string CP_LANE0_PMA_REG_RX_DCC_RST_N_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_CDR_RST_N = "TRUE",
        string CP_LANE0_PMA_REG_RX_CDR_RST_N_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        string CP_LANE0_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        string CP_LANE0_PMA_REG_RXPCLK_SLIP = "FALSE",
        string CP_LANE0_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        string CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        string CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_PCLKSWITCH = "FALSE",
        string CP_LANE0_PMA_REG_RX_PCLKSWITCH_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_HIGHZ = "FALSE",
        string CP_LANE0_PMA_REG_RX_HIGHZ_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        string CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        string CP_LANE0_PMA_REG_RX_PD_BIAS_RX = "FALSE",
        string CP_LANE0_PMA_REG_RX_PD_BIAS_RX_OW = "FALSE",
        string CP_LANE0_PMA_REG_RX_RESET_N = "FALSE",
        string CP_LANE0_PMA_REG_RX_RESET_N_OW = "FALSE",
        int CP_LANE0_PMA_REG_RX_RESERVED_29_28 = 0,
        string CP_LANE0_PMA_REG_RX_BUSWIDTH = "8BIT",
        string CP_LANE0_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_RATE = "DIV8",
        string CP_LANE0_PMA_REG_RX_RESERVED_36 = "FALSE",
        string CP_LANE0_PMA_REG_RX_RATE_EN = "FALSE",
        int CP_LANE0_PMA_REG_RX_RES_TRIM = 4,
        string CP_LANE0_PMA_REG_RX_RESERVED_44 = "FALSE",
        string CP_LANE0_PMA_REG_RX_RESERVED_45 = "FALSE",
        string CP_LANE0_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        int CP_LANE0_PMA_REG_RX_RESERVED_48_47 = 0,
        int CP_LANE0_PMA_REG_RX_ICTRL_SIGDET = 0,
        int CP_LANE0_PMA_REG_CDR_READY_THD = 1367,
        string CP_LANE0_PMA_REG_RX_RESERVED_65 = "FALSE",
        string CP_LANE0_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int CP_LANE0_PMA_REG_RX_PIBUF_IC = 2,
        string CP_LANE0_PMA_REG_RX_RESERVED_69 = "FALSE",
        int CP_LANE0_PMA_REG_RX_DCC_IC_RX = 0,
        int CP_LANE0_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        string CP_LANE0_PMA_REG_RX_ICTRL_TRX = "87_5PCT",
        int CP_LANE0_PMA_REG_RX_RESERVED_77_76 = 0,
        int CP_LANE0_PMA_REG_RX_RESERVED_79_78 = 1,
        int CP_LANE0_PMA_REG_RX_RESERVED_81_80 = 1,
        string CP_LANE0_PMA_REG_RX_ICTRL_PIBUF = "87_5PCT",
        string CP_LANE0_PMA_REG_RX_ICTRL_PI = "87_5PCT",
        string CP_LANE0_PMA_REG_RX_ICTRL_DCC = "87_5PCT",
        int CP_LANE0_PMA_REG_RX_RESERVED_89_88 = 1,
        string CP_LANE0_PMA_REG_TX_RATE = "DIV8",
        string CP_LANE0_PMA_REG_RX_RESERVED_92 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RATE_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        string CP_LANE0_PMA_REG_TXCLK_SEL = "PLL",
        string CP_LANE0_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        string CP_LANE0_PMA_REG_RX_ERR_INSERT = "FALSE",
        string CP_LANE0_PMA_REG_UDP_CHK_EN = "FALSE",
        string CP_LANE0_PMA_REG_PRBS_SEL = "PRBS7",
        string CP_LANE0_PMA_REG_PRBS_CHK_EN = "FALSE",
        string CP_LANE0_PMA_REG_PRBS_CHK_WIDTH_SEL = "8BIT",
        string CP_LANE0_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        string CP_LANE0_PMA_REG_LOAD_ERR_CNT = "FALSE",
        string CP_LANE0_PMA_REG_CHK_COUNTER_EN = "FALSE",
        int CP_LANE0_PMA_REG_CDR_PROP_GAIN = 7,
        int CP_LANE0_PMA_REG_CDR_PROP_TURBO_GAIN = 0,
        int CP_LANE0_PMA_REG_CDR_INT_GAIN = 7,
        int CP_LANE0_PMA_REG_CDR_INT_TURBO_GAIN = 0,
        int CP_LANE0_PMA_REG_CDR_INT_SAT_MAX = 0,
        int CP_LANE0_PMA_REG_CDR_INT_SAT_MIN = 0,
        string CP_LANE0_PMA_REG_CDR_INT_RST = "FALSE",
        string CP_LANE0_PMA_REG_CDR_INT_RST_OW = "FALSE",
        string CP_LANE0_PMA_REG_CDR_PROP_RST = "FALSE",
        string CP_LANE0_PMA_REG_CDR_PROP_RST_OW = "FALSE",
        string CP_LANE0_PMA_REG_CDR_LOCK_RST = "FALSE",
        string CP_LANE0_PMA_REG_CDR_LOCK_RST_OW = "FALSE",
        int CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_SEL = 0,
        int CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_D = 0,
        string CP_LANE0_PMA_REG_CDR_LOCK_TIMER = "0_8U",
        int CP_LANE0_PMA_REG_CDR_TURBO_MODE_TIMER = 0,
        string CP_LANE0_PMA_REG_CDR_LOCK_VAL = "FALSE",
        string CP_LANE0_PMA_REG_CDR_LOCK_OW = "FALSE",
        string CP_LANE0_PMA_REG_CDR_INT_SAT_DET_EN = "TRUE",
        string CP_LANE0_PMA_REG_CDR_SAT_AUTO_DIS = "FALSE",
        string CP_LANE0_PMA_REG_CDR_GAIN_AUTO = "FALSE",
        string CP_LANE0_PMA_REG_CDR_TURBO_GAIN_AUTO = "FALSE",
        int CP_LANE0_PMA_REG_RX_RESERVED_171_167 = 0,
        int CP_LANE0_PMA_REG_RX_RESERVED_175_172 = 0,
        string CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        string CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        string CP_LANE0_PMA_REG_CDR_PI_CTRL_RST = "FALSE",
        string CP_LANE0_PMA_REG_CDR_PI_CTRL_RST_OW = "FALSE",
        string CP_LANE0_PMA_REG_CDR_SAT_DET_RST = "FALSE",
        string CP_LANE0_PMA_REG_CDR_SAT_DET_RST_OW = "FALSE",
        string CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        string CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST_OW = "FALSE",
        string CP_LANE0_PMA_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        int CP_LANE0_PMA_REG_CDR_SAT_DET_TIMER = 0,
        string CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        string CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_OW = "FALSE",
        string CP_LANE0_PMA_REG_CDR_TURBO_MODE_EN = "TRUE",
        string CP_LANE0_PMA_REG_RX_RESERVED_190 = "FALSE",
        int CP_LANE0_PMA_REG_RX_RESERVED_193_191 = 0,
        string CP_LANE0_PMA_REG_CDR_STATUS_FIFO_EN = "TRUE",
        int CP_LANE0_PMA_REG_PMA_TEST_SEL = 0,
        int CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MIN = 0,
        int CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MAX = 0,
        int CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MIN = 0,
        int CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MAX = 0,
        int CP_LANE0_PMA_REG_RX_RESERVED_227_226 = 1,
        int CP_LANE0_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        int CP_LANE0_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        string CP_LANE0_PMA_REG_RX_SYNC_RST_N_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_SYNC_RST_N = "TRUE",
        int CP_LANE0_PMA_REG_RX_RESERVED_233_232 = 0,
        int CP_LANE0_PMA_REG_RX_RESERVED_235_234 = 0,
        string CP_LANE0_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        string CP_LANE0_PMA_REG_RX_SATA_COMINIT = "FALSE",
        string CP_LANE0_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        string CP_LANE0_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        int CP_LANE0_PMA_REG_RX_RESERVED_241_240 = 0,
        string CP_LANE0_PMA_REG_RX_DCC_DISABLE = "FALSE",
        string CP_LANE0_PMA_REG_RX_RESERVED_243 = "FALSE",
        string CP_LANE0_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        int CP_LANE0_PMA_REG_RX_SLIP_SEL = 0,
        string CP_LANE0_PMA_REG_RX_SLIP_EN = "FALSE",
        int CP_LANE0_PMA_REG_RX_SIGDET_STATUS_SEL = 0,
        string CP_LANE0_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        string CP_LANE0_PMA_REG_RX_RESERVED_254 = "FALSE",
        string CP_LANE0_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        string CP_LANE0_PMA_REG_RX_SIGDET_VTH = "25MV",
        int CP_LANE0_PMA_REG_RX_SIGDET_GRM = 0,
        string CP_LANE0_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        int CP_LANE0_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        int CP_LANE0_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 0,
        string CP_LANE0_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        int CP_LANE0_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 0,
        string CP_LANE0_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        string CP_LANE0_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        int CP_LANE0_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        int CP_LANE0_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 0,
        int CP_LANE0_PMA_REG_RX_RESERVED_285_283 = 0,
        string CP_LANE0_PMA_REG_RX_RESERVED_286 = "FALSE",
        int CP_LANE0_PMA_REG_RX_SIGDET_IC_I = 0,
        string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        string CP_LANE0_PMA_REG_RX_LS_MODE_EN = "FALSE",
        string CP_LANE0_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = "FALSE",
        string CP_LANE0_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = "FALSE",
        int CP_LANE0_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        int CP_LANE0_PMA_REG_RX_EQ1_R_SET_FB = 0,
        int CP_LANE0_PMA_REG_RX_EQ1_C_SET_FB = 0,
        string CP_LANE0_PMA_REG_RX_EQ1_OFF = "FALSE",
        int CP_LANE0_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        int CP_LANE0_PMA_REG_RX_EQ2_R_SET_FB = 0,
        int CP_LANE0_PMA_REG_RX_EQ2_C_SET_FB = 0,
        string CP_LANE0_PMA_REG_RX_EQ2_OFF = "FALSE",
        int CP_LANE0_PMA_REG_EQ_DAC = 0,
        int CP_LANE0_PMA_REG_RX_ICTRL_EQ = 2,
        string CP_LANE0_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        string CP_LANE0_PMA_REG_EQ_DC_CALIB_SEL = "FALSE",
        int CP_LANE0_PMA_REG_RX_RESERVED_337_330 = 0,
        int CP_LANE0_PMA_REG_RX_RESERVED_345_338 = 0,
        int CP_LANE0_PMA_REG_RX_RESERVED_353_346 = 0,
        int CP_LANE0_PMA_REG_RX_RESERVED_361_354 = 0,
        int CP_LANE0_PMA_CTLE_CTRL_REG_I = 0,
        string CP_LANE0_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        string CP_LANE0_PMA_CTLE_REG_HOLD_I = "FALSE",
        int CP_LANE0_PMA_CTLE_REG_INIT_DAC_I = 0,
        string CP_LANE0_PMA_CTLE_REG_POLARITY_I = "FALSE",
        int CP_LANE0_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        int CP_LANE0_PMA_CTLE_REG_THRESHOLD_I = 0,
        string CP_LANE0_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        int CP_LANE0_PMA_REG_RX_RESERVED_393_389 = 0,
        string CP_LANE0_PMA_CFG_RX_LANE_POWERUP = "OFF",
        string CP_LANE0_PMA_CFG_RX_PMA_RSTN = "FALSE",
        string CP_LANE0_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        string CP_LANE0_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        string CP_LANE0_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        string CP_LANE0_PMA_REG_TX_PD = "ON",
        string CP_LANE0_PMA_REG_TX_PD_OW = "TRUE",
        string CP_LANE0_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        string CP_LANE0_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        int CP_LANE0_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        string CP_LANE0_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_RXDET_REQ = "FALSE",
        string CP_LANE0_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_BEACON_EN = "FALSE",
        string CP_LANE0_PMA_REG_TX_EI_EN_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_EI_EN = "FALSE",
        string CP_LANE0_PMA_REG_TX_BIT_CONV = "FALSE",
        int CP_LANE0_PMA_REG_TX_RES_CAL = 0,
        string CP_LANE0_PMA_REG_TX_RESERVED_19 = "FALSE",
        int CP_LANE0_PMA_REG_TX_RESERVED_25_20 = 32,
        int CP_LANE0_PMA_REG_TX_RESERVED_33_26 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_41_34 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_49_42 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_57_50 = 0,
        string CP_LANE0_PMA_REG_TX_SYNC_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_SYNC = "TRUE",
        string CP_LANE0_PMA_REG_TX_PD_POST = "ON",
        string CP_LANE0_PMA_REG_TX_PD_POST_OW = "TRUE",
        string CP_LANE0_PMA_REG_TX_RESET_N_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESET_N = "TRUE",
        string CP_LANE0_PMA_REG_TX_RESERVED_64 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_65 = "TRUE",
        string CP_LANE0_PMA_REG_TX_BUSWIDTH_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_BUSWIDTH = "8BIT",
        string CP_LANE0_PMA_REG_PLL_READY_OW = "FALSE",
        string CP_LANE0_PMA_REG_PLL_READY = "TRUE",
        string CP_LANE0_PMA_REG_TX_RESERVED_72 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_73 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_74 = "FALSE",
        int CP_LANE0_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        string CP_LANE0_PMA_REG_TX_RESERVED_77 = "FALSE",
        int CP_LANE0_PMA_REG_TX_RESERVED_83_78 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_89_84 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_95_90 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_101_96 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_107_102 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_113_108 = 0,
        int CP_LANE0_PMA_REG_TX_AMP_DAC0 = 25,
        int CP_LANE0_PMA_REG_TX_AMP_DAC1 = 19,
        int CP_LANE0_PMA_REG_TX_AMP_DAC2 = 14,
        int CP_LANE0_PMA_REG_TX_AMP_DAC3 = 9,
        int CP_LANE0_PMA_REG_TX_RESERVED_143_138 = 5,
        int CP_LANE0_PMA_REG_TX_MARGIN = 0,
        string CP_LANE0_PMA_REG_TX_MARGIN_OW = "FALSE",
        int CP_LANE0_PMA_REG_TX_RESERVED_149_148 = 0,
        string CP_LANE0_PMA_REG_TX_RESERVED_150 = "FALSE",
        string CP_LANE0_PMA_REG_TX_SWING = "FALSE",
        string CP_LANE0_PMA_REG_TX_SWING_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_153 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RXDET_THRESHOLD = "50MV",
        int CP_LANE0_PMA_REG_TX_RESERVED_157_156 = 0,
        string CP_LANE0_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        int CP_LANE0_PMA_REG_TX_RESERVED_160_159 = 0,
        int CP_LANE0_PMA_REG_TX_RESERVED_162_161 = 0,
        string CP_LANE0_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        string CP_LANE0_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        string CP_LANE0_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_RXDET_STATUS = "TRUE",
        string CP_LANE0_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        string CP_LANE0_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = "8BIT",
        string CP_LANE0_PMA_REG_TX_PRBS_SEL = "PRBS7",
        int CP_LANE0_PMA_REG_TX_UDP_DATA_7_TO_0 = 0,
        int CP_LANE0_PMA_REG_TX_UDP_DATA_15_TO_8 = 0,
        int CP_LANE0_PMA_REG_TX_UDP_DATA_19_TO_16 = 0,
        string CP_LANE0_PMA_REG_TX_RESERVED_192 = "FALSE",
        int CP_LANE0_PMA_REG_TX_FIFO_WP_CTRL = 6,
        string CP_LANE0_PMA_REG_TX_FIFO_EN = "FALSE",
        int CP_LANE0_PMA_REG_TX_DATA_MUX_SEL = 0,
        string CP_LANE0_PMA_REG_TX_ERR_INSERT = "FALSE",
        int CP_LANE0_PMA_REG_TX_RESERVED_203_200 = 0,
        string CP_LANE0_PMA_REG_TX_RESERVED_204 = "FALSE",
        string CP_LANE0_PMA_REG_TX_SATA_EN = "FALSE",
        int CP_LANE0_PMA_REG_TX_RESERVED_207_206 = 0,
        string CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        string CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        int CP_LANE0_PMA_REG_TX_CFG_POST1 = 0,
        int CP_LANE0_PMA_REG_TX_CFG_POST2 = 0,
        int CP_LANE0_PMA_REG_TX_DEEMP = 0,
        string CP_LANE0_PMA_REG_TX_DEEMP_OW = "FALSE",
        int CP_LANE0_PMA_REG_TX_RESERVED_224_223 = 0,
        string CP_LANE0_PMA_REG_TX_RESERVED_225 = "FALSE",
        int CP_LANE0_PMA_REG_TX_RESERVED_229_226 = 0,
        int CP_LANE0_PMA_REG_TX_OOB_DELAY_SEL = 0,
        string CP_LANE0_PMA_REG_TX_POLARITY = "NORMAL",
        string CP_LANE0_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_236 = "FALSE",
        string CP_LANE0_PMA_REG_TX_LS_MODE_EN = "FALSE",
        string CP_LANE0_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        string CP_LANE0_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        string CP_LANE0_PMA_REG_RX_JTAG_OE = "TRUE",
        int CP_LANE0_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        string CP_LANE0_PMA_REG_TX_RES_CAL_EN = "FALSE",
        int CP_LANE0_PMA_REG_RX_TERM_MODE_CTRL = 3,
        int CP_LANE0_PMA_REG_TX_RESERVED_251_250 = 0,
        string CP_LANE0_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_253 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_254 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_255 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_256 = "FALSE",
        string CP_LANE0_PMA_REG_TX_RESERVED_257 = "FALSE",
        int CP_LANE0_PMA_REG_TX_PH_SEL = 1,
        int CP_LANE0_PMA_REG_TX_CFG_PRE = 0,
        int CP_LANE0_PMA_REG_TX_CFG_MAIN = 0,
        int CP_LANE0_PMA_REG_CFG_POST = 0,
        string CP_LANE0_PMA_REG_PD_MAIN = "TRUE",
        string CP_LANE0_PMA_REG_PD_PRE = "TRUE",
        string CP_LANE0_PMA_REG_TX_LS_DATA = "FALSE",
        int CP_LANE0_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        int CP_LANE0_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        string CP_LANE0_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        int CP_LANE0_PMA_REG_TX_DCC_CUR_SS = 0,
        string CP_LANE0_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        string CP_LANE0_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        int CP_LANE0_PMA_REG_ATB_SEL_2_TO_0 = 0,
        int CP_LANE0_PMA_REG_ATB_SEL_9_TO_3 = 0,
        int CP_LANE0_PMA_REG_TX_CFG_7_TO_0 = 0,
        int CP_LANE0_PMA_REG_TX_CFG_15_TO_8 = 0,
        int CP_LANE0_PMA_REG_TX_CFG_23_TO_16 = 0,
        int CP_LANE0_PMA_REG_TX_CFG_31_TO_24 = 0,
        string CP_LANE0_PMA_REG_TX_OOB_EI_EN = "FALSE",
        string CP_LANE0_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        string CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        string CP_LANE0_PMA_REG_TX_JTAG_DATA = "FALSE",
        int CP_LANE0_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        int CP_LANE0_PMA_REG_TX_CFG1_7_0 = 0,
        int CP_LANE0_PMA_REG_TX_CFG1_15_8 = 0,
        int CP_LANE0_PMA_REG_TX_CFG1_23_16 = 0,
        int CP_LANE0_PMA_REG_TX_CFG1_31_24 = 0,
        string CP_LANE0_PMA_REG_CFG_LANE_POWERUP = "FALSE",
        string CP_LANE0_PMA_REG_CFG_PMA_POR_N = "FALSE",
        string CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH = "FALSE",
        string CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_PISO = "FALSE",
        string CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER = "FALSE",
        string CP_LANE0_PMA_REG_CFG_TX_PMA_RSTN = "FALSE",
        string CP_LANE1_PCS_BYPASS_WORD_ALIGN = "FALSE",
        string CP_LANE1_PCS_BYPASS_DENC = "FALSE",
        string CP_LANE1_PCS_BYPASS_BONDING = "FALSE",
        string CP_LANE1_PCS_BYPASS_CTC = "FALSE",
        string CP_LANE1_PCS_BYPASS_GEAR = "FALSE",
        string CP_LANE1_PCS_BYPASS_BRIDGE = "FALSE",
        string CP_LANE1_PCS_BYPASS_BRIDGE_FIFO = "FALSE",
        string CP_LANE1_PCS_DATA_MODE = "X8",
        string CP_LANE1_PCS_RX_POLARITY_INV = "DELAY",
        string CP_LANE1_PCS_ALIGN_MODE = "1GB",
        string CP_LANE1_PCS_SAMP_16B = "X20",
        string CP_LANE1_PCS_FARLP_PWR_REDUCTION = "FALSE",
        int CP_LANE1_PCS_COMMA_REG0 = 0,
        int CP_LANE1_PCS_COMMA_MASK = 0,
        string CP_LANE1_PCS_CEB_MODE = "10GB",
        string CP_LANE1_PCS_CTC_MODE = "1SKIP",
        int CP_LANE1_PCS_A_REG = 0,
        string CP_LANE1_PCS_GE_AUTO_EN = "FALSE",
        int CP_LANE1_PCS_SKIP_REG0 = 0,
        int CP_LANE1_PCS_SKIP_REG1 = 0,
        int CP_LANE1_PCS_SKIP_REG2 = 0,
        int CP_LANE1_PCS_SKIP_REG3 = 0,
        string CP_LANE1_PCS_DEC_DUAL = "FALSE",
        string CP_LANE1_PCS_SPLIT = "FALSE",
        string CP_LANE1_PCS_FIFOFLAG_CTC = "FALSE",
        string CP_LANE1_PCS_COMMA_DET_MODE = "COMMA_PATTERN",
        string CP_LANE1_PCS_ERRDETECT_SILENCE = "FALSE",
        string CP_LANE1_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        string CP_LANE1_PCS_PCS_RCLK_SEL = "PMA_RCLK",
        string CP_LANE1_PCS_CB_RCLK_SEL = "PMA_RCLK",
        string CP_LANE1_PCS_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string CP_LANE1_PCS_RCLK_POLINV = "RCLK",
        string CP_LANE1_PCS_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string CP_LANE1_PCS_PCS_RCLK_EN = "FALSE",
        string CP_LANE1_PCS_CB_RCLK_EN = "FALSE",
        string CP_LANE1_PCS_AFTER_CTC_RCLK_EN = "FALSE",
        string CP_LANE1_PCS_AFTER_CTC_RCLK_EN_GB = "FALSE",
        string CP_LANE1_PCS_PCS_RX_RSTN = "FALSE",
        string CP_LANE1_PCS_PCIE_SLAVE = "MASTER",
        string CP_LANE1_PCS_RX_64B66B_67B = "NORMAL",
        string CP_LANE1_PCS_RX_BRIDGE_CLK_POLINV = "RX_BRIDGE_CLK",
        string CP_LANE1_PCS_PCS_CB_RSTN = "FALSE",
        string CP_LANE1_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        string CP_LANE1_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        string CP_LANE1_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        string CP_LANE1_PCS_TX_BYPASS_GEAR = "FALSE",
        string CP_LANE1_PCS_TX_BYPASS_ENC = "FALSE",
        string CP_LANE1_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        string CP_LANE1_PCS_TX_GEAR_SPLIT = "FALSE",
        string CP_LANE1_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int CP_LANE1_PCS_TX_BIT_SLIP_CYCLES = 0,
        string CP_LANE1_PCS_INT_TX_MASK_0 = "FALSE",
        string CP_LANE1_PCS_INT_TX_MASK_1 = "FALSE",
        string CP_LANE1_PCS_INT_TX_MASK_2 = "FALSE",
        string CP_LANE1_PCS_INT_TX_CLR_0 = "FALSE",
        string CP_LANE1_PCS_INT_TX_CLR_1 = "FALSE",
        string CP_LANE1_PCS_INT_TX_CLR_2 = "FALSE",
        string CP_LANE1_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string CP_LANE1_PCS_TX_PCS_CLK_EN_SEL = "FALSE",
        string CP_LANE1_PCS_TX_BRIDGE_TCLK_SEL = "PCS_TCLK",
        string CP_LANE1_PCS_TX_TCLK_POLINV = "TCLK",
        string CP_LANE1_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        string CP_LANE1_PCS_TX_PCS_TX_RSTN = "FALSE",
        string CP_LANE1_PCS_TX_SLAVE = "MASTER",
        string CP_LANE1_PCS_TX_GEAR_CLK_EN_SEL = "FALSE",
        string CP_LANE1_PCS_DATA_WIDTH_MODE = "X20",
        string CP_LANE1_PCS_TX_64B66B_67B = "NORMAL",
        string CP_LANE1_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        string CP_LANE1_PCS_TX_TCLK2FABRIC_SEL = "FALSE",
        string CP_LANE1_PCS_TX_OUTZZ = "FALSE",
        string CP_LANE1_PCS_ENC_DUAL = "FALSE",
        string CP_LANE1_PCS_TX_BITSLIP_DATA_MODE = "X10",
        string CP_LANE1_PCS_TX_BRIDGE_CLK_POLINV = "TX_BRIDGE_CLK",
        int CP_LANE1_PCS_COMMA_REG1 = 0,
        int CP_LANE1_PCS_RAPID_IMAX = 0,
        int CP_LANE1_PCS_RAPID_VMIN_1 = 0,
        int CP_LANE1_PCS_RAPID_VMIN_2 = 0,
        string CP_LANE1_PCS_RX_PRBS_MODE = "DISABLE",
        string CP_LANE1_PCS_RX_ERRCNT_CLR = "FALSE",
        string CP_LANE1_PCS_PRBS_ERR_LPBK = "FALSE",
        string CP_LANE1_PCS_TX_PRBS_MODE = "DISABLE",
        string CP_LANE1_PCS_TX_INSERT_ER = "FALSE",
        string CP_LANE1_PCS_ENABLE_PRBS_GEN = "FALSE",
        int CP_LANE1_PCS_DEFAULT_RADDR = 0,
        int CP_LANE1_PCS_MASTER_CHECK_OFFSET = 0,
        int CP_LANE1_PCS_DELAY_SET = 0,
        string CP_LANE1_PCS_SEACH_OFFSET = "20BIT",
        int CP_LANE1_PCS_CEB_RAPIDLS_MMAX = 0,
        int CP_LANE1_PCS_CTC_AFULL = 0,
        int CP_LANE1_PCS_CTC_AEMPTY = 0,
        int CP_LANE1_PCS_CTC_CONTI_SKP_SET = 0,
        string CP_LANE1_PCS_FAR_LOOP = "FALSE",
        string CP_LANE1_PCS_NEAR_LOOP = "FALSE",
        string CP_LANE1_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        string CP_LANE1_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        string CP_LANE1_PCS_PMA_RX2TX_PLOOP_EN = "FALSE",
        string CP_LANE1_PCS_INT_RX_MASK_0 = "FALSE",
        string CP_LANE1_PCS_INT_RX_MASK_1 = "FALSE",
        string CP_LANE1_PCS_INT_RX_MASK_2 = "FALSE",
        string CP_LANE1_PCS_INT_RX_MASK_3 = "FALSE",
        string CP_LANE1_PCS_INT_RX_MASK_4 = "FALSE",
        string CP_LANE1_PCS_INT_RX_MASK_5 = "FALSE",
        string CP_LANE1_PCS_INT_RX_MASK_6 = "FALSE",
        string CP_LANE1_PCS_INT_RX_MASK_7 = "FALSE",
        string CP_LANE1_PCS_INT_RX_CLR_0 = "FALSE",
        string CP_LANE1_PCS_INT_RX_CLR_1 = "FALSE",
        string CP_LANE1_PCS_INT_RX_CLR_2 = "FALSE",
        string CP_LANE1_PCS_INT_RX_CLR_3 = "FALSE",
        string CP_LANE1_PCS_INT_RX_CLR_4 = "FALSE",
        string CP_LANE1_PCS_INT_RX_CLR_5 = "FALSE",
        string CP_LANE1_PCS_INT_RX_CLR_6 = "FALSE",
        string CP_LANE1_PCS_INT_RX_CLR_7 = "FALSE",
        string CP_LANE1_PCS_CA_RSTN_RX = "FALSE",
        string CP_LANE1_PCS_CA_DYN_DLY_EN_RX = "FALSE",
        string CP_LANE1_PCS_CA_DYN_DLY_SEL_RX = "FALSE",
        int CP_LANE1_PCS_CA_RX = 0,
        string CP_LANE1_PCS_CA_RSTN_TX = "FALSE",
        string CP_LANE1_PCS_CA_DYN_DLY_EN_TX = "FALSE",
        string CP_LANE1_PCS_CA_DYN_DLY_SEL_TX = "FALSE",
        int CP_LANE1_PCS_CA_TX = 0,
        string CP_LANE1_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_RXCB_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_RXCTC_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_RXGEAR_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        string CP_LANE1_PMA_REG_RX_PD = "ON",
        string CP_LANE1_PMA_REG_RX_PD_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_RESERVED_2 = "FALSE",
        string CP_LANE1_PMA_REG_RX_RESERVED_3 = "FALSE",
        string CP_LANE1_PMA_REG_RX_DATAPATH_PD = "ON",
        string CP_LANE1_PMA_REG_RX_DATAPATH_PD_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_SIGDET_PD = "ON",
        string CP_LANE1_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_DCC_RST_N = "TRUE",
        string CP_LANE1_PMA_REG_RX_DCC_RST_N_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_CDR_RST_N = "TRUE",
        string CP_LANE1_PMA_REG_RX_CDR_RST_N_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        string CP_LANE1_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        string CP_LANE1_PMA_REG_RXPCLK_SLIP = "FALSE",
        string CP_LANE1_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        string CP_LANE1_PMA_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        string CP_LANE1_PMA_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_PCLKSWITCH = "FALSE",
        string CP_LANE1_PMA_REG_RX_PCLKSWITCH_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_HIGHZ = "FALSE",
        string CP_LANE1_PMA_REG_RX_HIGHZ_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        string CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        string CP_LANE1_PMA_REG_RX_PD_BIAS_RX = "FALSE",
        string CP_LANE1_PMA_REG_RX_PD_BIAS_RX_OW = "FALSE",
        string CP_LANE1_PMA_REG_RX_RESET_N = "FALSE",
        string CP_LANE1_PMA_REG_RX_RESET_N_OW = "FALSE",
        int CP_LANE1_PMA_REG_RX_RESERVED_29_28 = 0,
        string CP_LANE1_PMA_REG_RX_BUSWIDTH = "8BIT",
        string CP_LANE1_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_RATE = "DIV8",
        string CP_LANE1_PMA_REG_RX_RESERVED_36 = "FALSE",
        string CP_LANE1_PMA_REG_RX_RATE_EN = "FALSE",
        int CP_LANE1_PMA_REG_RX_RES_TRIM = 4,
        string CP_LANE1_PMA_REG_RX_RESERVED_44 = "FALSE",
        string CP_LANE1_PMA_REG_RX_RESERVED_45 = "FALSE",
        string CP_LANE1_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        int CP_LANE1_PMA_REG_RX_RESERVED_48_47 = 0,
        int CP_LANE1_PMA_REG_RX_ICTRL_SIGDET = 0,
        int CP_LANE1_PMA_REG_CDR_READY_THD = 1367,
        string CP_LANE1_PMA_REG_RX_RESERVED_65 = "FALSE",
        string CP_LANE1_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int CP_LANE1_PMA_REG_RX_PIBUF_IC = 2,
        string CP_LANE1_PMA_REG_RX_RESERVED_69 = "FALSE",
        int CP_LANE1_PMA_REG_RX_DCC_IC_RX = 0,
        int CP_LANE1_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        string CP_LANE1_PMA_REG_RX_ICTRL_TRX = "87_5PCT",
        int CP_LANE1_PMA_REG_RX_RESERVED_77_76 = 0,
        int CP_LANE1_PMA_REG_RX_RESERVED_79_78 = 1,
        int CP_LANE1_PMA_REG_RX_RESERVED_81_80 = 1,
        string CP_LANE1_PMA_REG_RX_ICTRL_PIBUF = "87_5PCT",
        string CP_LANE1_PMA_REG_RX_ICTRL_PI = "87_5PCT",
        string CP_LANE1_PMA_REG_RX_ICTRL_DCC = "87_5PCT",
        int CP_LANE1_PMA_REG_RX_RESERVED_89_88 = 1,
        string CP_LANE1_PMA_REG_TX_RATE = "DIV8",
        string CP_LANE1_PMA_REG_RX_RESERVED_92 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RATE_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        string CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        string CP_LANE1_PMA_REG_TXCLK_SEL = "PLL",
        string CP_LANE1_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        string CP_LANE1_PMA_REG_RX_ERR_INSERT = "FALSE",
        string CP_LANE1_PMA_REG_UDP_CHK_EN = "FALSE",
        string CP_LANE1_PMA_REG_PRBS_SEL = "PRBS7",
        string CP_LANE1_PMA_REG_PRBS_CHK_EN = "FALSE",
        string CP_LANE1_PMA_REG_PRBS_CHK_WIDTH_SEL = "8BIT",
        string CP_LANE1_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        string CP_LANE1_PMA_REG_LOAD_ERR_CNT = "FALSE",
        string CP_LANE1_PMA_REG_CHK_COUNTER_EN = "FALSE",
        int CP_LANE1_PMA_REG_CDR_PROP_GAIN = 7,
        int CP_LANE1_PMA_REG_CDR_PROP_TURBO_GAIN = 0,
        int CP_LANE1_PMA_REG_CDR_INT_GAIN = 7,
        int CP_LANE1_PMA_REG_CDR_INT_TURBO_GAIN = 0,
        int CP_LANE1_PMA_REG_CDR_INT_SAT_MAX = 0,
        int CP_LANE1_PMA_REG_CDR_INT_SAT_MIN = 0,
        string CP_LANE1_PMA_REG_CDR_INT_RST = "FALSE",
        string CP_LANE1_PMA_REG_CDR_INT_RST_OW = "FALSE",
        string CP_LANE1_PMA_REG_CDR_PROP_RST = "FALSE",
        string CP_LANE1_PMA_REG_CDR_PROP_RST_OW = "FALSE",
        string CP_LANE1_PMA_REG_CDR_LOCK_RST = "FALSE",
        string CP_LANE1_PMA_REG_CDR_LOCK_RST_OW = "FALSE",
        int CP_LANE1_PMA_REG_CDR_RX_PI_FORCE_SEL = 0,
        int CP_LANE1_PMA_REG_CDR_RX_PI_FORCE_D = 0,
        string CP_LANE1_PMA_REG_CDR_LOCK_TIMER = "0_8U",
        int CP_LANE1_PMA_REG_CDR_TURBO_MODE_TIMER = 0,
        string CP_LANE1_PMA_REG_CDR_LOCK_VAL = "FALSE",
        string CP_LANE1_PMA_REG_CDR_LOCK_OW = "FALSE",
        string CP_LANE1_PMA_REG_CDR_INT_SAT_DET_EN = "TRUE",
        string CP_LANE1_PMA_REG_CDR_SAT_AUTO_DIS = "FALSE",
        string CP_LANE1_PMA_REG_CDR_GAIN_AUTO = "FALSE",
        string CP_LANE1_PMA_REG_CDR_TURBO_GAIN_AUTO = "FALSE",
        int CP_LANE1_PMA_REG_RX_RESERVED_171_167 = 0,
        int CP_LANE1_PMA_REG_RX_RESERVED_175_172 = 0,
        string CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        string CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        string CP_LANE1_PMA_REG_CDR_PI_CTRL_RST = "FALSE",
        string CP_LANE1_PMA_REG_CDR_PI_CTRL_RST_OW = "FALSE",
        string CP_LANE1_PMA_REG_CDR_SAT_DET_RST = "FALSE",
        string CP_LANE1_PMA_REG_CDR_SAT_DET_RST_OW = "FALSE",
        string CP_LANE1_PMA_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        string CP_LANE1_PMA_REG_CDR_SAT_DET_STICKY_RST_OW = "FALSE",
        string CP_LANE1_PMA_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        int CP_LANE1_PMA_REG_CDR_SAT_DET_TIMER = 0,
        string CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        string CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_OW = "FALSE",
        string CP_LANE1_PMA_REG_CDR_TURBO_MODE_EN = "TRUE",
        string CP_LANE1_PMA_REG_RX_RESERVED_190 = "FALSE",
        int CP_LANE1_PMA_REG_RX_RESERVED_193_191 = 0,
        string CP_LANE1_PMA_REG_CDR_STATUS_FIFO_EN = "TRUE",
        int CP_LANE1_PMA_REG_PMA_TEST_SEL = 0,
        int CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MIN = 0,
        int CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MAX = 0,
        int CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MIN = 0,
        int CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MAX = 0,
        int CP_LANE1_PMA_REG_RX_RESERVED_227_226 = 1,
        int CP_LANE1_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        int CP_LANE1_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        string CP_LANE1_PMA_REG_RX_SYNC_RST_N_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_SYNC_RST_N = "TRUE",
        int CP_LANE1_PMA_REG_RX_RESERVED_233_232 = 0,
        int CP_LANE1_PMA_REG_RX_RESERVED_235_234 = 0,
        string CP_LANE1_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        string CP_LANE1_PMA_REG_RX_SATA_COMINIT = "FALSE",
        string CP_LANE1_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        string CP_LANE1_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        int CP_LANE1_PMA_REG_RX_RESERVED_241_240 = 0,
        string CP_LANE1_PMA_REG_RX_DCC_DISABLE = "FALSE",
        string CP_LANE1_PMA_REG_RX_RESERVED_243 = "FALSE",
        string CP_LANE1_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        int CP_LANE1_PMA_REG_RX_SLIP_SEL = 0,
        string CP_LANE1_PMA_REG_RX_SLIP_EN = "FALSE",
        int CP_LANE1_PMA_REG_RX_SIGDET_STATUS_SEL = 0,
        string CP_LANE1_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        string CP_LANE1_PMA_REG_RX_RESERVED_254 = "FALSE",
        string CP_LANE1_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        string CP_LANE1_PMA_REG_RX_SIGDET_VTH = "25MV",
        int CP_LANE1_PMA_REG_RX_SIGDET_GRM = 0,
        string CP_LANE1_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        int CP_LANE1_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        int CP_LANE1_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 0,
        string CP_LANE1_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        int CP_LANE1_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 0,
        string CP_LANE1_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        string CP_LANE1_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        int CP_LANE1_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        int CP_LANE1_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 0,
        int CP_LANE1_PMA_REG_RX_RESERVED_285_283 = 0,
        string CP_LANE1_PMA_REG_RX_RESERVED_286 = "FALSE",
        int CP_LANE1_PMA_REG_RX_SIGDET_IC_I = 0,
        string CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        string CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        string CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        string CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        string CP_LANE1_PMA_REG_RX_LS_MODE_EN = "FALSE",
        string CP_LANE1_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = "FALSE",
        string CP_LANE1_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = "FALSE",
        int CP_LANE1_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        int CP_LANE1_PMA_REG_RX_EQ1_R_SET_FB = 0,
        int CP_LANE1_PMA_REG_RX_EQ1_C_SET_FB = 0,
        string CP_LANE1_PMA_REG_RX_EQ1_OFF = "FALSE",
        int CP_LANE1_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        int CP_LANE1_PMA_REG_RX_EQ2_R_SET_FB = 0,
        int CP_LANE1_PMA_REG_RX_EQ2_C_SET_FB = 0,
        string CP_LANE1_PMA_REG_RX_EQ2_OFF = "FALSE",
        int CP_LANE1_PMA_REG_EQ_DAC = 0,
        int CP_LANE1_PMA_REG_RX_ICTRL_EQ = 2,
        string CP_LANE1_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        string CP_LANE1_PMA_REG_EQ_DC_CALIB_SEL = "FALSE",
        int CP_LANE1_PMA_REG_RX_RESERVED_337_330 = 0,
        int CP_LANE1_PMA_REG_RX_RESERVED_345_338 = 0,
        int CP_LANE1_PMA_REG_RX_RESERVED_353_346 = 0,
        int CP_LANE1_PMA_REG_RX_RESERVED_361_354 = 0,
        int CP_LANE1_PMA_CTLE_CTRL_REG_I = 0,
        string CP_LANE1_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        string CP_LANE1_PMA_CTLE_REG_HOLD_I = "FALSE",
        int CP_LANE1_PMA_CTLE_REG_INIT_DAC_I = 0,
        string CP_LANE1_PMA_CTLE_REG_POLARITY_I = "FALSE",
        int CP_LANE1_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        int CP_LANE1_PMA_CTLE_REG_THRESHOLD_I = 0,
        string CP_LANE1_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        int CP_LANE1_PMA_REG_RX_RESERVED_393_389 = 0,
        string CP_LANE1_PMA_CFG_RX_LANE_POWERUP = "OFF",
        string CP_LANE1_PMA_CFG_RX_PMA_RSTN = "FALSE",
        string CP_LANE1_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        string CP_LANE1_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        string CP_LANE1_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        string CP_LANE1_PMA_REG_TX_PD = "ON",
        string CP_LANE1_PMA_REG_TX_PD_OW = "TRUE",
        string CP_LANE1_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        string CP_LANE1_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        int CP_LANE1_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        string CP_LANE1_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_RXDET_REQ = "FALSE",
        string CP_LANE1_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_BEACON_EN = "FALSE",
        string CP_LANE1_PMA_REG_TX_EI_EN_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_EI_EN = "FALSE",
        string CP_LANE1_PMA_REG_TX_BIT_CONV = "FALSE",
        int CP_LANE1_PMA_REG_TX_RES_CAL = 0,
        string CP_LANE1_PMA_REG_TX_RESERVED_19 = "FALSE",
        int CP_LANE1_PMA_REG_TX_RESERVED_25_20 = 32,
        int CP_LANE1_PMA_REG_TX_RESERVED_33_26 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_41_34 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_49_42 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_57_50 = 0,
        string CP_LANE1_PMA_REG_TX_SYNC_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_SYNC = "TRUE",
        string CP_LANE1_PMA_REG_TX_PD_POST = "ON",
        string CP_LANE1_PMA_REG_TX_PD_POST_OW = "TRUE",
        string CP_LANE1_PMA_REG_TX_RESET_N_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESET_N = "TRUE",
        string CP_LANE1_PMA_REG_TX_RESERVED_64 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_65 = "TRUE",
        string CP_LANE1_PMA_REG_TX_BUSWIDTH_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_BUSWIDTH = "8BIT",
        string CP_LANE1_PMA_REG_PLL_READY_OW = "FALSE",
        string CP_LANE1_PMA_REG_PLL_READY = "TRUE",
        string CP_LANE1_PMA_REG_TX_RESERVED_72 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_73 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_74 = "FALSE",
        int CP_LANE1_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        string CP_LANE1_PMA_REG_TX_RESERVED_77 = "FALSE",
        int CP_LANE1_PMA_REG_TX_RESERVED_83_78 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_89_84 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_95_90 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_101_96 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_107_102 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_113_108 = 0,
        int CP_LANE1_PMA_REG_TX_AMP_DAC0 = 25,
        int CP_LANE1_PMA_REG_TX_AMP_DAC1 = 19,
        int CP_LANE1_PMA_REG_TX_AMP_DAC2 = 14,
        int CP_LANE1_PMA_REG_TX_AMP_DAC3 = 9,
        int CP_LANE1_PMA_REG_TX_RESERVED_143_138 = 5,
        int CP_LANE1_PMA_REG_TX_MARGIN = 0,
        string CP_LANE1_PMA_REG_TX_MARGIN_OW = "FALSE",
        int CP_LANE1_PMA_REG_TX_RESERVED_149_148 = 0,
        string CP_LANE1_PMA_REG_TX_RESERVED_150 = "FALSE",
        string CP_LANE1_PMA_REG_TX_SWING = "FALSE",
        string CP_LANE1_PMA_REG_TX_SWING_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_153 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RXDET_THRESHOLD = "50MV",
        int CP_LANE1_PMA_REG_TX_RESERVED_157_156 = 0,
        string CP_LANE1_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        int CP_LANE1_PMA_REG_TX_RESERVED_160_159 = 0,
        int CP_LANE1_PMA_REG_TX_RESERVED_162_161 = 0,
        string CP_LANE1_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        string CP_LANE1_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        string CP_LANE1_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_RXDET_STATUS = "TRUE",
        string CP_LANE1_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        string CP_LANE1_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = "8BIT",
        string CP_LANE1_PMA_REG_TX_PRBS_SEL = "PRBS7",
        int CP_LANE1_PMA_REG_TX_UDP_DATA_7_TO_0 = 0,
        int CP_LANE1_PMA_REG_TX_UDP_DATA_15_TO_8 = 0,
        int CP_LANE1_PMA_REG_TX_UDP_DATA_19_TO_16 = 0,
        string CP_LANE1_PMA_REG_TX_RESERVED_192 = "FALSE",
        int CP_LANE1_PMA_REG_TX_FIFO_WP_CTRL = 6,
        string CP_LANE1_PMA_REG_TX_FIFO_EN = "FALSE",
        int CP_LANE1_PMA_REG_TX_DATA_MUX_SEL = 0,
        string CP_LANE1_PMA_REG_TX_ERR_INSERT = "FALSE",
        int CP_LANE1_PMA_REG_TX_RESERVED_203_200 = 0,
        string CP_LANE1_PMA_REG_TX_RESERVED_204 = "FALSE",
        string CP_LANE1_PMA_REG_TX_SATA_EN = "FALSE",
        int CP_LANE1_PMA_REG_TX_RESERVED_207_206 = 0,
        string CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        string CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        int CP_LANE1_PMA_REG_TX_CFG_POST1 = 0,
        int CP_LANE1_PMA_REG_TX_CFG_POST2 = 0,
        int CP_LANE1_PMA_REG_TX_DEEMP = 0,
        string CP_LANE1_PMA_REG_TX_DEEMP_OW = "FALSE",
        int CP_LANE1_PMA_REG_TX_RESERVED_224_223 = 0,
        string CP_LANE1_PMA_REG_TX_RESERVED_225 = "FALSE",
        int CP_LANE1_PMA_REG_TX_RESERVED_229_226 = 0,
        int CP_LANE1_PMA_REG_TX_OOB_DELAY_SEL = 0,
        string CP_LANE1_PMA_REG_TX_POLARITY = "NORMAL",
        string CP_LANE1_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_236 = "FALSE",
        string CP_LANE1_PMA_REG_TX_LS_MODE_EN = "FALSE",
        string CP_LANE1_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        string CP_LANE1_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        string CP_LANE1_PMA_REG_RX_JTAG_OE = "TRUE",
        int CP_LANE1_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        string CP_LANE1_PMA_REG_TX_RES_CAL_EN = "FALSE",
        int CP_LANE1_PMA_REG_RX_TERM_MODE_CTRL = 3,
        int CP_LANE1_PMA_REG_TX_RESERVED_251_250 = 0,
        string CP_LANE1_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_253 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_254 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_255 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_256 = "FALSE",
        string CP_LANE1_PMA_REG_TX_RESERVED_257 = "FALSE",
        int CP_LANE1_PMA_REG_TX_PH_SEL = 1,
        int CP_LANE1_PMA_REG_TX_CFG_PRE = 0,
        int CP_LANE1_PMA_REG_TX_CFG_MAIN = 0,
        int CP_LANE1_PMA_REG_CFG_POST = 0,
        string CP_LANE1_PMA_REG_PD_MAIN = "TRUE",
        string CP_LANE1_PMA_REG_PD_PRE = "TRUE",
        string CP_LANE1_PMA_REG_TX_LS_DATA = "FALSE",
        int CP_LANE1_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        int CP_LANE1_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        string CP_LANE1_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        int CP_LANE1_PMA_REG_TX_DCC_CUR_SS = 0,
        string CP_LANE1_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        string CP_LANE1_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        int CP_LANE1_PMA_REG_ATB_SEL_2_TO_0 = 0,
        int CP_LANE1_PMA_REG_ATB_SEL_9_TO_3 = 0,
        int CP_LANE1_PMA_REG_TX_CFG_7_TO_0 = 0,
        int CP_LANE1_PMA_REG_TX_CFG_15_TO_8 = 0,
        int CP_LANE1_PMA_REG_TX_CFG_23_TO_16 = 0,
        int CP_LANE1_PMA_REG_TX_CFG_31_TO_24 = 0,
        string CP_LANE1_PMA_REG_TX_OOB_EI_EN = "FALSE",
        string CP_LANE1_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        string CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        string CP_LANE1_PMA_REG_TX_JTAG_DATA = "FALSE",
        int CP_LANE1_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        int CP_LANE1_PMA_REG_TX_CFG1_7_0 = 0,
        int CP_LANE1_PMA_REG_TX_CFG1_15_8 = 0,
        int CP_LANE1_PMA_REG_TX_CFG1_23_16 = 0,
        int CP_LANE1_PMA_REG_TX_CFG1_31_24 = 0,
        string CP_LANE1_PMA_REG_CFG_LANE_POWERUP = "FALSE",
        string CP_LANE1_PMA_REG_CFG_PMA_POR_N = "FALSE",
        string CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH = "FALSE",
        string CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_PISO = "FALSE",
        string CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER = "FALSE",
        string CP_LANE1_PMA_REG_CFG_TX_PMA_RSTN = "FALSE",
        string CP_LANE2_PCS_BYPASS_WORD_ALIGN = "FALSE",
        string CP_LANE2_PCS_BYPASS_DENC = "FALSE",
        string CP_LANE2_PCS_BYPASS_BONDING = "FALSE",
        string CP_LANE2_PCS_BYPASS_CTC = "FALSE",
        string CP_LANE2_PCS_BYPASS_GEAR = "FALSE",
        string CP_LANE2_PCS_BYPASS_BRIDGE = "FALSE",
        string CP_LANE2_PCS_BYPASS_BRIDGE_FIFO = "FALSE",
        string CP_LANE2_PCS_DATA_MODE = "X8",
        string CP_LANE2_PCS_RX_POLARITY_INV = "DELAY",
        string CP_LANE2_PCS_ALIGN_MODE = "1GB",
        string CP_LANE2_PCS_SAMP_16B = "X20",
        string CP_LANE2_PCS_FARLP_PWR_REDUCTION = "FALSE",
        int CP_LANE2_PCS_COMMA_REG0 = 0,
        int CP_LANE2_PCS_COMMA_MASK = 0,
        string CP_LANE2_PCS_CEB_MODE = "10GB",
        string CP_LANE2_PCS_CTC_MODE = "1SKIP",
        int CP_LANE2_PCS_A_REG = 0,
        string CP_LANE2_PCS_GE_AUTO_EN = "FALSE",
        int CP_LANE2_PCS_SKIP_REG0 = 0,
        int CP_LANE2_PCS_SKIP_REG1 = 0,
        int CP_LANE2_PCS_SKIP_REG2 = 0,
        int CP_LANE2_PCS_SKIP_REG3 = 0,
        string CP_LANE2_PCS_DEC_DUAL = "FALSE",
        string CP_LANE2_PCS_SPLIT = "FALSE",
        string CP_LANE2_PCS_FIFOFLAG_CTC = "FALSE",
        string CP_LANE2_PCS_COMMA_DET_MODE = "COMMA_PATTERN",
        string CP_LANE2_PCS_ERRDETECT_SILENCE = "FALSE",
        string CP_LANE2_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        string CP_LANE2_PCS_PCS_RCLK_SEL = "PMA_RCLK",
        string CP_LANE2_PCS_CB_RCLK_SEL = "PMA_RCLK",
        string CP_LANE2_PCS_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string CP_LANE2_PCS_RCLK_POLINV = "RCLK",
        string CP_LANE2_PCS_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string CP_LANE2_PCS_PCS_RCLK_EN = "FALSE",
        string CP_LANE2_PCS_CB_RCLK_EN = "FALSE",
        string CP_LANE2_PCS_AFTER_CTC_RCLK_EN = "FALSE",
        string CP_LANE2_PCS_AFTER_CTC_RCLK_EN_GB = "FALSE",
        string CP_LANE2_PCS_PCS_RX_RSTN = "FALSE",
        string CP_LANE2_PCS_PCIE_SLAVE = "MASTER",
        string CP_LANE2_PCS_RX_64B66B_67B = "NORMAL",
        string CP_LANE2_PCS_RX_BRIDGE_CLK_POLINV = "RX_BRIDGE_CLK",
        string CP_LANE2_PCS_PCS_CB_RSTN = "FALSE",
        string CP_LANE2_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        string CP_LANE2_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        string CP_LANE2_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        string CP_LANE2_PCS_TX_BYPASS_GEAR = "FALSE",
        string CP_LANE2_PCS_TX_BYPASS_ENC = "FALSE",
        string CP_LANE2_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        string CP_LANE2_PCS_TX_GEAR_SPLIT = "FALSE",
        string CP_LANE2_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int CP_LANE2_PCS_TX_BIT_SLIP_CYCLES = 0,
        string CP_LANE2_PCS_INT_TX_MASK_0 = "FALSE",
        string CP_LANE2_PCS_INT_TX_MASK_1 = "FALSE",
        string CP_LANE2_PCS_INT_TX_MASK_2 = "FALSE",
        string CP_LANE2_PCS_INT_TX_CLR_0 = "FALSE",
        string CP_LANE2_PCS_INT_TX_CLR_1 = "FALSE",
        string CP_LANE2_PCS_INT_TX_CLR_2 = "FALSE",
        string CP_LANE2_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string CP_LANE2_PCS_TX_PCS_CLK_EN_SEL = "FALSE",
        string CP_LANE2_PCS_TX_BRIDGE_TCLK_SEL = "PCS_TCLK",
        string CP_LANE2_PCS_TX_TCLK_POLINV = "TCLK",
        string CP_LANE2_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        string CP_LANE2_PCS_TX_PCS_TX_RSTN = "FALSE",
        string CP_LANE2_PCS_TX_SLAVE = "MASTER",
        string CP_LANE2_PCS_TX_GEAR_CLK_EN_SEL = "FALSE",
        string CP_LANE2_PCS_DATA_WIDTH_MODE = "X20",
        string CP_LANE2_PCS_TX_64B66B_67B = "NORMAL",
        string CP_LANE2_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        string CP_LANE2_PCS_TX_TCLK2FABRIC_SEL = "FALSE",
        string CP_LANE2_PCS_TX_OUTZZ = "FALSE",
        string CP_LANE2_PCS_ENC_DUAL = "FALSE",
        string CP_LANE2_PCS_TX_BITSLIP_DATA_MODE = "X10",
        string CP_LANE2_PCS_TX_BRIDGE_CLK_POLINV = "TX_BRIDGE_CLK",
        int CP_LANE2_PCS_COMMA_REG1 = 0,
        int CP_LANE2_PCS_RAPID_IMAX = 0,
        int CP_LANE2_PCS_RAPID_VMIN_1 = 0,
        int CP_LANE2_PCS_RAPID_VMIN_2 = 0,
        string CP_LANE2_PCS_RX_PRBS_MODE = "DISABLE",
        string CP_LANE2_PCS_RX_ERRCNT_CLR = "FALSE",
        string CP_LANE2_PCS_PRBS_ERR_LPBK = "FALSE",
        string CP_LANE2_PCS_TX_PRBS_MODE = "DISABLE",
        string CP_LANE2_PCS_TX_INSERT_ER = "FALSE",
        string CP_LANE2_PCS_ENABLE_PRBS_GEN = "FALSE",
        int CP_LANE2_PCS_DEFAULT_RADDR = 0,
        int CP_LANE2_PCS_MASTER_CHECK_OFFSET = 0,
        int CP_LANE2_PCS_DELAY_SET = 0,
        string CP_LANE2_PCS_SEACH_OFFSET = "20BIT",
        int CP_LANE2_PCS_CEB_RAPIDLS_MMAX = 0,
        int CP_LANE2_PCS_CTC_AFULL = 0,
        int CP_LANE2_PCS_CTC_AEMPTY = 0,
        int CP_LANE2_PCS_CTC_CONTI_SKP_SET = 0,
        string CP_LANE2_PCS_FAR_LOOP = "FALSE",
        string CP_LANE2_PCS_NEAR_LOOP = "FALSE",
        string CP_LANE2_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        string CP_LANE2_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        string CP_LANE2_PCS_PMA_RX2TX_PLOOP_EN = "FALSE",
        string CP_LANE2_PCS_INT_RX_MASK_0 = "FALSE",
        string CP_LANE2_PCS_INT_RX_MASK_1 = "FALSE",
        string CP_LANE2_PCS_INT_RX_MASK_2 = "FALSE",
        string CP_LANE2_PCS_INT_RX_MASK_3 = "FALSE",
        string CP_LANE2_PCS_INT_RX_MASK_4 = "FALSE",
        string CP_LANE2_PCS_INT_RX_MASK_5 = "FALSE",
        string CP_LANE2_PCS_INT_RX_MASK_6 = "FALSE",
        string CP_LANE2_PCS_INT_RX_MASK_7 = "FALSE",
        string CP_LANE2_PCS_INT_RX_CLR_0 = "FALSE",
        string CP_LANE2_PCS_INT_RX_CLR_1 = "FALSE",
        string CP_LANE2_PCS_INT_RX_CLR_2 = "FALSE",
        string CP_LANE2_PCS_INT_RX_CLR_3 = "FALSE",
        string CP_LANE2_PCS_INT_RX_CLR_4 = "FALSE",
        string CP_LANE2_PCS_INT_RX_CLR_5 = "FALSE",
        string CP_LANE2_PCS_INT_RX_CLR_6 = "FALSE",
        string CP_LANE2_PCS_INT_RX_CLR_7 = "FALSE",
        string CP_LANE2_PCS_CA_RSTN_RX = "FALSE",
        string CP_LANE2_PCS_CA_DYN_DLY_EN_RX = "FALSE",
        string CP_LANE2_PCS_CA_DYN_DLY_SEL_RX = "FALSE",
        int CP_LANE2_PCS_CA_RX = 0,
        string CP_LANE2_PCS_CA_RSTN_TX = "FALSE",
        string CP_LANE2_PCS_CA_DYN_DLY_EN_TX = "FALSE",
        string CP_LANE2_PCS_CA_DYN_DLY_SEL_TX = "FALSE",
        int CP_LANE2_PCS_CA_TX = 0,
        string CP_LANE2_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_RXCB_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_RXCTC_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_RXGEAR_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        string CP_LANE2_PMA_REG_RX_PD = "ON",
        string CP_LANE2_PMA_REG_RX_PD_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_RESERVED_2 = "FALSE",
        string CP_LANE2_PMA_REG_RX_RESERVED_3 = "FALSE",
        string CP_LANE2_PMA_REG_RX_DATAPATH_PD = "ON",
        string CP_LANE2_PMA_REG_RX_DATAPATH_PD_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_SIGDET_PD = "ON",
        string CP_LANE2_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_DCC_RST_N = "TRUE",
        string CP_LANE2_PMA_REG_RX_DCC_RST_N_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_CDR_RST_N = "TRUE",
        string CP_LANE2_PMA_REG_RX_CDR_RST_N_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        string CP_LANE2_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        string CP_LANE2_PMA_REG_RXPCLK_SLIP = "FALSE",
        string CP_LANE2_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        string CP_LANE2_PMA_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        string CP_LANE2_PMA_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_PCLKSWITCH = "FALSE",
        string CP_LANE2_PMA_REG_RX_PCLKSWITCH_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_HIGHZ = "FALSE",
        string CP_LANE2_PMA_REG_RX_HIGHZ_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        string CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        string CP_LANE2_PMA_REG_RX_PD_BIAS_RX = "FALSE",
        string CP_LANE2_PMA_REG_RX_PD_BIAS_RX_OW = "FALSE",
        string CP_LANE2_PMA_REG_RX_RESET_N = "FALSE",
        string CP_LANE2_PMA_REG_RX_RESET_N_OW = "FALSE",
        int CP_LANE2_PMA_REG_RX_RESERVED_29_28 = 0,
        string CP_LANE2_PMA_REG_RX_BUSWIDTH = "8BIT",
        string CP_LANE2_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_RATE = "DIV8",
        string CP_LANE2_PMA_REG_RX_RESERVED_36 = "FALSE",
        string CP_LANE2_PMA_REG_RX_RATE_EN = "FALSE",
        int CP_LANE2_PMA_REG_RX_RES_TRIM = 4,
        string CP_LANE2_PMA_REG_RX_RESERVED_44 = "FALSE",
        string CP_LANE2_PMA_REG_RX_RESERVED_45 = "FALSE",
        string CP_LANE2_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        int CP_LANE2_PMA_REG_RX_RESERVED_48_47 = 0,
        int CP_LANE2_PMA_REG_RX_ICTRL_SIGDET = 0,
        int CP_LANE2_PMA_REG_CDR_READY_THD = 1367,
        string CP_LANE2_PMA_REG_RX_RESERVED_65 = "FALSE",
        string CP_LANE2_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int CP_LANE2_PMA_REG_RX_PIBUF_IC = 2,
        string CP_LANE2_PMA_REG_RX_RESERVED_69 = "FALSE",
        int CP_LANE2_PMA_REG_RX_DCC_IC_RX = 0,
        int CP_LANE2_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        string CP_LANE2_PMA_REG_RX_ICTRL_TRX = "87_5PCT",
        int CP_LANE2_PMA_REG_RX_RESERVED_77_76 = 0,
        int CP_LANE2_PMA_REG_RX_RESERVED_79_78 = 1,
        int CP_LANE2_PMA_REG_RX_RESERVED_81_80 = 1,
        string CP_LANE2_PMA_REG_RX_ICTRL_PIBUF = "87_5PCT",
        string CP_LANE2_PMA_REG_RX_ICTRL_PI = "87_5PCT",
        string CP_LANE2_PMA_REG_RX_ICTRL_DCC = "87_5PCT",
        int CP_LANE2_PMA_REG_RX_RESERVED_89_88 = 1,
        string CP_LANE2_PMA_REG_TX_RATE = "DIV8",
        string CP_LANE2_PMA_REG_RX_RESERVED_92 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RATE_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        string CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        string CP_LANE2_PMA_REG_TXCLK_SEL = "PLL",
        string CP_LANE2_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        string CP_LANE2_PMA_REG_RX_ERR_INSERT = "FALSE",
        string CP_LANE2_PMA_REG_UDP_CHK_EN = "FALSE",
        string CP_LANE2_PMA_REG_PRBS_SEL = "PRBS7",
        string CP_LANE2_PMA_REG_PRBS_CHK_EN = "FALSE",
        string CP_LANE2_PMA_REG_PRBS_CHK_WIDTH_SEL = "8BIT",
        string CP_LANE2_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        string CP_LANE2_PMA_REG_LOAD_ERR_CNT = "FALSE",
        string CP_LANE2_PMA_REG_CHK_COUNTER_EN = "FALSE",
        int CP_LANE2_PMA_REG_CDR_PROP_GAIN = 7,
        int CP_LANE2_PMA_REG_CDR_PROP_TURBO_GAIN = 0,
        int CP_LANE2_PMA_REG_CDR_INT_GAIN = 7,
        int CP_LANE2_PMA_REG_CDR_INT_TURBO_GAIN = 0,
        int CP_LANE2_PMA_REG_CDR_INT_SAT_MAX = 0,
        int CP_LANE2_PMA_REG_CDR_INT_SAT_MIN = 0,
        string CP_LANE2_PMA_REG_CDR_INT_RST = "FALSE",
        string CP_LANE2_PMA_REG_CDR_INT_RST_OW = "FALSE",
        string CP_LANE2_PMA_REG_CDR_PROP_RST = "FALSE",
        string CP_LANE2_PMA_REG_CDR_PROP_RST_OW = "FALSE",
        string CP_LANE2_PMA_REG_CDR_LOCK_RST = "FALSE",
        string CP_LANE2_PMA_REG_CDR_LOCK_RST_OW = "FALSE",
        int CP_LANE2_PMA_REG_CDR_RX_PI_FORCE_SEL = 0,
        int CP_LANE2_PMA_REG_CDR_RX_PI_FORCE_D = 0,
        string CP_LANE2_PMA_REG_CDR_LOCK_TIMER = "0_8U",
        int CP_LANE2_PMA_REG_CDR_TURBO_MODE_TIMER = 0,
        string CP_LANE2_PMA_REG_CDR_LOCK_VAL = "FALSE",
        string CP_LANE2_PMA_REG_CDR_LOCK_OW = "FALSE",
        string CP_LANE2_PMA_REG_CDR_INT_SAT_DET_EN = "TRUE",
        string CP_LANE2_PMA_REG_CDR_SAT_AUTO_DIS = "FALSE",
        string CP_LANE2_PMA_REG_CDR_GAIN_AUTO = "FALSE",
        string CP_LANE2_PMA_REG_CDR_TURBO_GAIN_AUTO = "FALSE",
        int CP_LANE2_PMA_REG_RX_RESERVED_171_167 = 0,
        int CP_LANE2_PMA_REG_RX_RESERVED_175_172 = 0,
        string CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        string CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        string CP_LANE2_PMA_REG_CDR_PI_CTRL_RST = "FALSE",
        string CP_LANE2_PMA_REG_CDR_PI_CTRL_RST_OW = "FALSE",
        string CP_LANE2_PMA_REG_CDR_SAT_DET_RST = "FALSE",
        string CP_LANE2_PMA_REG_CDR_SAT_DET_RST_OW = "FALSE",
        string CP_LANE2_PMA_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        string CP_LANE2_PMA_REG_CDR_SAT_DET_STICKY_RST_OW = "FALSE",
        string CP_LANE2_PMA_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        int CP_LANE2_PMA_REG_CDR_SAT_DET_TIMER = 0,
        string CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        string CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_OW = "FALSE",
        string CP_LANE2_PMA_REG_CDR_TURBO_MODE_EN = "TRUE",
        string CP_LANE2_PMA_REG_RX_RESERVED_190 = "FALSE",
        int CP_LANE2_PMA_REG_RX_RESERVED_193_191 = 0,
        string CP_LANE2_PMA_REG_CDR_STATUS_FIFO_EN = "TRUE",
        int CP_LANE2_PMA_REG_PMA_TEST_SEL = 0,
        int CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MIN = 0,
        int CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MAX = 0,
        int CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MIN = 0,
        int CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MAX = 0,
        int CP_LANE2_PMA_REG_RX_RESERVED_227_226 = 1,
        int CP_LANE2_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        int CP_LANE2_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        string CP_LANE2_PMA_REG_RX_SYNC_RST_N_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_SYNC_RST_N = "TRUE",
        int CP_LANE2_PMA_REG_RX_RESERVED_233_232 = 0,
        int CP_LANE2_PMA_REG_RX_RESERVED_235_234 = 0,
        string CP_LANE2_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        string CP_LANE2_PMA_REG_RX_SATA_COMINIT = "FALSE",
        string CP_LANE2_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        string CP_LANE2_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        int CP_LANE2_PMA_REG_RX_RESERVED_241_240 = 0,
        string CP_LANE2_PMA_REG_RX_DCC_DISABLE = "FALSE",
        string CP_LANE2_PMA_REG_RX_RESERVED_243 = "FALSE",
        string CP_LANE2_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        int CP_LANE2_PMA_REG_RX_SLIP_SEL = 0,
        string CP_LANE2_PMA_REG_RX_SLIP_EN = "FALSE",
        int CP_LANE2_PMA_REG_RX_SIGDET_STATUS_SEL = 0,
        string CP_LANE2_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        string CP_LANE2_PMA_REG_RX_RESERVED_254 = "FALSE",
        string CP_LANE2_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        string CP_LANE2_PMA_REG_RX_SIGDET_VTH = "25MV",
        int CP_LANE2_PMA_REG_RX_SIGDET_GRM = 0,
        string CP_LANE2_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        int CP_LANE2_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        int CP_LANE2_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 0,
        string CP_LANE2_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        int CP_LANE2_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 0,
        string CP_LANE2_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        string CP_LANE2_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        int CP_LANE2_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        int CP_LANE2_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 0,
        int CP_LANE2_PMA_REG_RX_RESERVED_285_283 = 0,
        string CP_LANE2_PMA_REG_RX_RESERVED_286 = "FALSE",
        int CP_LANE2_PMA_REG_RX_SIGDET_IC_I = 0,
        string CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        string CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        string CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        string CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        string CP_LANE2_PMA_REG_RX_LS_MODE_EN = "FALSE",
        string CP_LANE2_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = "FALSE",
        string CP_LANE2_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = "FALSE",
        int CP_LANE2_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        int CP_LANE2_PMA_REG_RX_EQ1_R_SET_FB = 0,
        int CP_LANE2_PMA_REG_RX_EQ1_C_SET_FB = 0,
        string CP_LANE2_PMA_REG_RX_EQ1_OFF = "FALSE",
        int CP_LANE2_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        int CP_LANE2_PMA_REG_RX_EQ2_R_SET_FB = 0,
        int CP_LANE2_PMA_REG_RX_EQ2_C_SET_FB = 0,
        string CP_LANE2_PMA_REG_RX_EQ2_OFF = "FALSE",
        int CP_LANE2_PMA_REG_EQ_DAC = 0,
        int CP_LANE2_PMA_REG_RX_ICTRL_EQ = 2,
        string CP_LANE2_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        string CP_LANE2_PMA_REG_EQ_DC_CALIB_SEL = "FALSE",
        int CP_LANE2_PMA_REG_RX_RESERVED_337_330 = 0,
        int CP_LANE2_PMA_REG_RX_RESERVED_345_338 = 0,
        int CP_LANE2_PMA_REG_RX_RESERVED_353_346 = 0,
        int CP_LANE2_PMA_REG_RX_RESERVED_361_354 = 0,
        int CP_LANE2_PMA_CTLE_CTRL_REG_I = 0,
        string CP_LANE2_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        string CP_LANE2_PMA_CTLE_REG_HOLD_I = "FALSE",
        int CP_LANE2_PMA_CTLE_REG_INIT_DAC_I = 0,
        string CP_LANE2_PMA_CTLE_REG_POLARITY_I = "FALSE",
        int CP_LANE2_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        int CP_LANE2_PMA_CTLE_REG_THRESHOLD_I = 0,
        string CP_LANE2_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        int CP_LANE2_PMA_REG_RX_RESERVED_393_389 = 0,
        string CP_LANE2_PMA_CFG_RX_LANE_POWERUP = "OFF",
        string CP_LANE2_PMA_CFG_RX_PMA_RSTN = "FALSE",
        string CP_LANE2_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        string CP_LANE2_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        string CP_LANE2_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        string CP_LANE2_PMA_REG_TX_PD = "ON",
        string CP_LANE2_PMA_REG_TX_PD_OW = "TRUE",
        string CP_LANE2_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        string CP_LANE2_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        int CP_LANE2_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        string CP_LANE2_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_RXDET_REQ = "FALSE",
        string CP_LANE2_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_BEACON_EN = "FALSE",
        string CP_LANE2_PMA_REG_TX_EI_EN_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_EI_EN = "FALSE",
        string CP_LANE2_PMA_REG_TX_BIT_CONV = "FALSE",
        int CP_LANE2_PMA_REG_TX_RES_CAL = 0,
        string CP_LANE2_PMA_REG_TX_RESERVED_19 = "FALSE",
        int CP_LANE2_PMA_REG_TX_RESERVED_25_20 = 32,
        int CP_LANE2_PMA_REG_TX_RESERVED_33_26 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_41_34 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_49_42 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_57_50 = 0,
        string CP_LANE2_PMA_REG_TX_SYNC_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_SYNC = "TRUE",
        string CP_LANE2_PMA_REG_TX_PD_POST = "ON",
        string CP_LANE2_PMA_REG_TX_PD_POST_OW = "TRUE",
        string CP_LANE2_PMA_REG_TX_RESET_N_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESET_N = "TRUE",
        string CP_LANE2_PMA_REG_TX_RESERVED_64 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_65 = "TRUE",
        string CP_LANE2_PMA_REG_TX_BUSWIDTH_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_BUSWIDTH = "8BIT",
        string CP_LANE2_PMA_REG_PLL_READY_OW = "FALSE",
        string CP_LANE2_PMA_REG_PLL_READY = "TRUE",
        string CP_LANE2_PMA_REG_TX_RESERVED_72 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_73 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_74 = "FALSE",
        int CP_LANE2_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        string CP_LANE2_PMA_REG_TX_RESERVED_77 = "FALSE",
        int CP_LANE2_PMA_REG_TX_RESERVED_83_78 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_89_84 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_95_90 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_101_96 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_107_102 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_113_108 = 0,
        int CP_LANE2_PMA_REG_TX_AMP_DAC0 = 25,
        int CP_LANE2_PMA_REG_TX_AMP_DAC1 = 19,
        int CP_LANE2_PMA_REG_TX_AMP_DAC2 = 14,
        int CP_LANE2_PMA_REG_TX_AMP_DAC3 = 9,
        int CP_LANE2_PMA_REG_TX_RESERVED_143_138 = 5,
        int CP_LANE2_PMA_REG_TX_MARGIN = 0,
        string CP_LANE2_PMA_REG_TX_MARGIN_OW = "FALSE",
        int CP_LANE2_PMA_REG_TX_RESERVED_149_148 = 0,
        string CP_LANE2_PMA_REG_TX_RESERVED_150 = "FALSE",
        string CP_LANE2_PMA_REG_TX_SWING = "FALSE",
        string CP_LANE2_PMA_REG_TX_SWING_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_153 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RXDET_THRESHOLD = "50MV",
        int CP_LANE2_PMA_REG_TX_RESERVED_157_156 = 0,
        string CP_LANE2_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        int CP_LANE2_PMA_REG_TX_RESERVED_160_159 = 0,
        int CP_LANE2_PMA_REG_TX_RESERVED_162_161 = 0,
        string CP_LANE2_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        string CP_LANE2_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        string CP_LANE2_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_RXDET_STATUS = "TRUE",
        string CP_LANE2_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        string CP_LANE2_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = "8BIT",
        string CP_LANE2_PMA_REG_TX_PRBS_SEL = "PRBS7",
        int CP_LANE2_PMA_REG_TX_UDP_DATA_7_TO_0 = 0,
        int CP_LANE2_PMA_REG_TX_UDP_DATA_15_TO_8 = 0,
        int CP_LANE2_PMA_REG_TX_UDP_DATA_19_TO_16 = 0,
        string CP_LANE2_PMA_REG_TX_RESERVED_192 = "FALSE",
        int CP_LANE2_PMA_REG_TX_FIFO_WP_CTRL = 6,
        string CP_LANE2_PMA_REG_TX_FIFO_EN = "FALSE",
        int CP_LANE2_PMA_REG_TX_DATA_MUX_SEL = 0,
        string CP_LANE2_PMA_REG_TX_ERR_INSERT = "FALSE",
        int CP_LANE2_PMA_REG_TX_RESERVED_203_200 = 0,
        string CP_LANE2_PMA_REG_TX_RESERVED_204 = "FALSE",
        string CP_LANE2_PMA_REG_TX_SATA_EN = "FALSE",
        int CP_LANE2_PMA_REG_TX_RESERVED_207_206 = 0,
        string CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        string CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        int CP_LANE2_PMA_REG_TX_CFG_POST1 = 0,
        int CP_LANE2_PMA_REG_TX_CFG_POST2 = 0,
        int CP_LANE2_PMA_REG_TX_DEEMP = 0,
        string CP_LANE2_PMA_REG_TX_DEEMP_OW = "FALSE",
        int CP_LANE2_PMA_REG_TX_RESERVED_224_223 = 0,
        string CP_LANE2_PMA_REG_TX_RESERVED_225 = "FALSE",
        int CP_LANE2_PMA_REG_TX_RESERVED_229_226 = 0,
        int CP_LANE2_PMA_REG_TX_OOB_DELAY_SEL = 0,
        string CP_LANE2_PMA_REG_TX_POLARITY = "NORMAL",
        string CP_LANE2_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_236 = "FALSE",
        string CP_LANE2_PMA_REG_TX_LS_MODE_EN = "FALSE",
        string CP_LANE2_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        string CP_LANE2_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        string CP_LANE2_PMA_REG_RX_JTAG_OE = "TRUE",
        int CP_LANE2_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        string CP_LANE2_PMA_REG_TX_RES_CAL_EN = "FALSE",
        int CP_LANE2_PMA_REG_RX_TERM_MODE_CTRL = 3,
        int CP_LANE2_PMA_REG_TX_RESERVED_251_250 = 0,
        string CP_LANE2_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_253 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_254 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_255 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_256 = "FALSE",
        string CP_LANE2_PMA_REG_TX_RESERVED_257 = "FALSE",
        int CP_LANE2_PMA_REG_TX_PH_SEL = 1,
        int CP_LANE2_PMA_REG_TX_CFG_PRE = 0,
        int CP_LANE2_PMA_REG_TX_CFG_MAIN = 0,
        int CP_LANE2_PMA_REG_CFG_POST = 0,
        string CP_LANE2_PMA_REG_PD_MAIN = "TRUE",
        string CP_LANE2_PMA_REG_PD_PRE = "TRUE",
        string CP_LANE2_PMA_REG_TX_LS_DATA = "FALSE",
        int CP_LANE2_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        int CP_LANE2_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        string CP_LANE2_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        int CP_LANE2_PMA_REG_TX_DCC_CUR_SS = 0,
        string CP_LANE2_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        string CP_LANE2_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        int CP_LANE2_PMA_REG_ATB_SEL_2_TO_0 = 0,
        int CP_LANE2_PMA_REG_ATB_SEL_9_TO_3 = 0,
        int CP_LANE2_PMA_REG_TX_CFG_7_TO_0 = 0,
        int CP_LANE2_PMA_REG_TX_CFG_15_TO_8 = 0,
        int CP_LANE2_PMA_REG_TX_CFG_23_TO_16 = 0,
        int CP_LANE2_PMA_REG_TX_CFG_31_TO_24 = 0,
        string CP_LANE2_PMA_REG_TX_OOB_EI_EN = "FALSE",
        string CP_LANE2_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        string CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        string CP_LANE2_PMA_REG_TX_JTAG_DATA = "FALSE",
        int CP_LANE2_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        int CP_LANE2_PMA_REG_TX_CFG1_7_0 = 0,
        int CP_LANE2_PMA_REG_TX_CFG1_15_8 = 0,
        int CP_LANE2_PMA_REG_TX_CFG1_23_16 = 0,
        int CP_LANE2_PMA_REG_TX_CFG1_31_24 = 0,
        string CP_LANE2_PMA_REG_CFG_LANE_POWERUP = "FALSE",
        string CP_LANE2_PMA_REG_CFG_PMA_POR_N = "FALSE",
        string CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH = "FALSE",
        string CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_PISO = "FALSE",
        string CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER = "FALSE",
        string CP_LANE2_PMA_REG_CFG_TX_PMA_RSTN = "FALSE",
        string CP_LANE3_PCS_BYPASS_WORD_ALIGN = "FALSE",
        string CP_LANE3_PCS_BYPASS_DENC = "FALSE",
        string CP_LANE3_PCS_BYPASS_BONDING = "FALSE",
        string CP_LANE3_PCS_BYPASS_CTC = "FALSE",
        string CP_LANE3_PCS_BYPASS_GEAR = "FALSE",
        string CP_LANE3_PCS_BYPASS_BRIDGE = "FALSE",
        string CP_LANE3_PCS_BYPASS_BRIDGE_FIFO = "FALSE",
        string CP_LANE3_PCS_DATA_MODE = "X8",
        string CP_LANE3_PCS_RX_POLARITY_INV = "DELAY",
        string CP_LANE3_PCS_ALIGN_MODE = "1GB",
        string CP_LANE3_PCS_SAMP_16B = "X20",
        string CP_LANE3_PCS_FARLP_PWR_REDUCTION = "FALSE",
        int CP_LANE3_PCS_COMMA_REG0 = 0,
        int CP_LANE3_PCS_COMMA_MASK = 0,
        string CP_LANE3_PCS_CEB_MODE = "10GB",
        string CP_LANE3_PCS_CTC_MODE = "1SKIP",
        int CP_LANE3_PCS_A_REG = 0,
        string CP_LANE3_PCS_GE_AUTO_EN = "FALSE",
        int CP_LANE3_PCS_SKIP_REG0 = 0,
        int CP_LANE3_PCS_SKIP_REG1 = 0,
        int CP_LANE3_PCS_SKIP_REG2 = 0,
        int CP_LANE3_PCS_SKIP_REG3 = 0,
        string CP_LANE3_PCS_DEC_DUAL = "FALSE",
        string CP_LANE3_PCS_SPLIT = "FALSE",
        string CP_LANE3_PCS_FIFOFLAG_CTC = "FALSE",
        string CP_LANE3_PCS_COMMA_DET_MODE = "COMMA_PATTERN",
        string CP_LANE3_PCS_ERRDETECT_SILENCE = "FALSE",
        string CP_LANE3_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        string CP_LANE3_PCS_PCS_RCLK_SEL = "PMA_RCLK",
        string CP_LANE3_PCS_CB_RCLK_SEL = "PMA_RCLK",
        string CP_LANE3_PCS_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string CP_LANE3_PCS_RCLK_POLINV = "RCLK",
        string CP_LANE3_PCS_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string CP_LANE3_PCS_PCS_RCLK_EN = "FALSE",
        string CP_LANE3_PCS_CB_RCLK_EN = "FALSE",
        string CP_LANE3_PCS_AFTER_CTC_RCLK_EN = "FALSE",
        string CP_LANE3_PCS_AFTER_CTC_RCLK_EN_GB = "FALSE",
        string CP_LANE3_PCS_PCS_RX_RSTN = "FALSE",
        string CP_LANE3_PCS_PCIE_SLAVE = "MASTER",
        string CP_LANE3_PCS_RX_64B66B_67B = "NORMAL",
        string CP_LANE3_PCS_RX_BRIDGE_CLK_POLINV = "RX_BRIDGE_CLK",
        string CP_LANE3_PCS_PCS_CB_RSTN = "FALSE",
        string CP_LANE3_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        string CP_LANE3_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        string CP_LANE3_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        string CP_LANE3_PCS_TX_BYPASS_GEAR = "FALSE",
        string CP_LANE3_PCS_TX_BYPASS_ENC = "FALSE",
        string CP_LANE3_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        string CP_LANE3_PCS_TX_GEAR_SPLIT = "FALSE",
        string CP_LANE3_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int CP_LANE3_PCS_TX_BIT_SLIP_CYCLES = 0,
        string CP_LANE3_PCS_INT_TX_MASK_0 = "FALSE",
        string CP_LANE3_PCS_INT_TX_MASK_1 = "FALSE",
        string CP_LANE3_PCS_INT_TX_MASK_2 = "FALSE",
        string CP_LANE3_PCS_INT_TX_CLR_0 = "FALSE",
        string CP_LANE3_PCS_INT_TX_CLR_1 = "FALSE",
        string CP_LANE3_PCS_INT_TX_CLR_2 = "FALSE",
        string CP_LANE3_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string CP_LANE3_PCS_TX_PCS_CLK_EN_SEL = "FALSE",
        string CP_LANE3_PCS_TX_BRIDGE_TCLK_SEL = "PCS_TCLK",
        string CP_LANE3_PCS_TX_TCLK_POLINV = "TCLK",
        string CP_LANE3_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        string CP_LANE3_PCS_TX_PCS_TX_RSTN = "FALSE",
        string CP_LANE3_PCS_TX_SLAVE = "MASTER",
        string CP_LANE3_PCS_TX_GEAR_CLK_EN_SEL = "FALSE",
        string CP_LANE3_PCS_DATA_WIDTH_MODE = "X20",
        string CP_LANE3_PCS_TX_64B66B_67B = "NORMAL",
        string CP_LANE3_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        string CP_LANE3_PCS_TX_TCLK2FABRIC_SEL = "FALSE",
        string CP_LANE3_PCS_TX_OUTZZ = "FALSE",
        string CP_LANE3_PCS_ENC_DUAL = "FALSE",
        string CP_LANE3_PCS_TX_BITSLIP_DATA_MODE = "X10",
        string CP_LANE3_PCS_TX_BRIDGE_CLK_POLINV = "TX_BRIDGE_CLK",
        int CP_LANE3_PCS_COMMA_REG1 = 0,
        int CP_LANE3_PCS_RAPID_IMAX = 0,
        int CP_LANE3_PCS_RAPID_VMIN_1 = 0,
        int CP_LANE3_PCS_RAPID_VMIN_2 = 0,
        string CP_LANE3_PCS_RX_PRBS_MODE = "DISABLE",
        string CP_LANE3_PCS_RX_ERRCNT_CLR = "FALSE",
        string CP_LANE3_PCS_PRBS_ERR_LPBK = "FALSE",
        string CP_LANE3_PCS_TX_PRBS_MODE = "DISABLE",
        string CP_LANE3_PCS_TX_INSERT_ER = "FALSE",
        string CP_LANE3_PCS_ENABLE_PRBS_GEN = "FALSE",
        int CP_LANE3_PCS_DEFAULT_RADDR = 0,
        int CP_LANE3_PCS_MASTER_CHECK_OFFSET = 0,
        int CP_LANE3_PCS_DELAY_SET = 0,
        string CP_LANE3_PCS_SEACH_OFFSET = "20BIT",
        int CP_LANE3_PCS_CEB_RAPIDLS_MMAX = 0,
        int CP_LANE3_PCS_CTC_AFULL = 0,
        int CP_LANE3_PCS_CTC_AEMPTY = 0,
        int CP_LANE3_PCS_CTC_CONTI_SKP_SET = 0,
        string CP_LANE3_PCS_FAR_LOOP = "FALSE",
        string CP_LANE3_PCS_NEAR_LOOP = "FALSE",
        string CP_LANE3_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        string CP_LANE3_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        string CP_LANE3_PCS_PMA_RX2TX_PLOOP_EN = "FALSE",
        string CP_LANE3_PCS_INT_RX_MASK_0 = "FALSE",
        string CP_LANE3_PCS_INT_RX_MASK_1 = "FALSE",
        string CP_LANE3_PCS_INT_RX_MASK_2 = "FALSE",
        string CP_LANE3_PCS_INT_RX_MASK_3 = "FALSE",
        string CP_LANE3_PCS_INT_RX_MASK_4 = "FALSE",
        string CP_LANE3_PCS_INT_RX_MASK_5 = "FALSE",
        string CP_LANE3_PCS_INT_RX_MASK_6 = "FALSE",
        string CP_LANE3_PCS_INT_RX_MASK_7 = "FALSE",
        string CP_LANE3_PCS_INT_RX_CLR_0 = "FALSE",
        string CP_LANE3_PCS_INT_RX_CLR_1 = "FALSE",
        string CP_LANE3_PCS_INT_RX_CLR_2 = "FALSE",
        string CP_LANE3_PCS_INT_RX_CLR_3 = "FALSE",
        string CP_LANE3_PCS_INT_RX_CLR_4 = "FALSE",
        string CP_LANE3_PCS_INT_RX_CLR_5 = "FALSE",
        string CP_LANE3_PCS_INT_RX_CLR_6 = "FALSE",
        string CP_LANE3_PCS_INT_RX_CLR_7 = "FALSE",
        string CP_LANE3_PCS_CA_RSTN_RX = "FALSE",
        string CP_LANE3_PCS_CA_DYN_DLY_EN_RX = "FALSE",
        string CP_LANE3_PCS_CA_DYN_DLY_SEL_RX = "FALSE",
        int CP_LANE3_PCS_CA_RX = 0,
        string CP_LANE3_PCS_CA_RSTN_TX = "FALSE",
        string CP_LANE3_PCS_CA_DYN_DLY_EN_TX = "FALSE",
        string CP_LANE3_PCS_CA_DYN_DLY_SEL_TX = "FALSE",
        int CP_LANE3_PCS_CA_TX = 0,
        string CP_LANE3_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_RXCB_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_RXCTC_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_RXGEAR_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        string CP_LANE3_PMA_REG_RX_PD = "ON",
        string CP_LANE3_PMA_REG_RX_PD_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_RESERVED_2 = "FALSE",
        string CP_LANE3_PMA_REG_RX_RESERVED_3 = "FALSE",
        string CP_LANE3_PMA_REG_RX_DATAPATH_PD = "ON",
        string CP_LANE3_PMA_REG_RX_DATAPATH_PD_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_SIGDET_PD = "ON",
        string CP_LANE3_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_DCC_RST_N = "TRUE",
        string CP_LANE3_PMA_REG_RX_DCC_RST_N_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_CDR_RST_N = "TRUE",
        string CP_LANE3_PMA_REG_RX_CDR_RST_N_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        string CP_LANE3_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        string CP_LANE3_PMA_REG_RXPCLK_SLIP = "FALSE",
        string CP_LANE3_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        string CP_LANE3_PMA_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        string CP_LANE3_PMA_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_PCLKSWITCH = "FALSE",
        string CP_LANE3_PMA_REG_RX_PCLKSWITCH_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_HIGHZ = "FALSE",
        string CP_LANE3_PMA_REG_RX_HIGHZ_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        string CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        string CP_LANE3_PMA_REG_RX_PD_BIAS_RX = "FALSE",
        string CP_LANE3_PMA_REG_RX_PD_BIAS_RX_OW = "FALSE",
        string CP_LANE3_PMA_REG_RX_RESET_N = "FALSE",
        string CP_LANE3_PMA_REG_RX_RESET_N_OW = "FALSE",
        int CP_LANE3_PMA_REG_RX_RESERVED_29_28 = 0,
        string CP_LANE3_PMA_REG_RX_BUSWIDTH = "8BIT",
        string CP_LANE3_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_RATE = "DIV8",
        string CP_LANE3_PMA_REG_RX_RESERVED_36 = "FALSE",
        string CP_LANE3_PMA_REG_RX_RATE_EN = "FALSE",
        int CP_LANE3_PMA_REG_RX_RES_TRIM = 4,
        string CP_LANE3_PMA_REG_RX_RESERVED_44 = "FALSE",
        string CP_LANE3_PMA_REG_RX_RESERVED_45 = "FALSE",
        string CP_LANE3_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        int CP_LANE3_PMA_REG_RX_RESERVED_48_47 = 0,
        int CP_LANE3_PMA_REG_RX_ICTRL_SIGDET = 0,
        int CP_LANE3_PMA_REG_CDR_READY_THD = 1367,
        string CP_LANE3_PMA_REG_RX_RESERVED_65 = "FALSE",
        string CP_LANE3_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int CP_LANE3_PMA_REG_RX_PIBUF_IC = 2,
        string CP_LANE3_PMA_REG_RX_RESERVED_69 = "FALSE",
        int CP_LANE3_PMA_REG_RX_DCC_IC_RX = 0,
        int CP_LANE3_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        string CP_LANE3_PMA_REG_RX_ICTRL_TRX = "87_5PCT",
        int CP_LANE3_PMA_REG_RX_RESERVED_77_76 = 0,
        int CP_LANE3_PMA_REG_RX_RESERVED_79_78 = 1,
        int CP_LANE3_PMA_REG_RX_RESERVED_81_80 = 1,
        string CP_LANE3_PMA_REG_RX_ICTRL_PIBUF = "87_5PCT",
        string CP_LANE3_PMA_REG_RX_ICTRL_PI = "87_5PCT",
        string CP_LANE3_PMA_REG_RX_ICTRL_DCC = "87_5PCT",
        int CP_LANE3_PMA_REG_RX_RESERVED_89_88 = 1,
        string CP_LANE3_PMA_REG_TX_RATE = "DIV8",
        string CP_LANE3_PMA_REG_RX_RESERVED_92 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RATE_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        string CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        string CP_LANE3_PMA_REG_TXCLK_SEL = "PLL",
        string CP_LANE3_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        string CP_LANE3_PMA_REG_RX_ERR_INSERT = "FALSE",
        string CP_LANE3_PMA_REG_UDP_CHK_EN = "FALSE",
        string CP_LANE3_PMA_REG_PRBS_SEL = "PRBS7",
        string CP_LANE3_PMA_REG_PRBS_CHK_EN = "FALSE",
        string CP_LANE3_PMA_REG_PRBS_CHK_WIDTH_SEL = "8BIT",
        string CP_LANE3_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        string CP_LANE3_PMA_REG_LOAD_ERR_CNT = "FALSE",
        string CP_LANE3_PMA_REG_CHK_COUNTER_EN = "FALSE",
        int CP_LANE3_PMA_REG_CDR_PROP_GAIN = 7,
        int CP_LANE3_PMA_REG_CDR_PROP_TURBO_GAIN = 0,
        int CP_LANE3_PMA_REG_CDR_INT_GAIN = 7,
        int CP_LANE3_PMA_REG_CDR_INT_TURBO_GAIN = 0,
        int CP_LANE3_PMA_REG_CDR_INT_SAT_MAX = 0,
        int CP_LANE3_PMA_REG_CDR_INT_SAT_MIN = 0,
        string CP_LANE3_PMA_REG_CDR_INT_RST = "FALSE",
        string CP_LANE3_PMA_REG_CDR_INT_RST_OW = "FALSE",
        string CP_LANE3_PMA_REG_CDR_PROP_RST = "FALSE",
        string CP_LANE3_PMA_REG_CDR_PROP_RST_OW = "FALSE",
        string CP_LANE3_PMA_REG_CDR_LOCK_RST = "FALSE",
        string CP_LANE3_PMA_REG_CDR_LOCK_RST_OW = "FALSE",
        int CP_LANE3_PMA_REG_CDR_RX_PI_FORCE_SEL = 0,
        int CP_LANE3_PMA_REG_CDR_RX_PI_FORCE_D = 0,
        string CP_LANE3_PMA_REG_CDR_LOCK_TIMER = "0_8U",
        int CP_LANE3_PMA_REG_CDR_TURBO_MODE_TIMER = 0,
        string CP_LANE3_PMA_REG_CDR_LOCK_VAL = "FALSE",
        string CP_LANE3_PMA_REG_CDR_LOCK_OW = "FALSE",
        string CP_LANE3_PMA_REG_CDR_INT_SAT_DET_EN = "TRUE",
        string CP_LANE3_PMA_REG_CDR_SAT_AUTO_DIS = "FALSE",
        string CP_LANE3_PMA_REG_CDR_GAIN_AUTO = "FALSE",
        string CP_LANE3_PMA_REG_CDR_TURBO_GAIN_AUTO = "FALSE",
        int CP_LANE3_PMA_REG_RX_RESERVED_171_167 = 0,
        int CP_LANE3_PMA_REG_RX_RESERVED_175_172 = 0,
        string CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        string CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        string CP_LANE3_PMA_REG_CDR_PI_CTRL_RST = "FALSE",
        string CP_LANE3_PMA_REG_CDR_PI_CTRL_RST_OW = "FALSE",
        string CP_LANE3_PMA_REG_CDR_SAT_DET_RST = "FALSE",
        string CP_LANE3_PMA_REG_CDR_SAT_DET_RST_OW = "FALSE",
        string CP_LANE3_PMA_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        string CP_LANE3_PMA_REG_CDR_SAT_DET_STICKY_RST_OW = "FALSE",
        string CP_LANE3_PMA_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        int CP_LANE3_PMA_REG_CDR_SAT_DET_TIMER = 0,
        string CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        string CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_OW = "FALSE",
        string CP_LANE3_PMA_REG_CDR_TURBO_MODE_EN = "TRUE",
        string CP_LANE3_PMA_REG_RX_RESERVED_190 = "FALSE",
        int CP_LANE3_PMA_REG_RX_RESERVED_193_191 = 0,
        string CP_LANE3_PMA_REG_CDR_STATUS_FIFO_EN = "TRUE",
        int CP_LANE3_PMA_REG_PMA_TEST_SEL = 0,
        int CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MIN = 0,
        int CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MAX = 0,
        int CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MIN = 0,
        int CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MAX = 0,
        int CP_LANE3_PMA_REG_RX_RESERVED_227_226 = 1,
        int CP_LANE3_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        int CP_LANE3_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        string CP_LANE3_PMA_REG_RX_SYNC_RST_N_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_SYNC_RST_N = "TRUE",
        int CP_LANE3_PMA_REG_RX_RESERVED_233_232 = 0,
        int CP_LANE3_PMA_REG_RX_RESERVED_235_234 = 0,
        string CP_LANE3_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        string CP_LANE3_PMA_REG_RX_SATA_COMINIT = "FALSE",
        string CP_LANE3_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        string CP_LANE3_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        int CP_LANE3_PMA_REG_RX_RESERVED_241_240 = 0,
        string CP_LANE3_PMA_REG_RX_DCC_DISABLE = "FALSE",
        string CP_LANE3_PMA_REG_RX_RESERVED_243 = "FALSE",
        string CP_LANE3_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        int CP_LANE3_PMA_REG_RX_SLIP_SEL = 0,
        string CP_LANE3_PMA_REG_RX_SLIP_EN = "FALSE",
        int CP_LANE3_PMA_REG_RX_SIGDET_STATUS_SEL = 0,
        string CP_LANE3_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        string CP_LANE3_PMA_REG_RX_RESERVED_254 = "FALSE",
        string CP_LANE3_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        string CP_LANE3_PMA_REG_RX_SIGDET_VTH = "25MV",
        int CP_LANE3_PMA_REG_RX_SIGDET_GRM = 0,
        string CP_LANE3_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        int CP_LANE3_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        int CP_LANE3_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 0,
        string CP_LANE3_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        int CP_LANE3_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 0,
        string CP_LANE3_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        string CP_LANE3_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        int CP_LANE3_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        int CP_LANE3_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 0,
        int CP_LANE3_PMA_REG_RX_RESERVED_285_283 = 0,
        string CP_LANE3_PMA_REG_RX_RESERVED_286 = "FALSE",
        int CP_LANE3_PMA_REG_RX_SIGDET_IC_I = 0,
        string CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        string CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        string CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        string CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        string CP_LANE3_PMA_REG_RX_LS_MODE_EN = "FALSE",
        string CP_LANE3_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = "FALSE",
        string CP_LANE3_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = "FALSE",
        int CP_LANE3_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        int CP_LANE3_PMA_REG_RX_EQ1_R_SET_FB = 0,
        int CP_LANE3_PMA_REG_RX_EQ1_C_SET_FB = 0,
        string CP_LANE3_PMA_REG_RX_EQ1_OFF = "FALSE",
        int CP_LANE3_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        int CP_LANE3_PMA_REG_RX_EQ2_R_SET_FB = 0,
        int CP_LANE3_PMA_REG_RX_EQ2_C_SET_FB = 0,
        string CP_LANE3_PMA_REG_RX_EQ2_OFF = "FALSE",
        int CP_LANE3_PMA_REG_EQ_DAC = 0,
        int CP_LANE3_PMA_REG_RX_ICTRL_EQ = 2,
        string CP_LANE3_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        string CP_LANE3_PMA_REG_EQ_DC_CALIB_SEL = "FALSE",
        int CP_LANE3_PMA_REG_RX_RESERVED_337_330 = 0,
        int CP_LANE3_PMA_REG_RX_RESERVED_345_338 = 0,
        int CP_LANE3_PMA_REG_RX_RESERVED_353_346 = 0,
        int CP_LANE3_PMA_REG_RX_RESERVED_361_354 = 0,
        int CP_LANE3_PMA_CTLE_CTRL_REG_I = 0,
        string CP_LANE3_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        string CP_LANE3_PMA_CTLE_REG_HOLD_I = "FALSE",
        int CP_LANE3_PMA_CTLE_REG_INIT_DAC_I = 0,
        string CP_LANE3_PMA_CTLE_REG_POLARITY_I = "FALSE",
        int CP_LANE3_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        int CP_LANE3_PMA_CTLE_REG_THRESHOLD_I = 0,
        string CP_LANE3_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        int CP_LANE3_PMA_REG_RX_RESERVED_393_389 = 0,
        string CP_LANE3_PMA_CFG_RX_LANE_POWERUP = "OFF",
        string CP_LANE3_PMA_CFG_RX_PMA_RSTN = "FALSE",
        string CP_LANE3_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        string CP_LANE3_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        string CP_LANE3_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        string CP_LANE3_PMA_REG_TX_PD = "ON",
        string CP_LANE3_PMA_REG_TX_PD_OW = "TRUE",
        string CP_LANE3_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        string CP_LANE3_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        int CP_LANE3_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        string CP_LANE3_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_RXDET_REQ = "FALSE",
        string CP_LANE3_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_BEACON_EN = "FALSE",
        string CP_LANE3_PMA_REG_TX_EI_EN_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_EI_EN = "FALSE",
        string CP_LANE3_PMA_REG_TX_BIT_CONV = "FALSE",
        int CP_LANE3_PMA_REG_TX_RES_CAL = 0,
        string CP_LANE3_PMA_REG_TX_RESERVED_19 = "FALSE",
        int CP_LANE3_PMA_REG_TX_RESERVED_25_20 = 32,
        int CP_LANE3_PMA_REG_TX_RESERVED_33_26 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_41_34 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_49_42 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_57_50 = 0,
        string CP_LANE3_PMA_REG_TX_SYNC_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_SYNC = "TRUE",
        string CP_LANE3_PMA_REG_TX_PD_POST = "ON",
        string CP_LANE3_PMA_REG_TX_PD_POST_OW = "TRUE",
        string CP_LANE3_PMA_REG_TX_RESET_N_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESET_N = "TRUE",
        string CP_LANE3_PMA_REG_TX_RESERVED_64 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_65 = "TRUE",
        string CP_LANE3_PMA_REG_TX_BUSWIDTH_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_BUSWIDTH = "8BIT",
        string CP_LANE3_PMA_REG_PLL_READY_OW = "FALSE",
        string CP_LANE3_PMA_REG_PLL_READY = "TRUE",
        string CP_LANE3_PMA_REG_TX_RESERVED_72 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_73 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_74 = "FALSE",
        int CP_LANE3_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        string CP_LANE3_PMA_REG_TX_RESERVED_77 = "FALSE",
        int CP_LANE3_PMA_REG_TX_RESERVED_83_78 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_89_84 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_95_90 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_101_96 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_107_102 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_113_108 = 0,
        int CP_LANE3_PMA_REG_TX_AMP_DAC0 = 25,
        int CP_LANE3_PMA_REG_TX_AMP_DAC1 = 19,
        int CP_LANE3_PMA_REG_TX_AMP_DAC2 = 14,
        int CP_LANE3_PMA_REG_TX_AMP_DAC3 = 9,
        int CP_LANE3_PMA_REG_TX_RESERVED_143_138 = 5,
        int CP_LANE3_PMA_REG_TX_MARGIN = 0,
        string CP_LANE3_PMA_REG_TX_MARGIN_OW = "FALSE",
        int CP_LANE3_PMA_REG_TX_RESERVED_149_148 = 0,
        string CP_LANE3_PMA_REG_TX_RESERVED_150 = "FALSE",
        string CP_LANE3_PMA_REG_TX_SWING = "FALSE",
        string CP_LANE3_PMA_REG_TX_SWING_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_153 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RXDET_THRESHOLD = "50MV",
        int CP_LANE3_PMA_REG_TX_RESERVED_157_156 = 0,
        string CP_LANE3_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        int CP_LANE3_PMA_REG_TX_RESERVED_160_159 = 0,
        int CP_LANE3_PMA_REG_TX_RESERVED_162_161 = 0,
        string CP_LANE3_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        string CP_LANE3_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        string CP_LANE3_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_RXDET_STATUS = "TRUE",
        string CP_LANE3_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        string CP_LANE3_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = "8BIT",
        string CP_LANE3_PMA_REG_TX_PRBS_SEL = "PRBS7",
        int CP_LANE3_PMA_REG_TX_UDP_DATA_7_TO_0 = 0,
        int CP_LANE3_PMA_REG_TX_UDP_DATA_15_TO_8 = 0,
        int CP_LANE3_PMA_REG_TX_UDP_DATA_19_TO_16 = 0,
        string CP_LANE3_PMA_REG_TX_RESERVED_192 = "FALSE",
        int CP_LANE3_PMA_REG_TX_FIFO_WP_CTRL = 6,
        string CP_LANE3_PMA_REG_TX_FIFO_EN = "FALSE",
        int CP_LANE3_PMA_REG_TX_DATA_MUX_SEL = 0,
        string CP_LANE3_PMA_REG_TX_ERR_INSERT = "FALSE",
        int CP_LANE3_PMA_REG_TX_RESERVED_203_200 = 0,
        string CP_LANE3_PMA_REG_TX_RESERVED_204 = "FALSE",
        string CP_LANE3_PMA_REG_TX_SATA_EN = "FALSE",
        int CP_LANE3_PMA_REG_TX_RESERVED_207_206 = 0,
        string CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        string CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        int CP_LANE3_PMA_REG_TX_CFG_POST1 = 0,
        int CP_LANE3_PMA_REG_TX_CFG_POST2 = 0,
        int CP_LANE3_PMA_REG_TX_DEEMP = 0,
        string CP_LANE3_PMA_REG_TX_DEEMP_OW = "FALSE",
        int CP_LANE3_PMA_REG_TX_RESERVED_224_223 = 0,
        string CP_LANE3_PMA_REG_TX_RESERVED_225 = "FALSE",
        int CP_LANE3_PMA_REG_TX_RESERVED_229_226 = 0,
        int CP_LANE3_PMA_REG_TX_OOB_DELAY_SEL = 0,
        string CP_LANE3_PMA_REG_TX_POLARITY = "NORMAL",
        string CP_LANE3_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_236 = "FALSE",
        string CP_LANE3_PMA_REG_TX_LS_MODE_EN = "FALSE",
        string CP_LANE3_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        string CP_LANE3_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        string CP_LANE3_PMA_REG_RX_JTAG_OE = "TRUE",
        int CP_LANE3_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        string CP_LANE3_PMA_REG_TX_RES_CAL_EN = "FALSE",
        int CP_LANE3_PMA_REG_RX_TERM_MODE_CTRL = 3,
        int CP_LANE3_PMA_REG_TX_RESERVED_251_250 = 0,
        string CP_LANE3_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_253 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_254 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_255 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_256 = "FALSE",
        string CP_LANE3_PMA_REG_TX_RESERVED_257 = "FALSE",
        int CP_LANE3_PMA_REG_TX_PH_SEL = 1,
        int CP_LANE3_PMA_REG_TX_CFG_PRE = 0,
        int CP_LANE3_PMA_REG_TX_CFG_MAIN = 0,
        int CP_LANE3_PMA_REG_CFG_POST = 0,
        string CP_LANE3_PMA_REG_PD_MAIN = "TRUE",
        string CP_LANE3_PMA_REG_PD_PRE = "TRUE",
        string CP_LANE3_PMA_REG_TX_LS_DATA = "FALSE",
        int CP_LANE3_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        int CP_LANE3_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        string CP_LANE3_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        int CP_LANE3_PMA_REG_TX_DCC_CUR_SS = 0,
        string CP_LANE3_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        string CP_LANE3_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        int CP_LANE3_PMA_REG_ATB_SEL_2_TO_0 = 0,
        int CP_LANE3_PMA_REG_ATB_SEL_9_TO_3 = 0,
        int CP_LANE3_PMA_REG_TX_CFG_7_TO_0 = 0,
        int CP_LANE3_PMA_REG_TX_CFG_15_TO_8 = 0,
        int CP_LANE3_PMA_REG_TX_CFG_23_TO_16 = 0,
        int CP_LANE3_PMA_REG_TX_CFG_31_TO_24 = 0,
        string CP_LANE3_PMA_REG_TX_OOB_EI_EN = "FALSE",
        string CP_LANE3_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        string CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        string CP_LANE3_PMA_REG_TX_JTAG_DATA = "FALSE",
        int CP_LANE3_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        int CP_LANE3_PMA_REG_TX_CFG1_7_0 = 0,
        int CP_LANE3_PMA_REG_TX_CFG1_15_8 = 0,
        int CP_LANE3_PMA_REG_TX_CFG1_23_16 = 0,
        int CP_LANE3_PMA_REG_TX_CFG1_31_24 = 0,
        string CP_LANE3_PMA_REG_CFG_LANE_POWERUP = "FALSE",
        string CP_LANE3_PMA_REG_CFG_PMA_POR_N = "FALSE",
        string CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH = "FALSE",
        string CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_PISO = "FALSE",
        string CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER = "FALSE",
        string CP_LANE3_PMA_REG_CFG_TX_PMA_RSTN = "FALSE",
        string CP_PLL0_PMA_PLL_REG_PLL_PFDDELAY_EN = "TRUE",
        int CP_PLL0_PMA_PLL_REG_PFDDELAYSEL = 1,
        int CP_PLL0_PMA_PLL_REG_PLL_VCTRL_SET = 0,
        string CP_PLL0_PMA_PLL_REG_READY_OR_LOCK = "FALSE",
        int CP_PLL0_PMA_PLL_REG_PLL_CP = 31,
        int CP_PLL0_PMA_PLL_REG_PLL_REFDIV = 16,
        string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN = "FALSE",
        string CP_PLL0_PMA_PLL_REG_PLL_READY = "FALSE",
        string CP_PLL0_PMA_PLL_REG_PLL_READY_OW = "FALSE",
        int CP_PLL0_PMA_PLL_REG_PLL_FBDIV = 36,
        int CP_PLL0_PMA_PLL_REG_LPF_RES = 1,
        string CP_PLL0_PMA_PLL_REG_JTAG_OE = "FALSE",
        int CP_PLL0_PMA_PLL_REG_JTAG_VHYSTSEL = 0,
        string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN_OW = "FALSE",
        int CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_FBCT = 7,
        int CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_ITER = 3,
        string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_MODE = "FALSE",
        int CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_LOCKCT = 4,
        int CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_REFCT = 7,
        string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N = "TRUE",
        string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW = "FALSE",
        string CP_PLL0_PMA_PLL_REG_PLL_LOCKED = "FALSE",
        string CP_PLL0_PMA_PLL_REG_PLL_LOCKED_OW = "FALSE",
        string CP_PLL0_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR = "FALSE",
        string CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED = "FALSE",
        int CP_PLL0_PMA_PLL_REG_PLL_UNLOCKDET_ITER = 2,
        string CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_OW = "FALSE",
        string CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR = "FALSE",
        int CP_PLL0_PMA_PLL_REG_I_CTRL_MAX = 63,
        string CP_PLL0_PMA_PLL_REG_REFCLK_TEST_EN = "FALSE",
        string CP_PLL0_PMA_PLL_REG_RESCAL_EN = "TRUE",
        int CP_PLL0_PMA_PLL_REG_I_CTRL_MIN = 0,
        string CP_PLL0_PMA_PLL_REG_RESCAL_DONE_OW = "FALSE",
        string CP_PLL0_PMA_PLL_REG_RESCAL_DONE_VAL = "FALSE",
        int CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE = 46,
        int CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_OW = 0,
        string CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_PMA = "FALSE",
        int CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_VAL = 46,
        string CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW = "FALSE",
        string CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL = "FALSE",
        int CP_PLL0_PMA_PLL_REG_RESCAL_ITER_VALID_SEL = 0,
        string CP_PLL0_PMA_PLL_REG_RESCAL_RESET_N_OW = "FALSE",
        string CP_PLL0_PMA_PLL_REG_RESCAL_RST_N_VAL = "FALSE",
        int CP_PLL0_PMA_PLL_REG_RESCAL_WAIT_SEL = 1,
        string CP_PLL0_PMA_PLL_REFCLK2LANE_PD_L = "FALSE",
        string CP_PLL0_PMA_PLL_REFCLK2LANE_PD_R = "FALSE",
        string CP_PLL0_PMA_PLL_REG_LOCKDET_REPEAT = "FALSE",
        string CP_PLL0_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR = "FALSE",
        string CP_PLL0_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR = "FALSE",
        string CP_PLL0_PMA_PLL_REG_V2I_RCALTEST_PD = "FALSE",
        int CP_PLL0_PMA_PLL_REG_RES_CAL_TEST = 0,
        int CP_PLL0_PMA_PLL_REG_TEST_SEL = 0,
        string CP_PLL0_PMA_PLL_REG_TEST_V_EN = "FALSE",
        string CP_PLL0_PMA_PLL_REG_TEST_SIG_HALF_EN = "FALSE",
        string CP_PLL0_PMA_PLL_REG_REFCLK_PAD_SEL = "FALSE",
        string CP_PLL0_PARM_CFG_HSST_RSTN = "FALSE",
        string CP_PLL0_PARM_PLL_POWERUP = "OFF",
        string CP_PLL0_PARM_PLL_RSTN = "FALSE",
        string CP_PLL1_PMA_PLL_REG_PLL_PFDDELAY_EN = "TRUE",
        int CP_PLL1_PMA_PLL_REG_PFDDELAYSEL = 1,
        int CP_PLL1_PMA_PLL_REG_PLL_VCTRL_SET = 0,
        string CP_PLL1_PMA_PLL_REG_READY_OR_LOCK = "FALSE",
        int CP_PLL1_PMA_PLL_REG_PLL_CP = 31,
        int CP_PLL1_PMA_PLL_REG_PLL_REFDIV = 16,
        string CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_EN = "FALSE",
        string CP_PLL1_PMA_PLL_REG_PLL_READY = "FALSE",
        string CP_PLL1_PMA_PLL_REG_PLL_READY_OW = "FALSE",
        int CP_PLL1_PMA_PLL_REG_PLL_FBDIV = 36,
        int CP_PLL1_PMA_PLL_REG_LPF_RES = 1,
        string CP_PLL1_PMA_PLL_REG_JTAG_OE = "FALSE",
        int CP_PLL1_PMA_PLL_REG_JTAG_VHYSTSEL = 0,
        string CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_EN_OW = "FALSE",
        int CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_FBCT = 7,
        int CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_ITER = 3,
        string CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_MODE = "FALSE",
        int CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_LOCKCT = 4,
        int CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_REFCT = 7,
        string CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_RESET_N = "TRUE",
        string CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW = "FALSE",
        string CP_PLL1_PMA_PLL_REG_PLL_LOCKED = "FALSE",
        string CP_PLL1_PMA_PLL_REG_PLL_LOCKED_OW = "FALSE",
        string CP_PLL1_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR = "FALSE",
        string CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED = "FALSE",
        int CP_PLL1_PMA_PLL_REG_PLL_UNLOCKDET_ITER = 2,
        string CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED_OW = "FALSE",
        string CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR = "FALSE",
        int CP_PLL1_PMA_PLL_REG_I_CTRL_MAX = 63,
        string CP_PLL1_PMA_PLL_REG_REFCLK_TEST_EN = "FALSE",
        string CP_PLL1_PMA_PLL_REG_RESCAL_EN = "TRUE",
        int CP_PLL1_PMA_PLL_REG_I_CTRL_MIN = 0,
        string CP_PLL1_PMA_PLL_REG_RESCAL_DONE_OW = "FALSE",
        string CP_PLL1_PMA_PLL_REG_RESCAL_DONE_VAL = "FALSE",
        int CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE = 46,
        int CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_OW = 0,
        string CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_PMA = "FALSE",
        int CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_VAL = 46,
        string CP_PLL1_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW = "FALSE",
        string CP_PLL1_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL = "FALSE",
        int CP_PLL1_PMA_PLL_REG_RESCAL_ITER_VALID_SEL = 0,
        string CP_PLL1_PMA_PLL_REG_RESCAL_RESET_N_OW = "FALSE",
        string CP_PLL1_PMA_PLL_REG_RESCAL_RST_N_VAL = "FALSE",
        int CP_PLL1_PMA_PLL_REG_RESCAL_WAIT_SEL = 1,
        string CP_PLL1_PMA_PLL_REFCLK2LANE_PD_L = "FALSE",
        string CP_PLL1_PMA_PLL_REFCLK2LANE_PD_R = "FALSE",
        string CP_PLL1_PMA_PLL_REG_LOCKDET_REPEAT = "FALSE",
        string CP_PLL1_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR = "FALSE",
        string CP_PLL1_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR = "FALSE",
        string CP_PLL1_PMA_PLL_REG_V2I_RCALTEST_PD = "FALSE",
        int CP_PLL1_PMA_PLL_REG_RES_CAL_TEST = 0,
        int CP_PLL1_PMA_PLL_REG_TEST_SEL = 0,
        string CP_PLL1_PMA_PLL_REG_TEST_V_EN = "FALSE",
        string CP_PLL1_PMA_PLL_REG_TEST_SIG_HALF_EN = "FALSE",
        string CP_PLL1_PMA_PLL_REG_REFCLK_PAD_SEL = "FALSE",
        string CP_PLL1_PARM_CFG_HSST_RSTN = "FALSE",
        string CP_PLL1_PARM_PLL_POWERUP = "OFF",
        string CP_PLL1_PARM_PLL_RSTN = "FALSE"
    );
    port
    (
        input FOR_PMA_TEST_SE_N[2:0],
        input FOR_PMA_TEST_CLK[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input FOR_PMA_TEST_RSTN[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input FOR_PMA_TEST_SI_CH0[1:0],
        input FOR_PMA_TEST_SI_CH1[1:0],
        input FOR_PMA_TEST_SI_CH2[1:0],
        input FOR_PMA_TEST_SI_CH3[1:0],
        input CFG_ADDR_0[11:0],
        input CFG_ADDR_1[11:0],
        input CFG_ADDR_2[11:0],
        input CFG_ADDR_3[11:0],
        input CFG_ADDR_PLL_0[11:0],
        input CFG_ADDR_PLL_1[11:0],
        input CFG_WDATA_0[7:0],
        input CFG_WDATA_1[7:0],
        input CFG_WDATA_2[7:0],
        input CFG_WDATA_3[7:0],
        input CFG_WDATA_PLL_0[7:0],
        input CFG_WDATA_PLL_1[7:0],
        input TDATA_0[45:0] /*pragma PAP_ARC_GOP_CTRL_PIN="25=CE;26=CE"*/,
        input TDATA_1[45:0] /*pragma PAP_ARC_GOP_CTRL_PIN="25=CE;26=CE"*/,
        input TDATA_2[45:0] /*pragma PAP_ARC_GOP_CTRL_PIN="25=CE;26=CE"*/,
        input TDATA_3[45:0] /*pragma PAP_ARC_GOP_CTRL_PIN="25=CE;26=CE"*/,
        input PCS_WORD_ALIGN_EN[3:0],
        input RX_POLARITY_INVERT[3:0],
        input CEB_ADETECT_EN[3:0],
        input PCS_MCB_EXT_EN[3:0],
        input PCS_NEAREND_LOOP[3:0],
        input PCS_FAREND_LOOP[3:0],
        input PMA_NEAREND_PLOOP[3:0],
        input PMA_NEAREND_SLOOP[3:0],
        input PMA_FAREND_PLOOP[3:0],
        input RESCAL_I_CODE_I_0[5:0],
        input RESCAL_I_CODE_I_1[5:0],
        input TX_DEEMP_0[1:0],
        input TX_RATE_0[2:0],
        input TX_BUSWIDTH_0[2:0],
        input TX_MARGIN_0[2:0],
        input RX_RATE_0[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=CE;1=CE"*/,
        input RX_BUSWIDTH_0[2:0],
        input CIM_CLK_ALIGNER_RX0[7:0],
        input CIM_CLK_ALIGNER_TX0[7:0],
        input TX_DEEMP_1[1:0],
        input TX_RATE_1[2:0],
        input TX_BUSWIDTH_1[2:0],
        input TX_MARGIN_1[2:0],
        input RX_RATE_1[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=CE;1=CE"*/,
        input RX_BUSWIDTH_1[2:0],
        input CIM_CLK_ALIGNER_RX1[7:0],
        input CIM_CLK_ALIGNER_TX1[7:0],
        input TX_DEEMP_2[1:0],
        input TX_RATE_2[2:0],
        input TX_BUSWIDTH_2[2:0],
        input TX_MARGIN_2[2:0],
        input RX_RATE_2[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=CE;1=CE"*/,
        input RX_BUSWIDTH_2[2:0],
        input CIM_CLK_ALIGNER_RX2[7:0],
        input CIM_CLK_ALIGNER_TX2[7:0],
        input TX_DEEMP_3[1:0],
        input TX_RATE_3[2:0],
        input TX_BUSWIDTH_3[2:0],
        input TX_MARGIN_3[2:0],
        input RX_RATE_3[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=CE;1=CE"*/,
        input RX_BUSWIDTH_3[2:0],
        input CIM_CLK_ALIGNER_RX3[7:0],
        input CIM_CLK_ALIGNER_TX3[7:0],
        input TEST_SI0,
        input TEST_SI1,
        input TEST_SI2,
        input TEST_SI3,
        input TEST_SI4,
        input TEST_SI5,
        input TEST_SI6,
        input TEST_SI7,
        input TEST_SI8,
        input TEST_SI9,
        input TEST_SI10,
        input TEST_SI11,
        input TEST_SI12,
        input TEST_SI13,
        input TEST_SI14,
        input TEST_SI15,
        input TEST_SI16,
        input TEST_SI17,
        input TEST_SI18,
        input TEST_SI19,
        input TEST_SI20,
        input TEST_SI21,
        input TEST_SE_N,
        input TEST_MODE_N,
        input TEST_RSTN /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input FOR_PMA_TEST_MODE_N,
        input FOR_PMA_TEST_SI_PLL0,
        input FOR_PMA_TEST_SI_PLL1,
        //input PAD_REFCLKP_0,
        //input PAD_REFCLKN_0,
        //input PAD_REFCLKP_1,
        //input PAD_REFCLKN_1,
        input PAD_RX_SDP0,
        input PAD_RX_SDN0,
        input PAD_RX_SDP1,
        input PAD_RX_SDN1,
        input PAD_RX_SDP2,
        input PAD_RX_SDN2,
        input PAD_RX_SDP3,
        input PAD_RX_SDN3,
        input RX0_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input RX1_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input RX2_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input RX3_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input RCLK2_0_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input RCLK2_1_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input RCLK2_2_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input RCLK2_3_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TX0_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TX1_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TX2_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TX3_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TCLK2_0_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TCLK2_1_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TCLK2_2_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input TCLK2_3_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input HSST_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_RX_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_RX_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_RX_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_RX_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_TX_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_TX_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_TX_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_TX_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_CB_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_CB_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_CB_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PCS_CB_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input RXGEAR_SLIP_0,
        input RXGEAR_SLIP_1,
        input RXGEAR_SLIP_2,
        input RXGEAR_SLIP_3,
        input CFG_CLK_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input CFG_CLK_1 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input CFG_CLK_2 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input CFG_CLK_3 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input CFG_CLK_PLL_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input CFG_CLK_PLL_1 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input CFG_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CFG_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CFG_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CFG_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CFG_RST_PLL_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CFG_RST_PLL_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CFG_PSEL_0,
        input CFG_PSEL_1,
        input CFG_PSEL_2,
        input CFG_PSEL_3,
        input CFG_PSEL_PLL_0,
        input CFG_PSEL_PLL_1,
        input CFG_ENABLE_0,
        input CFG_ENABLE_1,
        input CFG_ENABLE_2,
        input CFG_ENABLE_3,
        input CFG_ENABLE_PLL_0,
        input CFG_ENABLE_PLL_1,
        input CFG_WRITE_0,
        input CFG_WRITE_1,
        input CFG_WRITE_2,
        input CFG_WRITE_3,
        input CFG_WRITE_PLL_0,
        input CFG_WRITE_PLL_1,
        input RESCAL_RST_I_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PLL_LOCKDET_RST_I_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PLL_REF_CLK_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input PLL_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PLLPOWERDOWN_0,
        input LANE_SYNC_0,
        input RATE_CHANGE_TCLK_ON_0,
        input RESCAL_RST_I_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PLL_LOCKDET_RST_I_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PLL_REF_CLK_1 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input PLL_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PLLPOWERDOWN_1,
        input LANE_SYNC_1,
        input RATE_CHANGE_TCLK_ON_1,
        input LANE_PD_0,
        input LANE_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input RX_LANE_PD_0,
        input RX_PMA_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CTLE_ADP_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TX_LS_DATA_0,
        input TX_BEACON_EN_0,
        input TX_SWING_0,
        input TX_RXDET_REQ_0,
        input TX_PMA_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TX_LANE_PD_CLKPATH_0,
        input TX_LANE_PD_PISO_0,
        input TX_LANE_PD_DRIVER_0,
        input RX_HIGHZ_0,
        input CIM_DYN_DLY_SEL_RX0,
        input CIM_DYN_DLY_SEL_TX0,
        input CIM_START_ALIGN_RX0,
        input CIM_START_ALIGN_TX0,
        input LANE_PD_1,
        input LANE_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input RX_LANE_PD_1,
        input RX_PMA_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CTLE_ADP_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TX_LS_DATA_1,
        input TX_BEACON_EN_1,
        input TX_SWING_1,
        input TX_RXDET_REQ_1,
        input TX_PMA_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TX_LANE_PD_CLKPATH_1,
        input TX_LANE_PD_PISO_1,
        input TX_LANE_PD_DRIVER_1,
        input RX_HIGHZ_1,
        input CIM_DYN_DLY_SEL_RX1,
        input CIM_DYN_DLY_SEL_TX1,
        input CIM_START_ALIGN_RX1,
        input CIM_START_ALIGN_TX1,
        input LANE_PD_2,
        input LANE_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input RX_LANE_PD_2,
        input RX_PMA_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CTLE_ADP_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TX_LS_DATA_2,
        input TX_BEACON_EN_2,
        input TX_SWING_2,
        input TX_RXDET_REQ_2,
        input TX_PMA_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TX_LANE_PD_CLKPATH_2,
        input TX_LANE_PD_PISO_2,
        input TX_LANE_PD_DRIVER_2,
        input RX_HIGHZ_2,
        input CIM_DYN_DLY_SEL_RX2,
        input CIM_DYN_DLY_SEL_TX2,
        input CIM_START_ALIGN_RX2,
        input CIM_START_ALIGN_TX2,
        input LANE_PD_3,
        input LANE_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input RX_LANE_PD_3,
        input RX_PMA_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input CTLE_ADP_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TX_LS_DATA_3,
        input TX_BEACON_EN_3,
        input TX_SWING_3,
        input TX_RXDET_REQ_3,
        input TX_PMA_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input TX_LANE_PD_CLKPATH_3,
        input TX_LANE_PD_PISO_3,
        input TX_LANE_PD_DRIVER_3,
        input RX_HIGHZ_3,
        input CIM_DYN_DLY_SEL_RX3,
        input CIM_DYN_DLY_SEL_TX3,
        input CIM_START_ALIGN_RX3,
        input CIM_START_ALIGN_TX3,
        output FOR_PMA_TEST_SO_CH0[1:0],
        output FOR_PMA_TEST_SO_CH1[1:0],
        output FOR_PMA_TEST_SO_CH2[1:0],
        output FOR_PMA_TEST_SO_CH3[1:0],
        output CFG_RDATA_0[7:0],
        output CFG_RDATA_1[7:0],
        output CFG_RDATA_2[7:0],
        output CFG_RDATA_3[7:0],
        output CFG_RDATA_PLL_0[7:0],
        output CFG_RDATA_PLL_1[7:0],
        output PCS_RX_MCB_STATUS[3:0],
        output PCS_LSM_SYNCED[3:0],
        output RDATA_0[46:0],
        output RDATA_1[46:0],
        output RDATA_2[46:0],
        output RDATA_3[46:0],
        output RCLK2FABRIC[3:0],
        output TCLK2FABRIC[3:0],
        output RESCAL_I_CODE_O_0[5:0],
        output RESCAL_I_CODE_O_1[5:0],
        output TEST_STATUS_0[19:0],
        output CA_ALIGN_RX[3:0],
        output CA_ALIGN_TX[3:0],
        output TEST_STATUS_1[19:0],
        output TEST_STATUS_2[19:0],
        output TEST_STATUS_3[19:0],
        output TEST_SO0,
        output TEST_SO1,
        output TEST_SO2,
        output TEST_SO3,
        output TEST_SO4,
        output TEST_SO5,
        output TEST_SO6,
        output TEST_SO7,
        output TEST_SO8,
        output TEST_SO9,
        output TEST_SO10,
        output TEST_SO11,
        output TEST_SO12,
        output TEST_SO13,
        output TEST_SO14,
        output TEST_SO15,
        output TEST_SO16,
        output TEST_SO17,
        output TEST_SO18,
        output TEST_SO19,
        output TEST_SO20,
        output TEST_SO21,
        output FOR_PMA_TEST_SO_PLL0,
        output FOR_PMA_TEST_SO_PLL1,
        output PAD_TX_SDP0,
        output PAD_TX_SDN0,
        output PAD_TX_SDP1,
        output PAD_TX_SDN1,
        output PAD_TX_SDP2,
        output PAD_TX_SDN2,
        output PAD_TX_SDP3,
        output PAD_TX_SDN3,
        output CFG_READY_0,
        output CFG_READY_1,
        output CFG_READY_2,
        output CFG_READY_3,
        output CFG_READY_PLL_0,
        output CFG_READY_PLL_1,
        output CFG_INT_0,
        output CFG_INT_1,
        output CFG_INT_2,
        output CFG_INT_3,
        output CFG_INT_PLL_0,
        output CFG_INT_PLL_1,
        output REFCK2CORE_0,
        output PLL_READY_0,
        output REFCK2CORE_1,
        output PLL_READY_1,
        output RX_SIGDET_STATUS_0,
        output RX_SATA_COMINIT_0,
        output RX_SATA_COMWAKE_0,
        output RX_LS_DATA_0,
        output RX_READY_0,
        output TX_RXDET_STATUS_0,
        output RX_SIGDET_STATUS_1,
        output RX_SATA_COMINIT_1,
        output RX_SATA_COMWAKE_1,
        output RX_LS_DATA_1,
        output RX_READY_1,
        output TX_RXDET_STATUS_1,
        output RX_SIGDET_STATUS_2,
        output RX_SATA_COMINIT_2,
        output RX_SATA_COMWAKE_2,
        output RX_LS_DATA_2,
        output RX_READY_2,
        output TX_RXDET_STATUS_2,
        output RX_SIGDET_STATUS_3,
        output RX_SATA_COMINIT_3,
        output RX_SATA_COMWAKE_3,
        output RX_LS_DATA_3,
        output RX_READY_3,
        output TX_RXDET_STATUS_3       
    );
};

/**Implementation Body*******************************************************************

  Author    [liuwenyi]

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl_ppll of gopHSST
{   
    device HSSTLP hsstlp_inst
    parameter map
    (
        CP_GRSN_DIS                                                              =>         CP_GRSN_DIS                                             ,
        CP_HSST_EN                                                               =>         CP_HSST_EN                                              ,
        //CP_CFG_RSTN                                                              =>         CP_CFG_RSTN                                             ,
        CP_LANE0_PCS_SLAVE                                                       =>         CP_LANE0_PCS_SLAVE                                      ,
        CP_LANE1_PCS_SLAVE                                                       =>         CP_LANE1_PCS_SLAVE                                      ,
        CP_LANE2_PCS_SLAVE                                                       =>         CP_LANE2_PCS_SLAVE                                      ,
        //CP_LANE0_CLK_RX_SEL                                                      =>         CP_LANE0_CLK_RX_SEL                                     ,
        //CP_LANE0_CLK_TX_SEL                                                      =>         CP_LANE0_CLK_TX_SEL                                     ,
        //CP_LANE1_CLK_RX_SEL                                                      =>         CP_LANE1_CLK_RX_SEL                                     ,
        //CP_LANE1_CLK_TX_SEL                                                      =>         CP_LANE1_CLK_TX_SEL                                     ,
        //CP_LANE2_CLK_RX_SEL                                                      =>         CP_LANE2_CLK_RX_SEL                                     ,
        //CP_LANE2_CLK_TX_SEL                                                      =>         CP_LANE2_CLK_TX_SEL                                     ,
        //CP_LANE3_CLK_RX_SEL                                                      =>         CP_LANE3_CLK_RX_SEL                                     ,
        //CP_LANE3_CLK_TX_SEL                                                      =>         CP_LANE3_CLK_TX_SEL                                     ,
        //CP_PD_CLK_GB                                                             =>         CP_PD_CLK_GB                                            ,
        //CP_LANE0_PLL_LOCK_SEL                                                    =>         CP_LANE0_PLL_LOCK_SEL                                   ,
        //CP_LANE1_PLL_LOCK_SEL                                                    =>         CP_LANE1_PLL_LOCK_SEL                                   ,
        //CP_LANE2_PLL_LOCK_SEL                                                    =>         CP_LANE2_PLL_LOCK_SEL                                   ,
        //CP_LANE3_PLL_LOCK_SEL                                                    =>         CP_LANE3_PLL_LOCK_SEL                                   ,
        //CP_LANE0_PLL_REF_SEL                                                     =>         CP_LANE0_PLL_REF_SEL                                    ,
        //CP_LANE1_PLL_REF_SEL                                                     =>         CP_LANE1_PLL_REF_SEL                                    ,
        //CP_LANE2_PLL_REF_SEL                                                     =>         CP_LANE2_PLL_REF_SEL                                    ,
        //CP_LANE3_PLL_REF_SEL                                                     =>         CP_LANE3_PLL_REF_SEL                                    ,
        CP_LANE0_MUX_BIAS                                                        =>         CP_LANE0_MUX_BIAS                                       ,
        CP_LANE0_PD_CLK                                                          =>         CP_LANE0_PD_CLK                                         ,
        CP_LANE1_MUX_BIAS                                                        =>         CP_LANE1_MUX_BIAS                                       ,
        CP_LANE1_PD_CLK                                                          =>         CP_LANE1_PD_CLK                                         ,
        CP_LANE2_MUX_BIAS                                                        =>         CP_LANE2_MUX_BIAS                                       ,
        CP_LANE2_PD_CLK                                                          =>         CP_LANE2_PD_CLK                                         ,
        CP_LANE3_MUX_BIAS                                                        =>         CP_LANE3_MUX_BIAS                                       ,
        CP_LANE3_PD_CLK                                                          =>         CP_LANE3_PD_CLK                                         ,
        CP_LANE0_REG_SYNC                                                        =>         CP_LANE0_REG_SYNC                                       ,
        CP_LANE0_REG_SYNC_OW                                                     =>         CP_LANE0_REG_SYNC_OW                                    ,
        CP_LANE1_REG_SYNC                                                        =>         CP_LANE1_REG_SYNC                                       ,
        CP_LANE1_REG_SYNC_OW                                                     =>         CP_LANE1_REG_SYNC_OW                                    ,
        CP_LANE2_REG_SYNC                                                        =>         CP_LANE2_REG_SYNC                                       ,
        CP_LANE2_REG_SYNC_OW                                                     =>         CP_LANE2_REG_SYNC_OW                                    ,
        CP_LANE3_REG_SYNC                                                        =>         CP_LANE3_REG_SYNC                                       ,
        CP_LANE3_REG_SYNC_OW                                                     =>         CP_LANE3_REG_SYNC_OW                                    ,
        CP_LANE0_PLL_LOCK_OW                                                     =>         CP_LANE0_PLL_LOCK_OW                                    ,
        CP_LANE0_PLL_LOCK_OW_EN                                                  =>         CP_LANE0_PLL_LOCK_OW_EN                                 ,
        CP_LANE1_PLL_LOCK_OW                                                     =>         CP_LANE1_PLL_LOCK_OW                                    ,
        CP_LANE1_PLL_LOCK_OW_EN                                                  =>         CP_LANE1_PLL_LOCK_OW_EN                                 ,
        CP_LANE2_PLL_LOCK_OW                                                     =>         CP_LANE2_PLL_LOCK_OW                                    ,
        CP_LANE2_PLL_LOCK_OW_EN                                                  =>         CP_LANE2_PLL_LOCK_OW_EN                                 ,
        CP_LANE3_PLL_LOCK_OW                                                     =>         CP_LANE3_PLL_LOCK_OW                                    ,
        CP_LANE3_PLL_LOCK_OW_EN                                                  =>         CP_LANE3_PLL_LOCK_OW_EN                                 ,
        CP_PLL0_TX_SYNCK_SEL                                                     =>         CP_PLL0_TX_SYNCK_SEL                                    ,
        CP_PLL1_TX_SYNCK_SEL                                                     =>         CP_PLL1_TX_SYNCK_SEL                                    ,
        //CP_LANE0_SYNC_SEL                                                        =>         CP_LANE0_SYNC_SEL                                       ,
        //CP_LANE1_SYNC_SEL                                                        =>         CP_LANE1_SYNC_SEL                                       ,
        //CP_LANE2_SYNC_SEL                                                        =>         CP_LANE2_SYNC_SEL                                       ,
        //CP_LANE3_SYNC_SEL                                                        =>         CP_LANE3_SYNC_SEL                                       ,
        //CP_LANE0_PMA_RATE_CHANGE_ON_SEL                                          =>         CP_LANE0_PMA_RATE_CHANGE_ON_SEL                         ,
        //CP_LANE1_PMA_RATE_CHANGE_ON_SEL                                          =>         CP_LANE1_PMA_RATE_CHANGE_ON_SEL                         ,
        //CP_LANE2_PMA_RATE_CHANGE_ON_SEL                                          =>         CP_LANE2_PMA_RATE_CHANGE_ON_SEL                         ,
        //CP_LANE3_PMA_RATE_CHANGE_ON_SEL                                          =>         CP_LANE3_PMA_RATE_CHANGE_ON_SEL                         ,
        //CP_LANE0_PLL_PD_SEL                                                      =>         CP_LANE0_PLL_PD_SEL                                     ,
        //CP_LANE1_PLL_PD_SEL                                                      =>         CP_LANE1_PLL_PD_SEL                                     ,
        //CP_LANE2_PLL_PD_SEL                                                      =>         CP_LANE2_PLL_PD_SEL                                     ,
        //CP_LANE3_PLL_PD_SEL                                                      =>         CP_LANE3_PLL_PD_SEL                                     ,
        //CP_LANE0_PLL_RST_SEL                                                     =>         CP_LANE0_PLL_RST_SEL                                    ,
        //CP_LANE1_PLL_RST_SEL                                                     =>         CP_LANE1_PLL_RST_SEL                                    ,
        //CP_LANE2_PLL_RST_SEL                                                     =>         CP_LANE2_PLL_RST_SEL                                    ,
        //CP_LANE3_PLL_RST_SEL                                                     =>         CP_LANE3_PLL_RST_SEL                                    ,
        CP_PLL0_TX_SYNCK_PD                                                      =>         CP_PLL0_TX_SYNCK_PD                                     ,
        CP_PLL1_TX_SYNCK_PD                                                      =>         CP_PLL1_TX_SYNCK_PD                                     ,
        CP_PMA_PLL_REG_BG_TRIM                                                   =>         CP_PMA_PLL_REG_BG_TRIM                                  ,
        CP_PMA_PLL_REG_IBUP_A1                                                   =>         CP_PMA_PLL_REG_IBUP_A1                                  ,
        CP_PMA_PLL_REG_IBUP_A2                                                   =>         CP_PMA_PLL_REG_IBUP_A2                                  ,
        CP_PMA_PLL_REG_IBUP_PD                                                   =>         CP_PMA_PLL_REG_IBUP_PD                                  ,
        CP_PMA_PLL_REG_V2I_BIAS_SEL                                              =>         CP_PMA_PLL_REG_V2I_BIAS_SEL                             ,
        CP_PMA_PLL_REG_V2I_EN                                                    =>         CP_PMA_PLL_REG_V2I_EN                                   ,
        CP_PMA_PLL_REG_V2I_TB_SEL                                                =>         CP_PMA_PLL_REG_V2I_TB_SEL                               ,
        //CP_PLL0_TXPCLK_PLL_SEL                                                   =>         CP_PLL0_TXPCLK_PLL_SEL                                  ,
        //CP_PLL1_TXPCLK_PLL_SEL                                                   =>         CP_PLL1_TXPCLK_PLL_SEL                                  ,
        CP_PLL0_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL                                 =>         CP_PLL0_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL == 0 ? "FALSE" : "TRUE"                ,
        CP_PLL1_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL                                 =>         CP_PLL1_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL == 0 ? "FALSE" : "TRUE"                ,
        //CP_PLL0_PMA_PLL_REG_CML_REFCLK_PD                                        =>         CP_PLL0_PMA_PLL_REG_CML_REFCLK_PD                   ,
        //CP_PLL1_PMA_PLL_REG_CML_REFCLK_PD                                        =>         CP_PLL1_PMA_PLL_REG_CML_REFCLK_PD                   ,
        //CP_PLL0_PMA_PLL_REG_CML_CLK_OUT_EN                                       =>         CP_PLL0_PMA_PLL_REG_CML_CLK_OUT_EN                      ,
        //CP_PLL1_PMA_PLL_REG_CML_CLK_OUT_EN                                       =>         CP_PLL1_PMA_PLL_REG_CML_CLK_OUT_EN                      ,
        //CP_PLL0_PMA_PLL_REG_REFCLK_SEL                                           =>         CP_PLL0_PMA_PLL_REG_REFCLK_SEL                          ,
        //CP_PLL1_PMA_PLL_REG_REFCLK_SEL                                           =>         CP_PLL1_PMA_PLL_REG_REFCLK_SEL                          ,
        CP_LANE0_PCS_BYPASS_WORD_ALIGN                                           =>         CP_LANE0_PCS_BYPASS_WORD_ALIGN                          ,
        CP_LANE0_PCS_BYPASS_DENC                                                 =>         CP_LANE0_PCS_BYPASS_DENC                                ,
        CP_LANE0_PCS_BYPASS_BONDING                                              =>         CP_LANE0_PCS_BYPASS_BONDING                             ,
        CP_LANE0_PCS_BYPASS_CTC                                                  =>         CP_LANE0_PCS_BYPASS_CTC                                 ,
        CP_LANE0_PCS_BYPASS_GEAR                                                 =>         CP_LANE0_PCS_BYPASS_GEAR                                ,
        CP_LANE0_PCS_BYPASS_BRIDGE                                               =>         CP_LANE0_PCS_BYPASS_BRIDGE                              ,
        CP_LANE0_PCS_BYPASS_BRIDGE_FIFO                                          =>         CP_LANE0_PCS_BYPASS_BRIDGE_FIFO                         ,
        CP_LANE0_PCS_DATA_MODE                                                   =>         CP_LANE0_PCS_DATA_MODE                                  ,
        CP_LANE0_PCS_RX_POLARITY_INV                                             =>         CP_LANE0_PCS_RX_POLARITY_INV                            ,
        CP_LANE0_PCS_ALIGN_MODE                                                  =>         CP_LANE0_PCS_ALIGN_MODE                                 ,
        CP_LANE0_PCS_SAMP_16B                                                    =>         CP_LANE0_PCS_SAMP_16B                                   ,
        CP_LANE0_PCS_FARLP_PWR_REDUCTION                                         =>         CP_LANE0_PCS_FARLP_PWR_REDUCTION                        ,
        CP_LANE0_PCS_COMMA_REG0                                                  =>         CP_LANE0_PCS_COMMA_REG0                                 ,
        CP_LANE0_PCS_COMMA_MASK                                                  =>         CP_LANE0_PCS_COMMA_MASK                                 ,
        CP_LANE0_PCS_CEB_MODE                                                    =>         CP_LANE0_PCS_CEB_MODE                                   ,
        CP_LANE0_PCS_CTC_MODE                                                    =>         CP_LANE0_PCS_CTC_MODE                                   ,
        CP_LANE0_PCS_A_REG                                                       =>         CP_LANE0_PCS_A_REG                                      ,
        CP_LANE0_PCS_GE_AUTO_EN                                                  =>         CP_LANE0_PCS_GE_AUTO_EN                                 ,
        CP_LANE0_PCS_SKIP_REG0                                                   =>         CP_LANE0_PCS_SKIP_REG0                                  ,
        CP_LANE0_PCS_SKIP_REG1                                                   =>         CP_LANE0_PCS_SKIP_REG1                                  ,
        CP_LANE0_PCS_SKIP_REG2                                                   =>         CP_LANE0_PCS_SKIP_REG2                                  ,
        CP_LANE0_PCS_SKIP_REG3                                                   =>         CP_LANE0_PCS_SKIP_REG3                                  ,
        CP_LANE0_PCS_DEC_DUAL                                                    =>         CP_LANE0_PCS_DEC_DUAL                                   ,
        CP_LANE0_PCS_SPLIT                                                       =>         CP_LANE0_PCS_SPLIT                                      ,
        CP_LANE0_PCS_FIFOFLAG_CTC                                                =>         CP_LANE0_PCS_FIFOFLAG_CTC                               ,
        CP_LANE0_PCS_COMMA_DET_MODE                                              =>         CP_LANE0_PCS_COMMA_DET_MODE                             ,
        CP_LANE0_PCS_ERRDETECT_SILENCE                                           =>         CP_LANE0_PCS_ERRDETECT_SILENCE                          ,
        CP_LANE0_PCS_PMA_RCLK_POLINV                                             =>         CP_LANE0_PCS_PMA_RCLK_POLINV                            ,
        CP_LANE0_PCS_PCS_RCLK_SEL                                                =>         CP_LANE0_PCS_PCS_RCLK_SEL                               ,
        CP_LANE0_PCS_CB_RCLK_SEL                                                 =>         CP_LANE0_PCS_CB_RCLK_SEL                                ,
        CP_LANE0_PCS_AFTER_CTC_RCLK_SEL                                          =>         CP_LANE0_PCS_AFTER_CTC_RCLK_SEL                         ,
        CP_LANE0_PCS_RCLK_POLINV                                                 =>         CP_LANE0_PCS_RCLK_POLINV                                ,
        CP_LANE0_PCS_BRIDGE_RCLK_SEL                                             =>         CP_LANE0_PCS_BRIDGE_RCLK_SEL                            ,
        CP_LANE0_PCS_PCS_RCLK_EN                                                 =>         CP_LANE0_PCS_PCS_RCLK_EN                                ,
        CP_LANE0_PCS_CB_RCLK_EN                                                  =>         CP_LANE0_PCS_CB_RCLK_EN                                 ,
        CP_LANE0_PCS_AFTER_CTC_RCLK_EN                                           =>         CP_LANE0_PCS_AFTER_CTC_RCLK_EN                          ,
        CP_LANE0_PCS_AFTER_CTC_RCLK_EN_GB                                        =>         CP_LANE0_PCS_AFTER_CTC_RCLK_EN_GB                       ,
        CP_LANE0_PCS_PCS_RX_RSTN                                                 =>         CP_LANE0_PCS_PCS_RX_RSTN                                ,
        CP_LANE0_PCS_PCIE_SLAVE                                                  =>         CP_LANE0_PCS_PCIE_SLAVE                                 ,
        CP_LANE0_PCS_RX_64B66B_67B                                               =>         CP_LANE0_PCS_RX_64B66B_67B                              ,
        CP_LANE0_PCS_RX_BRIDGE_CLK_POLINV                                        =>         CP_LANE0_PCS_RX_BRIDGE_CLK_POLINV                       ,
        CP_LANE0_PCS_PCS_CB_RSTN                                                 =>         CP_LANE0_PCS_PCS_CB_RSTN                                ,
        CP_LANE0_PCS_TX_BRIDGE_GEAR_SEL                                          =>         CP_LANE0_PCS_TX_BRIDGE_GEAR_SEL                         ,
        CP_LANE0_PCS_TX_BYPASS_BRIDGE_UINT                                       =>         CP_LANE0_PCS_TX_BYPASS_BRIDGE_UINT                      ,
        CP_LANE0_PCS_TX_BYPASS_BRIDGE_FIFO                                       =>         CP_LANE0_PCS_TX_BYPASS_BRIDGE_FIFO                      ,
        CP_LANE0_PCS_TX_BYPASS_GEAR                                              =>         CP_LANE0_PCS_TX_BYPASS_GEAR                             ,
        CP_LANE0_PCS_TX_BYPASS_ENC                                               =>         CP_LANE0_PCS_TX_BYPASS_ENC                              ,
        CP_LANE0_PCS_TX_BYPASS_BIT_SLIP                                          =>         CP_LANE0_PCS_TX_BYPASS_BIT_SLIP                         ,
        CP_LANE0_PCS_TX_GEAR_SPLIT                                               =>         CP_LANE0_PCS_TX_GEAR_SPLIT                              ,
        CP_LANE0_PCS_TX_DRIVE_REG_MODE                                           =>         CP_LANE0_PCS_TX_DRIVE_REG_MODE                          ,
        CP_LANE0_PCS_TX_BIT_SLIP_CYCLES                                          =>         CP_LANE0_PCS_TX_BIT_SLIP_CYCLES                         ,
        CP_LANE0_PCS_INT_TX_MASK_0                                               =>         CP_LANE0_PCS_INT_TX_MASK_0                              ,
        CP_LANE0_PCS_INT_TX_MASK_1                                               =>         CP_LANE0_PCS_INT_TX_MASK_1                              ,
        CP_LANE0_PCS_INT_TX_MASK_2                                               =>         CP_LANE0_PCS_INT_TX_MASK_2                              ,
        CP_LANE0_PCS_INT_TX_CLR_0                                                =>         CP_LANE0_PCS_INT_TX_CLR_0                               ,
        CP_LANE0_PCS_INT_TX_CLR_1                                                =>         CP_LANE0_PCS_INT_TX_CLR_1                               ,
        CP_LANE0_PCS_INT_TX_CLR_2                                                =>         CP_LANE0_PCS_INT_TX_CLR_2                               ,
        CP_LANE0_PCS_TX_PMA_TCLK_POLINV                                          =>         CP_LANE0_PCS_TX_PMA_TCLK_POLINV                         ,
        CP_LANE0_PCS_TX_PCS_CLK_EN_SEL                                           =>         CP_LANE0_PCS_TX_PCS_CLK_EN_SEL                          ,
        CP_LANE0_PCS_TX_BRIDGE_TCLK_SEL                                          =>         CP_LANE0_PCS_TX_BRIDGE_TCLK_SEL                         ,
        CP_LANE0_PCS_TX_TCLK_POLINV                                              =>         CP_LANE0_PCS_TX_TCLK_POLINV                             ,
        CP_LANE0_PCS_PCS_TCLK_SEL                                                =>         CP_LANE0_PCS_PCS_TCLK_SEL                               ,
        CP_LANE0_PCS_TX_PCS_TX_RSTN                                              =>         CP_LANE0_PCS_TX_PCS_TX_RSTN                             ,
        CP_LANE0_PCS_TX_SLAVE                                                    =>         CP_LANE0_PCS_TX_SLAVE                                   ,
        CP_LANE0_PCS_TX_GEAR_CLK_EN_SEL                                          =>         CP_LANE0_PCS_TX_GEAR_CLK_EN_SEL                         ,
        CP_LANE0_PCS_DATA_WIDTH_MODE                                             =>         CP_LANE0_PCS_DATA_WIDTH_MODE                            ,
        CP_LANE0_PCS_TX_64B66B_67B                                               =>         CP_LANE0_PCS_TX_64B66B_67B                              ,
        CP_LANE0_PCS_GEAR_TCLK_SEL                                               =>         CP_LANE0_PCS_GEAR_TCLK_SEL                              ,
        CP_LANE0_PCS_TX_TCLK2FABRIC_SEL                                          =>         CP_LANE0_PCS_TX_TCLK2FABRIC_SEL                         ,
        CP_LANE0_PCS_TX_OUTZZ                                                    =>         CP_LANE0_PCS_TX_OUTZZ                                   ,
        CP_LANE0_PCS_ENC_DUAL                                                    =>         CP_LANE0_PCS_ENC_DUAL                                   ,
        CP_LANE0_PCS_TX_BITSLIP_DATA_MODE                                        =>         CP_LANE0_PCS_TX_BITSLIP_DATA_MODE                       ,
        CP_LANE0_PCS_TX_BRIDGE_CLK_POLINV                                        =>         CP_LANE0_PCS_TX_BRIDGE_CLK_POLINV                       ,
        CP_LANE0_PCS_COMMA_REG1                                                  =>         CP_LANE0_PCS_COMMA_REG1                                 ,
        CP_LANE0_PCS_RAPID_IMAX                                                  =>         CP_LANE0_PCS_RAPID_IMAX                                 ,
        CP_LANE0_PCS_RAPID_VMIN_1                                                =>         CP_LANE0_PCS_RAPID_VMIN_1                               ,
        CP_LANE0_PCS_RAPID_VMIN_2                                                =>         CP_LANE0_PCS_RAPID_VMIN_2                               ,
        CP_LANE0_PCS_RX_PRBS_MODE                                                =>         CP_LANE0_PCS_RX_PRBS_MODE                               ,
        CP_LANE0_PCS_RX_ERRCNT_CLR                                               =>         CP_LANE0_PCS_RX_ERRCNT_CLR                              ,
        CP_LANE0_PCS_PRBS_ERR_LPBK                                               =>         CP_LANE0_PCS_PRBS_ERR_LPBK                              ,
        CP_LANE0_PCS_TX_PRBS_MODE                                                =>         CP_LANE0_PCS_TX_PRBS_MODE                               ,
        CP_LANE0_PCS_TX_INSERT_ER                                                =>         CP_LANE0_PCS_TX_INSERT_ER                               ,
        CP_LANE0_PCS_ENABLE_PRBS_GEN                                             =>         CP_LANE0_PCS_ENABLE_PRBS_GEN                            ,
        CP_LANE0_PCS_DEFAULT_RADDR                                               =>         CP_LANE0_PCS_DEFAULT_RADDR                              ,
        CP_LANE0_PCS_MASTER_CHECK_OFFSET                                         =>         CP_LANE0_PCS_MASTER_CHECK_OFFSET                        ,
        CP_LANE0_PCS_DELAY_SET                                                   =>         CP_LANE0_PCS_DELAY_SET                                  ,
        CP_LANE0_PCS_SEACH_OFFSET                                                =>         CP_LANE0_PCS_SEACH_OFFSET                               ,
        CP_LANE0_PCS_CEB_RAPIDLS_MMAX                                            =>         CP_LANE0_PCS_CEB_RAPIDLS_MMAX                           ,
        CP_LANE0_PCS_CTC_AFULL                                                   =>         CP_LANE0_PCS_CTC_AFULL                                  ,
        CP_LANE0_PCS_CTC_AEMPTY                                                  =>         CP_LANE0_PCS_CTC_AEMPTY                                 ,
        CP_LANE0_PCS_CTC_CONTI_SKP_SET                                           =>         CP_LANE0_PCS_CTC_CONTI_SKP_SET                          ,
        CP_LANE0_PCS_FAR_LOOP                                                    =>         CP_LANE0_PCS_FAR_LOOP                                   ,
        CP_LANE0_PCS_NEAR_LOOP                                                   =>         CP_LANE0_PCS_NEAR_LOOP                                  ,
        CP_LANE0_PCS_PMA_TX2RX_PLOOP_EN                                          =>         CP_LANE0_PCS_PMA_TX2RX_PLOOP_EN                         ,
        CP_LANE0_PCS_PMA_TX2RX_SLOOP_EN                                          =>         CP_LANE0_PCS_PMA_TX2RX_SLOOP_EN                         ,
        CP_LANE0_PCS_PMA_RX2TX_PLOOP_EN                                          =>         CP_LANE0_PCS_PMA_RX2TX_PLOOP_EN                         ,
        CP_LANE0_PCS_INT_RX_MASK_0                                               =>         CP_LANE0_PCS_INT_RX_MASK_0                              ,
        CP_LANE0_PCS_INT_RX_MASK_1                                               =>         CP_LANE0_PCS_INT_RX_MASK_1                              ,
        CP_LANE0_PCS_INT_RX_MASK_2                                               =>         CP_LANE0_PCS_INT_RX_MASK_2                              ,
        CP_LANE0_PCS_INT_RX_MASK_3                                               =>         CP_LANE0_PCS_INT_RX_MASK_3                              ,
        CP_LANE0_PCS_INT_RX_MASK_4                                               =>         CP_LANE0_PCS_INT_RX_MASK_4                              ,
        CP_LANE0_PCS_INT_RX_MASK_5                                               =>         CP_LANE0_PCS_INT_RX_MASK_5                              ,
        CP_LANE0_PCS_INT_RX_MASK_6                                               =>         CP_LANE0_PCS_INT_RX_MASK_6                              ,
        CP_LANE0_PCS_INT_RX_MASK_7                                               =>         CP_LANE0_PCS_INT_RX_MASK_7                              ,
        CP_LANE0_PCS_INT_RX_CLR_0                                                =>         CP_LANE0_PCS_INT_RX_CLR_0                               ,
        CP_LANE0_PCS_INT_RX_CLR_1                                                =>         CP_LANE0_PCS_INT_RX_CLR_1                               ,
        CP_LANE0_PCS_INT_RX_CLR_2                                                =>         CP_LANE0_PCS_INT_RX_CLR_2                               ,
        CP_LANE0_PCS_INT_RX_CLR_3                                                =>         CP_LANE0_PCS_INT_RX_CLR_3                               ,
        CP_LANE0_PCS_INT_RX_CLR_4                                                =>         CP_LANE0_PCS_INT_RX_CLR_4                               ,
        CP_LANE0_PCS_INT_RX_CLR_5                                                =>         CP_LANE0_PCS_INT_RX_CLR_5                               ,
        CP_LANE0_PCS_INT_RX_CLR_6                                                =>         CP_LANE0_PCS_INT_RX_CLR_6                               ,
        CP_LANE0_PCS_INT_RX_CLR_7                                                =>         CP_LANE0_PCS_INT_RX_CLR_7                               ,
        CP_LANE0_PCS_CA_RSTN_RX                                                  =>         CP_LANE0_PCS_CA_RSTN_RX                                 ,
        CP_LANE0_PCS_CA_DYN_DLY_EN_RX                                            =>         CP_LANE0_PCS_CA_DYN_DLY_EN_RX                           ,
        CP_LANE0_PCS_CA_DYN_DLY_SEL_RX                                           =>         CP_LANE0_PCS_CA_DYN_DLY_SEL_RX                          ,
        CP_LANE0_PCS_CA_RX                                                       =>         CP_LANE0_PCS_CA_RX                                      ,
        CP_LANE0_PCS_CA_RSTN_TX                                                  =>         CP_LANE0_PCS_CA_RSTN_TX                                 ,
        CP_LANE0_PCS_CA_DYN_DLY_EN_TX                                            =>         CP_LANE0_PCS_CA_DYN_DLY_EN_TX                           ,
        CP_LANE0_PCS_CA_DYN_DLY_SEL_TX                                           =>         CP_LANE0_PCS_CA_DYN_DLY_SEL_TX                          ,
        CP_LANE0_PCS_CA_TX                                                       =>         CP_LANE0_PCS_CA_TX                                      ,
        CP_LANE0_PCS_RXPRBS_PWR_REDUCTION                                        =>         CP_LANE0_PCS_RXPRBS_PWR_REDUCTION                       ,
        CP_LANE0_PCS_WDALIGN_PWR_REDUCTION                                       =>         CP_LANE0_PCS_WDALIGN_PWR_REDUCTION                      ,
        CP_LANE0_PCS_RXDEC_PWR_REDUCTION                                         =>         CP_LANE0_PCS_RXDEC_PWR_REDUCTION                        ,
        CP_LANE0_PCS_RXCB_PWR_REDUCTION                                          =>         CP_LANE0_PCS_RXCB_PWR_REDUCTION                         ,
        CP_LANE0_PCS_RXCTC_PWR_REDUCTION                                         =>         CP_LANE0_PCS_RXCTC_PWR_REDUCTION                        ,
        CP_LANE0_PCS_RXGEAR_PWR_REDUCTION                                        =>         CP_LANE0_PCS_RXGEAR_PWR_REDUCTION                       ,
        CP_LANE0_PCS_RXBRG_PWR_REDUCTION                                         =>         CP_LANE0_PCS_RXBRG_PWR_REDUCTION                        ,
        CP_LANE0_PCS_RXTEST_PWR_REDUCTION                                        =>         CP_LANE0_PCS_RXTEST_PWR_REDUCTION                       ,
        CP_LANE0_PCS_TXBRG_PWR_REDUCTION                                        =>         CP_LANE0_PCS_TXBRG_PWR_REDUCTION                       ,
        CP_LANE0_PCS_TXGEAR_PWR_REDUCTION                                       =>         CP_LANE0_PCS_TXGEAR_PWR_REDUCTION                      ,
        CP_LANE0_PCS_TXENC_PWR_REDUCTION                                        =>         CP_LANE0_PCS_TXENC_PWR_REDUCTION                       ,
        CP_LANE0_PCS_TXBSLP_PWR_REDUCTION                                       =>         CP_LANE0_PCS_TXBSLP_PWR_REDUCTION                      ,
        CP_LANE0_PCS_TXPRBS_PWR_REDUCTION                                       =>         CP_LANE0_PCS_TXPRBS_PWR_REDUCTION                      ,
        CP_LANE0_PMA_REG_RX_PD                                                   =>         CP_LANE0_PMA_REG_RX_PD                                  ,
        CP_LANE0_PMA_REG_RX_PD_EN                                                =>         CP_LANE0_PMA_REG_RX_PD_EN                               ,
        CP_LANE0_PMA_REG_RX_RESERVED_2                                           =>         CP_LANE0_PMA_REG_RX_RESERVED_2                          ,
        CP_LANE0_PMA_REG_RX_RESERVED_3                                           =>         CP_LANE0_PMA_REG_RX_RESERVED_3                          ,
        CP_LANE0_PMA_REG_RX_DATAPATH_PD                                          =>         CP_LANE0_PMA_REG_RX_DATAPATH_PD                         ,
        CP_LANE0_PMA_REG_RX_DATAPATH_PD_EN                                       =>         CP_LANE0_PMA_REG_RX_DATAPATH_PD_EN                      ,
        CP_LANE0_PMA_REG_RX_SIGDET_PD                                            =>         CP_LANE0_PMA_REG_RX_SIGDET_PD                           ,
        CP_LANE0_PMA_REG_RX_SIGDET_PD_EN                                         =>         CP_LANE0_PMA_REG_RX_SIGDET_PD_EN                        ,
        CP_LANE0_PMA_REG_RX_DCC_RST_N                                            =>         CP_LANE0_PMA_REG_RX_DCC_RST_N                           ,
        CP_LANE0_PMA_REG_RX_DCC_RST_N_EN                                         =>         CP_LANE0_PMA_REG_RX_DCC_RST_N_EN                        ,
        CP_LANE0_PMA_REG_RX_CDR_RST_N                                            =>         CP_LANE0_PMA_REG_RX_CDR_RST_N                           ,
        CP_LANE0_PMA_REG_RX_CDR_RST_N_EN                                         =>         CP_LANE0_PMA_REG_RX_CDR_RST_N_EN                        ,
        CP_LANE0_PMA_REG_RX_SIGDET_RST_N                                         =>         CP_LANE0_PMA_REG_RX_SIGDET_RST_N                        ,
        CP_LANE0_PMA_REG_RX_SIGDET_RST_N_EN                                      =>         CP_LANE0_PMA_REG_RX_SIGDET_RST_N_EN                     ,
        CP_LANE0_PMA_REG_RXPCLK_SLIP                                             =>         CP_LANE0_PMA_REG_RXPCLK_SLIP                            ,
        CP_LANE0_PMA_REG_RXPCLK_SLIP_OW                                          =>         CP_LANE0_PMA_REG_RXPCLK_SLIP_OW                         ,
        CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N                                     =>         CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N                    ,
        CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N_EN                                  =>         CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N_EN                 ,
        CP_LANE0_PMA_REG_RX_PCLKSWITCH                                           =>         CP_LANE0_PMA_REG_RX_PCLKSWITCH                          ,
        CP_LANE0_PMA_REG_RX_PCLKSWITCH_EN                                        =>         CP_LANE0_PMA_REG_RX_PCLKSWITCH_EN                       ,
        CP_LANE0_PMA_REG_RX_HIGHZ                                                =>         CP_LANE0_PMA_REG_RX_HIGHZ                               ,
        CP_LANE0_PMA_REG_RX_HIGHZ_EN                                             =>         CP_LANE0_PMA_REG_RX_HIGHZ_EN                            ,
        CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW                                    =>         CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW                   ,
        CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                                 =>         CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                ,
        CP_LANE0_PMA_REG_RX_PD_BIAS_RX                                           =>         CP_LANE0_PMA_REG_RX_PD_BIAS_RX                          ,
        CP_LANE0_PMA_REG_RX_PD_BIAS_RX_OW                                        =>         CP_LANE0_PMA_REG_RX_PD_BIAS_RX_OW                       ,
        CP_LANE0_PMA_REG_RX_RESET_N                                              =>         CP_LANE0_PMA_REG_RX_RESET_N                             ,
        CP_LANE0_PMA_REG_RX_RESET_N_OW                                           =>         CP_LANE0_PMA_REG_RX_RESET_N_OW                          ,
        CP_LANE0_PMA_REG_RX_RESERVED_29_28                                       =>         CP_LANE0_PMA_REG_RX_RESERVED_29_28                      ,
        CP_LANE0_PMA_REG_RX_BUSWIDTH                                             =>         CP_LANE0_PMA_REG_RX_BUSWIDTH                            ,
        CP_LANE0_PMA_REG_RX_BUSWIDTH_EN                                          =>         CP_LANE0_PMA_REG_RX_BUSWIDTH_EN                         ,
        CP_LANE0_PMA_REG_RX_RATE                                                 =>         CP_LANE0_PMA_REG_RX_RATE                                ,
        CP_LANE0_PMA_REG_RX_RESERVED_36                                          =>         CP_LANE0_PMA_REG_RX_RESERVED_36                         ,
        CP_LANE0_PMA_REG_RX_RATE_EN                                              =>         CP_LANE0_PMA_REG_RX_RATE_EN                             ,
        CP_LANE0_PMA_REG_RX_RES_TRIM                                             =>         CP_LANE0_PMA_REG_RX_RES_TRIM                            ,
        CP_LANE0_PMA_REG_RX_RESERVED_44                                          =>         CP_LANE0_PMA_REG_RX_RESERVED_44                         ,
        CP_LANE0_PMA_REG_RX_RESERVED_45                                          =>         CP_LANE0_PMA_REG_RX_RESERVED_45                         ,
        CP_LANE0_PMA_REG_RX_SIGDET_STATUS_EN                                     =>         CP_LANE0_PMA_REG_RX_SIGDET_STATUS_EN                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_48_47                                       =>         CP_LANE0_PMA_REG_RX_RESERVED_48_47                      ,
        CP_LANE0_PMA_REG_RX_ICTRL_SIGDET                                         =>         CP_LANE0_PMA_REG_RX_ICTRL_SIGDET                        ,
        CP_LANE0_PMA_REG_CDR_READY_THD                                           =>         CP_LANE0_PMA_REG_CDR_READY_THD                          ,
        CP_LANE0_PMA_REG_RX_RESERVED_65                                          =>         CP_LANE0_PMA_REG_RX_RESERVED_65                         ,
        CP_LANE0_PMA_REG_RX_PCLK_EDGE_SEL                                        =>         CP_LANE0_PMA_REG_RX_PCLK_EDGE_SEL                       ,
        CP_LANE0_PMA_REG_RX_PIBUF_IC                                             =>         CP_LANE0_PMA_REG_RX_PIBUF_IC                            ,
        CP_LANE0_PMA_REG_RX_RESERVED_69                                          =>         CP_LANE0_PMA_REG_RX_RESERVED_69                         ,
        CP_LANE0_PMA_REG_RX_DCC_IC_RX                                            =>         CP_LANE0_PMA_REG_RX_DCC_IC_RX                           ,
        CP_LANE0_PMA_REG_CDR_READY_CHECK_CTRL                                    =>         CP_LANE0_PMA_REG_CDR_READY_CHECK_CTRL                   ,
        CP_LANE0_PMA_REG_RX_ICTRL_TRX                                            =>         CP_LANE0_PMA_REG_RX_ICTRL_TRX                           ,
        CP_LANE0_PMA_REG_RX_RESERVED_77_76                                       =>         CP_LANE0_PMA_REG_RX_RESERVED_77_76                      ,
        CP_LANE0_PMA_REG_RX_RESERVED_79_78                                       =>         CP_LANE0_PMA_REG_RX_RESERVED_79_78                      ,
        CP_LANE0_PMA_REG_RX_RESERVED_81_80                                       =>         CP_LANE0_PMA_REG_RX_RESERVED_81_80                      ,
        CP_LANE0_PMA_REG_RX_ICTRL_PIBUF                                          =>         CP_LANE0_PMA_REG_RX_ICTRL_PIBUF                         ,
        CP_LANE0_PMA_REG_RX_ICTRL_PI                                             =>         CP_LANE0_PMA_REG_RX_ICTRL_PI                            ,
        CP_LANE0_PMA_REG_RX_ICTRL_DCC                                            =>         CP_LANE0_PMA_REG_RX_ICTRL_DCC                           ,
        CP_LANE0_PMA_REG_RX_RESERVED_89_88                                       =>         CP_LANE0_PMA_REG_RX_RESERVED_89_88                      ,
        CP_LANE0_PMA_REG_TX_RATE                                                 =>         CP_LANE0_PMA_REG_TX_RATE                                ,
        CP_LANE0_PMA_REG_RX_RESERVED_92                                          =>         CP_LANE0_PMA_REG_RX_RESERVED_92                         ,
        CP_LANE0_PMA_REG_TX_RATE_EN                                              =>         CP_LANE0_PMA_REG_TX_RATE_EN                             ,
        CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N                                    =>         CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N                   ,
        CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                                 =>         CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                ,
        CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_EN                                       =>         CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_EN                      ,
        CP_LANE0_PMA_REG_TXCLK_SEL                                               =>         CP_LANE0_PMA_REG_TXCLK_SEL                              ,
        CP_LANE0_PMA_REG_RX_DATA_POLARITY                                        =>         CP_LANE0_PMA_REG_RX_DATA_POLARITY                       ,
        CP_LANE0_PMA_REG_RX_ERR_INSERT                                           =>         CP_LANE0_PMA_REG_RX_ERR_INSERT                          ,
        CP_LANE0_PMA_REG_UDP_CHK_EN                                              =>         CP_LANE0_PMA_REG_UDP_CHK_EN                             ,
        CP_LANE0_PMA_REG_PRBS_SEL                                                =>         CP_LANE0_PMA_REG_PRBS_SEL                               ,
        CP_LANE0_PMA_REG_PRBS_CHK_EN                                             =>         CP_LANE0_PMA_REG_PRBS_CHK_EN                            ,
        CP_LANE0_PMA_REG_PRBS_CHK_WIDTH_SEL                                      =>         CP_LANE0_PMA_REG_PRBS_CHK_WIDTH_SEL                     ,
        CP_LANE0_PMA_REG_BIST_CHK_PAT_SEL                                        =>         CP_LANE0_PMA_REG_BIST_CHK_PAT_SEL                       ,
        CP_LANE0_PMA_REG_LOAD_ERR_CNT                                            =>         CP_LANE0_PMA_REG_LOAD_ERR_CNT                           ,
        CP_LANE0_PMA_REG_CHK_COUNTER_EN                                          =>         CP_LANE0_PMA_REG_CHK_COUNTER_EN                         ,
        CP_LANE0_PMA_REG_CDR_PROP_GAIN                                           =>         CP_LANE0_PMA_REG_CDR_PROP_GAIN                          ,
        CP_LANE0_PMA_REG_CDR_PROP_TURBO_GAIN                                     =>         CP_LANE0_PMA_REG_CDR_PROP_TURBO_GAIN                    ,
        CP_LANE0_PMA_REG_CDR_INT_GAIN                                            =>         CP_LANE0_PMA_REG_CDR_INT_GAIN                           ,
        CP_LANE0_PMA_REG_CDR_INT_TURBO_GAIN                                      =>         CP_LANE0_PMA_REG_CDR_INT_TURBO_GAIN                     ,
        CP_LANE0_PMA_REG_CDR_INT_SAT_MAX                                         =>         CP_LANE0_PMA_REG_CDR_INT_SAT_MAX                        ,
        CP_LANE0_PMA_REG_CDR_INT_SAT_MIN                                         =>         CP_LANE0_PMA_REG_CDR_INT_SAT_MIN                        ,
        CP_LANE0_PMA_REG_CDR_INT_RST                                             =>         CP_LANE0_PMA_REG_CDR_INT_RST                            ,
        CP_LANE0_PMA_REG_CDR_INT_RST_OW                                          =>         CP_LANE0_PMA_REG_CDR_INT_RST_OW                         ,
        CP_LANE0_PMA_REG_CDR_PROP_RST                                            =>         CP_LANE0_PMA_REG_CDR_PROP_RST                           ,
        CP_LANE0_PMA_REG_CDR_PROP_RST_OW                                         =>         CP_LANE0_PMA_REG_CDR_PROP_RST_OW                        ,
        CP_LANE0_PMA_REG_CDR_LOCK_RST                                            =>         CP_LANE0_PMA_REG_CDR_LOCK_RST                           ,
        CP_LANE0_PMA_REG_CDR_LOCK_RST_OW                                         =>         CP_LANE0_PMA_REG_CDR_LOCK_RST_OW                        ,
        CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_SEL                                     =>         CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_SEL                    ,
        CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_D                                       =>         CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_D                      ,
        CP_LANE0_PMA_REG_CDR_LOCK_TIMER                                          =>         CP_LANE0_PMA_REG_CDR_LOCK_TIMER                         ,
        CP_LANE0_PMA_REG_CDR_TURBO_MODE_TIMER                                    =>         CP_LANE0_PMA_REG_CDR_TURBO_MODE_TIMER                   ,
        CP_LANE0_PMA_REG_CDR_LOCK_VAL                                            =>         CP_LANE0_PMA_REG_CDR_LOCK_VAL                           ,
        CP_LANE0_PMA_REG_CDR_LOCK_OW                                             =>         CP_LANE0_PMA_REG_CDR_LOCK_OW                            ,
        CP_LANE0_PMA_REG_CDR_INT_SAT_DET_EN                                      =>         CP_LANE0_PMA_REG_CDR_INT_SAT_DET_EN                     ,
        CP_LANE0_PMA_REG_CDR_SAT_AUTO_DIS                                        =>         CP_LANE0_PMA_REG_CDR_SAT_AUTO_DIS                       ,
        CP_LANE0_PMA_REG_CDR_GAIN_AUTO                                           =>         CP_LANE0_PMA_REG_CDR_GAIN_AUTO                          ,
        CP_LANE0_PMA_REG_CDR_TURBO_GAIN_AUTO                                     =>         CP_LANE0_PMA_REG_CDR_TURBO_GAIN_AUTO                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_171_167                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_171_167                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_175_172                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_175_172                    ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_EN                                   =>         CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_EN                  ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                             =>         CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN            ,
        CP_LANE0_PMA_REG_CDR_PI_CTRL_RST                                         =>         CP_LANE0_PMA_REG_CDR_PI_CTRL_RST                        ,
        CP_LANE0_PMA_REG_CDR_PI_CTRL_RST_OW                                      =>         CP_LANE0_PMA_REG_CDR_PI_CTRL_RST_OW                     ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_RST                                         =>         CP_LANE0_PMA_REG_CDR_SAT_DET_RST                        ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_RST_OW                                      =>         CP_LANE0_PMA_REG_CDR_SAT_DET_RST_OW                     ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST                                  =>         CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST                 ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                               =>         CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST_OW              ,
        CP_LANE0_PMA_REG_CDR_SIGDET_STATUS_DIS                                   =>         CP_LANE0_PMA_REG_CDR_SIGDET_STATUS_DIS                  ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_TIMER                                       =>         CP_LANE0_PMA_REG_CDR_SAT_DET_TIMER                      ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_VAL                                  =>         CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_VAL                 ,
        CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_OW                                   =>         CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_OW                  ,
        CP_LANE0_PMA_REG_CDR_TURBO_MODE_EN                                       =>         CP_LANE0_PMA_REG_CDR_TURBO_MODE_EN                      ,
        CP_LANE0_PMA_REG_RX_RESERVED_190                                         =>         CP_LANE0_PMA_REG_RX_RESERVED_190                        ,
        CP_LANE0_PMA_REG_RX_RESERVED_193_191                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_193_191                    ,
        CP_LANE0_PMA_REG_CDR_STATUS_FIFO_EN                                      =>         CP_LANE0_PMA_REG_CDR_STATUS_FIFO_EN                     ,
        CP_LANE0_PMA_REG_PMA_TEST_SEL                                            =>         CP_LANE0_PMA_REG_PMA_TEST_SEL                           ,
        CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MIN                                     =>         CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MIN                    ,
        CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MAX                                     =>         CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MAX                    ,
        CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MIN                                     =>         CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MIN                    ,
        CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MAX                                     =>         CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MAX                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_227_226                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_227_226                    ,
        CP_LANE0_PMA_REG_COMWAKE_STATUS_CLEAR                                    =>         CP_LANE0_PMA_REG_COMWAKE_STATUS_CLEAR                   ,
        CP_LANE0_PMA_REG_COMINIT_STATUS_CLEAR                                    =>         CP_LANE0_PMA_REG_COMINIT_STATUS_CLEAR                   ,
        CP_LANE0_PMA_REG_RX_SYNC_RST_N_EN                                        =>         CP_LANE0_PMA_REG_RX_SYNC_RST_N_EN                       ,
        CP_LANE0_PMA_REG_RX_SYNC_RST_N                                           =>         CP_LANE0_PMA_REG_RX_SYNC_RST_N                          ,
        CP_LANE0_PMA_REG_RX_RESERVED_233_232                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_233_232                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_235_234                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_235_234                    ,
        CP_LANE0_PMA_REG_RX_SATA_COMINIT_OW                                      =>         CP_LANE0_PMA_REG_RX_SATA_COMINIT_OW                     ,
        CP_LANE0_PMA_REG_RX_SATA_COMINIT                                         =>         CP_LANE0_PMA_REG_RX_SATA_COMINIT                        ,
        CP_LANE0_PMA_REG_RX_SATA_COMWAKE_OW                                      =>         CP_LANE0_PMA_REG_RX_SATA_COMWAKE_OW                     ,
        CP_LANE0_PMA_REG_RX_SATA_COMWAKE                                         =>         CP_LANE0_PMA_REG_RX_SATA_COMWAKE                        ,
        CP_LANE0_PMA_REG_RX_RESERVED_241_240                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_241_240                    ,
        CP_LANE0_PMA_REG_RX_DCC_DISABLE                                          =>         CP_LANE0_PMA_REG_RX_DCC_DISABLE                         ,
        CP_LANE0_PMA_REG_RX_RESERVED_243                                         =>         CP_LANE0_PMA_REG_RX_RESERVED_243                        ,
        CP_LANE0_PMA_REG_RX_SLIP_SEL_EN                                          =>         CP_LANE0_PMA_REG_RX_SLIP_SEL_EN                         ,
        CP_LANE0_PMA_REG_RX_SLIP_SEL                                             =>         CP_LANE0_PMA_REG_RX_SLIP_SEL                            ,
        CP_LANE0_PMA_REG_RX_SLIP_EN                                              =>         CP_LANE0_PMA_REG_RX_SLIP_EN                             ,
        CP_LANE0_PMA_REG_RX_SIGDET_STATUS_SEL                                    =>         CP_LANE0_PMA_REG_RX_SIGDET_STATUS_SEL                   ,
        CP_LANE0_PMA_REG_RX_SIGDET_FSM_RST_N                                     =>         CP_LANE0_PMA_REG_RX_SIGDET_FSM_RST_N                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_254                                         =>         CP_LANE0_PMA_REG_RX_RESERVED_254                        ,
        CP_LANE0_PMA_REG_RX_SIGDET_STATUS                                        =>         CP_LANE0_PMA_REG_RX_SIGDET_STATUS                       ,
        CP_LANE0_PMA_REG_RX_SIGDET_VTH                                           =>         CP_LANE0_PMA_REG_RX_SIGDET_VTH                          ,
        CP_LANE0_PMA_REG_RX_SIGDET_GRM                                           =>         CP_LANE0_PMA_REG_RX_SIGDET_GRM                          ,
        CP_LANE0_PMA_REG_RX_SIGDET_PULSE_EXT                                     =>         CP_LANE0_PMA_REG_RX_SIGDET_PULSE_EXT                    ,
        CP_LANE0_PMA_REG_RX_SIGDET_CH2_SEL                                       =>         CP_LANE0_PMA_REG_RX_SIGDET_CH2_SEL                      ,
        CP_LANE0_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                                =>         CP_LANE0_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW               ,
        CP_LANE0_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                                 =>         CP_LANE0_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                ,
        CP_LANE0_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING                           =>         CP_LANE0_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING          ,
        CP_LANE0_PMA_REG_SLIP_FIFO_INV_EN                                        =>         CP_LANE0_PMA_REG_SLIP_FIFO_INV_EN                       ,
        CP_LANE0_PMA_REG_SLIP_FIFO_INV                                           =>         CP_LANE0_PMA_REG_SLIP_FIFO_INV                          ,
        CP_LANE0_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                             =>         CP_LANE0_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL            ,
        CP_LANE0_PMA_REG_RX_SIGDET_4OOB_DET_SEL                                  =>         CP_LANE0_PMA_REG_RX_SIGDET_4OOB_DET_SEL                 ,
        CP_LANE0_PMA_REG_RX_RESERVED_285_283                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_285_283                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_286                                         =>         CP_LANE0_PMA_REG_RX_RESERVED_286                        ,
        CP_LANE0_PMA_REG_RX_SIGDET_IC_I                                          =>         CP_LANE0_PMA_REG_RX_SIGDET_IC_I                         ,
        CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                              =>         CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW             ,
        CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N                                 =>         CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N                ,
        CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD_OW                                   =>         CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD_OW                  ,
        CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD                                      =>         CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD                     ,
        CP_LANE0_PMA_REG_RX_LS_MODE_EN                                           =>         CP_LANE0_PMA_REG_RX_LS_MODE_EN                          ,
        CP_LANE0_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                               =>         CP_LANE0_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL              ,
        CP_LANE0_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                               =>         CP_LANE0_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL              ,
        CP_LANE0_PMA_REG_RX_EQ1_R_SET_TOP                                        =>         CP_LANE0_PMA_REG_RX_EQ1_R_SET_TOP                       ,
        CP_LANE0_PMA_REG_RX_EQ1_R_SET_FB                                         =>         CP_LANE0_PMA_REG_RX_EQ1_R_SET_FB                        ,
        CP_LANE0_PMA_REG_RX_EQ1_C_SET_FB                                         =>         CP_LANE0_PMA_REG_RX_EQ1_C_SET_FB                        ,
        CP_LANE0_PMA_REG_RX_EQ1_OFF                                              =>         CP_LANE0_PMA_REG_RX_EQ1_OFF                             ,
        CP_LANE0_PMA_REG_RX_EQ2_R_SET_TOP                                        =>         CP_LANE0_PMA_REG_RX_EQ2_R_SET_TOP                       ,
        CP_LANE0_PMA_REG_RX_EQ2_R_SET_FB                                         =>         CP_LANE0_PMA_REG_RX_EQ2_R_SET_FB                        ,
        CP_LANE0_PMA_REG_RX_EQ2_C_SET_FB                                         =>         CP_LANE0_PMA_REG_RX_EQ2_C_SET_FB                        ,
        CP_LANE0_PMA_REG_RX_EQ2_OFF                                              =>         CP_LANE0_PMA_REG_RX_EQ2_OFF                             ,
        CP_LANE0_PMA_REG_EQ_DAC                                                  =>         CP_LANE0_PMA_REG_EQ_DAC                                 ,
        CP_LANE0_PMA_REG_RX_ICTRL_EQ                                             =>         CP_LANE0_PMA_REG_RX_ICTRL_EQ                            ,
        CP_LANE0_PMA_REG_EQ_DC_CALIB_EN                                          =>         CP_LANE0_PMA_REG_EQ_DC_CALIB_EN                         ,
        CP_LANE0_PMA_REG_EQ_DC_CALIB_SEL                                         =>         CP_LANE0_PMA_REG_EQ_DC_CALIB_SEL                        ,
        CP_LANE0_PMA_REG_RX_RESERVED_337_330                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_337_330                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_345_338                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_345_338                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_353_346                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_353_346                    ,
        CP_LANE0_PMA_REG_RX_RESERVED_361_354                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_361_354                    ,
        CP_LANE0_PMA_CTLE_CTRL_REG_I                                             =>         CP_LANE0_PMA_CTLE_CTRL_REG_I                            ,
        CP_LANE0_PMA_CTLE_REG_FORCE_SEL_I                                        =>         CP_LANE0_PMA_CTLE_REG_FORCE_SEL_I                       ,
        CP_LANE0_PMA_CTLE_REG_HOLD_I                                             =>         CP_LANE0_PMA_CTLE_REG_HOLD_I                            ,
        CP_LANE0_PMA_CTLE_REG_INIT_DAC_I                                         =>         CP_LANE0_PMA_CTLE_REG_INIT_DAC_I                        ,
        CP_LANE0_PMA_CTLE_REG_POLARITY_I                                         =>         CP_LANE0_PMA_CTLE_REG_POLARITY_I                        ,
        CP_LANE0_PMA_CTLE_REG_SHIFTER_GAIN_I                                     =>         CP_LANE0_PMA_CTLE_REG_SHIFTER_GAIN_I                    ,
        CP_LANE0_PMA_CTLE_REG_THRESHOLD_I                                        =>         CP_LANE0_PMA_CTLE_REG_THRESHOLD_I                       ,
        CP_LANE0_PMA_REG_RX_RES_TRIM_EN                                          =>         CP_LANE0_PMA_REG_RX_RES_TRIM_EN                         ,
        CP_LANE0_PMA_REG_RX_RESERVED_393_389                                     =>         CP_LANE0_PMA_REG_RX_RESERVED_393_389                    ,
        CP_LANE0_PMA_CFG_RX_LANE_POWERUP                                         =>         CP_LANE0_PMA_CFG_RX_LANE_POWERUP                        ,
        CP_LANE0_PMA_CFG_RX_PMA_RSTN                                             =>         CP_LANE0_PMA_CFG_RX_PMA_RSTN                            ,
        CP_LANE0_PMA_INT_PMA_RX_MASK_0                                           =>         CP_LANE0_PMA_INT_PMA_RX_MASK_0                          ,
        CP_LANE0_PMA_INT_PMA_RX_CLR_0                                            =>         CP_LANE0_PMA_INT_PMA_RX_CLR_0                           ,
        CP_LANE0_PMA_CFG_CTLE_ADP_RSTN                                           =>         CP_LANE0_PMA_CFG_CTLE_ADP_RSTN                          ,
        CP_LANE0_PMA_REG_TX_PD                                                   =>         CP_LANE0_PMA_REG_TX_PD                                  ,
        CP_LANE0_PMA_REG_TX_PD_OW                                                =>         CP_LANE0_PMA_REG_TX_PD_OW                               ,
        CP_LANE0_PMA_REG_TX_MAIN_PRE_Z                                           =>         CP_LANE0_PMA_REG_TX_MAIN_PRE_Z                          ,
        CP_LANE0_PMA_REG_TX_MAIN_PRE_Z_OW                                        =>         CP_LANE0_PMA_REG_TX_MAIN_PRE_Z_OW                       ,
        CP_LANE0_PMA_REG_TX_BEACON_TIMER_SEL                                     =>         CP_LANE0_PMA_REG_TX_BEACON_TIMER_SEL                    ,
        CP_LANE0_PMA_REG_TX_RXDET_REQ_OW                                         =>         CP_LANE0_PMA_REG_TX_RXDET_REQ_OW                        ,
        CP_LANE0_PMA_REG_TX_RXDET_REQ                                            =>         CP_LANE0_PMA_REG_TX_RXDET_REQ                           ,
        CP_LANE0_PMA_REG_TX_BEACON_EN_OW                                         =>         CP_LANE0_PMA_REG_TX_BEACON_EN_OW                        ,
        CP_LANE0_PMA_REG_TX_BEACON_EN                                            =>         CP_LANE0_PMA_REG_TX_BEACON_EN                           ,
        CP_LANE0_PMA_REG_TX_EI_EN_OW                                             =>         CP_LANE0_PMA_REG_TX_EI_EN_OW                            ,
        CP_LANE0_PMA_REG_TX_EI_EN                                                =>         CP_LANE0_PMA_REG_TX_EI_EN                               ,
        CP_LANE0_PMA_REG_TX_BIT_CONV                                             =>         CP_LANE0_PMA_REG_TX_BIT_CONV                            ,
        CP_LANE0_PMA_REG_TX_RES_CAL                                              =>         CP_LANE0_PMA_REG_TX_RES_CAL                             ,
        CP_LANE0_PMA_REG_TX_RESERVED_19                                          =>         CP_LANE0_PMA_REG_TX_RESERVED_19                         ,
        CP_LANE0_PMA_REG_TX_RESERVED_25_20                                       =>         CP_LANE0_PMA_REG_TX_RESERVED_25_20                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_33_26                                       =>         CP_LANE0_PMA_REG_TX_RESERVED_33_26                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_41_34                                       =>         CP_LANE0_PMA_REG_TX_RESERVED_41_34                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_49_42                                       =>         CP_LANE0_PMA_REG_TX_RESERVED_49_42                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_57_50                                       =>         CP_LANE0_PMA_REG_TX_RESERVED_57_50                      ,
        CP_LANE0_PMA_REG_TX_SYNC_OW                                              =>         CP_LANE0_PMA_REG_TX_SYNC_OW                             ,
        CP_LANE0_PMA_REG_TX_SYNC                                                 =>         CP_LANE0_PMA_REG_TX_SYNC                                ,
        CP_LANE0_PMA_REG_TX_PD_POST                                              =>         CP_LANE0_PMA_REG_TX_PD_POST                             ,
        CP_LANE0_PMA_REG_TX_PD_POST_OW                                           =>         CP_LANE0_PMA_REG_TX_PD_POST_OW                          ,
        CP_LANE0_PMA_REG_TX_RESET_N_OW                                           =>         CP_LANE0_PMA_REG_TX_RESET_N_OW                          ,
        CP_LANE0_PMA_REG_TX_RESET_N                                              =>         CP_LANE0_PMA_REG_TX_RESET_N                             ,
        CP_LANE0_PMA_REG_TX_RESERVED_64                                          =>         CP_LANE0_PMA_REG_TX_RESERVED_64                         ,
        CP_LANE0_PMA_REG_TX_RESERVED_65                                          =>         CP_LANE0_PMA_REG_TX_RESERVED_65                         ,
        CP_LANE0_PMA_REG_TX_BUSWIDTH_OW                                          =>         CP_LANE0_PMA_REG_TX_BUSWIDTH_OW                         ,
        CP_LANE0_PMA_REG_TX_BUSWIDTH                                             =>         CP_LANE0_PMA_REG_TX_BUSWIDTH                            ,
        CP_LANE0_PMA_REG_PLL_READY_OW                                            =>         CP_LANE0_PMA_REG_PLL_READY_OW                           ,
        CP_LANE0_PMA_REG_PLL_READY                                               =>         CP_LANE0_PMA_REG_PLL_READY                              ,
        CP_LANE0_PMA_REG_TX_RESERVED_72                                          =>         CP_LANE0_PMA_REG_TX_RESERVED_72                         ,
        CP_LANE0_PMA_REG_TX_RESERVED_73                                          =>         CP_LANE0_PMA_REG_TX_RESERVED_73                         ,
        CP_LANE0_PMA_REG_TX_RESERVED_74                                          =>         CP_LANE0_PMA_REG_TX_RESERVED_74                         ,
        CP_LANE0_PMA_REG_EI_PCLK_DELAY_SEL                                       =>         CP_LANE0_PMA_REG_EI_PCLK_DELAY_SEL                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_77                                          =>         CP_LANE0_PMA_REG_TX_RESERVED_77                         ,
        CP_LANE0_PMA_REG_TX_RESERVED_83_78                                       =>         CP_LANE0_PMA_REG_TX_RESERVED_83_78                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_89_84                                       =>         CP_LANE0_PMA_REG_TX_RESERVED_89_84                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_95_90                                       =>         CP_LANE0_PMA_REG_TX_RESERVED_95_90                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_101_96                                      =>         CP_LANE0_PMA_REG_TX_RESERVED_101_96                     ,
        CP_LANE0_PMA_REG_TX_RESERVED_107_102                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_107_102                    ,
        CP_LANE0_PMA_REG_TX_RESERVED_113_108                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_113_108                    ,
        CP_LANE0_PMA_REG_TX_AMP_DAC0                                             =>         CP_LANE0_PMA_REG_TX_AMP_DAC0                            ,
        CP_LANE0_PMA_REG_TX_AMP_DAC1                                             =>         CP_LANE0_PMA_REG_TX_AMP_DAC1                            ,
        CP_LANE0_PMA_REG_TX_AMP_DAC2                                             =>         CP_LANE0_PMA_REG_TX_AMP_DAC2                            ,
        CP_LANE0_PMA_REG_TX_AMP_DAC3                                             =>         CP_LANE0_PMA_REG_TX_AMP_DAC3                            ,
        CP_LANE0_PMA_REG_TX_RESERVED_143_138                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_143_138                    ,
        CP_LANE0_PMA_REG_TX_MARGIN                                               =>         CP_LANE0_PMA_REG_TX_MARGIN                              ,
        CP_LANE0_PMA_REG_TX_MARGIN_OW                                            =>         CP_LANE0_PMA_REG_TX_MARGIN_OW                           ,
        CP_LANE0_PMA_REG_TX_RESERVED_149_148                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_149_148                    ,
        CP_LANE0_PMA_REG_TX_RESERVED_150                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_150                        ,
        CP_LANE0_PMA_REG_TX_SWING                                                =>         CP_LANE0_PMA_REG_TX_SWING                               ,
        CP_LANE0_PMA_REG_TX_SWING_OW                                             =>         CP_LANE0_PMA_REG_TX_SWING_OW                            ,
        CP_LANE0_PMA_REG_TX_RESERVED_153                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_153                        ,
        CP_LANE0_PMA_REG_TX_RXDET_THRESHOLD                                      =>         CP_LANE0_PMA_REG_TX_RXDET_THRESHOLD                     ,
        CP_LANE0_PMA_REG_TX_RESERVED_157_156                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_157_156                    ,
        CP_LANE0_PMA_REG_TX_BEACON_OSC_CTRL                                      =>         CP_LANE0_PMA_REG_TX_BEACON_OSC_CTRL                     ,
        CP_LANE0_PMA_REG_TX_RESERVED_160_159                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_160_159                    ,
        CP_LANE0_PMA_REG_TX_RESERVED_162_161                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_162_161                    ,
        CP_LANE0_PMA_REG_TX_TX2RX_SLPBACK_EN                                     =>         CP_LANE0_PMA_REG_TX_TX2RX_SLPBACK_EN                    ,
        CP_LANE0_PMA_REG_TX_PCLK_EDGE_SEL                                        =>         CP_LANE0_PMA_REG_TX_PCLK_EDGE_SEL                       ,
        CP_LANE0_PMA_REG_TX_RXDET_STATUS_OW                                      =>         CP_LANE0_PMA_REG_TX_RXDET_STATUS_OW                     ,
        CP_LANE0_PMA_REG_TX_RXDET_STATUS                                         =>         CP_LANE0_PMA_REG_TX_RXDET_STATUS                        ,
        CP_LANE0_PMA_REG_TX_PRBS_GEN_EN                                          =>         CP_LANE0_PMA_REG_TX_PRBS_GEN_EN                         ,
        CP_LANE0_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                                   =>         CP_LANE0_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                  ,
        CP_LANE0_PMA_REG_TX_PRBS_SEL                                             =>         CP_LANE0_PMA_REG_TX_PRBS_SEL                            ,
        CP_LANE0_PMA_REG_TX_UDP_DATA_7_TO_0                                      =>         CP_LANE0_PMA_REG_TX_UDP_DATA_7_TO_0                     ,
        CP_LANE0_PMA_REG_TX_UDP_DATA_15_TO_8                                     =>         CP_LANE0_PMA_REG_TX_UDP_DATA_15_TO_8                    ,
        CP_LANE0_PMA_REG_TX_UDP_DATA_19_TO_16                                    =>         CP_LANE0_PMA_REG_TX_UDP_DATA_19_TO_16                   ,
        CP_LANE0_PMA_REG_TX_RESERVED_192                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_192                        ,
        CP_LANE0_PMA_REG_TX_FIFO_WP_CTRL                                         =>         CP_LANE0_PMA_REG_TX_FIFO_WP_CTRL                        ,
        CP_LANE0_PMA_REG_TX_FIFO_EN                                              =>         CP_LANE0_PMA_REG_TX_FIFO_EN                             ,
        CP_LANE0_PMA_REG_TX_DATA_MUX_SEL                                         =>         CP_LANE0_PMA_REG_TX_DATA_MUX_SEL                        ,
        CP_LANE0_PMA_REG_TX_ERR_INSERT                                           =>         CP_LANE0_PMA_REG_TX_ERR_INSERT                          ,
        CP_LANE0_PMA_REG_TX_RESERVED_203_200                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_203_200                    ,
        CP_LANE0_PMA_REG_TX_RESERVED_204                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_204                        ,
        CP_LANE0_PMA_REG_TX_SATA_EN                                              =>         CP_LANE0_PMA_REG_TX_SATA_EN                             ,
        CP_LANE0_PMA_REG_TX_RESERVED_207_206                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_207_206                    ,
        CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                                =>         CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW               ,
        CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON                                   =>         CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON                  ,
        CP_LANE0_PMA_REG_TX_CFG_POST1                                            =>         CP_LANE0_PMA_REG_TX_CFG_POST1                           ,
        CP_LANE0_PMA_REG_TX_CFG_POST2                                            =>         CP_LANE0_PMA_REG_TX_CFG_POST2                           ,
        CP_LANE0_PMA_REG_TX_DEEMP                                                =>         CP_LANE0_PMA_REG_TX_DEEMP                               ,
        CP_LANE0_PMA_REG_TX_DEEMP_OW                                             =>         CP_LANE0_PMA_REG_TX_DEEMP_OW                            ,
        CP_LANE0_PMA_REG_TX_RESERVED_224_223                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_224_223                    ,
        CP_LANE0_PMA_REG_TX_RESERVED_225                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_225                        ,
        CP_LANE0_PMA_REG_TX_RESERVED_229_226                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_229_226                    ,
        CP_LANE0_PMA_REG_TX_OOB_DELAY_SEL                                        =>         CP_LANE0_PMA_REG_TX_OOB_DELAY_SEL                       ,
        CP_LANE0_PMA_REG_TX_POLARITY                                             =>         CP_LANE0_PMA_REG_TX_POLARITY                            ,
        CP_LANE0_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                                  =>         CP_LANE0_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                 ,
        CP_LANE0_PMA_REG_TX_RESERVED_236                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_236                        ,
        CP_LANE0_PMA_REG_TX_LS_MODE_EN                                           =>         CP_LANE0_PMA_REG_TX_LS_MODE_EN                          ,
        CP_LANE0_PMA_REG_TX_JTAG_MODE_EN_OW                                      =>         CP_LANE0_PMA_REG_TX_JTAG_MODE_EN_OW                     ,
        CP_LANE0_PMA_REG_TX_JTAG_MODE_EN                                         =>         CP_LANE0_PMA_REG_TX_JTAG_MODE_EN                        ,
        CP_LANE0_PMA_REG_RX_JTAG_MODE_EN_OW                                      =>         CP_LANE0_PMA_REG_RX_JTAG_MODE_EN_OW                     ,
        CP_LANE0_PMA_REG_RX_JTAG_MODE_EN                                         =>         CP_LANE0_PMA_REG_RX_JTAG_MODE_EN                        ,
        CP_LANE0_PMA_REG_RX_JTAG_OE                                              =>         CP_LANE0_PMA_REG_RX_JTAG_OE                             ,
        CP_LANE0_PMA_REG_RX_ACJTAG_VHYSTSEL                                      =>         CP_LANE0_PMA_REG_RX_ACJTAG_VHYSTSEL                     ,
        CP_LANE0_PMA_REG_TX_RES_CAL_EN                                           =>         CP_LANE0_PMA_REG_TX_RES_CAL_EN                          ,
        CP_LANE0_PMA_REG_RX_TERM_MODE_CTRL                                       =>         CP_LANE0_PMA_REG_RX_TERM_MODE_CTRL                      ,
        CP_LANE0_PMA_REG_TX_RESERVED_251_250                                     =>         CP_LANE0_PMA_REG_TX_RESERVED_251_250                    ,
        CP_LANE0_PMA_REG_PLPBK_TXPCLK_EN                                         =>         CP_LANE0_PMA_REG_PLPBK_TXPCLK_EN                        ,
        CP_LANE0_PMA_REG_TX_RESERVED_253                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_253                        ,
        CP_LANE0_PMA_REG_TX_RESERVED_254                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_254                        ,
        CP_LANE0_PMA_REG_TX_RESERVED_255                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_255                        ,
        CP_LANE0_PMA_REG_TX_RESERVED_256                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_256                        ,
        CP_LANE0_PMA_REG_TX_RESERVED_257                                         =>         CP_LANE0_PMA_REG_TX_RESERVED_257                        ,
        CP_LANE0_PMA_REG_TX_PH_SEL                                               =>         CP_LANE0_PMA_REG_TX_PH_SEL                              ,
        CP_LANE0_PMA_REG_TX_CFG_PRE                                              =>         CP_LANE0_PMA_REG_TX_CFG_PRE                             ,
        CP_LANE0_PMA_REG_TX_CFG_MAIN                                             =>         CP_LANE0_PMA_REG_TX_CFG_MAIN                            ,
        CP_LANE0_PMA_REG_CFG_POST                                                =>         CP_LANE0_PMA_REG_CFG_POST                               ,
        CP_LANE0_PMA_REG_PD_MAIN                                                 =>         CP_LANE0_PMA_REG_PD_MAIN                                ,
        CP_LANE0_PMA_REG_PD_PRE                                                  =>         CP_LANE0_PMA_REG_PD_PRE                                 ,
        CP_LANE0_PMA_REG_TX_LS_DATA                                              =>         CP_LANE0_PMA_REG_TX_LS_DATA                             ,
        CP_LANE0_PMA_REG_TX_DCC_BUF_SZ_SEL                                       =>         CP_LANE0_PMA_REG_TX_DCC_BUF_SZ_SEL                      ,
        CP_LANE0_PMA_REG_TX_DCC_CAL_CUR_TUNE                                     =>         CP_LANE0_PMA_REG_TX_DCC_CAL_CUR_TUNE                    ,
        CP_LANE0_PMA_REG_TX_DCC_CAL_EN                                           =>         CP_LANE0_PMA_REG_TX_DCC_CAL_EN                          ,
        CP_LANE0_PMA_REG_TX_DCC_CUR_SS                                           =>         CP_LANE0_PMA_REG_TX_DCC_CUR_SS                          ,
        CP_LANE0_PMA_REG_TX_DCC_FA_CTRL                                          =>         CP_LANE0_PMA_REG_TX_DCC_FA_CTRL                         ,
        CP_LANE0_PMA_REG_TX_DCC_RI_CTRL                                          =>         CP_LANE0_PMA_REG_TX_DCC_RI_CTRL                         ,
        CP_LANE0_PMA_REG_ATB_SEL_2_TO_0                                          =>         CP_LANE0_PMA_REG_ATB_SEL_2_TO_0                         ,
        CP_LANE0_PMA_REG_ATB_SEL_9_TO_3                                          =>         CP_LANE0_PMA_REG_ATB_SEL_9_TO_3                         ,
        CP_LANE0_PMA_REG_TX_CFG_7_TO_0                                           =>         CP_LANE0_PMA_REG_TX_CFG_7_TO_0                          ,
        CP_LANE0_PMA_REG_TX_CFG_15_TO_8                                          =>         CP_LANE0_PMA_REG_TX_CFG_15_TO_8                         ,
        CP_LANE0_PMA_REG_TX_CFG_23_TO_16                                         =>         CP_LANE0_PMA_REG_TX_CFG_23_TO_16                        ,
        CP_LANE0_PMA_REG_TX_CFG_31_TO_24                                         =>         CP_LANE0_PMA_REG_TX_CFG_31_TO_24                        ,
        CP_LANE0_PMA_REG_TX_OOB_EI_EN                                            =>         CP_LANE0_PMA_REG_TX_OOB_EI_EN                           ,
        CP_LANE0_PMA_REG_TX_OOB_EI_EN_OW                                         =>         CP_LANE0_PMA_REG_TX_OOB_EI_EN_OW                        ,
        CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED                                    =>         CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED                   ,
        CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED_OW                                 =>         CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED_OW                ,
        CP_LANE0_PMA_REG_TX_JTAG_DATA                                            =>         CP_LANE0_PMA_REG_TX_JTAG_DATA                           ,
        CP_LANE0_PMA_REG_TX_RXDET_TIMER_SEL                                      =>         CP_LANE0_PMA_REG_TX_RXDET_TIMER_SEL                     ,
        CP_LANE0_PMA_REG_TX_CFG1_7_0                                             =>         CP_LANE0_PMA_REG_TX_CFG1_7_0                            ,
        CP_LANE0_PMA_REG_TX_CFG1_15_8                                            =>         CP_LANE0_PMA_REG_TX_CFG1_15_8                           ,
        CP_LANE0_PMA_REG_TX_CFG1_23_16                                           =>         CP_LANE0_PMA_REG_TX_CFG1_23_16                          ,
        CP_LANE0_PMA_REG_TX_CFG1_31_24                                           =>         CP_LANE0_PMA_REG_TX_CFG1_31_24                          ,
        CP_LANE0_PMA_REG_CFG_LANE_POWERUP                                        =>         CP_LANE0_PMA_REG_CFG_LANE_POWERUP                       ,
        CP_LANE0_PMA_REG_CFG_PMA_POR_N                                           =>         CP_LANE0_PMA_REG_CFG_PMA_POR_N                          ,
        CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                             =>         CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH            ,
        CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_PISO                                =>         CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_PISO               ,
        CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER                              =>         CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER             ,
        CP_LANE0_PMA_REG_CFG_TX_PMA_RSTN                                         =>         CP_LANE0_PMA_REG_CFG_TX_PMA_RSTN                        ,
        CP_LANE1_PCS_BYPASS_WORD_ALIGN                                           =>         CP_LANE1_PCS_BYPASS_WORD_ALIGN                          ,
        CP_LANE1_PCS_BYPASS_DENC                                                 =>         CP_LANE1_PCS_BYPASS_DENC                                ,
        CP_LANE1_PCS_BYPASS_BONDING                                              =>         CP_LANE1_PCS_BYPASS_BONDING                             ,
        CP_LANE1_PCS_BYPASS_CTC                                                  =>         CP_LANE1_PCS_BYPASS_CTC                                 ,
        CP_LANE1_PCS_BYPASS_GEAR                                                 =>         CP_LANE1_PCS_BYPASS_GEAR                                ,
        CP_LANE1_PCS_BYPASS_BRIDGE                                               =>         CP_LANE1_PCS_BYPASS_BRIDGE                              ,
        CP_LANE1_PCS_BYPASS_BRIDGE_FIFO                                          =>         CP_LANE1_PCS_BYPASS_BRIDGE_FIFO                         ,
        CP_LANE1_PCS_DATA_MODE                                                   =>         CP_LANE1_PCS_DATA_MODE                                  ,
        CP_LANE1_PCS_RX_POLARITY_INV                                             =>         CP_LANE1_PCS_RX_POLARITY_INV                            ,
        CP_LANE1_PCS_ALIGN_MODE                                                  =>         CP_LANE1_PCS_ALIGN_MODE                                 ,
        CP_LANE1_PCS_SAMP_16B                                                    =>         CP_LANE1_PCS_SAMP_16B                                   ,
        CP_LANE1_PCS_FARLP_PWR_REDUCTION                                         =>         CP_LANE1_PCS_FARLP_PWR_REDUCTION                        ,
        CP_LANE1_PCS_COMMA_REG0                                                  =>         CP_LANE1_PCS_COMMA_REG0                                 ,
        CP_LANE1_PCS_COMMA_MASK                                                  =>         CP_LANE1_PCS_COMMA_MASK                                 ,
        CP_LANE1_PCS_CEB_MODE                                                    =>         CP_LANE1_PCS_CEB_MODE                                   ,
        CP_LANE1_PCS_CTC_MODE                                                    =>         CP_LANE1_PCS_CTC_MODE                                   ,
        CP_LANE1_PCS_A_REG                                                       =>         CP_LANE1_PCS_A_REG                                      ,
        CP_LANE1_PCS_GE_AUTO_EN                                                  =>         CP_LANE1_PCS_GE_AUTO_EN                                 ,
        CP_LANE1_PCS_SKIP_REG0                                                   =>         CP_LANE1_PCS_SKIP_REG0                                  ,
        CP_LANE1_PCS_SKIP_REG1                                                   =>         CP_LANE1_PCS_SKIP_REG1                                  ,
        CP_LANE1_PCS_SKIP_REG2                                                   =>         CP_LANE1_PCS_SKIP_REG2                                  ,
        CP_LANE1_PCS_SKIP_REG3                                                   =>         CP_LANE1_PCS_SKIP_REG3                                  ,
        CP_LANE1_PCS_DEC_DUAL                                                    =>         CP_LANE1_PCS_DEC_DUAL                                   ,
        CP_LANE1_PCS_SPLIT                                                       =>         CP_LANE1_PCS_SPLIT                                      ,
        CP_LANE1_PCS_FIFOFLAG_CTC                                                =>         CP_LANE1_PCS_FIFOFLAG_CTC                               ,
        CP_LANE1_PCS_COMMA_DET_MODE                                              =>         CP_LANE1_PCS_COMMA_DET_MODE                             ,
        CP_LANE1_PCS_ERRDETECT_SILENCE                                           =>         CP_LANE1_PCS_ERRDETECT_SILENCE                          ,
        CP_LANE1_PCS_PMA_RCLK_POLINV                                             =>         CP_LANE1_PCS_PMA_RCLK_POLINV                            ,
        CP_LANE1_PCS_PCS_RCLK_SEL                                                =>         CP_LANE1_PCS_PCS_RCLK_SEL                               ,
        CP_LANE1_PCS_CB_RCLK_SEL                                                 =>         CP_LANE1_PCS_CB_RCLK_SEL                                ,
        CP_LANE1_PCS_AFTER_CTC_RCLK_SEL                                          =>         CP_LANE1_PCS_AFTER_CTC_RCLK_SEL                         ,
        CP_LANE1_PCS_RCLK_POLINV                                                 =>         CP_LANE1_PCS_RCLK_POLINV                                ,
        CP_LANE1_PCS_BRIDGE_RCLK_SEL                                             =>         CP_LANE1_PCS_BRIDGE_RCLK_SEL                            ,
        CP_LANE1_PCS_PCS_RCLK_EN                                                 =>         CP_LANE1_PCS_PCS_RCLK_EN                                ,
        CP_LANE1_PCS_CB_RCLK_EN                                                  =>         CP_LANE1_PCS_CB_RCLK_EN                                 ,
        CP_LANE1_PCS_AFTER_CTC_RCLK_EN                                           =>         CP_LANE1_PCS_AFTER_CTC_RCLK_EN                          ,
        CP_LANE1_PCS_AFTER_CTC_RCLK_EN_GB                                        =>         CP_LANE1_PCS_AFTER_CTC_RCLK_EN_GB                       ,
        CP_LANE1_PCS_PCS_RX_RSTN                                                 =>         CP_LANE1_PCS_PCS_RX_RSTN                                ,
        CP_LANE1_PCS_PCIE_SLAVE                                                  =>         CP_LANE1_PCS_PCIE_SLAVE                                 ,
        CP_LANE1_PCS_RX_64B66B_67B                                               =>         CP_LANE1_PCS_RX_64B66B_67B                              ,
        CP_LANE1_PCS_RX_BRIDGE_CLK_POLINV                                        =>         CP_LANE1_PCS_RX_BRIDGE_CLK_POLINV                       ,
        CP_LANE1_PCS_PCS_CB_RSTN                                                 =>         CP_LANE1_PCS_PCS_CB_RSTN                                ,
        CP_LANE1_PCS_TX_BRIDGE_GEAR_SEL                                          =>         CP_LANE1_PCS_TX_BRIDGE_GEAR_SEL                         ,
        CP_LANE1_PCS_TX_BYPASS_BRIDGE_UINT                                       =>         CP_LANE1_PCS_TX_BYPASS_BRIDGE_UINT                      ,
        CP_LANE1_PCS_TX_BYPASS_BRIDGE_FIFO                                       =>         CP_LANE1_PCS_TX_BYPASS_BRIDGE_FIFO                      ,
        CP_LANE1_PCS_TX_BYPASS_GEAR                                              =>         CP_LANE1_PCS_TX_BYPASS_GEAR                             ,
        CP_LANE1_PCS_TX_BYPASS_ENC                                               =>         CP_LANE1_PCS_TX_BYPASS_ENC                              ,
        CP_LANE1_PCS_TX_BYPASS_BIT_SLIP                                          =>         CP_LANE1_PCS_TX_BYPASS_BIT_SLIP                         ,
        CP_LANE1_PCS_TX_GEAR_SPLIT                                               =>         CP_LANE1_PCS_TX_GEAR_SPLIT                              ,
        CP_LANE1_PCS_TX_DRIVE_REG_MODE                                           =>         CP_LANE1_PCS_TX_DRIVE_REG_MODE                          ,
        CP_LANE1_PCS_TX_BIT_SLIP_CYCLES                                          =>         CP_LANE1_PCS_TX_BIT_SLIP_CYCLES                         ,
        CP_LANE1_PCS_INT_TX_MASK_0                                               =>         CP_LANE1_PCS_INT_TX_MASK_0                              ,
        CP_LANE1_PCS_INT_TX_MASK_1                                               =>         CP_LANE1_PCS_INT_TX_MASK_1                              ,
        CP_LANE1_PCS_INT_TX_MASK_2                                               =>         CP_LANE1_PCS_INT_TX_MASK_2                              ,
        CP_LANE1_PCS_INT_TX_CLR_0                                                =>         CP_LANE1_PCS_INT_TX_CLR_0                               ,
        CP_LANE1_PCS_INT_TX_CLR_1                                                =>         CP_LANE1_PCS_INT_TX_CLR_1                               ,
        CP_LANE1_PCS_INT_TX_CLR_2                                                =>         CP_LANE1_PCS_INT_TX_CLR_2                               ,
        CP_LANE1_PCS_TX_PMA_TCLK_POLINV                                          =>         CP_LANE1_PCS_TX_PMA_TCLK_POLINV                         ,
        CP_LANE1_PCS_TX_PCS_CLK_EN_SEL                                           =>         CP_LANE1_PCS_TX_PCS_CLK_EN_SEL                          ,
        CP_LANE1_PCS_TX_BRIDGE_TCLK_SEL                                          =>         CP_LANE1_PCS_TX_BRIDGE_TCLK_SEL                         ,
        CP_LANE1_PCS_TX_TCLK_POLINV                                              =>         CP_LANE1_PCS_TX_TCLK_POLINV                             ,
        CP_LANE1_PCS_PCS_TCLK_SEL                                                =>         CP_LANE1_PCS_PCS_TCLK_SEL                               ,
        CP_LANE1_PCS_TX_PCS_TX_RSTN                                              =>         CP_LANE1_PCS_TX_PCS_TX_RSTN                             ,
        CP_LANE1_PCS_TX_SLAVE                                                    =>         CP_LANE1_PCS_TX_SLAVE                                   ,
        CP_LANE1_PCS_TX_GEAR_CLK_EN_SEL                                          =>         CP_LANE1_PCS_TX_GEAR_CLK_EN_SEL                         ,
        CP_LANE1_PCS_DATA_WIDTH_MODE                                             =>         CP_LANE1_PCS_DATA_WIDTH_MODE                            ,
        CP_LANE1_PCS_TX_64B66B_67B                                               =>         CP_LANE1_PCS_TX_64B66B_67B                              ,
        CP_LANE1_PCS_GEAR_TCLK_SEL                                               =>         CP_LANE1_PCS_GEAR_TCLK_SEL                              ,
        CP_LANE1_PCS_TX_TCLK2FABRIC_SEL                                          =>         CP_LANE1_PCS_TX_TCLK2FABRIC_SEL                         ,
        CP_LANE1_PCS_TX_OUTZZ                                                    =>         CP_LANE1_PCS_TX_OUTZZ                                   ,
        CP_LANE1_PCS_ENC_DUAL                                                    =>         CP_LANE1_PCS_ENC_DUAL                                   ,
        CP_LANE1_PCS_TX_BITSLIP_DATA_MODE                                        =>         CP_LANE1_PCS_TX_BITSLIP_DATA_MODE                       ,
        CP_LANE1_PCS_TX_BRIDGE_CLK_POLINV                                        =>         CP_LANE1_PCS_TX_BRIDGE_CLK_POLINV                       ,
        CP_LANE1_PCS_COMMA_REG1                                                  =>         CP_LANE1_PCS_COMMA_REG1                                 ,
        CP_LANE1_PCS_RAPID_IMAX                                                  =>         CP_LANE1_PCS_RAPID_IMAX                                 ,
        CP_LANE1_PCS_RAPID_VMIN_1                                                =>         CP_LANE1_PCS_RAPID_VMIN_1                               ,
        CP_LANE1_PCS_RAPID_VMIN_2                                                =>         CP_LANE1_PCS_RAPID_VMIN_2                               ,
        CP_LANE1_PCS_RX_PRBS_MODE                                                =>         CP_LANE1_PCS_RX_PRBS_MODE                               ,
        CP_LANE1_PCS_RX_ERRCNT_CLR                                               =>         CP_LANE1_PCS_RX_ERRCNT_CLR                              ,
        CP_LANE1_PCS_PRBS_ERR_LPBK                                               =>         CP_LANE1_PCS_PRBS_ERR_LPBK                              ,
        CP_LANE1_PCS_TX_PRBS_MODE                                                =>         CP_LANE1_PCS_TX_PRBS_MODE                               ,
        CP_LANE1_PCS_TX_INSERT_ER                                                =>         CP_LANE1_PCS_TX_INSERT_ER                               ,
        CP_LANE1_PCS_ENABLE_PRBS_GEN                                             =>         CP_LANE1_PCS_ENABLE_PRBS_GEN                            ,
        CP_LANE1_PCS_DEFAULT_RADDR                                               =>         CP_LANE1_PCS_DEFAULT_RADDR                              ,
        CP_LANE1_PCS_MASTER_CHECK_OFFSET                                         =>         CP_LANE1_PCS_MASTER_CHECK_OFFSET                        ,
        CP_LANE1_PCS_DELAY_SET                                                   =>         CP_LANE1_PCS_DELAY_SET                                  ,
        CP_LANE1_PCS_SEACH_OFFSET                                                =>         CP_LANE1_PCS_SEACH_OFFSET                               ,
        CP_LANE1_PCS_CEB_RAPIDLS_MMAX                                            =>         CP_LANE1_PCS_CEB_RAPIDLS_MMAX                           ,
        CP_LANE1_PCS_CTC_AFULL                                                   =>         CP_LANE1_PCS_CTC_AFULL                                  ,
        CP_LANE1_PCS_CTC_AEMPTY                                                  =>         CP_LANE1_PCS_CTC_AEMPTY                                 ,
        CP_LANE1_PCS_CTC_CONTI_SKP_SET                                           =>         CP_LANE1_PCS_CTC_CONTI_SKP_SET                          ,
        CP_LANE1_PCS_FAR_LOOP                                                    =>         CP_LANE1_PCS_FAR_LOOP                                   ,
        CP_LANE1_PCS_NEAR_LOOP                                                   =>         CP_LANE1_PCS_NEAR_LOOP                                  ,
        CP_LANE1_PCS_PMA_TX2RX_PLOOP_EN                                          =>         CP_LANE1_PCS_PMA_TX2RX_PLOOP_EN                         ,
        CP_LANE1_PCS_PMA_TX2RX_SLOOP_EN                                          =>         CP_LANE1_PCS_PMA_TX2RX_SLOOP_EN                         ,
        CP_LANE1_PCS_PMA_RX2TX_PLOOP_EN                                          =>         CP_LANE1_PCS_PMA_RX2TX_PLOOP_EN                         ,
        CP_LANE1_PCS_INT_RX_MASK_0                                               =>         CP_LANE1_PCS_INT_RX_MASK_0                              ,
        CP_LANE1_PCS_INT_RX_MASK_1                                               =>         CP_LANE1_PCS_INT_RX_MASK_1                              ,
        CP_LANE1_PCS_INT_RX_MASK_2                                               =>         CP_LANE1_PCS_INT_RX_MASK_2                              ,
        CP_LANE1_PCS_INT_RX_MASK_3                                               =>         CP_LANE1_PCS_INT_RX_MASK_3                              ,
        CP_LANE1_PCS_INT_RX_MASK_4                                               =>         CP_LANE1_PCS_INT_RX_MASK_4                              ,
        CP_LANE1_PCS_INT_RX_MASK_5                                               =>         CP_LANE1_PCS_INT_RX_MASK_5                              ,
        CP_LANE1_PCS_INT_RX_MASK_6                                               =>         CP_LANE1_PCS_INT_RX_MASK_6                              ,
        CP_LANE1_PCS_INT_RX_MASK_7                                               =>         CP_LANE1_PCS_INT_RX_MASK_7                              ,
        CP_LANE1_PCS_INT_RX_CLR_0                                                =>         CP_LANE1_PCS_INT_RX_CLR_0                               ,
        CP_LANE1_PCS_INT_RX_CLR_1                                                =>         CP_LANE1_PCS_INT_RX_CLR_1                               ,
        CP_LANE1_PCS_INT_RX_CLR_2                                                =>         CP_LANE1_PCS_INT_RX_CLR_2                               ,
        CP_LANE1_PCS_INT_RX_CLR_3                                                =>         CP_LANE1_PCS_INT_RX_CLR_3                               ,
        CP_LANE1_PCS_INT_RX_CLR_4                                                =>         CP_LANE1_PCS_INT_RX_CLR_4                               ,
        CP_LANE1_PCS_INT_RX_CLR_5                                                =>         CP_LANE1_PCS_INT_RX_CLR_5                               ,
        CP_LANE1_PCS_INT_RX_CLR_6                                                =>         CP_LANE1_PCS_INT_RX_CLR_6                               ,
        CP_LANE1_PCS_INT_RX_CLR_7                                                =>         CP_LANE1_PCS_INT_RX_CLR_7                               ,
        CP_LANE1_PCS_CA_RSTN_RX                                                  =>         CP_LANE1_PCS_CA_RSTN_RX                                 ,
        CP_LANE1_PCS_CA_DYN_DLY_EN_RX                                            =>         CP_LANE1_PCS_CA_DYN_DLY_EN_RX                           ,
        CP_LANE1_PCS_CA_DYN_DLY_SEL_RX                                           =>         CP_LANE1_PCS_CA_DYN_DLY_SEL_RX                          ,
        CP_LANE1_PCS_CA_RX                                                       =>         CP_LANE1_PCS_CA_RX                                      ,
        CP_LANE1_PCS_CA_RSTN_TX                                                  =>         CP_LANE1_PCS_CA_RSTN_TX                                 ,
        CP_LANE1_PCS_CA_DYN_DLY_EN_TX                                            =>         CP_LANE1_PCS_CA_DYN_DLY_EN_TX                           ,
        CP_LANE1_PCS_CA_DYN_DLY_SEL_TX                                           =>         CP_LANE1_PCS_CA_DYN_DLY_SEL_TX                          ,
        CP_LANE1_PCS_CA_TX                                                       =>         CP_LANE1_PCS_CA_TX                                      ,
        CP_LANE1_PCS_RXPRBS_PWR_REDUCTION                                        =>         CP_LANE1_PCS_RXPRBS_PWR_REDUCTION                       ,
        CP_LANE1_PCS_WDALIGN_PWR_REDUCTION                                       =>         CP_LANE1_PCS_WDALIGN_PWR_REDUCTION                      ,
        CP_LANE1_PCS_RXDEC_PWR_REDUCTION                                         =>         CP_LANE1_PCS_RXDEC_PWR_REDUCTION                        ,
        CP_LANE1_PCS_RXCB_PWR_REDUCTION                                          =>         CP_LANE1_PCS_RXCB_PWR_REDUCTION                         ,
        CP_LANE1_PCS_RXCTC_PWR_REDUCTION                                         =>         CP_LANE1_PCS_RXCTC_PWR_REDUCTION                        ,
        CP_LANE1_PCS_RXGEAR_PWR_REDUCTION                                        =>         CP_LANE1_PCS_RXGEAR_PWR_REDUCTION                       ,
        CP_LANE1_PCS_RXBRG_PWR_REDUCTION                                         =>         CP_LANE1_PCS_RXBRG_PWR_REDUCTION                        ,
        CP_LANE1_PCS_RXTEST_PWR_REDUCTION                                        =>         CP_LANE1_PCS_RXTEST_PWR_REDUCTION                       ,
        CP_LANE1_PCS_TXBRG_PWR_REDUCTION                                        =>         CP_LANE1_PCS_TXBRG_PWR_REDUCTION                       ,
        CP_LANE1_PCS_TXGEAR_PWR_REDUCTION                                       =>         CP_LANE1_PCS_TXGEAR_PWR_REDUCTION                      ,
        CP_LANE1_PCS_TXENC_PWR_REDUCTION                                        =>         CP_LANE1_PCS_TXENC_PWR_REDUCTION                       ,
        CP_LANE1_PCS_TXBSLP_PWR_REDUCTION                                       =>         CP_LANE1_PCS_TXBSLP_PWR_REDUCTION                      ,
        CP_LANE1_PCS_TXPRBS_PWR_REDUCTION                                       =>         CP_LANE1_PCS_TXPRBS_PWR_REDUCTION                      ,
        CP_LANE1_PMA_REG_RX_PD                                                   =>         CP_LANE1_PMA_REG_RX_PD                                  ,
        CP_LANE1_PMA_REG_RX_PD_EN                                                =>         CP_LANE1_PMA_REG_RX_PD_EN                               ,
        CP_LANE1_PMA_REG_RX_RESERVED_2                                           =>         CP_LANE1_PMA_REG_RX_RESERVED_2                          ,
        CP_LANE1_PMA_REG_RX_RESERVED_3                                           =>         CP_LANE1_PMA_REG_RX_RESERVED_3                          ,
        CP_LANE1_PMA_REG_RX_DATAPATH_PD                                          =>         CP_LANE1_PMA_REG_RX_DATAPATH_PD                         ,
        CP_LANE1_PMA_REG_RX_DATAPATH_PD_EN                                       =>         CP_LANE1_PMA_REG_RX_DATAPATH_PD_EN                      ,
        CP_LANE1_PMA_REG_RX_SIGDET_PD                                            =>         CP_LANE1_PMA_REG_RX_SIGDET_PD                           ,
        CP_LANE1_PMA_REG_RX_SIGDET_PD_EN                                         =>         CP_LANE1_PMA_REG_RX_SIGDET_PD_EN                        ,
        CP_LANE1_PMA_REG_RX_DCC_RST_N                                            =>         CP_LANE1_PMA_REG_RX_DCC_RST_N                           ,
        CP_LANE1_PMA_REG_RX_DCC_RST_N_EN                                         =>         CP_LANE1_PMA_REG_RX_DCC_RST_N_EN                        ,
        CP_LANE1_PMA_REG_RX_CDR_RST_N                                            =>         CP_LANE1_PMA_REG_RX_CDR_RST_N                           ,
        CP_LANE1_PMA_REG_RX_CDR_RST_N_EN                                         =>         CP_LANE1_PMA_REG_RX_CDR_RST_N_EN                        ,
        CP_LANE1_PMA_REG_RX_SIGDET_RST_N                                         =>         CP_LANE1_PMA_REG_RX_SIGDET_RST_N                        ,
        CP_LANE1_PMA_REG_RX_SIGDET_RST_N_EN                                      =>         CP_LANE1_PMA_REG_RX_SIGDET_RST_N_EN                     ,
        CP_LANE1_PMA_REG_RXPCLK_SLIP                                             =>         CP_LANE1_PMA_REG_RXPCLK_SLIP                            ,
        CP_LANE1_PMA_REG_RXPCLK_SLIP_OW                                          =>         CP_LANE1_PMA_REG_RXPCLK_SLIP_OW                         ,
        CP_LANE1_PMA_REG_RX_PCLKSWITCH_RST_N                                     =>         CP_LANE1_PMA_REG_RX_PCLKSWITCH_RST_N                    ,
        CP_LANE1_PMA_REG_RX_PCLKSWITCH_RST_N_EN                                  =>         CP_LANE1_PMA_REG_RX_PCLKSWITCH_RST_N_EN                 ,
        CP_LANE1_PMA_REG_RX_PCLKSWITCH                                           =>         CP_LANE1_PMA_REG_RX_PCLKSWITCH                          ,
        CP_LANE1_PMA_REG_RX_PCLKSWITCH_EN                                        =>         CP_LANE1_PMA_REG_RX_PCLKSWITCH_EN                       ,
        CP_LANE1_PMA_REG_RX_HIGHZ                                                =>         CP_LANE1_PMA_REG_RX_HIGHZ                               ,
        CP_LANE1_PMA_REG_RX_HIGHZ_EN                                             =>         CP_LANE1_PMA_REG_RX_HIGHZ_EN                            ,
        CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW                                    =>         CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW                   ,
        CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                                 =>         CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                ,
        CP_LANE1_PMA_REG_RX_PD_BIAS_RX                                           =>         CP_LANE1_PMA_REG_RX_PD_BIAS_RX                          ,
        CP_LANE1_PMA_REG_RX_PD_BIAS_RX_OW                                        =>         CP_LANE1_PMA_REG_RX_PD_BIAS_RX_OW                       ,
        CP_LANE1_PMA_REG_RX_RESET_N                                              =>         CP_LANE1_PMA_REG_RX_RESET_N                             ,
        CP_LANE1_PMA_REG_RX_RESET_N_OW                                           =>         CP_LANE1_PMA_REG_RX_RESET_N_OW                          ,
        CP_LANE1_PMA_REG_RX_RESERVED_29_28                                       =>         CP_LANE1_PMA_REG_RX_RESERVED_29_28                      ,
        CP_LANE1_PMA_REG_RX_BUSWIDTH                                             =>         CP_LANE1_PMA_REG_RX_BUSWIDTH                            ,
        CP_LANE1_PMA_REG_RX_BUSWIDTH_EN                                          =>         CP_LANE1_PMA_REG_RX_BUSWIDTH_EN                         ,
        CP_LANE1_PMA_REG_RX_RATE                                                 =>         CP_LANE1_PMA_REG_RX_RATE                                ,
        CP_LANE1_PMA_REG_RX_RESERVED_36                                          =>         CP_LANE1_PMA_REG_RX_RESERVED_36                         ,
        CP_LANE1_PMA_REG_RX_RATE_EN                                              =>         CP_LANE1_PMA_REG_RX_RATE_EN                             ,
        CP_LANE1_PMA_REG_RX_RES_TRIM                                             =>         CP_LANE1_PMA_REG_RX_RES_TRIM                            ,
        CP_LANE1_PMA_REG_RX_RESERVED_44                                          =>         CP_LANE1_PMA_REG_RX_RESERVED_44                         ,
        CP_LANE1_PMA_REG_RX_RESERVED_45                                          =>         CP_LANE1_PMA_REG_RX_RESERVED_45                         ,
        CP_LANE1_PMA_REG_RX_SIGDET_STATUS_EN                                     =>         CP_LANE1_PMA_REG_RX_SIGDET_STATUS_EN                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_48_47                                       =>         CP_LANE1_PMA_REG_RX_RESERVED_48_47                      ,
        CP_LANE1_PMA_REG_RX_ICTRL_SIGDET                                         =>         CP_LANE1_PMA_REG_RX_ICTRL_SIGDET                        ,
        CP_LANE1_PMA_REG_CDR_READY_THD                                           =>         CP_LANE1_PMA_REG_CDR_READY_THD                          ,
        CP_LANE1_PMA_REG_RX_RESERVED_65                                          =>         CP_LANE1_PMA_REG_RX_RESERVED_65                         ,
        CP_LANE1_PMA_REG_RX_PCLK_EDGE_SEL                                        =>         CP_LANE1_PMA_REG_RX_PCLK_EDGE_SEL                       ,
        CP_LANE1_PMA_REG_RX_PIBUF_IC                                             =>         CP_LANE1_PMA_REG_RX_PIBUF_IC                            ,
        CP_LANE1_PMA_REG_RX_RESERVED_69                                          =>         CP_LANE1_PMA_REG_RX_RESERVED_69                         ,
        CP_LANE1_PMA_REG_RX_DCC_IC_RX                                            =>         CP_LANE1_PMA_REG_RX_DCC_IC_RX                           ,
        CP_LANE1_PMA_REG_CDR_READY_CHECK_CTRL                                    =>         CP_LANE1_PMA_REG_CDR_READY_CHECK_CTRL                   ,
        CP_LANE1_PMA_REG_RX_ICTRL_TRX                                            =>         CP_LANE1_PMA_REG_RX_ICTRL_TRX                           ,
        CP_LANE1_PMA_REG_RX_RESERVED_77_76                                       =>         CP_LANE1_PMA_REG_RX_RESERVED_77_76                      ,
        CP_LANE1_PMA_REG_RX_RESERVED_79_78                                       =>         CP_LANE1_PMA_REG_RX_RESERVED_79_78                      ,
        CP_LANE1_PMA_REG_RX_RESERVED_81_80                                       =>         CP_LANE1_PMA_REG_RX_RESERVED_81_80                      ,
        CP_LANE1_PMA_REG_RX_ICTRL_PIBUF                                          =>         CP_LANE1_PMA_REG_RX_ICTRL_PIBUF                         ,
        CP_LANE1_PMA_REG_RX_ICTRL_PI                                             =>         CP_LANE1_PMA_REG_RX_ICTRL_PI                            ,
        CP_LANE1_PMA_REG_RX_ICTRL_DCC                                            =>         CP_LANE1_PMA_REG_RX_ICTRL_DCC                           ,
        CP_LANE1_PMA_REG_RX_RESERVED_89_88                                       =>         CP_LANE1_PMA_REG_RX_RESERVED_89_88                      ,
        CP_LANE1_PMA_REG_TX_RATE                                                 =>         CP_LANE1_PMA_REG_TX_RATE                                ,
        CP_LANE1_PMA_REG_RX_RESERVED_92                                          =>         CP_LANE1_PMA_REG_RX_RESERVED_92                         ,
        CP_LANE1_PMA_REG_TX_RATE_EN                                              =>         CP_LANE1_PMA_REG_TX_RATE_EN                             ,
        CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N                                    =>         CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N                   ,
        CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                                 =>         CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                ,
        CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_EN                                       =>         CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_EN                      ,
        CP_LANE1_PMA_REG_TXCLK_SEL                                               =>         CP_LANE1_PMA_REG_TXCLK_SEL                              ,
        CP_LANE1_PMA_REG_RX_DATA_POLARITY                                        =>         CP_LANE1_PMA_REG_RX_DATA_POLARITY                       ,
        CP_LANE1_PMA_REG_RX_ERR_INSERT                                           =>         CP_LANE1_PMA_REG_RX_ERR_INSERT                          ,
        CP_LANE1_PMA_REG_UDP_CHK_EN                                              =>         CP_LANE1_PMA_REG_UDP_CHK_EN                             ,
        CP_LANE1_PMA_REG_PRBS_SEL                                                =>         CP_LANE1_PMA_REG_PRBS_SEL                               ,
        CP_LANE1_PMA_REG_PRBS_CHK_EN                                             =>         CP_LANE1_PMA_REG_PRBS_CHK_EN                            ,
        CP_LANE1_PMA_REG_PRBS_CHK_WIDTH_SEL                                      =>         CP_LANE1_PMA_REG_PRBS_CHK_WIDTH_SEL                     ,
        CP_LANE1_PMA_REG_BIST_CHK_PAT_SEL                                        =>         CP_LANE1_PMA_REG_BIST_CHK_PAT_SEL                       ,
        CP_LANE1_PMA_REG_LOAD_ERR_CNT                                            =>         CP_LANE1_PMA_REG_LOAD_ERR_CNT                           ,
        CP_LANE1_PMA_REG_CHK_COUNTER_EN                                          =>         CP_LANE1_PMA_REG_CHK_COUNTER_EN                         ,
        CP_LANE1_PMA_REG_CDR_PROP_GAIN                                           =>         CP_LANE1_PMA_REG_CDR_PROP_GAIN                          ,
        CP_LANE1_PMA_REG_CDR_PROP_TURBO_GAIN                                     =>         CP_LANE1_PMA_REG_CDR_PROP_TURBO_GAIN                    ,
        CP_LANE1_PMA_REG_CDR_INT_GAIN                                            =>         CP_LANE1_PMA_REG_CDR_INT_GAIN                           ,
        CP_LANE1_PMA_REG_CDR_INT_TURBO_GAIN                                      =>         CP_LANE1_PMA_REG_CDR_INT_TURBO_GAIN                     ,
        CP_LANE1_PMA_REG_CDR_INT_SAT_MAX                                         =>         CP_LANE1_PMA_REG_CDR_INT_SAT_MAX                        ,
        CP_LANE1_PMA_REG_CDR_INT_SAT_MIN                                         =>         CP_LANE1_PMA_REG_CDR_INT_SAT_MIN                        ,
        CP_LANE1_PMA_REG_CDR_INT_RST                                             =>         CP_LANE1_PMA_REG_CDR_INT_RST                            ,
        CP_LANE1_PMA_REG_CDR_INT_RST_OW                                          =>         CP_LANE1_PMA_REG_CDR_INT_RST_OW                         ,
        CP_LANE1_PMA_REG_CDR_PROP_RST                                            =>         CP_LANE1_PMA_REG_CDR_PROP_RST                           ,
        CP_LANE1_PMA_REG_CDR_PROP_RST_OW                                         =>         CP_LANE1_PMA_REG_CDR_PROP_RST_OW                        ,
        CP_LANE1_PMA_REG_CDR_LOCK_RST                                            =>         CP_LANE1_PMA_REG_CDR_LOCK_RST                           ,
        CP_LANE1_PMA_REG_CDR_LOCK_RST_OW                                         =>         CP_LANE1_PMA_REG_CDR_LOCK_RST_OW                        ,
        CP_LANE1_PMA_REG_CDR_RX_PI_FORCE_SEL                                     =>         CP_LANE1_PMA_REG_CDR_RX_PI_FORCE_SEL                    ,
        CP_LANE1_PMA_REG_CDR_RX_PI_FORCE_D                                       =>         CP_LANE1_PMA_REG_CDR_RX_PI_FORCE_D                      ,
        CP_LANE1_PMA_REG_CDR_LOCK_TIMER                                          =>         CP_LANE1_PMA_REG_CDR_LOCK_TIMER                         ,
        CP_LANE1_PMA_REG_CDR_TURBO_MODE_TIMER                                    =>         CP_LANE1_PMA_REG_CDR_TURBO_MODE_TIMER                   ,
        CP_LANE1_PMA_REG_CDR_LOCK_VAL                                            =>         CP_LANE1_PMA_REG_CDR_LOCK_VAL                           ,
        CP_LANE1_PMA_REG_CDR_LOCK_OW                                             =>         CP_LANE1_PMA_REG_CDR_LOCK_OW                            ,
        CP_LANE1_PMA_REG_CDR_INT_SAT_DET_EN                                      =>         CP_LANE1_PMA_REG_CDR_INT_SAT_DET_EN                     ,
        CP_LANE1_PMA_REG_CDR_SAT_AUTO_DIS                                        =>         CP_LANE1_PMA_REG_CDR_SAT_AUTO_DIS                       ,
        CP_LANE1_PMA_REG_CDR_GAIN_AUTO                                           =>         CP_LANE1_PMA_REG_CDR_GAIN_AUTO                          ,
        CP_LANE1_PMA_REG_CDR_TURBO_GAIN_AUTO                                     =>         CP_LANE1_PMA_REG_CDR_TURBO_GAIN_AUTO                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_171_167                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_171_167                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_175_172                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_175_172                    ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_EN                                   =>         CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_EN                  ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                             =>         CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN            ,
        CP_LANE1_PMA_REG_CDR_PI_CTRL_RST                                         =>         CP_LANE1_PMA_REG_CDR_PI_CTRL_RST                        ,
        CP_LANE1_PMA_REG_CDR_PI_CTRL_RST_OW                                      =>         CP_LANE1_PMA_REG_CDR_PI_CTRL_RST_OW                     ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_RST                                         =>         CP_LANE1_PMA_REG_CDR_SAT_DET_RST                        ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_RST_OW                                      =>         CP_LANE1_PMA_REG_CDR_SAT_DET_RST_OW                     ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_STICKY_RST                                  =>         CP_LANE1_PMA_REG_CDR_SAT_DET_STICKY_RST                 ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                               =>         CP_LANE1_PMA_REG_CDR_SAT_DET_STICKY_RST_OW              ,
        CP_LANE1_PMA_REG_CDR_SIGDET_STATUS_DIS                                   =>         CP_LANE1_PMA_REG_CDR_SIGDET_STATUS_DIS                  ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_TIMER                                       =>         CP_LANE1_PMA_REG_CDR_SAT_DET_TIMER                      ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_VAL                                  =>         CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_VAL                 ,
        CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_OW                                   =>         CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_OW                  ,
        CP_LANE1_PMA_REG_CDR_TURBO_MODE_EN                                       =>         CP_LANE1_PMA_REG_CDR_TURBO_MODE_EN                      ,
        CP_LANE1_PMA_REG_RX_RESERVED_190                                         =>         CP_LANE1_PMA_REG_RX_RESERVED_190                        ,
        CP_LANE1_PMA_REG_RX_RESERVED_193_191                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_193_191                    ,
        CP_LANE1_PMA_REG_CDR_STATUS_FIFO_EN                                      =>         CP_LANE1_PMA_REG_CDR_STATUS_FIFO_EN                     ,
        CP_LANE1_PMA_REG_PMA_TEST_SEL                                            =>         CP_LANE1_PMA_REG_PMA_TEST_SEL                           ,
        CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MIN                                     =>         CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MIN                    ,
        CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MAX                                     =>         CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MAX                    ,
        CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MIN                                     =>         CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MIN                    ,
        CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MAX                                     =>         CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MAX                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_227_226                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_227_226                    ,
        CP_LANE1_PMA_REG_COMWAKE_STATUS_CLEAR                                    =>         CP_LANE1_PMA_REG_COMWAKE_STATUS_CLEAR                   ,
        CP_LANE1_PMA_REG_COMINIT_STATUS_CLEAR                                    =>         CP_LANE1_PMA_REG_COMINIT_STATUS_CLEAR                   ,
        CP_LANE1_PMA_REG_RX_SYNC_RST_N_EN                                        =>         CP_LANE1_PMA_REG_RX_SYNC_RST_N_EN                       ,
        CP_LANE1_PMA_REG_RX_SYNC_RST_N                                           =>         CP_LANE1_PMA_REG_RX_SYNC_RST_N                          ,
        CP_LANE1_PMA_REG_RX_RESERVED_233_232                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_233_232                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_235_234                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_235_234                    ,
        CP_LANE1_PMA_REG_RX_SATA_COMINIT_OW                                      =>         CP_LANE1_PMA_REG_RX_SATA_COMINIT_OW                     ,
        CP_LANE1_PMA_REG_RX_SATA_COMINIT                                         =>         CP_LANE1_PMA_REG_RX_SATA_COMINIT                        ,
        CP_LANE1_PMA_REG_RX_SATA_COMWAKE_OW                                      =>         CP_LANE1_PMA_REG_RX_SATA_COMWAKE_OW                     ,
        CP_LANE1_PMA_REG_RX_SATA_COMWAKE                                         =>         CP_LANE1_PMA_REG_RX_SATA_COMWAKE                        ,
        CP_LANE1_PMA_REG_RX_RESERVED_241_240                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_241_240                    ,
        CP_LANE1_PMA_REG_RX_DCC_DISABLE                                          =>         CP_LANE1_PMA_REG_RX_DCC_DISABLE                         ,
        CP_LANE1_PMA_REG_RX_RESERVED_243                                         =>         CP_LANE1_PMA_REG_RX_RESERVED_243                        ,
        CP_LANE1_PMA_REG_RX_SLIP_SEL_EN                                          =>         CP_LANE1_PMA_REG_RX_SLIP_SEL_EN                         ,
        CP_LANE1_PMA_REG_RX_SLIP_SEL                                             =>         CP_LANE1_PMA_REG_RX_SLIP_SEL                            ,
        CP_LANE1_PMA_REG_RX_SLIP_EN                                              =>         CP_LANE1_PMA_REG_RX_SLIP_EN                             ,
        CP_LANE1_PMA_REG_RX_SIGDET_STATUS_SEL                                    =>         CP_LANE1_PMA_REG_RX_SIGDET_STATUS_SEL                   ,
        CP_LANE1_PMA_REG_RX_SIGDET_FSM_RST_N                                     =>         CP_LANE1_PMA_REG_RX_SIGDET_FSM_RST_N                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_254                                         =>         CP_LANE1_PMA_REG_RX_RESERVED_254                        ,
        CP_LANE1_PMA_REG_RX_SIGDET_STATUS                                        =>         CP_LANE1_PMA_REG_RX_SIGDET_STATUS                       ,
        CP_LANE1_PMA_REG_RX_SIGDET_VTH                                           =>         CP_LANE1_PMA_REG_RX_SIGDET_VTH                          ,
        CP_LANE1_PMA_REG_RX_SIGDET_GRM                                           =>         CP_LANE1_PMA_REG_RX_SIGDET_GRM                          ,
        CP_LANE1_PMA_REG_RX_SIGDET_PULSE_EXT                                     =>         CP_LANE1_PMA_REG_RX_SIGDET_PULSE_EXT                    ,
        CP_LANE1_PMA_REG_RX_SIGDET_CH2_SEL                                       =>         CP_LANE1_PMA_REG_RX_SIGDET_CH2_SEL                      ,
        CP_LANE1_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                                =>         CP_LANE1_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW               ,
        CP_LANE1_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                                 =>         CP_LANE1_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                ,
        CP_LANE1_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING                           =>         CP_LANE1_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING          ,
        CP_LANE1_PMA_REG_SLIP_FIFO_INV_EN                                        =>         CP_LANE1_PMA_REG_SLIP_FIFO_INV_EN                       ,
        CP_LANE1_PMA_REG_SLIP_FIFO_INV                                           =>         CP_LANE1_PMA_REG_SLIP_FIFO_INV                          ,
        CP_LANE1_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                             =>         CP_LANE1_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL            ,
        CP_LANE1_PMA_REG_RX_SIGDET_4OOB_DET_SEL                                  =>         CP_LANE1_PMA_REG_RX_SIGDET_4OOB_DET_SEL                 ,
        CP_LANE1_PMA_REG_RX_RESERVED_285_283                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_285_283                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_286                                         =>         CP_LANE1_PMA_REG_RX_RESERVED_286                        ,
        CP_LANE1_PMA_REG_RX_SIGDET_IC_I                                          =>         CP_LANE1_PMA_REG_RX_SIGDET_IC_I                         ,
        CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                              =>         CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW             ,
        CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N                                 =>         CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N                ,
        CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD_OW                                   =>         CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD_OW                  ,
        CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD                                      =>         CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD                     ,
        CP_LANE1_PMA_REG_RX_LS_MODE_EN                                           =>         CP_LANE1_PMA_REG_RX_LS_MODE_EN                          ,
        CP_LANE1_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                               =>         CP_LANE1_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL              ,
        CP_LANE1_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                               =>         CP_LANE1_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL              ,
        CP_LANE1_PMA_REG_RX_EQ1_R_SET_TOP                                        =>         CP_LANE1_PMA_REG_RX_EQ1_R_SET_TOP                       ,
        CP_LANE1_PMA_REG_RX_EQ1_R_SET_FB                                         =>         CP_LANE1_PMA_REG_RX_EQ1_R_SET_FB                        ,
        CP_LANE1_PMA_REG_RX_EQ1_C_SET_FB                                         =>         CP_LANE1_PMA_REG_RX_EQ1_C_SET_FB                        ,
        CP_LANE1_PMA_REG_RX_EQ1_OFF                                              =>         CP_LANE1_PMA_REG_RX_EQ1_OFF                             ,
        CP_LANE1_PMA_REG_RX_EQ2_R_SET_TOP                                        =>         CP_LANE1_PMA_REG_RX_EQ2_R_SET_TOP                       ,
        CP_LANE1_PMA_REG_RX_EQ2_R_SET_FB                                         =>         CP_LANE1_PMA_REG_RX_EQ2_R_SET_FB                        ,
        CP_LANE1_PMA_REG_RX_EQ2_C_SET_FB                                         =>         CP_LANE1_PMA_REG_RX_EQ2_C_SET_FB                        ,
        CP_LANE1_PMA_REG_RX_EQ2_OFF                                              =>         CP_LANE1_PMA_REG_RX_EQ2_OFF                             ,
        CP_LANE1_PMA_REG_EQ_DAC                                                  =>         CP_LANE1_PMA_REG_EQ_DAC                                 ,
        CP_LANE1_PMA_REG_RX_ICTRL_EQ                                             =>         CP_LANE1_PMA_REG_RX_ICTRL_EQ                            ,
        CP_LANE1_PMA_REG_EQ_DC_CALIB_EN                                          =>         CP_LANE1_PMA_REG_EQ_DC_CALIB_EN                         ,
        CP_LANE1_PMA_REG_EQ_DC_CALIB_SEL                                         =>         CP_LANE1_PMA_REG_EQ_DC_CALIB_SEL                        ,
        CP_LANE1_PMA_REG_RX_RESERVED_337_330                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_337_330                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_345_338                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_345_338                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_353_346                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_353_346                    ,
        CP_LANE1_PMA_REG_RX_RESERVED_361_354                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_361_354                    ,
        CP_LANE1_PMA_CTLE_CTRL_REG_I                                             =>         CP_LANE1_PMA_CTLE_CTRL_REG_I                            ,
        CP_LANE1_PMA_CTLE_REG_FORCE_SEL_I                                        =>         CP_LANE1_PMA_CTLE_REG_FORCE_SEL_I                       ,
        CP_LANE1_PMA_CTLE_REG_HOLD_I                                             =>         CP_LANE1_PMA_CTLE_REG_HOLD_I                            ,
        CP_LANE1_PMA_CTLE_REG_INIT_DAC_I                                         =>         CP_LANE1_PMA_CTLE_REG_INIT_DAC_I                        ,
        CP_LANE1_PMA_CTLE_REG_POLARITY_I                                         =>         CP_LANE1_PMA_CTLE_REG_POLARITY_I                        ,
        CP_LANE1_PMA_CTLE_REG_SHIFTER_GAIN_I                                     =>         CP_LANE1_PMA_CTLE_REG_SHIFTER_GAIN_I                    ,
        CP_LANE1_PMA_CTLE_REG_THRESHOLD_I                                        =>         CP_LANE1_PMA_CTLE_REG_THRESHOLD_I                       ,
        CP_LANE1_PMA_REG_RX_RES_TRIM_EN                                          =>         CP_LANE1_PMA_REG_RX_RES_TRIM_EN                         ,
        CP_LANE1_PMA_REG_RX_RESERVED_393_389                                     =>         CP_LANE1_PMA_REG_RX_RESERVED_393_389                    ,
        CP_LANE1_PMA_CFG_RX_LANE_POWERUP                                         =>         CP_LANE1_PMA_CFG_RX_LANE_POWERUP                        ,
        CP_LANE1_PMA_CFG_RX_PMA_RSTN                                             =>         CP_LANE1_PMA_CFG_RX_PMA_RSTN                            ,
        CP_LANE1_PMA_INT_PMA_RX_MASK_0                                           =>         CP_LANE1_PMA_INT_PMA_RX_MASK_0                          ,
        CP_LANE1_PMA_INT_PMA_RX_CLR_0                                            =>         CP_LANE1_PMA_INT_PMA_RX_CLR_0                           ,
        CP_LANE1_PMA_CFG_CTLE_ADP_RSTN                                           =>         CP_LANE1_PMA_CFG_CTLE_ADP_RSTN                          ,
        CP_LANE1_PMA_REG_TX_PD                                                   =>         CP_LANE1_PMA_REG_TX_PD                                  ,
        CP_LANE1_PMA_REG_TX_PD_OW                                                =>         CP_LANE1_PMA_REG_TX_PD_OW                               ,
        CP_LANE1_PMA_REG_TX_MAIN_PRE_Z                                           =>         CP_LANE1_PMA_REG_TX_MAIN_PRE_Z                          ,
        CP_LANE1_PMA_REG_TX_MAIN_PRE_Z_OW                                        =>         CP_LANE1_PMA_REG_TX_MAIN_PRE_Z_OW                       ,
        CP_LANE1_PMA_REG_TX_BEACON_TIMER_SEL                                     =>         CP_LANE1_PMA_REG_TX_BEACON_TIMER_SEL                    ,
        CP_LANE1_PMA_REG_TX_RXDET_REQ_OW                                         =>         CP_LANE1_PMA_REG_TX_RXDET_REQ_OW                        ,
        CP_LANE1_PMA_REG_TX_RXDET_REQ                                            =>         CP_LANE1_PMA_REG_TX_RXDET_REQ                           ,
        CP_LANE1_PMA_REG_TX_BEACON_EN_OW                                         =>         CP_LANE1_PMA_REG_TX_BEACON_EN_OW                        ,
        CP_LANE1_PMA_REG_TX_BEACON_EN                                            =>         CP_LANE1_PMA_REG_TX_BEACON_EN                           ,
        CP_LANE1_PMA_REG_TX_EI_EN_OW                                             =>         CP_LANE1_PMA_REG_TX_EI_EN_OW                            ,
        CP_LANE1_PMA_REG_TX_EI_EN                                                =>         CP_LANE1_PMA_REG_TX_EI_EN                               ,
        CP_LANE1_PMA_REG_TX_BIT_CONV                                             =>         CP_LANE1_PMA_REG_TX_BIT_CONV                            ,
        CP_LANE1_PMA_REG_TX_RES_CAL                                              =>         CP_LANE1_PMA_REG_TX_RES_CAL                             ,
        CP_LANE1_PMA_REG_TX_RESERVED_19                                          =>         CP_LANE1_PMA_REG_TX_RESERVED_19                         ,
        CP_LANE1_PMA_REG_TX_RESERVED_25_20                                       =>         CP_LANE1_PMA_REG_TX_RESERVED_25_20                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_33_26                                       =>         CP_LANE1_PMA_REG_TX_RESERVED_33_26                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_41_34                                       =>         CP_LANE1_PMA_REG_TX_RESERVED_41_34                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_49_42                                       =>         CP_LANE1_PMA_REG_TX_RESERVED_49_42                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_57_50                                       =>         CP_LANE1_PMA_REG_TX_RESERVED_57_50                      ,
        CP_LANE1_PMA_REG_TX_SYNC_OW                                              =>         CP_LANE1_PMA_REG_TX_SYNC_OW                             ,
        CP_LANE1_PMA_REG_TX_SYNC                                                 =>         CP_LANE1_PMA_REG_TX_SYNC                                ,
        CP_LANE1_PMA_REG_TX_PD_POST                                              =>         CP_LANE1_PMA_REG_TX_PD_POST                             ,
        CP_LANE1_PMA_REG_TX_PD_POST_OW                                           =>         CP_LANE1_PMA_REG_TX_PD_POST_OW                          ,
        CP_LANE1_PMA_REG_TX_RESET_N_OW                                           =>         CP_LANE1_PMA_REG_TX_RESET_N_OW                          ,
        CP_LANE1_PMA_REG_TX_RESET_N                                              =>         CP_LANE1_PMA_REG_TX_RESET_N                             ,
        CP_LANE1_PMA_REG_TX_RESERVED_64                                          =>         CP_LANE1_PMA_REG_TX_RESERVED_64                         ,
        CP_LANE1_PMA_REG_TX_RESERVED_65                                          =>         CP_LANE1_PMA_REG_TX_RESERVED_65                         ,
        CP_LANE1_PMA_REG_TX_BUSWIDTH_OW                                          =>         CP_LANE1_PMA_REG_TX_BUSWIDTH_OW                         ,
        CP_LANE1_PMA_REG_TX_BUSWIDTH                                             =>         CP_LANE1_PMA_REG_TX_BUSWIDTH                            ,
        CP_LANE1_PMA_REG_PLL_READY_OW                                            =>         CP_LANE1_PMA_REG_PLL_READY_OW                           ,
        CP_LANE1_PMA_REG_PLL_READY                                               =>         CP_LANE1_PMA_REG_PLL_READY                              ,
        CP_LANE1_PMA_REG_TX_RESERVED_72                                          =>         CP_LANE1_PMA_REG_TX_RESERVED_72                         ,
        CP_LANE1_PMA_REG_TX_RESERVED_73                                          =>         CP_LANE1_PMA_REG_TX_RESERVED_73                         ,
        CP_LANE1_PMA_REG_TX_RESERVED_74                                          =>         CP_LANE1_PMA_REG_TX_RESERVED_74                         ,
        CP_LANE1_PMA_REG_EI_PCLK_DELAY_SEL                                       =>         CP_LANE1_PMA_REG_EI_PCLK_DELAY_SEL                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_77                                          =>         CP_LANE1_PMA_REG_TX_RESERVED_77                         ,
        CP_LANE1_PMA_REG_TX_RESERVED_83_78                                       =>         CP_LANE1_PMA_REG_TX_RESERVED_83_78                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_89_84                                       =>         CP_LANE1_PMA_REG_TX_RESERVED_89_84                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_95_90                                       =>         CP_LANE1_PMA_REG_TX_RESERVED_95_90                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_101_96                                      =>         CP_LANE1_PMA_REG_TX_RESERVED_101_96                     ,
        CP_LANE1_PMA_REG_TX_RESERVED_107_102                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_107_102                    ,
        CP_LANE1_PMA_REG_TX_RESERVED_113_108                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_113_108                    ,
        CP_LANE1_PMA_REG_TX_AMP_DAC0                                             =>         CP_LANE1_PMA_REG_TX_AMP_DAC0                            ,
        CP_LANE1_PMA_REG_TX_AMP_DAC1                                             =>         CP_LANE1_PMA_REG_TX_AMP_DAC1                            ,
        CP_LANE1_PMA_REG_TX_AMP_DAC2                                             =>         CP_LANE1_PMA_REG_TX_AMP_DAC2                            ,
        CP_LANE1_PMA_REG_TX_AMP_DAC3                                             =>         CP_LANE1_PMA_REG_TX_AMP_DAC3                            ,
        CP_LANE1_PMA_REG_TX_RESERVED_143_138                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_143_138                    ,
        CP_LANE1_PMA_REG_TX_MARGIN                                               =>         CP_LANE1_PMA_REG_TX_MARGIN                              ,
        CP_LANE1_PMA_REG_TX_MARGIN_OW                                            =>         CP_LANE1_PMA_REG_TX_MARGIN_OW                           ,
        CP_LANE1_PMA_REG_TX_RESERVED_149_148                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_149_148                    ,
        CP_LANE1_PMA_REG_TX_RESERVED_150                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_150                        ,
        CP_LANE1_PMA_REG_TX_SWING                                                =>         CP_LANE1_PMA_REG_TX_SWING                               ,
        CP_LANE1_PMA_REG_TX_SWING_OW                                             =>         CP_LANE1_PMA_REG_TX_SWING_OW                            ,
        CP_LANE1_PMA_REG_TX_RESERVED_153                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_153                        ,
        CP_LANE1_PMA_REG_TX_RXDET_THRESHOLD                                      =>         CP_LANE1_PMA_REG_TX_RXDET_THRESHOLD                     ,
        CP_LANE1_PMA_REG_TX_RESERVED_157_156                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_157_156                    ,
        CP_LANE1_PMA_REG_TX_BEACON_OSC_CTRL                                      =>         CP_LANE1_PMA_REG_TX_BEACON_OSC_CTRL                     ,
        CP_LANE1_PMA_REG_TX_RESERVED_160_159                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_160_159                    ,
        CP_LANE1_PMA_REG_TX_RESERVED_162_161                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_162_161                    ,
        CP_LANE1_PMA_REG_TX_TX2RX_SLPBACK_EN                                     =>         CP_LANE1_PMA_REG_TX_TX2RX_SLPBACK_EN                    ,
        CP_LANE1_PMA_REG_TX_PCLK_EDGE_SEL                                        =>         CP_LANE1_PMA_REG_TX_PCLK_EDGE_SEL                       ,
        CP_LANE1_PMA_REG_TX_RXDET_STATUS_OW                                      =>         CP_LANE1_PMA_REG_TX_RXDET_STATUS_OW                     ,
        CP_LANE1_PMA_REG_TX_RXDET_STATUS                                         =>         CP_LANE1_PMA_REG_TX_RXDET_STATUS                        ,
        CP_LANE1_PMA_REG_TX_PRBS_GEN_EN                                          =>         CP_LANE1_PMA_REG_TX_PRBS_GEN_EN                         ,
        CP_LANE1_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                                   =>         CP_LANE1_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                  ,
        CP_LANE1_PMA_REG_TX_PRBS_SEL                                             =>         CP_LANE1_PMA_REG_TX_PRBS_SEL                            ,
        CP_LANE1_PMA_REG_TX_UDP_DATA_7_TO_0                                      =>         CP_LANE1_PMA_REG_TX_UDP_DATA_7_TO_0                     ,
        CP_LANE1_PMA_REG_TX_UDP_DATA_15_TO_8                                     =>         CP_LANE1_PMA_REG_TX_UDP_DATA_15_TO_8                    ,
        CP_LANE1_PMA_REG_TX_UDP_DATA_19_TO_16                                    =>         CP_LANE1_PMA_REG_TX_UDP_DATA_19_TO_16                   ,
        CP_LANE1_PMA_REG_TX_RESERVED_192                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_192                        ,
        CP_LANE1_PMA_REG_TX_FIFO_WP_CTRL                                         =>         CP_LANE1_PMA_REG_TX_FIFO_WP_CTRL                        ,
        CP_LANE1_PMA_REG_TX_FIFO_EN                                              =>         CP_LANE1_PMA_REG_TX_FIFO_EN                             ,
        CP_LANE1_PMA_REG_TX_DATA_MUX_SEL                                         =>         CP_LANE1_PMA_REG_TX_DATA_MUX_SEL                        ,
        CP_LANE1_PMA_REG_TX_ERR_INSERT                                           =>         CP_LANE1_PMA_REG_TX_ERR_INSERT                          ,
        CP_LANE1_PMA_REG_TX_RESERVED_203_200                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_203_200                    ,
        CP_LANE1_PMA_REG_TX_RESERVED_204                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_204                        ,
        CP_LANE1_PMA_REG_TX_SATA_EN                                              =>         CP_LANE1_PMA_REG_TX_SATA_EN                             ,
        CP_LANE1_PMA_REG_TX_RESERVED_207_206                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_207_206                    ,
        CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                                =>         CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW               ,
        CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON                                   =>         CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON                  ,
        CP_LANE1_PMA_REG_TX_CFG_POST1                                            =>         CP_LANE1_PMA_REG_TX_CFG_POST1                           ,
        CP_LANE1_PMA_REG_TX_CFG_POST2                                            =>         CP_LANE1_PMA_REG_TX_CFG_POST2                           ,
        CP_LANE1_PMA_REG_TX_DEEMP                                                =>         CP_LANE1_PMA_REG_TX_DEEMP                               ,
        CP_LANE1_PMA_REG_TX_DEEMP_OW                                             =>         CP_LANE1_PMA_REG_TX_DEEMP_OW                            ,
        CP_LANE1_PMA_REG_TX_RESERVED_224_223                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_224_223                    ,
        CP_LANE1_PMA_REG_TX_RESERVED_225                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_225                        ,
        CP_LANE1_PMA_REG_TX_RESERVED_229_226                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_229_226                    ,
        CP_LANE1_PMA_REG_TX_OOB_DELAY_SEL                                        =>         CP_LANE1_PMA_REG_TX_OOB_DELAY_SEL                       ,
        CP_LANE1_PMA_REG_TX_POLARITY                                             =>         CP_LANE1_PMA_REG_TX_POLARITY                            ,
        CP_LANE1_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                                  =>         CP_LANE1_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                 ,
        CP_LANE1_PMA_REG_TX_RESERVED_236                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_236                        ,
        CP_LANE1_PMA_REG_TX_LS_MODE_EN                                           =>         CP_LANE1_PMA_REG_TX_LS_MODE_EN                          ,
        CP_LANE1_PMA_REG_TX_JTAG_MODE_EN_OW                                      =>         CP_LANE1_PMA_REG_TX_JTAG_MODE_EN_OW                     ,
        CP_LANE1_PMA_REG_TX_JTAG_MODE_EN                                         =>         CP_LANE1_PMA_REG_TX_JTAG_MODE_EN                        ,
        CP_LANE1_PMA_REG_RX_JTAG_MODE_EN_OW                                      =>         CP_LANE1_PMA_REG_RX_JTAG_MODE_EN_OW                     ,
        CP_LANE1_PMA_REG_RX_JTAG_MODE_EN                                         =>         CP_LANE1_PMA_REG_RX_JTAG_MODE_EN                        ,
        CP_LANE1_PMA_REG_RX_JTAG_OE                                              =>         CP_LANE1_PMA_REG_RX_JTAG_OE                             ,
        CP_LANE1_PMA_REG_RX_ACJTAG_VHYSTSEL                                      =>         CP_LANE1_PMA_REG_RX_ACJTAG_VHYSTSEL                     ,
        CP_LANE1_PMA_REG_TX_RES_CAL_EN                                           =>         CP_LANE1_PMA_REG_TX_RES_CAL_EN                          ,
        CP_LANE1_PMA_REG_RX_TERM_MODE_CTRL                                       =>         CP_LANE1_PMA_REG_RX_TERM_MODE_CTRL                      ,
        CP_LANE1_PMA_REG_TX_RESERVED_251_250                                     =>         CP_LANE1_PMA_REG_TX_RESERVED_251_250                    ,
        CP_LANE1_PMA_REG_PLPBK_TXPCLK_EN                                         =>         CP_LANE1_PMA_REG_PLPBK_TXPCLK_EN                        ,
        CP_LANE1_PMA_REG_TX_RESERVED_253                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_253                        ,
        CP_LANE1_PMA_REG_TX_RESERVED_254                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_254                        ,
        CP_LANE1_PMA_REG_TX_RESERVED_255                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_255                        ,
        CP_LANE1_PMA_REG_TX_RESERVED_256                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_256                        ,
        CP_LANE1_PMA_REG_TX_RESERVED_257                                         =>         CP_LANE1_PMA_REG_TX_RESERVED_257                        ,
        CP_LANE1_PMA_REG_TX_PH_SEL                                               =>         CP_LANE1_PMA_REG_TX_PH_SEL                              ,
        CP_LANE1_PMA_REG_TX_CFG_PRE                                              =>         CP_LANE1_PMA_REG_TX_CFG_PRE                             ,
        CP_LANE1_PMA_REG_TX_CFG_MAIN                                             =>         CP_LANE1_PMA_REG_TX_CFG_MAIN                            ,
        CP_LANE1_PMA_REG_CFG_POST                                                =>         CP_LANE1_PMA_REG_CFG_POST                               ,
        CP_LANE1_PMA_REG_PD_MAIN                                                 =>         CP_LANE1_PMA_REG_PD_MAIN                                ,
        CP_LANE1_PMA_REG_PD_PRE                                                  =>         CP_LANE1_PMA_REG_PD_PRE                                 ,
        CP_LANE1_PMA_REG_TX_LS_DATA                                              =>         CP_LANE1_PMA_REG_TX_LS_DATA                             ,
        CP_LANE1_PMA_REG_TX_DCC_BUF_SZ_SEL                                       =>         CP_LANE1_PMA_REG_TX_DCC_BUF_SZ_SEL                      ,
        CP_LANE1_PMA_REG_TX_DCC_CAL_CUR_TUNE                                     =>         CP_LANE1_PMA_REG_TX_DCC_CAL_CUR_TUNE                    ,
        CP_LANE1_PMA_REG_TX_DCC_CAL_EN                                           =>         CP_LANE1_PMA_REG_TX_DCC_CAL_EN                          ,
        CP_LANE1_PMA_REG_TX_DCC_CUR_SS                                           =>         CP_LANE1_PMA_REG_TX_DCC_CUR_SS                          ,
        CP_LANE1_PMA_REG_TX_DCC_FA_CTRL                                          =>         CP_LANE1_PMA_REG_TX_DCC_FA_CTRL                         ,
        CP_LANE1_PMA_REG_TX_DCC_RI_CTRL                                          =>         CP_LANE1_PMA_REG_TX_DCC_RI_CTRL                         ,
        CP_LANE1_PMA_REG_ATB_SEL_2_TO_0                                          =>         CP_LANE1_PMA_REG_ATB_SEL_2_TO_0                         ,
        CP_LANE1_PMA_REG_ATB_SEL_9_TO_3                                          =>         CP_LANE1_PMA_REG_ATB_SEL_9_TO_3                         ,
        CP_LANE1_PMA_REG_TX_CFG_7_TO_0                                           =>         CP_LANE1_PMA_REG_TX_CFG_7_TO_0                          ,
        CP_LANE1_PMA_REG_TX_CFG_15_TO_8                                          =>         CP_LANE1_PMA_REG_TX_CFG_15_TO_8                         ,
        CP_LANE1_PMA_REG_TX_CFG_23_TO_16                                         =>         CP_LANE1_PMA_REG_TX_CFG_23_TO_16                        ,
        CP_LANE1_PMA_REG_TX_CFG_31_TO_24                                         =>         CP_LANE1_PMA_REG_TX_CFG_31_TO_24                        ,
        CP_LANE1_PMA_REG_TX_OOB_EI_EN                                            =>         CP_LANE1_PMA_REG_TX_OOB_EI_EN                           ,
        CP_LANE1_PMA_REG_TX_OOB_EI_EN_OW                                         =>         CP_LANE1_PMA_REG_TX_OOB_EI_EN_OW                        ,
        CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED                                    =>         CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED                   ,
        CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED_OW                                 =>         CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED_OW                ,
        CP_LANE1_PMA_REG_TX_JTAG_DATA                                            =>         CP_LANE1_PMA_REG_TX_JTAG_DATA                           ,
        CP_LANE1_PMA_REG_TX_RXDET_TIMER_SEL                                      =>         CP_LANE1_PMA_REG_TX_RXDET_TIMER_SEL                     ,
        CP_LANE1_PMA_REG_TX_CFG1_7_0                                             =>         CP_LANE1_PMA_REG_TX_CFG1_7_0                            ,
        CP_LANE1_PMA_REG_TX_CFG1_15_8                                            =>         CP_LANE1_PMA_REG_TX_CFG1_15_8                           ,
        CP_LANE1_PMA_REG_TX_CFG1_23_16                                           =>         CP_LANE1_PMA_REG_TX_CFG1_23_16                          ,
        CP_LANE1_PMA_REG_TX_CFG1_31_24                                           =>         CP_LANE1_PMA_REG_TX_CFG1_31_24                          ,
        CP_LANE1_PMA_REG_CFG_LANE_POWERUP                                        =>         CP_LANE1_PMA_REG_CFG_LANE_POWERUP                       ,
        CP_LANE1_PMA_REG_CFG_PMA_POR_N                                           =>         CP_LANE1_PMA_REG_CFG_PMA_POR_N                          ,
        CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                             =>         CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH            ,
        CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_PISO                                =>         CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_PISO               ,
        CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER                              =>         CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER             ,
        CP_LANE1_PMA_REG_CFG_TX_PMA_RSTN                                         =>         CP_LANE1_PMA_REG_CFG_TX_PMA_RSTN                        ,
        CP_LANE2_PCS_BYPASS_WORD_ALIGN                                           =>         CP_LANE2_PCS_BYPASS_WORD_ALIGN                          ,
        CP_LANE2_PCS_BYPASS_DENC                                                 =>         CP_LANE2_PCS_BYPASS_DENC                                ,
        CP_LANE2_PCS_BYPASS_BONDING                                              =>         CP_LANE2_PCS_BYPASS_BONDING                             ,
        CP_LANE2_PCS_BYPASS_CTC                                                  =>         CP_LANE2_PCS_BYPASS_CTC                                 ,
        CP_LANE2_PCS_BYPASS_GEAR                                                 =>         CP_LANE2_PCS_BYPASS_GEAR                                ,
        CP_LANE2_PCS_BYPASS_BRIDGE                                               =>         CP_LANE2_PCS_BYPASS_BRIDGE                              ,
        CP_LANE2_PCS_BYPASS_BRIDGE_FIFO                                          =>         CP_LANE2_PCS_BYPASS_BRIDGE_FIFO                         ,
        CP_LANE2_PCS_DATA_MODE                                                   =>         CP_LANE2_PCS_DATA_MODE                                  ,
        CP_LANE2_PCS_RX_POLARITY_INV                                             =>         CP_LANE2_PCS_RX_POLARITY_INV                            ,
        CP_LANE2_PCS_ALIGN_MODE                                                  =>         CP_LANE2_PCS_ALIGN_MODE                                 ,
        CP_LANE2_PCS_SAMP_16B                                                    =>         CP_LANE2_PCS_SAMP_16B                                   ,
        CP_LANE2_PCS_FARLP_PWR_REDUCTION                                         =>         CP_LANE2_PCS_FARLP_PWR_REDUCTION                        ,
        CP_LANE2_PCS_COMMA_REG0                                                  =>         CP_LANE2_PCS_COMMA_REG0                                 ,
        CP_LANE2_PCS_COMMA_MASK                                                  =>         CP_LANE2_PCS_COMMA_MASK                                 ,
        CP_LANE2_PCS_CEB_MODE                                                    =>         CP_LANE2_PCS_CEB_MODE                                   ,
        CP_LANE2_PCS_CTC_MODE                                                    =>         CP_LANE2_PCS_CTC_MODE                                   ,
        CP_LANE2_PCS_A_REG                                                       =>         CP_LANE2_PCS_A_REG                                      ,
        CP_LANE2_PCS_GE_AUTO_EN                                                  =>         CP_LANE2_PCS_GE_AUTO_EN                                 ,
        CP_LANE2_PCS_SKIP_REG0                                                   =>         CP_LANE2_PCS_SKIP_REG0                                  ,
        CP_LANE2_PCS_SKIP_REG1                                                   =>         CP_LANE2_PCS_SKIP_REG1                                  ,
        CP_LANE2_PCS_SKIP_REG2                                                   =>         CP_LANE2_PCS_SKIP_REG2                                  ,
        CP_LANE2_PCS_SKIP_REG3                                                   =>         CP_LANE2_PCS_SKIP_REG3                                  ,
        CP_LANE2_PCS_DEC_DUAL                                                    =>         CP_LANE2_PCS_DEC_DUAL                                   ,
        CP_LANE2_PCS_SPLIT                                                       =>         CP_LANE2_PCS_SPLIT                                      ,
        CP_LANE2_PCS_FIFOFLAG_CTC                                                =>         CP_LANE2_PCS_FIFOFLAG_CTC                               ,
        CP_LANE2_PCS_COMMA_DET_MODE                                              =>         CP_LANE2_PCS_COMMA_DET_MODE                             ,
        CP_LANE2_PCS_ERRDETECT_SILENCE                                           =>         CP_LANE2_PCS_ERRDETECT_SILENCE                          ,
        CP_LANE2_PCS_PMA_RCLK_POLINV                                             =>         CP_LANE2_PCS_PMA_RCLK_POLINV                            ,
        CP_LANE2_PCS_PCS_RCLK_SEL                                                =>         CP_LANE2_PCS_PCS_RCLK_SEL                               ,
        CP_LANE2_PCS_CB_RCLK_SEL                                                 =>         CP_LANE2_PCS_CB_RCLK_SEL                                ,
        CP_LANE2_PCS_AFTER_CTC_RCLK_SEL                                          =>         CP_LANE2_PCS_AFTER_CTC_RCLK_SEL                         ,
        CP_LANE2_PCS_RCLK_POLINV                                                 =>         CP_LANE2_PCS_RCLK_POLINV                                ,
        CP_LANE2_PCS_BRIDGE_RCLK_SEL                                             =>         CP_LANE2_PCS_BRIDGE_RCLK_SEL                            ,
        CP_LANE2_PCS_PCS_RCLK_EN                                                 =>         CP_LANE2_PCS_PCS_RCLK_EN                                ,
        CP_LANE2_PCS_CB_RCLK_EN                                                  =>         CP_LANE2_PCS_CB_RCLK_EN                                 ,
        CP_LANE2_PCS_AFTER_CTC_RCLK_EN                                           =>         CP_LANE2_PCS_AFTER_CTC_RCLK_EN                          ,
        CP_LANE2_PCS_AFTER_CTC_RCLK_EN_GB                                        =>         CP_LANE2_PCS_AFTER_CTC_RCLK_EN_GB                       ,
        CP_LANE2_PCS_PCS_RX_RSTN                                                 =>         CP_LANE2_PCS_PCS_RX_RSTN                                ,
        CP_LANE2_PCS_PCIE_SLAVE                                                  =>         CP_LANE2_PCS_PCIE_SLAVE                                 ,
        CP_LANE2_PCS_RX_64B66B_67B                                               =>         CP_LANE2_PCS_RX_64B66B_67B                              ,
        CP_LANE2_PCS_RX_BRIDGE_CLK_POLINV                                        =>         CP_LANE2_PCS_RX_BRIDGE_CLK_POLINV                       ,
        CP_LANE2_PCS_PCS_CB_RSTN                                                 =>         CP_LANE2_PCS_PCS_CB_RSTN                                ,
        CP_LANE2_PCS_TX_BRIDGE_GEAR_SEL                                          =>         CP_LANE2_PCS_TX_BRIDGE_GEAR_SEL                         ,
        CP_LANE2_PCS_TX_BYPASS_BRIDGE_UINT                                       =>         CP_LANE2_PCS_TX_BYPASS_BRIDGE_UINT                      ,
        CP_LANE2_PCS_TX_BYPASS_BRIDGE_FIFO                                       =>         CP_LANE2_PCS_TX_BYPASS_BRIDGE_FIFO                      ,
        CP_LANE2_PCS_TX_BYPASS_GEAR                                              =>         CP_LANE2_PCS_TX_BYPASS_GEAR                             ,
        CP_LANE2_PCS_TX_BYPASS_ENC                                               =>         CP_LANE2_PCS_TX_BYPASS_ENC                              ,
        CP_LANE2_PCS_TX_BYPASS_BIT_SLIP                                          =>         CP_LANE2_PCS_TX_BYPASS_BIT_SLIP                         ,
        CP_LANE2_PCS_TX_GEAR_SPLIT                                               =>         CP_LANE2_PCS_TX_GEAR_SPLIT                              ,
        CP_LANE2_PCS_TX_DRIVE_REG_MODE                                           =>         CP_LANE2_PCS_TX_DRIVE_REG_MODE                          ,
        CP_LANE2_PCS_TX_BIT_SLIP_CYCLES                                          =>         CP_LANE2_PCS_TX_BIT_SLIP_CYCLES                         ,
        CP_LANE2_PCS_INT_TX_MASK_0                                               =>         CP_LANE2_PCS_INT_TX_MASK_0                              ,
        CP_LANE2_PCS_INT_TX_MASK_1                                               =>         CP_LANE2_PCS_INT_TX_MASK_1                              ,
        CP_LANE2_PCS_INT_TX_MASK_2                                               =>         CP_LANE2_PCS_INT_TX_MASK_2                              ,
        CP_LANE2_PCS_INT_TX_CLR_0                                                =>         CP_LANE2_PCS_INT_TX_CLR_0                               ,
        CP_LANE2_PCS_INT_TX_CLR_1                                                =>         CP_LANE2_PCS_INT_TX_CLR_1                               ,
        CP_LANE2_PCS_INT_TX_CLR_2                                                =>         CP_LANE2_PCS_INT_TX_CLR_2                               ,
        CP_LANE2_PCS_TX_PMA_TCLK_POLINV                                          =>         CP_LANE2_PCS_TX_PMA_TCLK_POLINV                         ,
        CP_LANE2_PCS_TX_PCS_CLK_EN_SEL                                           =>         CP_LANE2_PCS_TX_PCS_CLK_EN_SEL                          ,
        CP_LANE2_PCS_TX_BRIDGE_TCLK_SEL                                          =>         CP_LANE2_PCS_TX_BRIDGE_TCLK_SEL                         ,
        CP_LANE2_PCS_TX_TCLK_POLINV                                              =>         CP_LANE2_PCS_TX_TCLK_POLINV                             ,
        CP_LANE2_PCS_PCS_TCLK_SEL                                                =>         CP_LANE2_PCS_PCS_TCLK_SEL                               ,
        CP_LANE2_PCS_TX_PCS_TX_RSTN                                              =>         CP_LANE2_PCS_TX_PCS_TX_RSTN                             ,
        CP_LANE2_PCS_TX_SLAVE                                                    =>         CP_LANE2_PCS_TX_SLAVE                                   ,
        CP_LANE2_PCS_TX_GEAR_CLK_EN_SEL                                          =>         CP_LANE2_PCS_TX_GEAR_CLK_EN_SEL                         ,
        CP_LANE2_PCS_DATA_WIDTH_MODE                                             =>         CP_LANE2_PCS_DATA_WIDTH_MODE                            ,
        CP_LANE2_PCS_TX_64B66B_67B                                               =>         CP_LANE2_PCS_TX_64B66B_67B                              ,
        CP_LANE2_PCS_GEAR_TCLK_SEL                                               =>         CP_LANE2_PCS_GEAR_TCLK_SEL                              ,
        CP_LANE2_PCS_TX_TCLK2FABRIC_SEL                                          =>         CP_LANE2_PCS_TX_TCLK2FABRIC_SEL                         ,
        CP_LANE2_PCS_TX_OUTZZ                                                    =>         CP_LANE2_PCS_TX_OUTZZ                                   ,
        CP_LANE2_PCS_ENC_DUAL                                                    =>         CP_LANE2_PCS_ENC_DUAL                                   ,
        CP_LANE2_PCS_TX_BITSLIP_DATA_MODE                                        =>         CP_LANE2_PCS_TX_BITSLIP_DATA_MODE                       ,
        CP_LANE2_PCS_TX_BRIDGE_CLK_POLINV                                        =>         CP_LANE2_PCS_TX_BRIDGE_CLK_POLINV                       ,
        CP_LANE2_PCS_COMMA_REG1                                                  =>         CP_LANE2_PCS_COMMA_REG1                                 ,
        CP_LANE2_PCS_RAPID_IMAX                                                  =>         CP_LANE2_PCS_RAPID_IMAX                                 ,
        CP_LANE2_PCS_RAPID_VMIN_1                                                =>         CP_LANE2_PCS_RAPID_VMIN_1                               ,
        CP_LANE2_PCS_RAPID_VMIN_2                                                =>         CP_LANE2_PCS_RAPID_VMIN_2                               ,
        CP_LANE2_PCS_RX_PRBS_MODE                                                =>         CP_LANE2_PCS_RX_PRBS_MODE                               ,
        CP_LANE2_PCS_RX_ERRCNT_CLR                                               =>         CP_LANE2_PCS_RX_ERRCNT_CLR                              ,
        CP_LANE2_PCS_PRBS_ERR_LPBK                                               =>         CP_LANE2_PCS_PRBS_ERR_LPBK                              ,
        CP_LANE2_PCS_TX_PRBS_MODE                                                =>         CP_LANE2_PCS_TX_PRBS_MODE                               ,
        CP_LANE2_PCS_TX_INSERT_ER                                                =>         CP_LANE2_PCS_TX_INSERT_ER                               ,
        CP_LANE2_PCS_ENABLE_PRBS_GEN                                             =>         CP_LANE2_PCS_ENABLE_PRBS_GEN                            ,
        CP_LANE2_PCS_DEFAULT_RADDR                                               =>         CP_LANE2_PCS_DEFAULT_RADDR                              ,
        CP_LANE2_PCS_MASTER_CHECK_OFFSET                                         =>         CP_LANE2_PCS_MASTER_CHECK_OFFSET                        ,
        CP_LANE2_PCS_DELAY_SET                                                   =>         CP_LANE2_PCS_DELAY_SET                                  ,
        CP_LANE2_PCS_SEACH_OFFSET                                                =>         CP_LANE2_PCS_SEACH_OFFSET                               ,
        CP_LANE2_PCS_CEB_RAPIDLS_MMAX                                            =>         CP_LANE2_PCS_CEB_RAPIDLS_MMAX                           ,
        CP_LANE2_PCS_CTC_AFULL                                                   =>         CP_LANE2_PCS_CTC_AFULL                                  ,
        CP_LANE2_PCS_CTC_AEMPTY                                                  =>         CP_LANE2_PCS_CTC_AEMPTY                                 ,
        CP_LANE2_PCS_CTC_CONTI_SKP_SET                                           =>         CP_LANE2_PCS_CTC_CONTI_SKP_SET                          ,
        CP_LANE2_PCS_FAR_LOOP                                                    =>         CP_LANE2_PCS_FAR_LOOP                                   ,
        CP_LANE2_PCS_NEAR_LOOP                                                   =>         CP_LANE2_PCS_NEAR_LOOP                                  ,
        CP_LANE2_PCS_PMA_TX2RX_PLOOP_EN                                          =>         CP_LANE2_PCS_PMA_TX2RX_PLOOP_EN                         ,
        CP_LANE2_PCS_PMA_TX2RX_SLOOP_EN                                          =>         CP_LANE2_PCS_PMA_TX2RX_SLOOP_EN                         ,
        CP_LANE2_PCS_PMA_RX2TX_PLOOP_EN                                          =>         CP_LANE2_PCS_PMA_RX2TX_PLOOP_EN                         ,
        CP_LANE2_PCS_INT_RX_MASK_0                                               =>         CP_LANE2_PCS_INT_RX_MASK_0                              ,
        CP_LANE2_PCS_INT_RX_MASK_1                                               =>         CP_LANE2_PCS_INT_RX_MASK_1                              ,
        CP_LANE2_PCS_INT_RX_MASK_2                                               =>         CP_LANE2_PCS_INT_RX_MASK_2                              ,
        CP_LANE2_PCS_INT_RX_MASK_3                                               =>         CP_LANE2_PCS_INT_RX_MASK_3                              ,
        CP_LANE2_PCS_INT_RX_MASK_4                                               =>         CP_LANE2_PCS_INT_RX_MASK_4                              ,
        CP_LANE2_PCS_INT_RX_MASK_5                                               =>         CP_LANE2_PCS_INT_RX_MASK_5                              ,
        CP_LANE2_PCS_INT_RX_MASK_6                                               =>         CP_LANE2_PCS_INT_RX_MASK_6                              ,
        CP_LANE2_PCS_INT_RX_MASK_7                                               =>         CP_LANE2_PCS_INT_RX_MASK_7                              ,
        CP_LANE2_PCS_INT_RX_CLR_0                                                =>         CP_LANE2_PCS_INT_RX_CLR_0                               ,
        CP_LANE2_PCS_INT_RX_CLR_1                                                =>         CP_LANE2_PCS_INT_RX_CLR_1                               ,
        CP_LANE2_PCS_INT_RX_CLR_2                                                =>         CP_LANE2_PCS_INT_RX_CLR_2                               ,
        CP_LANE2_PCS_INT_RX_CLR_3                                                =>         CP_LANE2_PCS_INT_RX_CLR_3                               ,
        CP_LANE2_PCS_INT_RX_CLR_4                                                =>         CP_LANE2_PCS_INT_RX_CLR_4                               ,
        CP_LANE2_PCS_INT_RX_CLR_5                                                =>         CP_LANE2_PCS_INT_RX_CLR_5                               ,
        CP_LANE2_PCS_INT_RX_CLR_6                                                =>         CP_LANE2_PCS_INT_RX_CLR_6                               ,
        CP_LANE2_PCS_INT_RX_CLR_7                                                =>         CP_LANE2_PCS_INT_RX_CLR_7                               ,
        CP_LANE2_PCS_CA_RSTN_RX                                                  =>         CP_LANE2_PCS_CA_RSTN_RX                                 ,
        CP_LANE2_PCS_CA_DYN_DLY_EN_RX                                            =>         CP_LANE2_PCS_CA_DYN_DLY_EN_RX                           ,
        CP_LANE2_PCS_CA_DYN_DLY_SEL_RX                                           =>         CP_LANE2_PCS_CA_DYN_DLY_SEL_RX                          ,
        CP_LANE2_PCS_CA_RX                                                       =>         CP_LANE2_PCS_CA_RX                                      ,
        CP_LANE2_PCS_CA_RSTN_TX                                                  =>         CP_LANE2_PCS_CA_RSTN_TX                                 ,
        CP_LANE2_PCS_CA_DYN_DLY_EN_TX                                            =>         CP_LANE2_PCS_CA_DYN_DLY_EN_TX                           ,
        CP_LANE2_PCS_CA_DYN_DLY_SEL_TX                                           =>         CP_LANE2_PCS_CA_DYN_DLY_SEL_TX                          ,
        CP_LANE2_PCS_CA_TX                                                       =>         CP_LANE2_PCS_CA_TX                                      ,
        CP_LANE2_PCS_RXPRBS_PWR_REDUCTION                                        =>         CP_LANE2_PCS_RXPRBS_PWR_REDUCTION                       ,
        CP_LANE2_PCS_WDALIGN_PWR_REDUCTION                                       =>         CP_LANE2_PCS_WDALIGN_PWR_REDUCTION                      ,
        CP_LANE2_PCS_RXDEC_PWR_REDUCTION                                         =>         CP_LANE2_PCS_RXDEC_PWR_REDUCTION                        ,
        CP_LANE2_PCS_RXCB_PWR_REDUCTION                                          =>         CP_LANE2_PCS_RXCB_PWR_REDUCTION                         ,
        CP_LANE2_PCS_RXCTC_PWR_REDUCTION                                         =>         CP_LANE2_PCS_RXCTC_PWR_REDUCTION                        ,
        CP_LANE2_PCS_RXGEAR_PWR_REDUCTION                                        =>         CP_LANE2_PCS_RXGEAR_PWR_REDUCTION                       ,
        CP_LANE2_PCS_RXBRG_PWR_REDUCTION                                         =>         CP_LANE2_PCS_RXBRG_PWR_REDUCTION                        ,
        CP_LANE2_PCS_RXTEST_PWR_REDUCTION                                        =>         CP_LANE2_PCS_RXTEST_PWR_REDUCTION                       ,
        CP_LANE2_PCS_TXBRG_PWR_REDUCTION                                        =>         CP_LANE2_PCS_TXBRG_PWR_REDUCTION                       ,
        CP_LANE2_PCS_TXGEAR_PWR_REDUCTION                                       =>         CP_LANE2_PCS_TXGEAR_PWR_REDUCTION                      ,
        CP_LANE2_PCS_TXENC_PWR_REDUCTION                                        =>         CP_LANE2_PCS_TXENC_PWR_REDUCTION                       ,
        CP_LANE2_PCS_TXBSLP_PWR_REDUCTION                                       =>         CP_LANE2_PCS_TXBSLP_PWR_REDUCTION                      ,
        CP_LANE2_PCS_TXPRBS_PWR_REDUCTION                                       =>         CP_LANE2_PCS_TXPRBS_PWR_REDUCTION                      ,
        CP_LANE2_PMA_REG_RX_PD                                                   =>         CP_LANE2_PMA_REG_RX_PD                                  ,
        CP_LANE2_PMA_REG_RX_PD_EN                                                =>         CP_LANE2_PMA_REG_RX_PD_EN                               ,
        CP_LANE2_PMA_REG_RX_RESERVED_2                                           =>         CP_LANE2_PMA_REG_RX_RESERVED_2                          ,
        CP_LANE2_PMA_REG_RX_RESERVED_3                                           =>         CP_LANE2_PMA_REG_RX_RESERVED_3                          ,
        CP_LANE2_PMA_REG_RX_DATAPATH_PD                                          =>         CP_LANE2_PMA_REG_RX_DATAPATH_PD                         ,
        CP_LANE2_PMA_REG_RX_DATAPATH_PD_EN                                       =>         CP_LANE2_PMA_REG_RX_DATAPATH_PD_EN                      ,
        CP_LANE2_PMA_REG_RX_SIGDET_PD                                            =>         CP_LANE2_PMA_REG_RX_SIGDET_PD                           ,
        CP_LANE2_PMA_REG_RX_SIGDET_PD_EN                                         =>         CP_LANE2_PMA_REG_RX_SIGDET_PD_EN                        ,
        CP_LANE2_PMA_REG_RX_DCC_RST_N                                            =>         CP_LANE2_PMA_REG_RX_DCC_RST_N                           ,
        CP_LANE2_PMA_REG_RX_DCC_RST_N_EN                                         =>         CP_LANE2_PMA_REG_RX_DCC_RST_N_EN                        ,
        CP_LANE2_PMA_REG_RX_CDR_RST_N                                            =>         CP_LANE2_PMA_REG_RX_CDR_RST_N                           ,
        CP_LANE2_PMA_REG_RX_CDR_RST_N_EN                                         =>         CP_LANE2_PMA_REG_RX_CDR_RST_N_EN                        ,
        CP_LANE2_PMA_REG_RX_SIGDET_RST_N                                         =>         CP_LANE2_PMA_REG_RX_SIGDET_RST_N                        ,
        CP_LANE2_PMA_REG_RX_SIGDET_RST_N_EN                                      =>         CP_LANE2_PMA_REG_RX_SIGDET_RST_N_EN                     ,
        CP_LANE2_PMA_REG_RXPCLK_SLIP                                             =>         CP_LANE2_PMA_REG_RXPCLK_SLIP                            ,
        CP_LANE2_PMA_REG_RXPCLK_SLIP_OW                                          =>         CP_LANE2_PMA_REG_RXPCLK_SLIP_OW                         ,
        CP_LANE2_PMA_REG_RX_PCLKSWITCH_RST_N                                     =>         CP_LANE2_PMA_REG_RX_PCLKSWITCH_RST_N                    ,
        CP_LANE2_PMA_REG_RX_PCLKSWITCH_RST_N_EN                                  =>         CP_LANE2_PMA_REG_RX_PCLKSWITCH_RST_N_EN                 ,
        CP_LANE2_PMA_REG_RX_PCLKSWITCH                                           =>         CP_LANE2_PMA_REG_RX_PCLKSWITCH                          ,
        CP_LANE2_PMA_REG_RX_PCLKSWITCH_EN                                        =>         CP_LANE2_PMA_REG_RX_PCLKSWITCH_EN                       ,
        CP_LANE2_PMA_REG_RX_HIGHZ                                                =>         CP_LANE2_PMA_REG_RX_HIGHZ                               ,
        CP_LANE2_PMA_REG_RX_HIGHZ_EN                                             =>         CP_LANE2_PMA_REG_RX_HIGHZ_EN                            ,
        CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW                                    =>         CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW                   ,
        CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                                 =>         CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                ,
        CP_LANE2_PMA_REG_RX_PD_BIAS_RX                                           =>         CP_LANE2_PMA_REG_RX_PD_BIAS_RX                          ,
        CP_LANE2_PMA_REG_RX_PD_BIAS_RX_OW                                        =>         CP_LANE2_PMA_REG_RX_PD_BIAS_RX_OW                       ,
        CP_LANE2_PMA_REG_RX_RESET_N                                              =>         CP_LANE2_PMA_REG_RX_RESET_N                             ,
        CP_LANE2_PMA_REG_RX_RESET_N_OW                                           =>         CP_LANE2_PMA_REG_RX_RESET_N_OW                          ,
        CP_LANE2_PMA_REG_RX_RESERVED_29_28                                       =>         CP_LANE2_PMA_REG_RX_RESERVED_29_28                      ,
        CP_LANE2_PMA_REG_RX_BUSWIDTH                                             =>         CP_LANE2_PMA_REG_RX_BUSWIDTH                            ,
        CP_LANE2_PMA_REG_RX_BUSWIDTH_EN                                          =>         CP_LANE2_PMA_REG_RX_BUSWIDTH_EN                         ,
        CP_LANE2_PMA_REG_RX_RATE                                                 =>         CP_LANE2_PMA_REG_RX_RATE                                ,
        CP_LANE2_PMA_REG_RX_RESERVED_36                                          =>         CP_LANE2_PMA_REG_RX_RESERVED_36                         ,
        CP_LANE2_PMA_REG_RX_RATE_EN                                              =>         CP_LANE2_PMA_REG_RX_RATE_EN                             ,
        CP_LANE2_PMA_REG_RX_RES_TRIM                                             =>         CP_LANE2_PMA_REG_RX_RES_TRIM                            ,
        CP_LANE2_PMA_REG_RX_RESERVED_44                                          =>         CP_LANE2_PMA_REG_RX_RESERVED_44                         ,
        CP_LANE2_PMA_REG_RX_RESERVED_45                                          =>         CP_LANE2_PMA_REG_RX_RESERVED_45                         ,
        CP_LANE2_PMA_REG_RX_SIGDET_STATUS_EN                                     =>         CP_LANE2_PMA_REG_RX_SIGDET_STATUS_EN                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_48_47                                       =>         CP_LANE2_PMA_REG_RX_RESERVED_48_47                      ,
        CP_LANE2_PMA_REG_RX_ICTRL_SIGDET                                         =>         CP_LANE2_PMA_REG_RX_ICTRL_SIGDET                        ,
        CP_LANE2_PMA_REG_CDR_READY_THD                                           =>         CP_LANE2_PMA_REG_CDR_READY_THD                          ,
        CP_LANE2_PMA_REG_RX_RESERVED_65                                          =>         CP_LANE2_PMA_REG_RX_RESERVED_65                         ,
        CP_LANE2_PMA_REG_RX_PCLK_EDGE_SEL                                        =>         CP_LANE2_PMA_REG_RX_PCLK_EDGE_SEL                       ,
        CP_LANE2_PMA_REG_RX_PIBUF_IC                                             =>         CP_LANE2_PMA_REG_RX_PIBUF_IC                            ,
        CP_LANE2_PMA_REG_RX_RESERVED_69                                          =>         CP_LANE2_PMA_REG_RX_RESERVED_69                         ,
        CP_LANE2_PMA_REG_RX_DCC_IC_RX                                            =>         CP_LANE2_PMA_REG_RX_DCC_IC_RX                           ,
        CP_LANE2_PMA_REG_CDR_READY_CHECK_CTRL                                    =>         CP_LANE2_PMA_REG_CDR_READY_CHECK_CTRL                   ,
        CP_LANE2_PMA_REG_RX_ICTRL_TRX                                            =>         CP_LANE2_PMA_REG_RX_ICTRL_TRX                           ,
        CP_LANE2_PMA_REG_RX_RESERVED_77_76                                       =>         CP_LANE2_PMA_REG_RX_RESERVED_77_76                      ,
        CP_LANE2_PMA_REG_RX_RESERVED_79_78                                       =>         CP_LANE2_PMA_REG_RX_RESERVED_79_78                      ,
        CP_LANE2_PMA_REG_RX_RESERVED_81_80                                       =>         CP_LANE2_PMA_REG_RX_RESERVED_81_80                      ,
        CP_LANE2_PMA_REG_RX_ICTRL_PIBUF                                          =>         CP_LANE2_PMA_REG_RX_ICTRL_PIBUF                         ,
        CP_LANE2_PMA_REG_RX_ICTRL_PI                                             =>         CP_LANE2_PMA_REG_RX_ICTRL_PI                            ,
        CP_LANE2_PMA_REG_RX_ICTRL_DCC                                            =>         CP_LANE2_PMA_REG_RX_ICTRL_DCC                           ,
        CP_LANE2_PMA_REG_RX_RESERVED_89_88                                       =>         CP_LANE2_PMA_REG_RX_RESERVED_89_88                      ,
        CP_LANE2_PMA_REG_TX_RATE                                                 =>         CP_LANE2_PMA_REG_TX_RATE                                ,
        CP_LANE2_PMA_REG_RX_RESERVED_92                                          =>         CP_LANE2_PMA_REG_RX_RESERVED_92                         ,
        CP_LANE2_PMA_REG_TX_RATE_EN                                              =>         CP_LANE2_PMA_REG_TX_RATE_EN                             ,
        CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N                                    =>         CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N                   ,
        CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                                 =>         CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                ,
        CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_EN                                       =>         CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_EN                      ,
        CP_LANE2_PMA_REG_TXCLK_SEL                                               =>         CP_LANE2_PMA_REG_TXCLK_SEL                              ,
        CP_LANE2_PMA_REG_RX_DATA_POLARITY                                        =>         CP_LANE2_PMA_REG_RX_DATA_POLARITY                       ,
        CP_LANE2_PMA_REG_RX_ERR_INSERT                                           =>         CP_LANE2_PMA_REG_RX_ERR_INSERT                          ,
        CP_LANE2_PMA_REG_UDP_CHK_EN                                              =>         CP_LANE2_PMA_REG_UDP_CHK_EN                             ,
        CP_LANE2_PMA_REG_PRBS_SEL                                                =>         CP_LANE2_PMA_REG_PRBS_SEL                               ,
        CP_LANE2_PMA_REG_PRBS_CHK_EN                                             =>         CP_LANE2_PMA_REG_PRBS_CHK_EN                            ,
        CP_LANE2_PMA_REG_PRBS_CHK_WIDTH_SEL                                      =>         CP_LANE2_PMA_REG_PRBS_CHK_WIDTH_SEL                     ,
        CP_LANE2_PMA_REG_BIST_CHK_PAT_SEL                                        =>         CP_LANE2_PMA_REG_BIST_CHK_PAT_SEL                       ,
        CP_LANE2_PMA_REG_LOAD_ERR_CNT                                            =>         CP_LANE2_PMA_REG_LOAD_ERR_CNT                           ,
        CP_LANE2_PMA_REG_CHK_COUNTER_EN                                          =>         CP_LANE2_PMA_REG_CHK_COUNTER_EN                         ,
        CP_LANE2_PMA_REG_CDR_PROP_GAIN                                           =>         CP_LANE2_PMA_REG_CDR_PROP_GAIN                          ,
        CP_LANE2_PMA_REG_CDR_PROP_TURBO_GAIN                                     =>         CP_LANE2_PMA_REG_CDR_PROP_TURBO_GAIN                    ,
        CP_LANE2_PMA_REG_CDR_INT_GAIN                                            =>         CP_LANE2_PMA_REG_CDR_INT_GAIN                           ,
        CP_LANE2_PMA_REG_CDR_INT_TURBO_GAIN                                      =>         CP_LANE2_PMA_REG_CDR_INT_TURBO_GAIN                     ,
        CP_LANE2_PMA_REG_CDR_INT_SAT_MAX                                         =>         CP_LANE2_PMA_REG_CDR_INT_SAT_MAX                        ,
        CP_LANE2_PMA_REG_CDR_INT_SAT_MIN                                         =>         CP_LANE2_PMA_REG_CDR_INT_SAT_MIN                        ,
        CP_LANE2_PMA_REG_CDR_INT_RST                                             =>         CP_LANE2_PMA_REG_CDR_INT_RST                            ,
        CP_LANE2_PMA_REG_CDR_INT_RST_OW                                          =>         CP_LANE2_PMA_REG_CDR_INT_RST_OW                         ,
        CP_LANE2_PMA_REG_CDR_PROP_RST                                            =>         CP_LANE2_PMA_REG_CDR_PROP_RST                           ,
        CP_LANE2_PMA_REG_CDR_PROP_RST_OW                                         =>         CP_LANE2_PMA_REG_CDR_PROP_RST_OW                        ,
        CP_LANE2_PMA_REG_CDR_LOCK_RST                                            =>         CP_LANE2_PMA_REG_CDR_LOCK_RST                           ,
        CP_LANE2_PMA_REG_CDR_LOCK_RST_OW                                         =>         CP_LANE2_PMA_REG_CDR_LOCK_RST_OW                        ,
        CP_LANE2_PMA_REG_CDR_RX_PI_FORCE_SEL                                     =>         CP_LANE2_PMA_REG_CDR_RX_PI_FORCE_SEL                    ,
        CP_LANE2_PMA_REG_CDR_RX_PI_FORCE_D                                       =>         CP_LANE2_PMA_REG_CDR_RX_PI_FORCE_D                      ,
        CP_LANE2_PMA_REG_CDR_LOCK_TIMER                                          =>         CP_LANE2_PMA_REG_CDR_LOCK_TIMER                         ,
        CP_LANE2_PMA_REG_CDR_TURBO_MODE_TIMER                                    =>         CP_LANE2_PMA_REG_CDR_TURBO_MODE_TIMER                   ,
        CP_LANE2_PMA_REG_CDR_LOCK_VAL                                            =>         CP_LANE2_PMA_REG_CDR_LOCK_VAL                           ,
        CP_LANE2_PMA_REG_CDR_LOCK_OW                                             =>         CP_LANE2_PMA_REG_CDR_LOCK_OW                            ,
        CP_LANE2_PMA_REG_CDR_INT_SAT_DET_EN                                      =>         CP_LANE2_PMA_REG_CDR_INT_SAT_DET_EN                     ,
        CP_LANE2_PMA_REG_CDR_SAT_AUTO_DIS                                        =>         CP_LANE2_PMA_REG_CDR_SAT_AUTO_DIS                       ,
        CP_LANE2_PMA_REG_CDR_GAIN_AUTO                                           =>         CP_LANE2_PMA_REG_CDR_GAIN_AUTO                          ,
        CP_LANE2_PMA_REG_CDR_TURBO_GAIN_AUTO                                     =>         CP_LANE2_PMA_REG_CDR_TURBO_GAIN_AUTO                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_171_167                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_171_167                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_175_172                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_175_172                    ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_EN                                   =>         CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_EN                  ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                             =>         CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN            ,
        CP_LANE2_PMA_REG_CDR_PI_CTRL_RST                                         =>         CP_LANE2_PMA_REG_CDR_PI_CTRL_RST                        ,
        CP_LANE2_PMA_REG_CDR_PI_CTRL_RST_OW                                      =>         CP_LANE2_PMA_REG_CDR_PI_CTRL_RST_OW                     ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_RST                                         =>         CP_LANE2_PMA_REG_CDR_SAT_DET_RST                        ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_RST_OW                                      =>         CP_LANE2_PMA_REG_CDR_SAT_DET_RST_OW                     ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_STICKY_RST                                  =>         CP_LANE2_PMA_REG_CDR_SAT_DET_STICKY_RST                 ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                               =>         CP_LANE2_PMA_REG_CDR_SAT_DET_STICKY_RST_OW              ,
        CP_LANE2_PMA_REG_CDR_SIGDET_STATUS_DIS                                   =>         CP_LANE2_PMA_REG_CDR_SIGDET_STATUS_DIS                  ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_TIMER                                       =>         CP_LANE2_PMA_REG_CDR_SAT_DET_TIMER                      ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_VAL                                  =>         CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_VAL                 ,
        CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_OW                                   =>         CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_OW                  ,
        CP_LANE2_PMA_REG_CDR_TURBO_MODE_EN                                       =>         CP_LANE2_PMA_REG_CDR_TURBO_MODE_EN                      ,
        CP_LANE2_PMA_REG_RX_RESERVED_190                                         =>         CP_LANE2_PMA_REG_RX_RESERVED_190                        ,
        CP_LANE2_PMA_REG_RX_RESERVED_193_191                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_193_191                    ,
        CP_LANE2_PMA_REG_CDR_STATUS_FIFO_EN                                      =>         CP_LANE2_PMA_REG_CDR_STATUS_FIFO_EN                     ,
        CP_LANE2_PMA_REG_PMA_TEST_SEL                                            =>         CP_LANE2_PMA_REG_PMA_TEST_SEL                           ,
        CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MIN                                     =>         CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MIN                    ,
        CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MAX                                     =>         CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MAX                    ,
        CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MIN                                     =>         CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MIN                    ,
        CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MAX                                     =>         CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MAX                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_227_226                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_227_226                    ,
        CP_LANE2_PMA_REG_COMWAKE_STATUS_CLEAR                                    =>         CP_LANE2_PMA_REG_COMWAKE_STATUS_CLEAR                   ,
        CP_LANE2_PMA_REG_COMINIT_STATUS_CLEAR                                    =>         CP_LANE2_PMA_REG_COMINIT_STATUS_CLEAR                   ,
        CP_LANE2_PMA_REG_RX_SYNC_RST_N_EN                                        =>         CP_LANE2_PMA_REG_RX_SYNC_RST_N_EN                       ,
        CP_LANE2_PMA_REG_RX_SYNC_RST_N                                           =>         CP_LANE2_PMA_REG_RX_SYNC_RST_N                          ,
        CP_LANE2_PMA_REG_RX_RESERVED_233_232                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_233_232                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_235_234                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_235_234                    ,
        CP_LANE2_PMA_REG_RX_SATA_COMINIT_OW                                      =>         CP_LANE2_PMA_REG_RX_SATA_COMINIT_OW                     ,
        CP_LANE2_PMA_REG_RX_SATA_COMINIT                                         =>         CP_LANE2_PMA_REG_RX_SATA_COMINIT                        ,
        CP_LANE2_PMA_REG_RX_SATA_COMWAKE_OW                                      =>         CP_LANE2_PMA_REG_RX_SATA_COMWAKE_OW                     ,
        CP_LANE2_PMA_REG_RX_SATA_COMWAKE                                         =>         CP_LANE2_PMA_REG_RX_SATA_COMWAKE                        ,
        CP_LANE2_PMA_REG_RX_RESERVED_241_240                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_241_240                    ,
        CP_LANE2_PMA_REG_RX_DCC_DISABLE                                          =>         CP_LANE2_PMA_REG_RX_DCC_DISABLE                         ,
        CP_LANE2_PMA_REG_RX_RESERVED_243                                         =>         CP_LANE2_PMA_REG_RX_RESERVED_243                        ,
        CP_LANE2_PMA_REG_RX_SLIP_SEL_EN                                          =>         CP_LANE2_PMA_REG_RX_SLIP_SEL_EN                         ,
        CP_LANE2_PMA_REG_RX_SLIP_SEL                                             =>         CP_LANE2_PMA_REG_RX_SLIP_SEL                            ,
        CP_LANE2_PMA_REG_RX_SLIP_EN                                              =>         CP_LANE2_PMA_REG_RX_SLIP_EN                             ,
        CP_LANE2_PMA_REG_RX_SIGDET_STATUS_SEL                                    =>         CP_LANE2_PMA_REG_RX_SIGDET_STATUS_SEL                   ,
        CP_LANE2_PMA_REG_RX_SIGDET_FSM_RST_N                                     =>         CP_LANE2_PMA_REG_RX_SIGDET_FSM_RST_N                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_254                                         =>         CP_LANE2_PMA_REG_RX_RESERVED_254                        ,
        CP_LANE2_PMA_REG_RX_SIGDET_STATUS                                        =>         CP_LANE2_PMA_REG_RX_SIGDET_STATUS                       ,
        CP_LANE2_PMA_REG_RX_SIGDET_VTH                                           =>         CP_LANE2_PMA_REG_RX_SIGDET_VTH                          ,
        CP_LANE2_PMA_REG_RX_SIGDET_GRM                                           =>         CP_LANE2_PMA_REG_RX_SIGDET_GRM                          ,
        CP_LANE2_PMA_REG_RX_SIGDET_PULSE_EXT                                     =>         CP_LANE2_PMA_REG_RX_SIGDET_PULSE_EXT                    ,
        CP_LANE2_PMA_REG_RX_SIGDET_CH2_SEL                                       =>         CP_LANE2_PMA_REG_RX_SIGDET_CH2_SEL                      ,
        CP_LANE2_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                                =>         CP_LANE2_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW               ,
        CP_LANE2_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                                 =>         CP_LANE2_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                ,
        CP_LANE2_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING                           =>         CP_LANE2_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING          ,
        CP_LANE2_PMA_REG_SLIP_FIFO_INV_EN                                        =>         CP_LANE2_PMA_REG_SLIP_FIFO_INV_EN                       ,
        CP_LANE2_PMA_REG_SLIP_FIFO_INV                                           =>         CP_LANE2_PMA_REG_SLIP_FIFO_INV                          ,
        CP_LANE2_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                             =>         CP_LANE2_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL            ,
        CP_LANE2_PMA_REG_RX_SIGDET_4OOB_DET_SEL                                  =>         CP_LANE2_PMA_REG_RX_SIGDET_4OOB_DET_SEL                 ,
        CP_LANE2_PMA_REG_RX_RESERVED_285_283                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_285_283                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_286                                         =>         CP_LANE2_PMA_REG_RX_RESERVED_286                        ,
        CP_LANE2_PMA_REG_RX_SIGDET_IC_I                                          =>         CP_LANE2_PMA_REG_RX_SIGDET_IC_I                         ,
        CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                              =>         CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW             ,
        CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N                                 =>         CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N                ,
        CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD_OW                                   =>         CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD_OW                  ,
        CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD                                      =>         CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD                     ,
        CP_LANE2_PMA_REG_RX_LS_MODE_EN                                           =>         CP_LANE2_PMA_REG_RX_LS_MODE_EN                          ,
        CP_LANE2_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                               =>         CP_LANE2_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL              ,
        CP_LANE2_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                               =>         CP_LANE2_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL              ,
        CP_LANE2_PMA_REG_RX_EQ1_R_SET_TOP                                        =>         CP_LANE2_PMA_REG_RX_EQ1_R_SET_TOP                       ,
        CP_LANE2_PMA_REG_RX_EQ1_R_SET_FB                                         =>         CP_LANE2_PMA_REG_RX_EQ1_R_SET_FB                        ,
        CP_LANE2_PMA_REG_RX_EQ1_C_SET_FB                                         =>         CP_LANE2_PMA_REG_RX_EQ1_C_SET_FB                        ,
        CP_LANE2_PMA_REG_RX_EQ1_OFF                                              =>         CP_LANE2_PMA_REG_RX_EQ1_OFF                             ,
        CP_LANE2_PMA_REG_RX_EQ2_R_SET_TOP                                        =>         CP_LANE2_PMA_REG_RX_EQ2_R_SET_TOP                       ,
        CP_LANE2_PMA_REG_RX_EQ2_R_SET_FB                                         =>         CP_LANE2_PMA_REG_RX_EQ2_R_SET_FB                        ,
        CP_LANE2_PMA_REG_RX_EQ2_C_SET_FB                                         =>         CP_LANE2_PMA_REG_RX_EQ2_C_SET_FB                        ,
        CP_LANE2_PMA_REG_RX_EQ2_OFF                                              =>         CP_LANE2_PMA_REG_RX_EQ2_OFF                             ,
        CP_LANE2_PMA_REG_EQ_DAC                                                  =>         CP_LANE2_PMA_REG_EQ_DAC                                 ,
        CP_LANE2_PMA_REG_RX_ICTRL_EQ                                             =>         CP_LANE2_PMA_REG_RX_ICTRL_EQ                            ,
        CP_LANE2_PMA_REG_EQ_DC_CALIB_EN                                          =>         CP_LANE2_PMA_REG_EQ_DC_CALIB_EN                         ,
        CP_LANE2_PMA_REG_EQ_DC_CALIB_SEL                                         =>         CP_LANE2_PMA_REG_EQ_DC_CALIB_SEL                        ,
        CP_LANE2_PMA_REG_RX_RESERVED_337_330                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_337_330                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_345_338                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_345_338                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_353_346                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_353_346                    ,
        CP_LANE2_PMA_REG_RX_RESERVED_361_354                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_361_354                    ,
        CP_LANE2_PMA_CTLE_CTRL_REG_I                                             =>         CP_LANE2_PMA_CTLE_CTRL_REG_I                            ,
        CP_LANE2_PMA_CTLE_REG_FORCE_SEL_I                                        =>         CP_LANE2_PMA_CTLE_REG_FORCE_SEL_I                       ,
        CP_LANE2_PMA_CTLE_REG_HOLD_I                                             =>         CP_LANE2_PMA_CTLE_REG_HOLD_I                            ,
        CP_LANE2_PMA_CTLE_REG_INIT_DAC_I                                         =>         CP_LANE2_PMA_CTLE_REG_INIT_DAC_I                        ,
        CP_LANE2_PMA_CTLE_REG_POLARITY_I                                         =>         CP_LANE2_PMA_CTLE_REG_POLARITY_I                        ,
        CP_LANE2_PMA_CTLE_REG_SHIFTER_GAIN_I                                     =>         CP_LANE2_PMA_CTLE_REG_SHIFTER_GAIN_I                    ,
        CP_LANE2_PMA_CTLE_REG_THRESHOLD_I                                        =>         CP_LANE2_PMA_CTLE_REG_THRESHOLD_I                       ,
        CP_LANE2_PMA_REG_RX_RES_TRIM_EN                                          =>         CP_LANE2_PMA_REG_RX_RES_TRIM_EN                         ,
        CP_LANE2_PMA_REG_RX_RESERVED_393_389                                     =>         CP_LANE2_PMA_REG_RX_RESERVED_393_389                    ,
        CP_LANE2_PMA_CFG_RX_LANE_POWERUP                                         =>         CP_LANE2_PMA_CFG_RX_LANE_POWERUP                        ,
        CP_LANE2_PMA_CFG_RX_PMA_RSTN                                             =>         CP_LANE2_PMA_CFG_RX_PMA_RSTN                            ,
        CP_LANE2_PMA_INT_PMA_RX_MASK_0                                           =>         CP_LANE2_PMA_INT_PMA_RX_MASK_0                          ,
        CP_LANE2_PMA_INT_PMA_RX_CLR_0                                            =>         CP_LANE2_PMA_INT_PMA_RX_CLR_0                           ,
        CP_LANE2_PMA_CFG_CTLE_ADP_RSTN                                           =>         CP_LANE2_PMA_CFG_CTLE_ADP_RSTN                          ,
        CP_LANE2_PMA_REG_TX_PD                                                   =>         CP_LANE2_PMA_REG_TX_PD                                  ,
        CP_LANE2_PMA_REG_TX_PD_OW                                                =>         CP_LANE2_PMA_REG_TX_PD_OW                               ,
        CP_LANE2_PMA_REG_TX_MAIN_PRE_Z                                           =>         CP_LANE2_PMA_REG_TX_MAIN_PRE_Z                          ,
        CP_LANE2_PMA_REG_TX_MAIN_PRE_Z_OW                                        =>         CP_LANE2_PMA_REG_TX_MAIN_PRE_Z_OW                       ,
        CP_LANE2_PMA_REG_TX_BEACON_TIMER_SEL                                     =>         CP_LANE2_PMA_REG_TX_BEACON_TIMER_SEL                    ,
        CP_LANE2_PMA_REG_TX_RXDET_REQ_OW                                         =>         CP_LANE2_PMA_REG_TX_RXDET_REQ_OW                        ,
        CP_LANE2_PMA_REG_TX_RXDET_REQ                                            =>         CP_LANE2_PMA_REG_TX_RXDET_REQ                           ,
        CP_LANE2_PMA_REG_TX_BEACON_EN_OW                                         =>         CP_LANE2_PMA_REG_TX_BEACON_EN_OW                        ,
        CP_LANE2_PMA_REG_TX_BEACON_EN                                            =>         CP_LANE2_PMA_REG_TX_BEACON_EN                           ,
        CP_LANE2_PMA_REG_TX_EI_EN_OW                                             =>         CP_LANE2_PMA_REG_TX_EI_EN_OW                            ,
        CP_LANE2_PMA_REG_TX_EI_EN                                                =>         CP_LANE2_PMA_REG_TX_EI_EN                               ,
        CP_LANE2_PMA_REG_TX_BIT_CONV                                             =>         CP_LANE2_PMA_REG_TX_BIT_CONV                            ,
        CP_LANE2_PMA_REG_TX_RES_CAL                                              =>         CP_LANE2_PMA_REG_TX_RES_CAL                             ,
        CP_LANE2_PMA_REG_TX_RESERVED_19                                          =>         CP_LANE2_PMA_REG_TX_RESERVED_19                         ,
        CP_LANE2_PMA_REG_TX_RESERVED_25_20                                       =>         CP_LANE2_PMA_REG_TX_RESERVED_25_20                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_33_26                                       =>         CP_LANE2_PMA_REG_TX_RESERVED_33_26                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_41_34                                       =>         CP_LANE2_PMA_REG_TX_RESERVED_41_34                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_49_42                                       =>         CP_LANE2_PMA_REG_TX_RESERVED_49_42                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_57_50                                       =>         CP_LANE2_PMA_REG_TX_RESERVED_57_50                      ,
        CP_LANE2_PMA_REG_TX_SYNC_OW                                              =>         CP_LANE2_PMA_REG_TX_SYNC_OW                             ,
        CP_LANE2_PMA_REG_TX_SYNC                                                 =>         CP_LANE2_PMA_REG_TX_SYNC                                ,
        CP_LANE2_PMA_REG_TX_PD_POST                                              =>         CP_LANE2_PMA_REG_TX_PD_POST                             ,
        CP_LANE2_PMA_REG_TX_PD_POST_OW                                           =>         CP_LANE2_PMA_REG_TX_PD_POST_OW                          ,
        CP_LANE2_PMA_REG_TX_RESET_N_OW                                           =>         CP_LANE2_PMA_REG_TX_RESET_N_OW                          ,
        CP_LANE2_PMA_REG_TX_RESET_N                                              =>         CP_LANE2_PMA_REG_TX_RESET_N                             ,
        CP_LANE2_PMA_REG_TX_RESERVED_64                                          =>         CP_LANE2_PMA_REG_TX_RESERVED_64                         ,
        CP_LANE2_PMA_REG_TX_RESERVED_65                                          =>         CP_LANE2_PMA_REG_TX_RESERVED_65                         ,
        CP_LANE2_PMA_REG_TX_BUSWIDTH_OW                                          =>         CP_LANE2_PMA_REG_TX_BUSWIDTH_OW                         ,
        CP_LANE2_PMA_REG_TX_BUSWIDTH                                             =>         CP_LANE2_PMA_REG_TX_BUSWIDTH                            ,
        CP_LANE2_PMA_REG_PLL_READY_OW                                            =>         CP_LANE2_PMA_REG_PLL_READY_OW                           ,
        CP_LANE2_PMA_REG_PLL_READY                                               =>         CP_LANE2_PMA_REG_PLL_READY                              ,
        CP_LANE2_PMA_REG_TX_RESERVED_72                                          =>         CP_LANE2_PMA_REG_TX_RESERVED_72                         ,
        CP_LANE2_PMA_REG_TX_RESERVED_73                                          =>         CP_LANE2_PMA_REG_TX_RESERVED_73                         ,
        CP_LANE2_PMA_REG_TX_RESERVED_74                                          =>         CP_LANE2_PMA_REG_TX_RESERVED_74                         ,
        CP_LANE2_PMA_REG_EI_PCLK_DELAY_SEL                                       =>         CP_LANE2_PMA_REG_EI_PCLK_DELAY_SEL                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_77                                          =>         CP_LANE2_PMA_REG_TX_RESERVED_77                         ,
        CP_LANE2_PMA_REG_TX_RESERVED_83_78                                       =>         CP_LANE2_PMA_REG_TX_RESERVED_83_78                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_89_84                                       =>         CP_LANE2_PMA_REG_TX_RESERVED_89_84                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_95_90                                       =>         CP_LANE2_PMA_REG_TX_RESERVED_95_90                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_101_96                                      =>         CP_LANE2_PMA_REG_TX_RESERVED_101_96                     ,
        CP_LANE2_PMA_REG_TX_RESERVED_107_102                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_107_102                    ,
        CP_LANE2_PMA_REG_TX_RESERVED_113_108                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_113_108                    ,
        CP_LANE2_PMA_REG_TX_AMP_DAC0                                             =>         CP_LANE2_PMA_REG_TX_AMP_DAC0                            ,
        CP_LANE2_PMA_REG_TX_AMP_DAC1                                             =>         CP_LANE2_PMA_REG_TX_AMP_DAC1                            ,
        CP_LANE2_PMA_REG_TX_AMP_DAC2                                             =>         CP_LANE2_PMA_REG_TX_AMP_DAC2                            ,
        CP_LANE2_PMA_REG_TX_AMP_DAC3                                             =>         CP_LANE2_PMA_REG_TX_AMP_DAC3                            ,
        CP_LANE2_PMA_REG_TX_RESERVED_143_138                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_143_138                    ,
        CP_LANE2_PMA_REG_TX_MARGIN                                               =>         CP_LANE2_PMA_REG_TX_MARGIN                              ,
        CP_LANE2_PMA_REG_TX_MARGIN_OW                                            =>         CP_LANE2_PMA_REG_TX_MARGIN_OW                           ,
        CP_LANE2_PMA_REG_TX_RESERVED_149_148                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_149_148                    ,
        CP_LANE2_PMA_REG_TX_RESERVED_150                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_150                        ,
        CP_LANE2_PMA_REG_TX_SWING                                                =>         CP_LANE2_PMA_REG_TX_SWING                               ,
        CP_LANE2_PMA_REG_TX_SWING_OW                                             =>         CP_LANE2_PMA_REG_TX_SWING_OW                            ,
        CP_LANE2_PMA_REG_TX_RESERVED_153                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_153                        ,
        CP_LANE2_PMA_REG_TX_RXDET_THRESHOLD                                      =>         CP_LANE2_PMA_REG_TX_RXDET_THRESHOLD                     ,
        CP_LANE2_PMA_REG_TX_RESERVED_157_156                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_157_156                    ,
        CP_LANE2_PMA_REG_TX_BEACON_OSC_CTRL                                      =>         CP_LANE2_PMA_REG_TX_BEACON_OSC_CTRL                     ,
        CP_LANE2_PMA_REG_TX_RESERVED_160_159                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_160_159                    ,
        CP_LANE2_PMA_REG_TX_RESERVED_162_161                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_162_161                    ,
        CP_LANE2_PMA_REG_TX_TX2RX_SLPBACK_EN                                     =>         CP_LANE2_PMA_REG_TX_TX2RX_SLPBACK_EN                    ,
        CP_LANE2_PMA_REG_TX_PCLK_EDGE_SEL                                        =>         CP_LANE2_PMA_REG_TX_PCLK_EDGE_SEL                       ,
        CP_LANE2_PMA_REG_TX_RXDET_STATUS_OW                                      =>         CP_LANE2_PMA_REG_TX_RXDET_STATUS_OW                     ,
        CP_LANE2_PMA_REG_TX_RXDET_STATUS                                         =>         CP_LANE2_PMA_REG_TX_RXDET_STATUS                        ,
        CP_LANE2_PMA_REG_TX_PRBS_GEN_EN                                          =>         CP_LANE2_PMA_REG_TX_PRBS_GEN_EN                         ,
        CP_LANE2_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                                   =>         CP_LANE2_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                  ,
        CP_LANE2_PMA_REG_TX_PRBS_SEL                                             =>         CP_LANE2_PMA_REG_TX_PRBS_SEL                            ,
        CP_LANE2_PMA_REG_TX_UDP_DATA_7_TO_0                                      =>         CP_LANE2_PMA_REG_TX_UDP_DATA_7_TO_0                     ,
        CP_LANE2_PMA_REG_TX_UDP_DATA_15_TO_8                                     =>         CP_LANE2_PMA_REG_TX_UDP_DATA_15_TO_8                    ,
        CP_LANE2_PMA_REG_TX_UDP_DATA_19_TO_16                                    =>         CP_LANE2_PMA_REG_TX_UDP_DATA_19_TO_16                   ,
        CP_LANE2_PMA_REG_TX_RESERVED_192                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_192                        ,
        CP_LANE2_PMA_REG_TX_FIFO_WP_CTRL                                         =>         CP_LANE2_PMA_REG_TX_FIFO_WP_CTRL                        ,
        CP_LANE2_PMA_REG_TX_FIFO_EN                                              =>         CP_LANE2_PMA_REG_TX_FIFO_EN                             ,
        CP_LANE2_PMA_REG_TX_DATA_MUX_SEL                                         =>         CP_LANE2_PMA_REG_TX_DATA_MUX_SEL                        ,
        CP_LANE2_PMA_REG_TX_ERR_INSERT                                           =>         CP_LANE2_PMA_REG_TX_ERR_INSERT                          ,
        CP_LANE2_PMA_REG_TX_RESERVED_203_200                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_203_200                    ,
        CP_LANE2_PMA_REG_TX_RESERVED_204                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_204                        ,
        CP_LANE2_PMA_REG_TX_SATA_EN                                              =>         CP_LANE2_PMA_REG_TX_SATA_EN                             ,
        CP_LANE2_PMA_REG_TX_RESERVED_207_206                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_207_206                    ,
        CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                                =>         CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW               ,
        CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON                                   =>         CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON                  ,
        CP_LANE2_PMA_REG_TX_CFG_POST1                                            =>         CP_LANE2_PMA_REG_TX_CFG_POST1                           ,
        CP_LANE2_PMA_REG_TX_CFG_POST2                                            =>         CP_LANE2_PMA_REG_TX_CFG_POST2                           ,
        CP_LANE2_PMA_REG_TX_DEEMP                                                =>         CP_LANE2_PMA_REG_TX_DEEMP                               ,
        CP_LANE2_PMA_REG_TX_DEEMP_OW                                             =>         CP_LANE2_PMA_REG_TX_DEEMP_OW                            ,
        CP_LANE2_PMA_REG_TX_RESERVED_224_223                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_224_223                    ,
        CP_LANE2_PMA_REG_TX_RESERVED_225                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_225                        ,
        CP_LANE2_PMA_REG_TX_RESERVED_229_226                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_229_226                    ,
        CP_LANE2_PMA_REG_TX_OOB_DELAY_SEL                                        =>         CP_LANE2_PMA_REG_TX_OOB_DELAY_SEL                       ,
        CP_LANE2_PMA_REG_TX_POLARITY                                             =>         CP_LANE2_PMA_REG_TX_POLARITY                            ,
        CP_LANE2_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                                  =>         CP_LANE2_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                 ,
        CP_LANE2_PMA_REG_TX_RESERVED_236                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_236                        ,
        CP_LANE2_PMA_REG_TX_LS_MODE_EN                                           =>         CP_LANE2_PMA_REG_TX_LS_MODE_EN                          ,
        CP_LANE2_PMA_REG_TX_JTAG_MODE_EN_OW                                      =>         CP_LANE2_PMA_REG_TX_JTAG_MODE_EN_OW                     ,
        CP_LANE2_PMA_REG_TX_JTAG_MODE_EN                                         =>         CP_LANE2_PMA_REG_TX_JTAG_MODE_EN                        ,
        CP_LANE2_PMA_REG_RX_JTAG_MODE_EN_OW                                      =>         CP_LANE2_PMA_REG_RX_JTAG_MODE_EN_OW                     ,
        CP_LANE2_PMA_REG_RX_JTAG_MODE_EN                                         =>         CP_LANE2_PMA_REG_RX_JTAG_MODE_EN                        ,
        CP_LANE2_PMA_REG_RX_JTAG_OE                                              =>         CP_LANE2_PMA_REG_RX_JTAG_OE                             ,
        CP_LANE2_PMA_REG_RX_ACJTAG_VHYSTSEL                                      =>         CP_LANE2_PMA_REG_RX_ACJTAG_VHYSTSEL                     ,
        CP_LANE2_PMA_REG_TX_RES_CAL_EN                                           =>         CP_LANE2_PMA_REG_TX_RES_CAL_EN                          ,
        CP_LANE2_PMA_REG_RX_TERM_MODE_CTRL                                       =>         CP_LANE2_PMA_REG_RX_TERM_MODE_CTRL                      ,
        CP_LANE2_PMA_REG_TX_RESERVED_251_250                                     =>         CP_LANE2_PMA_REG_TX_RESERVED_251_250                    ,
        CP_LANE2_PMA_REG_PLPBK_TXPCLK_EN                                         =>         CP_LANE2_PMA_REG_PLPBK_TXPCLK_EN                        ,
        CP_LANE2_PMA_REG_TX_RESERVED_253                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_253                        ,
        CP_LANE2_PMA_REG_TX_RESERVED_254                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_254                        ,
        CP_LANE2_PMA_REG_TX_RESERVED_255                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_255                        ,
        CP_LANE2_PMA_REG_TX_RESERVED_256                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_256                        ,
        CP_LANE2_PMA_REG_TX_RESERVED_257                                         =>         CP_LANE2_PMA_REG_TX_RESERVED_257                        ,
        CP_LANE2_PMA_REG_TX_PH_SEL                                               =>         CP_LANE2_PMA_REG_TX_PH_SEL                              ,
        CP_LANE2_PMA_REG_TX_CFG_PRE                                              =>         CP_LANE2_PMA_REG_TX_CFG_PRE                             ,
        CP_LANE2_PMA_REG_TX_CFG_MAIN                                             =>         CP_LANE2_PMA_REG_TX_CFG_MAIN                            ,
        CP_LANE2_PMA_REG_CFG_POST                                                =>         CP_LANE2_PMA_REG_CFG_POST                               ,
        CP_LANE2_PMA_REG_PD_MAIN                                                 =>         CP_LANE2_PMA_REG_PD_MAIN                                ,
        CP_LANE2_PMA_REG_PD_PRE                                                  =>         CP_LANE2_PMA_REG_PD_PRE                                 ,
        CP_LANE2_PMA_REG_TX_LS_DATA                                              =>         CP_LANE2_PMA_REG_TX_LS_DATA                             ,
        CP_LANE2_PMA_REG_TX_DCC_BUF_SZ_SEL                                       =>         CP_LANE2_PMA_REG_TX_DCC_BUF_SZ_SEL                      ,
        CP_LANE2_PMA_REG_TX_DCC_CAL_CUR_TUNE                                     =>         CP_LANE2_PMA_REG_TX_DCC_CAL_CUR_TUNE                    ,
        CP_LANE2_PMA_REG_TX_DCC_CAL_EN                                           =>         CP_LANE2_PMA_REG_TX_DCC_CAL_EN                          ,
        CP_LANE2_PMA_REG_TX_DCC_CUR_SS                                           =>         CP_LANE2_PMA_REG_TX_DCC_CUR_SS                          ,
        CP_LANE2_PMA_REG_TX_DCC_FA_CTRL                                          =>         CP_LANE2_PMA_REG_TX_DCC_FA_CTRL                         ,
        CP_LANE2_PMA_REG_TX_DCC_RI_CTRL                                          =>         CP_LANE2_PMA_REG_TX_DCC_RI_CTRL                         ,
        CP_LANE2_PMA_REG_ATB_SEL_2_TO_0                                          =>         CP_LANE2_PMA_REG_ATB_SEL_2_TO_0                         ,
        CP_LANE2_PMA_REG_ATB_SEL_9_TO_3                                          =>         CP_LANE2_PMA_REG_ATB_SEL_9_TO_3                         ,
        CP_LANE2_PMA_REG_TX_CFG_7_TO_0                                           =>         CP_LANE2_PMA_REG_TX_CFG_7_TO_0                          ,
        CP_LANE2_PMA_REG_TX_CFG_15_TO_8                                          =>         CP_LANE2_PMA_REG_TX_CFG_15_TO_8                         ,
        CP_LANE2_PMA_REG_TX_CFG_23_TO_16                                         =>         CP_LANE2_PMA_REG_TX_CFG_23_TO_16                        ,
        CP_LANE2_PMA_REG_TX_CFG_31_TO_24                                         =>         CP_LANE2_PMA_REG_TX_CFG_31_TO_24                        ,
        CP_LANE2_PMA_REG_TX_OOB_EI_EN                                            =>         CP_LANE2_PMA_REG_TX_OOB_EI_EN                           ,
        CP_LANE2_PMA_REG_TX_OOB_EI_EN_OW                                         =>         CP_LANE2_PMA_REG_TX_OOB_EI_EN_OW                        ,
        CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED                                    =>         CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED                   ,
        CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED_OW                                 =>         CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED_OW                ,
        CP_LANE2_PMA_REG_TX_JTAG_DATA                                            =>         CP_LANE2_PMA_REG_TX_JTAG_DATA                           ,
        CP_LANE2_PMA_REG_TX_RXDET_TIMER_SEL                                      =>         CP_LANE2_PMA_REG_TX_RXDET_TIMER_SEL                     ,
        CP_LANE2_PMA_REG_TX_CFG1_7_0                                             =>         CP_LANE2_PMA_REG_TX_CFG1_7_0                            ,
        CP_LANE2_PMA_REG_TX_CFG1_15_8                                            =>         CP_LANE2_PMA_REG_TX_CFG1_15_8                           ,
        CP_LANE2_PMA_REG_TX_CFG1_23_16                                           =>         CP_LANE2_PMA_REG_TX_CFG1_23_16                          ,
        CP_LANE2_PMA_REG_TX_CFG1_31_24                                           =>         CP_LANE2_PMA_REG_TX_CFG1_31_24                          ,
        CP_LANE2_PMA_REG_CFG_LANE_POWERUP                                        =>         CP_LANE2_PMA_REG_CFG_LANE_POWERUP                       ,
        CP_LANE2_PMA_REG_CFG_PMA_POR_N                                           =>         CP_LANE2_PMA_REG_CFG_PMA_POR_N                          ,
        CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                             =>         CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH            ,
        CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_PISO                                =>         CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_PISO               ,
        CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER                              =>         CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER             ,
        CP_LANE2_PMA_REG_CFG_TX_PMA_RSTN                                         =>         CP_LANE2_PMA_REG_CFG_TX_PMA_RSTN                        ,
        CP_LANE3_PCS_BYPASS_WORD_ALIGN                                           =>         CP_LANE3_PCS_BYPASS_WORD_ALIGN                          ,
        CP_LANE3_PCS_BYPASS_DENC                                                 =>         CP_LANE3_PCS_BYPASS_DENC                                ,
        CP_LANE3_PCS_BYPASS_BONDING                                              =>         CP_LANE3_PCS_BYPASS_BONDING                             ,
        CP_LANE3_PCS_BYPASS_CTC                                                  =>         CP_LANE3_PCS_BYPASS_CTC                                 ,
        CP_LANE3_PCS_BYPASS_GEAR                                                 =>         CP_LANE3_PCS_BYPASS_GEAR                                ,
        CP_LANE3_PCS_BYPASS_BRIDGE                                               =>         CP_LANE3_PCS_BYPASS_BRIDGE                              ,
        CP_LANE3_PCS_BYPASS_BRIDGE_FIFO                                          =>         CP_LANE3_PCS_BYPASS_BRIDGE_FIFO                         ,
        CP_LANE3_PCS_DATA_MODE                                                   =>         CP_LANE3_PCS_DATA_MODE                                  ,
        CP_LANE3_PCS_RX_POLARITY_INV                                             =>         CP_LANE3_PCS_RX_POLARITY_INV                            ,
        CP_LANE3_PCS_ALIGN_MODE                                                  =>         CP_LANE3_PCS_ALIGN_MODE                                 ,
        CP_LANE3_PCS_SAMP_16B                                                    =>         CP_LANE3_PCS_SAMP_16B                                   ,
        CP_LANE3_PCS_FARLP_PWR_REDUCTION                                         =>         CP_LANE3_PCS_FARLP_PWR_REDUCTION                        ,
        CP_LANE3_PCS_COMMA_REG0                                                  =>         CP_LANE3_PCS_COMMA_REG0                                 ,
        CP_LANE3_PCS_COMMA_MASK                                                  =>         CP_LANE3_PCS_COMMA_MASK                                 ,
        CP_LANE3_PCS_CEB_MODE                                                    =>         CP_LANE3_PCS_CEB_MODE                                   ,
        CP_LANE3_PCS_CTC_MODE                                                    =>         CP_LANE3_PCS_CTC_MODE                                   ,
        CP_LANE3_PCS_A_REG                                                       =>         CP_LANE3_PCS_A_REG                                      ,
        CP_LANE3_PCS_GE_AUTO_EN                                                  =>         CP_LANE3_PCS_GE_AUTO_EN                                 ,
        CP_LANE3_PCS_SKIP_REG0                                                   =>         CP_LANE3_PCS_SKIP_REG0                                  ,
        CP_LANE3_PCS_SKIP_REG1                                                   =>         CP_LANE3_PCS_SKIP_REG1                                  ,
        CP_LANE3_PCS_SKIP_REG2                                                   =>         CP_LANE3_PCS_SKIP_REG2                                  ,
        CP_LANE3_PCS_SKIP_REG3                                                   =>         CP_LANE3_PCS_SKIP_REG3                                  ,
        CP_LANE3_PCS_DEC_DUAL                                                    =>         CP_LANE3_PCS_DEC_DUAL                                   ,
        CP_LANE3_PCS_SPLIT                                                       =>         CP_LANE3_PCS_SPLIT                                      ,
        CP_LANE3_PCS_FIFOFLAG_CTC                                                =>         CP_LANE3_PCS_FIFOFLAG_CTC                               ,
        CP_LANE3_PCS_COMMA_DET_MODE                                              =>         CP_LANE3_PCS_COMMA_DET_MODE                             ,
        CP_LANE3_PCS_ERRDETECT_SILENCE                                           =>         CP_LANE3_PCS_ERRDETECT_SILENCE                          ,
        CP_LANE3_PCS_PMA_RCLK_POLINV                                             =>         CP_LANE3_PCS_PMA_RCLK_POLINV                            ,
        CP_LANE3_PCS_PCS_RCLK_SEL                                                =>         CP_LANE3_PCS_PCS_RCLK_SEL                               ,
        CP_LANE3_PCS_CB_RCLK_SEL                                                 =>         CP_LANE3_PCS_CB_RCLK_SEL                                ,
        CP_LANE3_PCS_AFTER_CTC_RCLK_SEL                                          =>         CP_LANE3_PCS_AFTER_CTC_RCLK_SEL                         ,
        CP_LANE3_PCS_RCLK_POLINV                                                 =>         CP_LANE3_PCS_RCLK_POLINV                                ,
        CP_LANE3_PCS_BRIDGE_RCLK_SEL                                             =>         CP_LANE3_PCS_BRIDGE_RCLK_SEL                            ,
        CP_LANE3_PCS_PCS_RCLK_EN                                                 =>         CP_LANE3_PCS_PCS_RCLK_EN                                ,
        CP_LANE3_PCS_CB_RCLK_EN                                                  =>         CP_LANE3_PCS_CB_RCLK_EN                                 ,
        CP_LANE3_PCS_AFTER_CTC_RCLK_EN                                           =>         CP_LANE3_PCS_AFTER_CTC_RCLK_EN                          ,
        CP_LANE3_PCS_AFTER_CTC_RCLK_EN_GB                                        =>         CP_LANE3_PCS_AFTER_CTC_RCLK_EN_GB                       ,
        CP_LANE3_PCS_PCS_RX_RSTN                                                 =>         CP_LANE3_PCS_PCS_RX_RSTN                                ,
        CP_LANE3_PCS_PCIE_SLAVE                                                  =>         CP_LANE3_PCS_PCIE_SLAVE                                 ,
        CP_LANE3_PCS_RX_64B66B_67B                                               =>         CP_LANE3_PCS_RX_64B66B_67B                              ,
        CP_LANE3_PCS_RX_BRIDGE_CLK_POLINV                                        =>         CP_LANE3_PCS_RX_BRIDGE_CLK_POLINV                       ,
        CP_LANE3_PCS_PCS_CB_RSTN                                                 =>         CP_LANE3_PCS_PCS_CB_RSTN                                ,
        CP_LANE3_PCS_TX_BRIDGE_GEAR_SEL                                          =>         CP_LANE3_PCS_TX_BRIDGE_GEAR_SEL                         ,
        CP_LANE3_PCS_TX_BYPASS_BRIDGE_UINT                                       =>         CP_LANE3_PCS_TX_BYPASS_BRIDGE_UINT                      ,
        CP_LANE3_PCS_TX_BYPASS_BRIDGE_FIFO                                       =>         CP_LANE3_PCS_TX_BYPASS_BRIDGE_FIFO                      ,
        CP_LANE3_PCS_TX_BYPASS_GEAR                                              =>         CP_LANE3_PCS_TX_BYPASS_GEAR                             ,
        CP_LANE3_PCS_TX_BYPASS_ENC                                               =>         CP_LANE3_PCS_TX_BYPASS_ENC                              ,
        CP_LANE3_PCS_TX_BYPASS_BIT_SLIP                                          =>         CP_LANE3_PCS_TX_BYPASS_BIT_SLIP                         ,
        CP_LANE3_PCS_TX_GEAR_SPLIT                                               =>         CP_LANE3_PCS_TX_GEAR_SPLIT                              ,
        CP_LANE3_PCS_TX_DRIVE_REG_MODE                                           =>         CP_LANE3_PCS_TX_DRIVE_REG_MODE                          ,
        CP_LANE3_PCS_TX_BIT_SLIP_CYCLES                                          =>         CP_LANE3_PCS_TX_BIT_SLIP_CYCLES                         ,
        CP_LANE3_PCS_INT_TX_MASK_0                                               =>         CP_LANE3_PCS_INT_TX_MASK_0                              ,
        CP_LANE3_PCS_INT_TX_MASK_1                                               =>         CP_LANE3_PCS_INT_TX_MASK_1                              ,
        CP_LANE3_PCS_INT_TX_MASK_2                                               =>         CP_LANE3_PCS_INT_TX_MASK_2                              ,
        CP_LANE3_PCS_INT_TX_CLR_0                                                =>         CP_LANE3_PCS_INT_TX_CLR_0                               ,
        CP_LANE3_PCS_INT_TX_CLR_1                                                =>         CP_LANE3_PCS_INT_TX_CLR_1                               ,
        CP_LANE3_PCS_INT_TX_CLR_2                                                =>         CP_LANE3_PCS_INT_TX_CLR_2                               ,
        CP_LANE3_PCS_TX_PMA_TCLK_POLINV                                          =>         CP_LANE3_PCS_TX_PMA_TCLK_POLINV                         ,
        CP_LANE3_PCS_TX_PCS_CLK_EN_SEL                                           =>         CP_LANE3_PCS_TX_PCS_CLK_EN_SEL                          ,
        CP_LANE3_PCS_TX_BRIDGE_TCLK_SEL                                          =>         CP_LANE3_PCS_TX_BRIDGE_TCLK_SEL                         ,
        CP_LANE3_PCS_TX_TCLK_POLINV                                              =>         CP_LANE3_PCS_TX_TCLK_POLINV                             ,
        CP_LANE3_PCS_PCS_TCLK_SEL                                                =>         CP_LANE3_PCS_PCS_TCLK_SEL                               ,
        CP_LANE3_PCS_TX_PCS_TX_RSTN                                              =>         CP_LANE3_PCS_TX_PCS_TX_RSTN                             ,
        CP_LANE3_PCS_TX_SLAVE                                                    =>         CP_LANE3_PCS_TX_SLAVE                                   ,
        CP_LANE3_PCS_TX_GEAR_CLK_EN_SEL                                          =>         CP_LANE3_PCS_TX_GEAR_CLK_EN_SEL                         ,
        CP_LANE3_PCS_DATA_WIDTH_MODE                                             =>         CP_LANE3_PCS_DATA_WIDTH_MODE                            ,
        CP_LANE3_PCS_TX_64B66B_67B                                               =>         CP_LANE3_PCS_TX_64B66B_67B                              ,
        CP_LANE3_PCS_GEAR_TCLK_SEL                                               =>         CP_LANE3_PCS_GEAR_TCLK_SEL                              ,
        CP_LANE3_PCS_TX_TCLK2FABRIC_SEL                                          =>         CP_LANE3_PCS_TX_TCLK2FABRIC_SEL                         ,
        CP_LANE3_PCS_TX_OUTZZ                                                    =>         CP_LANE3_PCS_TX_OUTZZ                                   ,
        CP_LANE3_PCS_ENC_DUAL                                                    =>         CP_LANE3_PCS_ENC_DUAL                                   ,
        CP_LANE3_PCS_TX_BITSLIP_DATA_MODE                                        =>         CP_LANE3_PCS_TX_BITSLIP_DATA_MODE                       ,
        CP_LANE3_PCS_TX_BRIDGE_CLK_POLINV                                        =>         CP_LANE3_PCS_TX_BRIDGE_CLK_POLINV                       ,
        CP_LANE3_PCS_COMMA_REG1                                                  =>         CP_LANE3_PCS_COMMA_REG1                                 ,
        CP_LANE3_PCS_RAPID_IMAX                                                  =>         CP_LANE3_PCS_RAPID_IMAX                                 ,
        CP_LANE3_PCS_RAPID_VMIN_1                                                =>         CP_LANE3_PCS_RAPID_VMIN_1                               ,
        CP_LANE3_PCS_RAPID_VMIN_2                                                =>         CP_LANE3_PCS_RAPID_VMIN_2                               ,
        CP_LANE3_PCS_RX_PRBS_MODE                                                =>         CP_LANE3_PCS_RX_PRBS_MODE                               ,
        CP_LANE3_PCS_RX_ERRCNT_CLR                                               =>         CP_LANE3_PCS_RX_ERRCNT_CLR                              ,
        CP_LANE3_PCS_PRBS_ERR_LPBK                                               =>         CP_LANE3_PCS_PRBS_ERR_LPBK                              ,
        CP_LANE3_PCS_TX_PRBS_MODE                                                =>         CP_LANE3_PCS_TX_PRBS_MODE                               ,
        CP_LANE3_PCS_TX_INSERT_ER                                                =>         CP_LANE3_PCS_TX_INSERT_ER                               ,
        CP_LANE3_PCS_ENABLE_PRBS_GEN                                             =>         CP_LANE3_PCS_ENABLE_PRBS_GEN                            ,
        CP_LANE3_PCS_DEFAULT_RADDR                                               =>         CP_LANE3_PCS_DEFAULT_RADDR                              ,
        CP_LANE3_PCS_MASTER_CHECK_OFFSET                                         =>         CP_LANE3_PCS_MASTER_CHECK_OFFSET                        ,
        CP_LANE3_PCS_DELAY_SET                                                   =>         CP_LANE3_PCS_DELAY_SET                                  ,
        CP_LANE3_PCS_SEACH_OFFSET                                                =>         CP_LANE3_PCS_SEACH_OFFSET                               ,
        CP_LANE3_PCS_CEB_RAPIDLS_MMAX                                            =>         CP_LANE3_PCS_CEB_RAPIDLS_MMAX                           ,
        CP_LANE3_PCS_CTC_AFULL                                                   =>         CP_LANE3_PCS_CTC_AFULL                                  ,
        CP_LANE3_PCS_CTC_AEMPTY                                                  =>         CP_LANE3_PCS_CTC_AEMPTY                                 ,
        CP_LANE3_PCS_CTC_CONTI_SKP_SET                                           =>         CP_LANE3_PCS_CTC_CONTI_SKP_SET                          ,
        CP_LANE3_PCS_FAR_LOOP                                                    =>         CP_LANE3_PCS_FAR_LOOP                                   ,
        CP_LANE3_PCS_NEAR_LOOP                                                   =>         CP_LANE3_PCS_NEAR_LOOP                                  ,
        CP_LANE3_PCS_PMA_TX2RX_PLOOP_EN                                          =>         CP_LANE3_PCS_PMA_TX2RX_PLOOP_EN                         ,
        CP_LANE3_PCS_PMA_TX2RX_SLOOP_EN                                          =>         CP_LANE3_PCS_PMA_TX2RX_SLOOP_EN                         ,
        CP_LANE3_PCS_PMA_RX2TX_PLOOP_EN                                          =>         CP_LANE3_PCS_PMA_RX2TX_PLOOP_EN                         ,
        CP_LANE3_PCS_INT_RX_MASK_0                                               =>         CP_LANE3_PCS_INT_RX_MASK_0                              ,
        CP_LANE3_PCS_INT_RX_MASK_1                                               =>         CP_LANE3_PCS_INT_RX_MASK_1                              ,
        CP_LANE3_PCS_INT_RX_MASK_2                                               =>         CP_LANE3_PCS_INT_RX_MASK_2                              ,
        CP_LANE3_PCS_INT_RX_MASK_3                                               =>         CP_LANE3_PCS_INT_RX_MASK_3                              ,
        CP_LANE3_PCS_INT_RX_MASK_4                                               =>         CP_LANE3_PCS_INT_RX_MASK_4                              ,
        CP_LANE3_PCS_INT_RX_MASK_5                                               =>         CP_LANE3_PCS_INT_RX_MASK_5                              ,
        CP_LANE3_PCS_INT_RX_MASK_6                                               =>         CP_LANE3_PCS_INT_RX_MASK_6                              ,
        CP_LANE3_PCS_INT_RX_MASK_7                                               =>         CP_LANE3_PCS_INT_RX_MASK_7                              ,
        CP_LANE3_PCS_INT_RX_CLR_0                                                =>         CP_LANE3_PCS_INT_RX_CLR_0                               ,
        CP_LANE3_PCS_INT_RX_CLR_1                                                =>         CP_LANE3_PCS_INT_RX_CLR_1                               ,
        CP_LANE3_PCS_INT_RX_CLR_2                                                =>         CP_LANE3_PCS_INT_RX_CLR_2                               ,
        CP_LANE3_PCS_INT_RX_CLR_3                                                =>         CP_LANE3_PCS_INT_RX_CLR_3                               ,
        CP_LANE3_PCS_INT_RX_CLR_4                                                =>         CP_LANE3_PCS_INT_RX_CLR_4                               ,
        CP_LANE3_PCS_INT_RX_CLR_5                                                =>         CP_LANE3_PCS_INT_RX_CLR_5                               ,
        CP_LANE3_PCS_INT_RX_CLR_6                                                =>         CP_LANE3_PCS_INT_RX_CLR_6                               ,
        CP_LANE3_PCS_INT_RX_CLR_7                                                =>         CP_LANE3_PCS_INT_RX_CLR_7                               ,
        CP_LANE3_PCS_CA_RSTN_RX                                                  =>         CP_LANE3_PCS_CA_RSTN_RX                                 ,
        CP_LANE3_PCS_CA_DYN_DLY_EN_RX                                            =>         CP_LANE3_PCS_CA_DYN_DLY_EN_RX                           ,
        CP_LANE3_PCS_CA_DYN_DLY_SEL_RX                                           =>         CP_LANE3_PCS_CA_DYN_DLY_SEL_RX                          ,
        CP_LANE3_PCS_CA_RX                                                       =>         CP_LANE3_PCS_CA_RX                                      ,
        CP_LANE3_PCS_CA_RSTN_TX                                                  =>         CP_LANE3_PCS_CA_RSTN_TX                                 ,
        CP_LANE3_PCS_CA_DYN_DLY_EN_TX                                            =>         CP_LANE3_PCS_CA_DYN_DLY_EN_TX                           ,
        CP_LANE3_PCS_CA_DYN_DLY_SEL_TX                                           =>         CP_LANE3_PCS_CA_DYN_DLY_SEL_TX                          ,
        CP_LANE3_PCS_CA_TX                                                       =>         CP_LANE3_PCS_CA_TX                                      ,
        CP_LANE3_PCS_RXPRBS_PWR_REDUCTION                                        =>         CP_LANE3_PCS_RXPRBS_PWR_REDUCTION                       ,
        CP_LANE3_PCS_WDALIGN_PWR_REDUCTION                                       =>         CP_LANE3_PCS_WDALIGN_PWR_REDUCTION                      ,
        CP_LANE3_PCS_RXDEC_PWR_REDUCTION                                         =>         CP_LANE3_PCS_RXDEC_PWR_REDUCTION                        ,
        CP_LANE3_PCS_RXCB_PWR_REDUCTION                                          =>         CP_LANE3_PCS_RXCB_PWR_REDUCTION                         ,
        CP_LANE3_PCS_RXCTC_PWR_REDUCTION                                         =>         CP_LANE3_PCS_RXCTC_PWR_REDUCTION                        ,
        CP_LANE3_PCS_RXGEAR_PWR_REDUCTION                                        =>         CP_LANE3_PCS_RXGEAR_PWR_REDUCTION                       ,
        CP_LANE3_PCS_RXBRG_PWR_REDUCTION                                         =>         CP_LANE3_PCS_RXBRG_PWR_REDUCTION                        ,
        CP_LANE3_PCS_RXTEST_PWR_REDUCTION                                        =>         CP_LANE3_PCS_RXTEST_PWR_REDUCTION                       ,
        CP_LANE3_PCS_TXBRG_PWR_REDUCTION                                        =>         CP_LANE3_PCS_TXBRG_PWR_REDUCTION                       ,
        CP_LANE3_PCS_TXGEAR_PWR_REDUCTION                                       =>         CP_LANE3_PCS_TXGEAR_PWR_REDUCTION                      ,
        CP_LANE3_PCS_TXENC_PWR_REDUCTION                                        =>         CP_LANE3_PCS_TXENC_PWR_REDUCTION                       ,
        CP_LANE3_PCS_TXBSLP_PWR_REDUCTION                                       =>         CP_LANE3_PCS_TXBSLP_PWR_REDUCTION                      ,
        CP_LANE3_PCS_TXPRBS_PWR_REDUCTION                                       =>         CP_LANE3_PCS_TXPRBS_PWR_REDUCTION                      ,
        CP_LANE3_PMA_REG_RX_PD                                                   =>         CP_LANE3_PMA_REG_RX_PD                                  ,
        CP_LANE3_PMA_REG_RX_PD_EN                                                =>         CP_LANE3_PMA_REG_RX_PD_EN                               ,
        CP_LANE3_PMA_REG_RX_RESERVED_2                                           =>         CP_LANE3_PMA_REG_RX_RESERVED_2                          ,
        CP_LANE3_PMA_REG_RX_RESERVED_3                                           =>         CP_LANE3_PMA_REG_RX_RESERVED_3                          ,
        CP_LANE3_PMA_REG_RX_DATAPATH_PD                                          =>         CP_LANE3_PMA_REG_RX_DATAPATH_PD                         ,
        CP_LANE3_PMA_REG_RX_DATAPATH_PD_EN                                       =>         CP_LANE3_PMA_REG_RX_DATAPATH_PD_EN                      ,
        CP_LANE3_PMA_REG_RX_SIGDET_PD                                            =>         CP_LANE3_PMA_REG_RX_SIGDET_PD                           ,
        CP_LANE3_PMA_REG_RX_SIGDET_PD_EN                                         =>         CP_LANE3_PMA_REG_RX_SIGDET_PD_EN                        ,
        CP_LANE3_PMA_REG_RX_DCC_RST_N                                            =>         CP_LANE3_PMA_REG_RX_DCC_RST_N                           ,
        CP_LANE3_PMA_REG_RX_DCC_RST_N_EN                                         =>         CP_LANE3_PMA_REG_RX_DCC_RST_N_EN                        ,
        CP_LANE3_PMA_REG_RX_CDR_RST_N                                            =>         CP_LANE3_PMA_REG_RX_CDR_RST_N                           ,
        CP_LANE3_PMA_REG_RX_CDR_RST_N_EN                                         =>         CP_LANE3_PMA_REG_RX_CDR_RST_N_EN                        ,
        CP_LANE3_PMA_REG_RX_SIGDET_RST_N                                         =>         CP_LANE3_PMA_REG_RX_SIGDET_RST_N                        ,
        CP_LANE3_PMA_REG_RX_SIGDET_RST_N_EN                                      =>         CP_LANE3_PMA_REG_RX_SIGDET_RST_N_EN                     ,
        CP_LANE3_PMA_REG_RXPCLK_SLIP                                             =>         CP_LANE3_PMA_REG_RXPCLK_SLIP                            ,
        CP_LANE3_PMA_REG_RXPCLK_SLIP_OW                                          =>         CP_LANE3_PMA_REG_RXPCLK_SLIP_OW                         ,
        CP_LANE3_PMA_REG_RX_PCLKSWITCH_RST_N                                     =>         CP_LANE3_PMA_REG_RX_PCLKSWITCH_RST_N                    ,
        CP_LANE3_PMA_REG_RX_PCLKSWITCH_RST_N_EN                                  =>         CP_LANE3_PMA_REG_RX_PCLKSWITCH_RST_N_EN                 ,
        CP_LANE3_PMA_REG_RX_PCLKSWITCH                                           =>         CP_LANE3_PMA_REG_RX_PCLKSWITCH                          ,
        CP_LANE3_PMA_REG_RX_PCLKSWITCH_EN                                        =>         CP_LANE3_PMA_REG_RX_PCLKSWITCH_EN                       ,
        CP_LANE3_PMA_REG_RX_HIGHZ                                                =>         CP_LANE3_PMA_REG_RX_HIGHZ                               ,
        CP_LANE3_PMA_REG_RX_HIGHZ_EN                                             =>         CP_LANE3_PMA_REG_RX_HIGHZ_EN                            ,
        CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW                                    =>         CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW                   ,
        CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                                 =>         CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                ,
        CP_LANE3_PMA_REG_RX_PD_BIAS_RX                                           =>         CP_LANE3_PMA_REG_RX_PD_BIAS_RX                          ,
        CP_LANE3_PMA_REG_RX_PD_BIAS_RX_OW                                        =>         CP_LANE3_PMA_REG_RX_PD_BIAS_RX_OW                       ,
        CP_LANE3_PMA_REG_RX_RESET_N                                              =>         CP_LANE3_PMA_REG_RX_RESET_N                             ,
        CP_LANE3_PMA_REG_RX_RESET_N_OW                                           =>         CP_LANE3_PMA_REG_RX_RESET_N_OW                          ,
        CP_LANE3_PMA_REG_RX_RESERVED_29_28                                       =>         CP_LANE3_PMA_REG_RX_RESERVED_29_28                      ,
        CP_LANE3_PMA_REG_RX_BUSWIDTH                                             =>         CP_LANE3_PMA_REG_RX_BUSWIDTH                            ,
        CP_LANE3_PMA_REG_RX_BUSWIDTH_EN                                          =>         CP_LANE3_PMA_REG_RX_BUSWIDTH_EN                         ,
        CP_LANE3_PMA_REG_RX_RATE                                                 =>         CP_LANE3_PMA_REG_RX_RATE                                ,
        CP_LANE3_PMA_REG_RX_RESERVED_36                                          =>         CP_LANE3_PMA_REG_RX_RESERVED_36                         ,
        CP_LANE3_PMA_REG_RX_RATE_EN                                              =>         CP_LANE3_PMA_REG_RX_RATE_EN                             ,
        CP_LANE3_PMA_REG_RX_RES_TRIM                                             =>         CP_LANE3_PMA_REG_RX_RES_TRIM                            ,
        CP_LANE3_PMA_REG_RX_RESERVED_44                                          =>         CP_LANE3_PMA_REG_RX_RESERVED_44                         ,
        CP_LANE3_PMA_REG_RX_RESERVED_45                                          =>         CP_LANE3_PMA_REG_RX_RESERVED_45                         ,
        CP_LANE3_PMA_REG_RX_SIGDET_STATUS_EN                                     =>         CP_LANE3_PMA_REG_RX_SIGDET_STATUS_EN                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_48_47                                       =>         CP_LANE3_PMA_REG_RX_RESERVED_48_47                      ,
        CP_LANE3_PMA_REG_RX_ICTRL_SIGDET                                         =>         CP_LANE3_PMA_REG_RX_ICTRL_SIGDET                        ,
        CP_LANE3_PMA_REG_CDR_READY_THD                                           =>         CP_LANE3_PMA_REG_CDR_READY_THD                          ,
        CP_LANE3_PMA_REG_RX_RESERVED_65                                          =>         CP_LANE3_PMA_REG_RX_RESERVED_65                         ,
        CP_LANE3_PMA_REG_RX_PCLK_EDGE_SEL                                        =>         CP_LANE3_PMA_REG_RX_PCLK_EDGE_SEL                       ,
        CP_LANE3_PMA_REG_RX_PIBUF_IC                                             =>         CP_LANE3_PMA_REG_RX_PIBUF_IC                            ,
        CP_LANE3_PMA_REG_RX_RESERVED_69                                          =>         CP_LANE3_PMA_REG_RX_RESERVED_69                         ,
        CP_LANE3_PMA_REG_RX_DCC_IC_RX                                            =>         CP_LANE3_PMA_REG_RX_DCC_IC_RX                           ,
        CP_LANE3_PMA_REG_CDR_READY_CHECK_CTRL                                    =>         CP_LANE3_PMA_REG_CDR_READY_CHECK_CTRL                   ,
        CP_LANE3_PMA_REG_RX_ICTRL_TRX                                            =>         CP_LANE3_PMA_REG_RX_ICTRL_TRX                           ,
        CP_LANE3_PMA_REG_RX_RESERVED_77_76                                       =>         CP_LANE3_PMA_REG_RX_RESERVED_77_76                      ,
        CP_LANE3_PMA_REG_RX_RESERVED_79_78                                       =>         CP_LANE3_PMA_REG_RX_RESERVED_79_78                      ,
        CP_LANE3_PMA_REG_RX_RESERVED_81_80                                       =>         CP_LANE3_PMA_REG_RX_RESERVED_81_80                      ,
        CP_LANE3_PMA_REG_RX_ICTRL_PIBUF                                          =>         CP_LANE3_PMA_REG_RX_ICTRL_PIBUF                         ,
        CP_LANE3_PMA_REG_RX_ICTRL_PI                                             =>         CP_LANE3_PMA_REG_RX_ICTRL_PI                            ,
        CP_LANE3_PMA_REG_RX_ICTRL_DCC                                            =>         CP_LANE3_PMA_REG_RX_ICTRL_DCC                           ,
        CP_LANE3_PMA_REG_RX_RESERVED_89_88                                       =>         CP_LANE3_PMA_REG_RX_RESERVED_89_88                      ,
        CP_LANE3_PMA_REG_TX_RATE                                                 =>         CP_LANE3_PMA_REG_TX_RATE                                ,
        CP_LANE3_PMA_REG_RX_RESERVED_92                                          =>         CP_LANE3_PMA_REG_RX_RESERVED_92                         ,
        CP_LANE3_PMA_REG_TX_RATE_EN                                              =>         CP_LANE3_PMA_REG_TX_RATE_EN                             ,
        CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N                                    =>         CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N                   ,
        CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                                 =>         CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                ,
        CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_EN                                       =>         CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_EN                      ,
        CP_LANE3_PMA_REG_TXCLK_SEL                                               =>         CP_LANE3_PMA_REG_TXCLK_SEL                              ,
        CP_LANE3_PMA_REG_RX_DATA_POLARITY                                        =>         CP_LANE3_PMA_REG_RX_DATA_POLARITY                       ,
        CP_LANE3_PMA_REG_RX_ERR_INSERT                                           =>         CP_LANE3_PMA_REG_RX_ERR_INSERT                          ,
        CP_LANE3_PMA_REG_UDP_CHK_EN                                              =>         CP_LANE3_PMA_REG_UDP_CHK_EN                             ,
        CP_LANE3_PMA_REG_PRBS_SEL                                                =>         CP_LANE3_PMA_REG_PRBS_SEL                               ,
        CP_LANE3_PMA_REG_PRBS_CHK_EN                                             =>         CP_LANE3_PMA_REG_PRBS_CHK_EN                            ,
        CP_LANE3_PMA_REG_PRBS_CHK_WIDTH_SEL                                      =>         CP_LANE3_PMA_REG_PRBS_CHK_WIDTH_SEL                     ,
        CP_LANE3_PMA_REG_BIST_CHK_PAT_SEL                                        =>         CP_LANE3_PMA_REG_BIST_CHK_PAT_SEL                       ,
        CP_LANE3_PMA_REG_LOAD_ERR_CNT                                            =>         CP_LANE3_PMA_REG_LOAD_ERR_CNT                           ,
        CP_LANE3_PMA_REG_CHK_COUNTER_EN                                          =>         CP_LANE3_PMA_REG_CHK_COUNTER_EN                         ,
        CP_LANE3_PMA_REG_CDR_PROP_GAIN                                           =>         CP_LANE3_PMA_REG_CDR_PROP_GAIN                          ,
        CP_LANE3_PMA_REG_CDR_PROP_TURBO_GAIN                                     =>         CP_LANE3_PMA_REG_CDR_PROP_TURBO_GAIN                    ,
        CP_LANE3_PMA_REG_CDR_INT_GAIN                                            =>         CP_LANE3_PMA_REG_CDR_INT_GAIN                           ,
        CP_LANE3_PMA_REG_CDR_INT_TURBO_GAIN                                      =>         CP_LANE3_PMA_REG_CDR_INT_TURBO_GAIN                     ,
        CP_LANE3_PMA_REG_CDR_INT_SAT_MAX                                         =>         CP_LANE3_PMA_REG_CDR_INT_SAT_MAX                        ,
        CP_LANE3_PMA_REG_CDR_INT_SAT_MIN                                         =>         CP_LANE3_PMA_REG_CDR_INT_SAT_MIN                        ,
        CP_LANE3_PMA_REG_CDR_INT_RST                                             =>         CP_LANE3_PMA_REG_CDR_INT_RST                            ,
        CP_LANE3_PMA_REG_CDR_INT_RST_OW                                          =>         CP_LANE3_PMA_REG_CDR_INT_RST_OW                         ,
        CP_LANE3_PMA_REG_CDR_PROP_RST                                            =>         CP_LANE3_PMA_REG_CDR_PROP_RST                           ,
        CP_LANE3_PMA_REG_CDR_PROP_RST_OW                                         =>         CP_LANE3_PMA_REG_CDR_PROP_RST_OW                        ,
        CP_LANE3_PMA_REG_CDR_LOCK_RST                                            =>         CP_LANE3_PMA_REG_CDR_LOCK_RST                           ,
        CP_LANE3_PMA_REG_CDR_LOCK_RST_OW                                         =>         CP_LANE3_PMA_REG_CDR_LOCK_RST_OW                        ,
        CP_LANE3_PMA_REG_CDR_RX_PI_FORCE_SEL                                     =>         CP_LANE3_PMA_REG_CDR_RX_PI_FORCE_SEL                    ,
        CP_LANE3_PMA_REG_CDR_RX_PI_FORCE_D                                       =>         CP_LANE3_PMA_REG_CDR_RX_PI_FORCE_D                      ,
        CP_LANE3_PMA_REG_CDR_LOCK_TIMER                                          =>         CP_LANE3_PMA_REG_CDR_LOCK_TIMER                         ,
        CP_LANE3_PMA_REG_CDR_TURBO_MODE_TIMER                                    =>         CP_LANE3_PMA_REG_CDR_TURBO_MODE_TIMER                   ,
        CP_LANE3_PMA_REG_CDR_LOCK_VAL                                            =>         CP_LANE3_PMA_REG_CDR_LOCK_VAL                           ,
        CP_LANE3_PMA_REG_CDR_LOCK_OW                                             =>         CP_LANE3_PMA_REG_CDR_LOCK_OW                            ,
        CP_LANE3_PMA_REG_CDR_INT_SAT_DET_EN                                      =>         CP_LANE3_PMA_REG_CDR_INT_SAT_DET_EN                     ,
        CP_LANE3_PMA_REG_CDR_SAT_AUTO_DIS                                        =>         CP_LANE3_PMA_REG_CDR_SAT_AUTO_DIS                       ,
        CP_LANE3_PMA_REG_CDR_GAIN_AUTO                                           =>         CP_LANE3_PMA_REG_CDR_GAIN_AUTO                          ,
        CP_LANE3_PMA_REG_CDR_TURBO_GAIN_AUTO                                     =>         CP_LANE3_PMA_REG_CDR_TURBO_GAIN_AUTO                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_171_167                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_171_167                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_175_172                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_175_172                    ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_EN                                   =>         CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_EN                  ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                             =>         CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN            ,
        CP_LANE3_PMA_REG_CDR_PI_CTRL_RST                                         =>         CP_LANE3_PMA_REG_CDR_PI_CTRL_RST                        ,
        CP_LANE3_PMA_REG_CDR_PI_CTRL_RST_OW                                      =>         CP_LANE3_PMA_REG_CDR_PI_CTRL_RST_OW                     ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_RST                                         =>         CP_LANE3_PMA_REG_CDR_SAT_DET_RST                        ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_RST_OW                                      =>         CP_LANE3_PMA_REG_CDR_SAT_DET_RST_OW                     ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_STICKY_RST                                  =>         CP_LANE3_PMA_REG_CDR_SAT_DET_STICKY_RST                 ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                               =>         CP_LANE3_PMA_REG_CDR_SAT_DET_STICKY_RST_OW              ,
        CP_LANE3_PMA_REG_CDR_SIGDET_STATUS_DIS                                   =>         CP_LANE3_PMA_REG_CDR_SIGDET_STATUS_DIS                  ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_TIMER                                       =>         CP_LANE3_PMA_REG_CDR_SAT_DET_TIMER                      ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_VAL                                  =>         CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_VAL                 ,
        CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_OW                                   =>         CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_OW                  ,
        CP_LANE3_PMA_REG_CDR_TURBO_MODE_EN                                       =>         CP_LANE3_PMA_REG_CDR_TURBO_MODE_EN                      ,
        CP_LANE3_PMA_REG_RX_RESERVED_190                                         =>         CP_LANE3_PMA_REG_RX_RESERVED_190                        ,
        CP_LANE3_PMA_REG_RX_RESERVED_193_191                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_193_191                    ,
        CP_LANE3_PMA_REG_CDR_STATUS_FIFO_EN                                      =>         CP_LANE3_PMA_REG_CDR_STATUS_FIFO_EN                     ,
        CP_LANE3_PMA_REG_PMA_TEST_SEL                                            =>         CP_LANE3_PMA_REG_PMA_TEST_SEL                           ,
        CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MIN                                     =>         CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MIN                    ,
        CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MAX                                     =>         CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MAX                    ,
        CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MIN                                     =>         CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MIN                    ,
        CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MAX                                     =>         CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MAX                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_227_226                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_227_226                    ,
        CP_LANE3_PMA_REG_COMWAKE_STATUS_CLEAR                                    =>         CP_LANE3_PMA_REG_COMWAKE_STATUS_CLEAR                   ,
        CP_LANE3_PMA_REG_COMINIT_STATUS_CLEAR                                    =>         CP_LANE3_PMA_REG_COMINIT_STATUS_CLEAR                   ,
        CP_LANE3_PMA_REG_RX_SYNC_RST_N_EN                                        =>         CP_LANE3_PMA_REG_RX_SYNC_RST_N_EN                       ,
        CP_LANE3_PMA_REG_RX_SYNC_RST_N                                           =>         CP_LANE3_PMA_REG_RX_SYNC_RST_N                          ,
        CP_LANE3_PMA_REG_RX_RESERVED_233_232                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_233_232                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_235_234                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_235_234                    ,
        CP_LANE3_PMA_REG_RX_SATA_COMINIT_OW                                      =>         CP_LANE3_PMA_REG_RX_SATA_COMINIT_OW                     ,
        CP_LANE3_PMA_REG_RX_SATA_COMINIT                                         =>         CP_LANE3_PMA_REG_RX_SATA_COMINIT                        ,
        CP_LANE3_PMA_REG_RX_SATA_COMWAKE_OW                                      =>         CP_LANE3_PMA_REG_RX_SATA_COMWAKE_OW                     ,
        CP_LANE3_PMA_REG_RX_SATA_COMWAKE                                         =>         CP_LANE3_PMA_REG_RX_SATA_COMWAKE                        ,
        CP_LANE3_PMA_REG_RX_RESERVED_241_240                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_241_240                    ,
        CP_LANE3_PMA_REG_RX_DCC_DISABLE                                          =>         CP_LANE3_PMA_REG_RX_DCC_DISABLE                         ,
        CP_LANE3_PMA_REG_RX_RESERVED_243                                         =>         CP_LANE3_PMA_REG_RX_RESERVED_243                        ,
        CP_LANE3_PMA_REG_RX_SLIP_SEL_EN                                          =>         CP_LANE3_PMA_REG_RX_SLIP_SEL_EN                         ,
        CP_LANE3_PMA_REG_RX_SLIP_SEL                                             =>         CP_LANE3_PMA_REG_RX_SLIP_SEL                            ,
        CP_LANE3_PMA_REG_RX_SLIP_EN                                              =>         CP_LANE3_PMA_REG_RX_SLIP_EN                             ,
        CP_LANE3_PMA_REG_RX_SIGDET_STATUS_SEL                                    =>         CP_LANE3_PMA_REG_RX_SIGDET_STATUS_SEL                   ,
        CP_LANE3_PMA_REG_RX_SIGDET_FSM_RST_N                                     =>         CP_LANE3_PMA_REG_RX_SIGDET_FSM_RST_N                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_254                                         =>         CP_LANE3_PMA_REG_RX_RESERVED_254                        ,
        CP_LANE3_PMA_REG_RX_SIGDET_STATUS                                        =>         CP_LANE3_PMA_REG_RX_SIGDET_STATUS                       ,
        CP_LANE3_PMA_REG_RX_SIGDET_VTH                                           =>         CP_LANE3_PMA_REG_RX_SIGDET_VTH                          ,
        CP_LANE3_PMA_REG_RX_SIGDET_GRM                                           =>         CP_LANE3_PMA_REG_RX_SIGDET_GRM                          ,
        CP_LANE3_PMA_REG_RX_SIGDET_PULSE_EXT                                     =>         CP_LANE3_PMA_REG_RX_SIGDET_PULSE_EXT                    ,
        CP_LANE3_PMA_REG_RX_SIGDET_CH2_SEL                                       =>         CP_LANE3_PMA_REG_RX_SIGDET_CH2_SEL                      ,
        CP_LANE3_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                                =>         CP_LANE3_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW               ,
        CP_LANE3_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                                 =>         CP_LANE3_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                ,
        CP_LANE3_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING                           =>         CP_LANE3_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING          ,
        CP_LANE3_PMA_REG_SLIP_FIFO_INV_EN                                        =>         CP_LANE3_PMA_REG_SLIP_FIFO_INV_EN                       ,
        CP_LANE3_PMA_REG_SLIP_FIFO_INV                                           =>         CP_LANE3_PMA_REG_SLIP_FIFO_INV                          ,
        CP_LANE3_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                             =>         CP_LANE3_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL            ,
        CP_LANE3_PMA_REG_RX_SIGDET_4OOB_DET_SEL                                  =>         CP_LANE3_PMA_REG_RX_SIGDET_4OOB_DET_SEL                 ,
        CP_LANE3_PMA_REG_RX_RESERVED_285_283                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_285_283                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_286                                         =>         CP_LANE3_PMA_REG_RX_RESERVED_286                        ,
        CP_LANE3_PMA_REG_RX_SIGDET_IC_I                                          =>         CP_LANE3_PMA_REG_RX_SIGDET_IC_I                         ,
        CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                              =>         CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW             ,
        CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N                                 =>         CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N                ,
        CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD_OW                                   =>         CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD_OW                  ,
        CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD                                      =>         CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD                     ,
        CP_LANE3_PMA_REG_RX_LS_MODE_EN                                           =>         CP_LANE3_PMA_REG_RX_LS_MODE_EN                          ,
        CP_LANE3_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                               =>         CP_LANE3_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL              ,
        CP_LANE3_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                               =>         CP_LANE3_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL              ,
        CP_LANE3_PMA_REG_RX_EQ1_R_SET_TOP                                        =>         CP_LANE3_PMA_REG_RX_EQ1_R_SET_TOP                       ,
        CP_LANE3_PMA_REG_RX_EQ1_R_SET_FB                                         =>         CP_LANE3_PMA_REG_RX_EQ1_R_SET_FB                        ,
        CP_LANE3_PMA_REG_RX_EQ1_C_SET_FB                                         =>         CP_LANE3_PMA_REG_RX_EQ1_C_SET_FB                        ,
        CP_LANE3_PMA_REG_RX_EQ1_OFF                                              =>         CP_LANE3_PMA_REG_RX_EQ1_OFF                             ,
        CP_LANE3_PMA_REG_RX_EQ2_R_SET_TOP                                        =>         CP_LANE3_PMA_REG_RX_EQ2_R_SET_TOP                       ,
        CP_LANE3_PMA_REG_RX_EQ2_R_SET_FB                                         =>         CP_LANE3_PMA_REG_RX_EQ2_R_SET_FB                        ,
        CP_LANE3_PMA_REG_RX_EQ2_C_SET_FB                                         =>         CP_LANE3_PMA_REG_RX_EQ2_C_SET_FB                        ,
        CP_LANE3_PMA_REG_RX_EQ2_OFF                                              =>         CP_LANE3_PMA_REG_RX_EQ2_OFF                             ,
        CP_LANE3_PMA_REG_EQ_DAC                                                  =>         CP_LANE3_PMA_REG_EQ_DAC                                 ,
        CP_LANE3_PMA_REG_RX_ICTRL_EQ                                             =>         CP_LANE3_PMA_REG_RX_ICTRL_EQ                            ,
        CP_LANE3_PMA_REG_EQ_DC_CALIB_EN                                          =>         CP_LANE3_PMA_REG_EQ_DC_CALIB_EN                         ,
        CP_LANE3_PMA_REG_EQ_DC_CALIB_SEL                                         =>         CP_LANE3_PMA_REG_EQ_DC_CALIB_SEL                        ,
        CP_LANE3_PMA_REG_RX_RESERVED_337_330                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_337_330                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_345_338                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_345_338                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_353_346                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_353_346                    ,
        CP_LANE3_PMA_REG_RX_RESERVED_361_354                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_361_354                    ,
        CP_LANE3_PMA_CTLE_CTRL_REG_I                                             =>         CP_LANE3_PMA_CTLE_CTRL_REG_I                            ,
        CP_LANE3_PMA_CTLE_REG_FORCE_SEL_I                                        =>         CP_LANE3_PMA_CTLE_REG_FORCE_SEL_I                       ,
        CP_LANE3_PMA_CTLE_REG_HOLD_I                                             =>         CP_LANE3_PMA_CTLE_REG_HOLD_I                            ,
        CP_LANE3_PMA_CTLE_REG_INIT_DAC_I                                         =>         CP_LANE3_PMA_CTLE_REG_INIT_DAC_I                        ,
        CP_LANE3_PMA_CTLE_REG_POLARITY_I                                         =>         CP_LANE3_PMA_CTLE_REG_POLARITY_I                        ,
        CP_LANE3_PMA_CTLE_REG_SHIFTER_GAIN_I                                     =>         CP_LANE3_PMA_CTLE_REG_SHIFTER_GAIN_I                    ,
        CP_LANE3_PMA_CTLE_REG_THRESHOLD_I                                        =>         CP_LANE3_PMA_CTLE_REG_THRESHOLD_I                       ,
        CP_LANE3_PMA_REG_RX_RES_TRIM_EN                                          =>         CP_LANE3_PMA_REG_RX_RES_TRIM_EN                         ,
        CP_LANE3_PMA_REG_RX_RESERVED_393_389                                     =>         CP_LANE3_PMA_REG_RX_RESERVED_393_389                    ,
        CP_LANE3_PMA_CFG_RX_LANE_POWERUP                                         =>         CP_LANE3_PMA_CFG_RX_LANE_POWERUP                        ,
        CP_LANE3_PMA_CFG_RX_PMA_RSTN                                             =>         CP_LANE3_PMA_CFG_RX_PMA_RSTN                            ,
        CP_LANE3_PMA_INT_PMA_RX_MASK_0                                           =>         CP_LANE3_PMA_INT_PMA_RX_MASK_0                          ,
        CP_LANE3_PMA_INT_PMA_RX_CLR_0                                            =>         CP_LANE3_PMA_INT_PMA_RX_CLR_0                           ,
        CP_LANE3_PMA_CFG_CTLE_ADP_RSTN                                           =>         CP_LANE3_PMA_CFG_CTLE_ADP_RSTN                          ,
        CP_LANE3_PMA_REG_TX_PD                                                   =>         CP_LANE3_PMA_REG_TX_PD                                  ,
        CP_LANE3_PMA_REG_TX_PD_OW                                                =>         CP_LANE3_PMA_REG_TX_PD_OW                               ,
        CP_LANE3_PMA_REG_TX_MAIN_PRE_Z                                           =>         CP_LANE3_PMA_REG_TX_MAIN_PRE_Z                          ,
        CP_LANE3_PMA_REG_TX_MAIN_PRE_Z_OW                                        =>         CP_LANE3_PMA_REG_TX_MAIN_PRE_Z_OW                       ,
        CP_LANE3_PMA_REG_TX_BEACON_TIMER_SEL                                     =>         CP_LANE3_PMA_REG_TX_BEACON_TIMER_SEL                    ,
        CP_LANE3_PMA_REG_TX_RXDET_REQ_OW                                         =>         CP_LANE3_PMA_REG_TX_RXDET_REQ_OW                        ,
        CP_LANE3_PMA_REG_TX_RXDET_REQ                                            =>         CP_LANE3_PMA_REG_TX_RXDET_REQ                           ,
        CP_LANE3_PMA_REG_TX_BEACON_EN_OW                                         =>         CP_LANE3_PMA_REG_TX_BEACON_EN_OW                        ,
        CP_LANE3_PMA_REG_TX_BEACON_EN                                            =>         CP_LANE3_PMA_REG_TX_BEACON_EN                           ,
        CP_LANE3_PMA_REG_TX_EI_EN_OW                                             =>         CP_LANE3_PMA_REG_TX_EI_EN_OW                            ,
        CP_LANE3_PMA_REG_TX_EI_EN                                                =>         CP_LANE3_PMA_REG_TX_EI_EN                               ,
        CP_LANE3_PMA_REG_TX_BIT_CONV                                             =>         CP_LANE3_PMA_REG_TX_BIT_CONV                            ,
        CP_LANE3_PMA_REG_TX_RES_CAL                                              =>         CP_LANE3_PMA_REG_TX_RES_CAL                             ,
        CP_LANE3_PMA_REG_TX_RESERVED_19                                          =>         CP_LANE3_PMA_REG_TX_RESERVED_19                         ,
        CP_LANE3_PMA_REG_TX_RESERVED_25_20                                       =>         CP_LANE3_PMA_REG_TX_RESERVED_25_20                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_33_26                                       =>         CP_LANE3_PMA_REG_TX_RESERVED_33_26                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_41_34                                       =>         CP_LANE3_PMA_REG_TX_RESERVED_41_34                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_49_42                                       =>         CP_LANE3_PMA_REG_TX_RESERVED_49_42                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_57_50                                       =>         CP_LANE3_PMA_REG_TX_RESERVED_57_50                      ,
        CP_LANE3_PMA_REG_TX_SYNC_OW                                              =>         CP_LANE3_PMA_REG_TX_SYNC_OW                             ,
        CP_LANE3_PMA_REG_TX_SYNC                                                 =>         CP_LANE3_PMA_REG_TX_SYNC                                ,
        CP_LANE3_PMA_REG_TX_PD_POST                                              =>         CP_LANE3_PMA_REG_TX_PD_POST                             ,
        CP_LANE3_PMA_REG_TX_PD_POST_OW                                           =>         CP_LANE3_PMA_REG_TX_PD_POST_OW                          ,
        CP_LANE3_PMA_REG_TX_RESET_N_OW                                           =>         CP_LANE3_PMA_REG_TX_RESET_N_OW                          ,
        CP_LANE3_PMA_REG_TX_RESET_N                                              =>         CP_LANE3_PMA_REG_TX_RESET_N                             ,
        CP_LANE3_PMA_REG_TX_RESERVED_64                                          =>         CP_LANE3_PMA_REG_TX_RESERVED_64                         ,
        CP_LANE3_PMA_REG_TX_RESERVED_65                                          =>         CP_LANE3_PMA_REG_TX_RESERVED_65                         ,
        CP_LANE3_PMA_REG_TX_BUSWIDTH_OW                                          =>         CP_LANE3_PMA_REG_TX_BUSWIDTH_OW                         ,
        CP_LANE3_PMA_REG_TX_BUSWIDTH                                             =>         CP_LANE3_PMA_REG_TX_BUSWIDTH                            ,
        CP_LANE3_PMA_REG_PLL_READY_OW                                            =>         CP_LANE3_PMA_REG_PLL_READY_OW                           ,
        CP_LANE3_PMA_REG_PLL_READY                                               =>         CP_LANE3_PMA_REG_PLL_READY                              ,
        CP_LANE3_PMA_REG_TX_RESERVED_72                                          =>         CP_LANE3_PMA_REG_TX_RESERVED_72                         ,
        CP_LANE3_PMA_REG_TX_RESERVED_73                                          =>         CP_LANE3_PMA_REG_TX_RESERVED_73                         ,
        CP_LANE3_PMA_REG_TX_RESERVED_74                                          =>         CP_LANE3_PMA_REG_TX_RESERVED_74                         ,
        CP_LANE3_PMA_REG_EI_PCLK_DELAY_SEL                                       =>         CP_LANE3_PMA_REG_EI_PCLK_DELAY_SEL                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_77                                          =>         CP_LANE3_PMA_REG_TX_RESERVED_77                         ,
        CP_LANE3_PMA_REG_TX_RESERVED_83_78                                       =>         CP_LANE3_PMA_REG_TX_RESERVED_83_78                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_89_84                                       =>         CP_LANE3_PMA_REG_TX_RESERVED_89_84                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_95_90                                       =>         CP_LANE3_PMA_REG_TX_RESERVED_95_90                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_101_96                                      =>         CP_LANE3_PMA_REG_TX_RESERVED_101_96                     ,
        CP_LANE3_PMA_REG_TX_RESERVED_107_102                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_107_102                    ,
        CP_LANE3_PMA_REG_TX_RESERVED_113_108                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_113_108                    ,
        CP_LANE3_PMA_REG_TX_AMP_DAC0                                             =>         CP_LANE3_PMA_REG_TX_AMP_DAC0                            ,
        CP_LANE3_PMA_REG_TX_AMP_DAC1                                             =>         CP_LANE3_PMA_REG_TX_AMP_DAC1                            ,
        CP_LANE3_PMA_REG_TX_AMP_DAC2                                             =>         CP_LANE3_PMA_REG_TX_AMP_DAC2                            ,
        CP_LANE3_PMA_REG_TX_AMP_DAC3                                             =>         CP_LANE3_PMA_REG_TX_AMP_DAC3                            ,
        CP_LANE3_PMA_REG_TX_RESERVED_143_138                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_143_138                    ,
        CP_LANE3_PMA_REG_TX_MARGIN                                               =>         CP_LANE3_PMA_REG_TX_MARGIN                              ,
        CP_LANE3_PMA_REG_TX_MARGIN_OW                                            =>         CP_LANE3_PMA_REG_TX_MARGIN_OW                           ,
        CP_LANE3_PMA_REG_TX_RESERVED_149_148                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_149_148                    ,
        CP_LANE3_PMA_REG_TX_RESERVED_150                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_150                        ,
        CP_LANE3_PMA_REG_TX_SWING                                                =>         CP_LANE3_PMA_REG_TX_SWING                               ,
        CP_LANE3_PMA_REG_TX_SWING_OW                                             =>         CP_LANE3_PMA_REG_TX_SWING_OW                            ,
        CP_LANE3_PMA_REG_TX_RESERVED_153                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_153                        ,
        CP_LANE3_PMA_REG_TX_RXDET_THRESHOLD                                      =>         CP_LANE3_PMA_REG_TX_RXDET_THRESHOLD                     ,
        CP_LANE3_PMA_REG_TX_RESERVED_157_156                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_157_156                    ,
        CP_LANE3_PMA_REG_TX_BEACON_OSC_CTRL                                      =>         CP_LANE3_PMA_REG_TX_BEACON_OSC_CTRL                     ,
        CP_LANE3_PMA_REG_TX_RESERVED_160_159                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_160_159                    ,
        CP_LANE3_PMA_REG_TX_RESERVED_162_161                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_162_161                    ,
        CP_LANE3_PMA_REG_TX_TX2RX_SLPBACK_EN                                     =>         CP_LANE3_PMA_REG_TX_TX2RX_SLPBACK_EN                    ,
        CP_LANE3_PMA_REG_TX_PCLK_EDGE_SEL                                        =>         CP_LANE3_PMA_REG_TX_PCLK_EDGE_SEL                       ,
        CP_LANE3_PMA_REG_TX_RXDET_STATUS_OW                                      =>         CP_LANE3_PMA_REG_TX_RXDET_STATUS_OW                     ,
        CP_LANE3_PMA_REG_TX_RXDET_STATUS                                         =>         CP_LANE3_PMA_REG_TX_RXDET_STATUS                        ,
        CP_LANE3_PMA_REG_TX_PRBS_GEN_EN                                          =>         CP_LANE3_PMA_REG_TX_PRBS_GEN_EN                         ,
        CP_LANE3_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                                   =>         CP_LANE3_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                  ,
        CP_LANE3_PMA_REG_TX_PRBS_SEL                                             =>         CP_LANE3_PMA_REG_TX_PRBS_SEL                            ,
        CP_LANE3_PMA_REG_TX_UDP_DATA_7_TO_0                                      =>         CP_LANE3_PMA_REG_TX_UDP_DATA_7_TO_0                     ,
        CP_LANE3_PMA_REG_TX_UDP_DATA_15_TO_8                                     =>         CP_LANE3_PMA_REG_TX_UDP_DATA_15_TO_8                    ,
        CP_LANE3_PMA_REG_TX_UDP_DATA_19_TO_16                                    =>         CP_LANE3_PMA_REG_TX_UDP_DATA_19_TO_16                   ,
        CP_LANE3_PMA_REG_TX_RESERVED_192                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_192                        ,
        CP_LANE3_PMA_REG_TX_FIFO_WP_CTRL                                         =>         CP_LANE3_PMA_REG_TX_FIFO_WP_CTRL                        ,
        CP_LANE3_PMA_REG_TX_FIFO_EN                                              =>         CP_LANE3_PMA_REG_TX_FIFO_EN                             ,
        CP_LANE3_PMA_REG_TX_DATA_MUX_SEL                                         =>         CP_LANE3_PMA_REG_TX_DATA_MUX_SEL                        ,
        CP_LANE3_PMA_REG_TX_ERR_INSERT                                           =>         CP_LANE3_PMA_REG_TX_ERR_INSERT                          ,
        CP_LANE3_PMA_REG_TX_RESERVED_203_200                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_203_200                    ,
        CP_LANE3_PMA_REG_TX_RESERVED_204                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_204                        ,
        CP_LANE3_PMA_REG_TX_SATA_EN                                              =>         CP_LANE3_PMA_REG_TX_SATA_EN                             ,
        CP_LANE3_PMA_REG_TX_RESERVED_207_206                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_207_206                    ,
        CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                                =>         CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW               ,
        CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON                                   =>         CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON                  ,
        CP_LANE3_PMA_REG_TX_CFG_POST1                                            =>         CP_LANE3_PMA_REG_TX_CFG_POST1                           ,
        CP_LANE3_PMA_REG_TX_CFG_POST2                                            =>         CP_LANE3_PMA_REG_TX_CFG_POST2                           ,
        CP_LANE3_PMA_REG_TX_DEEMP                                                =>         CP_LANE3_PMA_REG_TX_DEEMP                               ,
        CP_LANE3_PMA_REG_TX_DEEMP_OW                                             =>         CP_LANE3_PMA_REG_TX_DEEMP_OW                            ,
        CP_LANE3_PMA_REG_TX_RESERVED_224_223                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_224_223                    ,
        CP_LANE3_PMA_REG_TX_RESERVED_225                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_225                        ,
        CP_LANE3_PMA_REG_TX_RESERVED_229_226                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_229_226                    ,
        CP_LANE3_PMA_REG_TX_OOB_DELAY_SEL                                        =>         CP_LANE3_PMA_REG_TX_OOB_DELAY_SEL                       ,
        CP_LANE3_PMA_REG_TX_POLARITY                                             =>         CP_LANE3_PMA_REG_TX_POLARITY                            ,
        CP_LANE3_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                                  =>         CP_LANE3_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                 ,
        CP_LANE3_PMA_REG_TX_RESERVED_236                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_236                        ,
        CP_LANE3_PMA_REG_TX_LS_MODE_EN                                           =>         CP_LANE3_PMA_REG_TX_LS_MODE_EN                          ,
        CP_LANE3_PMA_REG_TX_JTAG_MODE_EN_OW                                      =>         CP_LANE3_PMA_REG_TX_JTAG_MODE_EN_OW                     ,
        CP_LANE3_PMA_REG_TX_JTAG_MODE_EN                                         =>         CP_LANE3_PMA_REG_TX_JTAG_MODE_EN                        ,
        CP_LANE3_PMA_REG_RX_JTAG_MODE_EN_OW                                      =>         CP_LANE3_PMA_REG_RX_JTAG_MODE_EN_OW                     ,
        CP_LANE3_PMA_REG_RX_JTAG_MODE_EN                                         =>         CP_LANE3_PMA_REG_RX_JTAG_MODE_EN                        ,
        CP_LANE3_PMA_REG_RX_JTAG_OE                                              =>         CP_LANE3_PMA_REG_RX_JTAG_OE                             ,
        CP_LANE3_PMA_REG_RX_ACJTAG_VHYSTSEL                                      =>         CP_LANE3_PMA_REG_RX_ACJTAG_VHYSTSEL                     ,
        CP_LANE3_PMA_REG_TX_RES_CAL_EN                                           =>         CP_LANE3_PMA_REG_TX_RES_CAL_EN                          ,
        CP_LANE3_PMA_REG_RX_TERM_MODE_CTRL                                       =>         CP_LANE3_PMA_REG_RX_TERM_MODE_CTRL                      ,
        CP_LANE3_PMA_REG_TX_RESERVED_251_250                                     =>         CP_LANE3_PMA_REG_TX_RESERVED_251_250                    ,
        CP_LANE3_PMA_REG_PLPBK_TXPCLK_EN                                         =>         CP_LANE3_PMA_REG_PLPBK_TXPCLK_EN                        ,
        CP_LANE3_PMA_REG_TX_RESERVED_253                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_253                        ,
        CP_LANE3_PMA_REG_TX_RESERVED_254                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_254                        ,
        CP_LANE3_PMA_REG_TX_RESERVED_255                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_255                        ,
        CP_LANE3_PMA_REG_TX_RESERVED_256                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_256                        ,
        CP_LANE3_PMA_REG_TX_RESERVED_257                                         =>         CP_LANE3_PMA_REG_TX_RESERVED_257                        ,
        CP_LANE3_PMA_REG_TX_PH_SEL                                               =>         CP_LANE3_PMA_REG_TX_PH_SEL                              ,
        CP_LANE3_PMA_REG_TX_CFG_PRE                                              =>         CP_LANE3_PMA_REG_TX_CFG_PRE                             ,
        CP_LANE3_PMA_REG_TX_CFG_MAIN                                             =>         CP_LANE3_PMA_REG_TX_CFG_MAIN                            ,
        CP_LANE3_PMA_REG_CFG_POST                                                =>         CP_LANE3_PMA_REG_CFG_POST                               ,
        CP_LANE3_PMA_REG_PD_MAIN                                                 =>         CP_LANE3_PMA_REG_PD_MAIN                                ,
        CP_LANE3_PMA_REG_PD_PRE                                                  =>         CP_LANE3_PMA_REG_PD_PRE                                 ,
        CP_LANE3_PMA_REG_TX_LS_DATA                                              =>         CP_LANE3_PMA_REG_TX_LS_DATA                             ,
        CP_LANE3_PMA_REG_TX_DCC_BUF_SZ_SEL                                       =>         CP_LANE3_PMA_REG_TX_DCC_BUF_SZ_SEL                      ,
        CP_LANE3_PMA_REG_TX_DCC_CAL_CUR_TUNE                                     =>         CP_LANE3_PMA_REG_TX_DCC_CAL_CUR_TUNE                    ,
        CP_LANE3_PMA_REG_TX_DCC_CAL_EN                                           =>         CP_LANE3_PMA_REG_TX_DCC_CAL_EN                          ,
        CP_LANE3_PMA_REG_TX_DCC_CUR_SS                                           =>         CP_LANE3_PMA_REG_TX_DCC_CUR_SS                          ,
        CP_LANE3_PMA_REG_TX_DCC_FA_CTRL                                          =>         CP_LANE3_PMA_REG_TX_DCC_FA_CTRL                         ,
        CP_LANE3_PMA_REG_TX_DCC_RI_CTRL                                          =>         CP_LANE3_PMA_REG_TX_DCC_RI_CTRL                         ,
        CP_LANE3_PMA_REG_ATB_SEL_2_TO_0                                          =>         CP_LANE3_PMA_REG_ATB_SEL_2_TO_0                         ,
        CP_LANE3_PMA_REG_ATB_SEL_9_TO_3                                          =>         CP_LANE3_PMA_REG_ATB_SEL_9_TO_3                         ,
        CP_LANE3_PMA_REG_TX_CFG_7_TO_0                                           =>         CP_LANE3_PMA_REG_TX_CFG_7_TO_0                          ,
        CP_LANE3_PMA_REG_TX_CFG_15_TO_8                                          =>         CP_LANE3_PMA_REG_TX_CFG_15_TO_8                         ,
        CP_LANE3_PMA_REG_TX_CFG_23_TO_16                                         =>         CP_LANE3_PMA_REG_TX_CFG_23_TO_16                        ,
        CP_LANE3_PMA_REG_TX_CFG_31_TO_24                                         =>         CP_LANE3_PMA_REG_TX_CFG_31_TO_24                        ,
        CP_LANE3_PMA_REG_TX_OOB_EI_EN                                            =>         CP_LANE3_PMA_REG_TX_OOB_EI_EN                           ,
        CP_LANE3_PMA_REG_TX_OOB_EI_EN_OW                                         =>         CP_LANE3_PMA_REG_TX_OOB_EI_EN_OW                        ,
        CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED                                    =>         CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED                   ,
        CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED_OW                                 =>         CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED_OW                ,
        CP_LANE3_PMA_REG_TX_JTAG_DATA                                            =>         CP_LANE3_PMA_REG_TX_JTAG_DATA                           ,
        CP_LANE3_PMA_REG_TX_RXDET_TIMER_SEL                                      =>         CP_LANE3_PMA_REG_TX_RXDET_TIMER_SEL                     ,
        CP_LANE3_PMA_REG_TX_CFG1_7_0                                             =>         CP_LANE3_PMA_REG_TX_CFG1_7_0                            ,
        CP_LANE3_PMA_REG_TX_CFG1_15_8                                            =>         CP_LANE3_PMA_REG_TX_CFG1_15_8                           ,
        CP_LANE3_PMA_REG_TX_CFG1_23_16                                           =>         CP_LANE3_PMA_REG_TX_CFG1_23_16                          ,
        CP_LANE3_PMA_REG_TX_CFG1_31_24                                           =>         CP_LANE3_PMA_REG_TX_CFG1_31_24                          ,
        CP_LANE3_PMA_REG_CFG_LANE_POWERUP                                        =>         CP_LANE3_PMA_REG_CFG_LANE_POWERUP                       ,
        CP_LANE3_PMA_REG_CFG_PMA_POR_N                                           =>         CP_LANE3_PMA_REG_CFG_PMA_POR_N                          ,
        CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                             =>         CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH            ,
        CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_PISO                                =>         CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_PISO               ,
        CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER                              =>         CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER             ,
        CP_LANE3_PMA_REG_CFG_TX_PMA_RSTN                                         =>         CP_LANE3_PMA_REG_CFG_TX_PMA_RSTN                        ,
        CP_PLL0_PMA_PLL_REG_PLL_PFDDELAY_EN                                      =>         CP_PLL0_PMA_PLL_REG_PLL_PFDDELAY_EN                     ,
        CP_PLL0_PMA_PLL_REG_PFDDELAYSEL                                          =>         CP_PLL0_PMA_PLL_REG_PFDDELAYSEL                         ,
        CP_PLL0_PMA_PLL_REG_PLL_VCTRL_SET                                        =>         CP_PLL0_PMA_PLL_REG_PLL_VCTRL_SET                       ,
        CP_PLL0_PMA_PLL_REG_READY_OR_LOCK                                        =>         CP_PLL0_PMA_PLL_REG_READY_OR_LOCK                       ,
        CP_PLL0_PMA_PLL_REG_PLL_CP                                               =>         CP_PLL0_PMA_PLL_REG_PLL_CP                              ,
        CP_PLL0_PMA_PLL_REG_PLL_REFDIV                                           =>         CP_PLL0_PMA_PLL_REG_PLL_REFDIV                          ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN                                       =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN                      ,
        CP_PLL0_PMA_PLL_REG_PLL_READY                                            =>         CP_PLL0_PMA_PLL_REG_PLL_READY                           ,
        CP_PLL0_PMA_PLL_REG_PLL_READY_OW                                         =>         CP_PLL0_PMA_PLL_REG_PLL_READY_OW                        ,
        CP_PLL0_PMA_PLL_REG_PLL_FBDIV                                            =>         CP_PLL0_PMA_PLL_REG_PLL_FBDIV                           ,
        CP_PLL0_PMA_PLL_REG_LPF_RES                                              =>         CP_PLL0_PMA_PLL_REG_LPF_RES                             ,
        CP_PLL0_PMA_PLL_REG_JTAG_OE                                              =>         CP_PLL0_PMA_PLL_REG_JTAG_OE                             ,
        CP_PLL0_PMA_PLL_REG_JTAG_VHYSTSEL                                        =>         CP_PLL0_PMA_PLL_REG_JTAG_VHYSTSEL                       ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN_OW                                    =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN_OW                   ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_FBCT                                     =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_FBCT                    ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_ITER                                     =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_ITER                    ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_MODE                                     =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_MODE                    ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_LOCKCT                                   =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_LOCKCT                  ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_REFCT                                    =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_REFCT                   ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N                                  =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N                 ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW                               =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW              ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKED                                           =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKED                          ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKED_OW                                        =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKED_OW                       ,
        CP_PLL0_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR                              =>         CP_PLL0_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR             ,
        CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED                                         =>         CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED                        ,
        CP_PLL0_PMA_PLL_REG_PLL_UNLOCKDET_ITER                                   =>         CP_PLL0_PMA_PLL_REG_PLL_UNLOCKDET_ITER                  ,
        CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_OW                                      =>         CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_OW                     ,
        CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR                            =>         CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR           ,
        CP_PLL0_PMA_PLL_REG_I_CTRL_MAX                                           =>         CP_PLL0_PMA_PLL_REG_I_CTRL_MAX                          ,
        CP_PLL0_PMA_PLL_REG_REFCLK_TEST_EN                                       =>         CP_PLL0_PMA_PLL_REG_REFCLK_TEST_EN                      ,
        CP_PLL0_PMA_PLL_REG_RESCAL_EN                                            =>         CP_PLL0_PMA_PLL_REG_RESCAL_EN                           ,
        CP_PLL0_PMA_PLL_REG_I_CTRL_MIN                                           =>         CP_PLL0_PMA_PLL_REG_I_CTRL_MIN                          ,
        CP_PLL0_PMA_PLL_REG_RESCAL_DONE_OW                                       =>         CP_PLL0_PMA_PLL_REG_RESCAL_DONE_OW                      ,
        CP_PLL0_PMA_PLL_REG_RESCAL_DONE_VAL                                      =>         CP_PLL0_PMA_PLL_REG_RESCAL_DONE_VAL                     ,
        CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE                                        =>         CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE                       ,
        CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_OW                                     =>         CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_OW == 0 ? "FALSE" : "TRUE"                    ,
        CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_PMA                                    =>         CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_PMA                   ,
        CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_VAL                                    =>         CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_VAL                   ,
        CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW                                =>         CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW               ,
        CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL                               =>         CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL              ,
        CP_PLL0_PMA_PLL_REG_RESCAL_ITER_VALID_SEL                                =>         CP_PLL0_PMA_PLL_REG_RESCAL_ITER_VALID_SEL               ,
        CP_PLL0_PMA_PLL_REG_RESCAL_RESET_N_OW                                    =>         CP_PLL0_PMA_PLL_REG_RESCAL_RESET_N_OW                   ,
        CP_PLL0_PMA_PLL_REG_RESCAL_RST_N_VAL                                     =>         CP_PLL0_PMA_PLL_REG_RESCAL_RST_N_VAL                    ,
        CP_PLL0_PMA_PLL_REG_RESCAL_WAIT_SEL                                      =>         CP_PLL0_PMA_PLL_REG_RESCAL_WAIT_SEL == 0 ? "FALSE" : "TRUE"                     ,
        CP_PLL0_PMA_PLL_REFCLK2LANE_PD_L                                         =>         CP_PLL0_PMA_PLL_REFCLK2LANE_PD_L                        ,
        CP_PLL0_PMA_PLL_REFCLK2LANE_PD_R                                         =>         CP_PLL0_PMA_PLL_REFCLK2LANE_PD_R                        ,
        CP_PLL0_PMA_PLL_REG_LOCKDET_REPEAT                                       =>         CP_PLL0_PMA_PLL_REG_LOCKDET_REPEAT                      ,
        CP_PLL0_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR                                 =>         CP_PLL0_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR                ,
        CP_PLL0_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR                                =>         CP_PLL0_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR               ,       
        CP_PLL0_PMA_PLL_REG_TEST_SEL                                             =>         CP_PLL0_PMA_PLL_REG_TEST_SEL                            ,
        CP_PLL0_PMA_PLL_REG_TEST_V_EN                                            =>         CP_PLL0_PMA_PLL_REG_TEST_V_EN                           ,
        CP_PLL0_PMA_PLL_REG_TEST_SIG_HALF_EN                                     =>         CP_PLL0_PMA_PLL_REG_TEST_SIG_HALF_EN                    ,
        CP_PLL0_PMA_PLL_REG_REFCLK_PAD_SEL                                       =>         CP_PLL0_PMA_PLL_REG_REFCLK_PAD_SEL                      ,
        CP_PLL0_PARM_CFG_HSST_RSTN                                               =>         CP_PLL0_PARM_CFG_HSST_RSTN                              ,
        CP_PLL0_PARM_PLL_POWERUP                                                 =>         CP_PLL0_PARM_PLL_POWERUP                                ,
        CP_PLL0_PARM_PLL_RSTN                                                    =>         CP_PLL0_PARM_PLL_RSTN                                   ,
        CP_PLL1_PMA_PLL_REG_PLL_PFDDELAY_EN                                      =>         CP_PLL1_PMA_PLL_REG_PLL_PFDDELAY_EN                     ,
        CP_PLL1_PMA_PLL_REG_PFDDELAYSEL                                          =>         CP_PLL1_PMA_PLL_REG_PFDDELAYSEL                         ,
        CP_PLL1_PMA_PLL_REG_PLL_VCTRL_SET                                        =>         CP_PLL1_PMA_PLL_REG_PLL_VCTRL_SET                       ,
        CP_PLL1_PMA_PLL_REG_READY_OR_LOCK                                        =>         CP_PLL1_PMA_PLL_REG_READY_OR_LOCK                       ,
        CP_PLL1_PMA_PLL_REG_PLL_CP                                               =>         CP_PLL1_PMA_PLL_REG_PLL_CP                              ,
        CP_PLL1_PMA_PLL_REG_PLL_REFDIV                                           =>         CP_PLL1_PMA_PLL_REG_PLL_REFDIV                          ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_EN                                       =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_EN                      ,
        CP_PLL1_PMA_PLL_REG_PLL_READY                                            =>         CP_PLL1_PMA_PLL_REG_PLL_READY                           ,
        CP_PLL1_PMA_PLL_REG_PLL_READY_OW                                         =>         CP_PLL1_PMA_PLL_REG_PLL_READY_OW                        ,
        CP_PLL1_PMA_PLL_REG_PLL_FBDIV                                            =>         CP_PLL1_PMA_PLL_REG_PLL_FBDIV                           ,
        CP_PLL1_PMA_PLL_REG_LPF_RES                                              =>         CP_PLL1_PMA_PLL_REG_LPF_RES                             ,
        CP_PLL1_PMA_PLL_REG_JTAG_OE                                              =>         CP_PLL1_PMA_PLL_REG_JTAG_OE                             ,
        CP_PLL1_PMA_PLL_REG_JTAG_VHYSTSEL                                        =>         CP_PLL1_PMA_PLL_REG_JTAG_VHYSTSEL                       ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_EN_OW                                    =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_EN_OW                   ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_FBCT                                     =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_FBCT                    ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_ITER                                     =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_ITER                    ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_MODE                                     =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_MODE                    ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_LOCKCT                                   =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_LOCKCT                  ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_REFCT                                    =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_REFCT                   ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_RESET_N                                  =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_RESET_N                 ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW                               =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW              ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKED                                           =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKED                          ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKED_OW                                        =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKED_OW                       ,
        CP_PLL1_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR                              =>         CP_PLL1_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR             ,
        CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED                                         =>         CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED                        ,
        CP_PLL1_PMA_PLL_REG_PLL_UNLOCKDET_ITER                                   =>         CP_PLL1_PMA_PLL_REG_PLL_UNLOCKDET_ITER                  ,
        CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED_OW                                      =>         CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED_OW                     ,
        CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR                            =>         CP_PLL1_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR           ,
        CP_PLL1_PMA_PLL_REG_I_CTRL_MAX                                           =>         CP_PLL1_PMA_PLL_REG_I_CTRL_MAX                          ,
        CP_PLL1_PMA_PLL_REG_REFCLK_TEST_EN                                       =>         CP_PLL1_PMA_PLL_REG_REFCLK_TEST_EN                      ,
        CP_PLL1_PMA_PLL_REG_RESCAL_EN                                            =>         CP_PLL1_PMA_PLL_REG_RESCAL_EN                           ,
        CP_PLL1_PMA_PLL_REG_I_CTRL_MIN                                           =>         CP_PLL1_PMA_PLL_REG_I_CTRL_MIN                          ,
        CP_PLL1_PMA_PLL_REG_RESCAL_DONE_OW                                       =>         CP_PLL1_PMA_PLL_REG_RESCAL_DONE_OW                      ,
        CP_PLL1_PMA_PLL_REG_RESCAL_DONE_VAL                                      =>         CP_PLL1_PMA_PLL_REG_RESCAL_DONE_VAL                     ,
        CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE                                        =>         CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE                       ,
        CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_OW                                     =>         CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_OW == 0 ? "FALSE" : "TRUE"                    ,
        CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_PMA                                    =>         CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_PMA                   ,
        CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_VAL                                    =>         CP_PLL1_PMA_PLL_REG_RESCAL_I_CODE_VAL                   ,
        CP_PLL1_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW                                =>         CP_PLL1_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW               ,
        CP_PLL1_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL                               =>         CP_PLL1_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL              ,
        CP_PLL1_PMA_PLL_REG_RESCAL_ITER_VALID_SEL                                =>         CP_PLL1_PMA_PLL_REG_RESCAL_ITER_VALID_SEL               ,
        CP_PLL1_PMA_PLL_REG_RESCAL_RESET_N_OW                                    =>         CP_PLL1_PMA_PLL_REG_RESCAL_RESET_N_OW                   ,
        CP_PLL1_PMA_PLL_REG_RESCAL_RST_N_VAL                                     =>         CP_PLL1_PMA_PLL_REG_RESCAL_RST_N_VAL                    ,
        CP_PLL1_PMA_PLL_REG_RESCAL_WAIT_SEL                                      =>         CP_PLL1_PMA_PLL_REG_RESCAL_WAIT_SEL == 0 ? "FALSE" : "TRUE"                     ,
        CP_PLL1_PMA_PLL_REFCLK2LANE_PD_L                                         =>         CP_PLL1_PMA_PLL_REFCLK2LANE_PD_L                        ,
        CP_PLL1_PMA_PLL_REFCLK2LANE_PD_R                                         =>         CP_PLL1_PMA_PLL_REFCLK2LANE_PD_R                        ,
        CP_PLL1_PMA_PLL_REG_LOCKDET_REPEAT                                       =>         CP_PLL1_PMA_PLL_REG_LOCKDET_REPEAT                      ,
        CP_PLL1_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR                                 =>         CP_PLL1_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR                ,
        CP_PLL1_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR                                =>         CP_PLL1_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR               ,
        CP_PLL1_PMA_PLL_REG_TEST_SEL                                             =>         CP_PLL1_PMA_PLL_REG_TEST_SEL                            ,
        CP_PLL1_PMA_PLL_REG_TEST_V_EN                                            =>         CP_PLL1_PMA_PLL_REG_TEST_V_EN                           ,
        CP_PLL1_PMA_PLL_REG_TEST_SIG_HALF_EN                                     =>         CP_PLL1_PMA_PLL_REG_TEST_SIG_HALF_EN                    ,
        CP_PLL1_PMA_PLL_REG_REFCLK_PAD_SEL                                       =>         CP_PLL1_PMA_PLL_REG_REFCLK_PAD_SEL                      ,
        CP_PLL1_PARM_CFG_HSST_RSTN                                               =>         CP_PLL1_PARM_CFG_HSST_RSTN                              ,
        CP_PLL1_PARM_PLL_POWERUP                                                 =>         CP_PLL1_PARM_PLL_POWERUP                                ,
        CP_PLL1_PARM_PLL_RSTN                                                    =>         CP_PLL1_PARM_PLL_RSTN                                   
    )
    port map
    (
        FOR_PMA_TEST_SE_N                         =>        FOR_PMA_TEST_SE_N             ,   
        FOR_PMA_TEST_CLK                          =>        FOR_PMA_TEST_CLK              ,   
        FOR_PMA_TEST_RSTN                         =>        FOR_PMA_TEST_RSTN             ,   
        FOR_PMA_TEST_SI_CH0                       =>        FOR_PMA_TEST_SI_CH0           ,   
        FOR_PMA_TEST_SI_CH1                       =>        FOR_PMA_TEST_SI_CH1           ,   
        FOR_PMA_TEST_SI_CH2                       =>        FOR_PMA_TEST_SI_CH2           ,   
        FOR_PMA_TEST_SI_CH3                       =>        FOR_PMA_TEST_SI_CH3           ,   
        CFG_ADDR_0                                =>        CFG_ADDR_0                    ,   
        CFG_ADDR_1                                =>        CFG_ADDR_1                    ,   
        CFG_ADDR_2                                =>        CFG_ADDR_2                    ,   
        CFG_ADDR_3                                =>        CFG_ADDR_3                    ,   
        CFG_ADDR_PLL_0                            =>        CFG_ADDR_PLL_0                ,   
        CFG_ADDR_PLL_1                            =>        CFG_ADDR_PLL_1                ,   
        CFG_WDATA_0                               =>        CFG_WDATA_0                   ,   
        CFG_WDATA_1                               =>        CFG_WDATA_1                   ,   
        CFG_WDATA_2                               =>        CFG_WDATA_2                   ,   
        CFG_WDATA_3                               =>        CFG_WDATA_3                   ,   
        CFG_WDATA_PLL_0                           =>        CFG_WDATA_PLL_0               ,   
        CFG_WDATA_PLL_1                           =>        CFG_WDATA_PLL_1               ,   
        TDATA_0                                   =>        TDATA_0                       ,   
        TDATA_1                                   =>        TDATA_1                       ,   
        TDATA_2                                   =>        TDATA_2                       ,   
        TDATA_3                                   =>        TDATA_3                       ,   
        PCS_WORD_ALIGN_EN                         =>        PCS_WORD_ALIGN_EN             ,   
        RX_POLARITY_INVERT                        =>        RX_POLARITY_INVERT            ,   
        CEB_ADETECT_EN                            =>        CEB_ADETECT_EN                ,   
        PCS_MCB_EXT_EN                            =>        PCS_MCB_EXT_EN                ,   
        PCS_NEAREND_LOOP                          =>        PCS_NEAREND_LOOP              ,   
        PCS_FAREND_LOOP                           =>        PCS_FAREND_LOOP               ,   
        PMA_NEAREND_PLOOP                         =>        PMA_NEAREND_PLOOP             ,   
        PMA_NEAREND_SLOOP                         =>        PMA_NEAREND_SLOOP             ,   
        PMA_FAREND_PLOOP                          =>        PMA_FAREND_PLOOP              ,   
        RESCAL_I_CODE_I_0                         =>        RESCAL_I_CODE_I_0             ,   
        RESCAL_I_CODE_I_1                         =>        RESCAL_I_CODE_I_1             ,   
        TX_DEEMP_0                                =>        TX_DEEMP_0                    ,   
        TX_RATE_0                                 =>        TX_RATE_0                     ,   
        TX_BUSWIDTH_0                             =>        TX_BUSWIDTH_0                 ,   
        TX_MARGIN_0                               =>        TX_MARGIN_0                   ,   
        RX_RATE_0                                 =>        RX_RATE_0                     ,   
        RX_BUSWIDTH_0                             =>        RX_BUSWIDTH_0                 ,   
        CIM_CLK_ALIGNER_RX0                       =>        CIM_CLK_ALIGNER_RX0           ,   
        CIM_CLK_ALIGNER_TX0                       =>        CIM_CLK_ALIGNER_TX0           ,   
        TX_DEEMP_1                                =>        TX_DEEMP_1                    ,   
        TX_RATE_1                                 =>        TX_RATE_1                     ,   
        TX_BUSWIDTH_1                             =>        TX_BUSWIDTH_1                 ,   
        TX_MARGIN_1                               =>        TX_MARGIN_1                   ,   
        RX_RATE_1                                 =>        RX_RATE_1                     ,   
        RX_BUSWIDTH_1                             =>        RX_BUSWIDTH_1                 ,   
        CIM_CLK_ALIGNER_RX1                       =>        CIM_CLK_ALIGNER_RX1           ,   
        CIM_CLK_ALIGNER_TX1                       =>        CIM_CLK_ALIGNER_TX1           ,   
        TX_DEEMP_2                                =>        TX_DEEMP_2                    ,   
        TX_RATE_2                                 =>        TX_RATE_2                     ,   
        TX_BUSWIDTH_2                             =>        TX_BUSWIDTH_2                 ,   
        TX_MARGIN_2                               =>        TX_MARGIN_2                   ,   
        RX_RATE_2                                 =>        RX_RATE_2                     ,   
        RX_BUSWIDTH_2                             =>        RX_BUSWIDTH_2                 ,   
        CIM_CLK_ALIGNER_RX2                       =>        CIM_CLK_ALIGNER_RX2           ,   
        CIM_CLK_ALIGNER_TX2                       =>        CIM_CLK_ALIGNER_TX2           ,   
        TX_DEEMP_3                                =>        TX_DEEMP_3                    ,   
        TX_RATE_3                                 =>        TX_RATE_3                     ,   
        TX_BUSWIDTH_3                             =>        TX_BUSWIDTH_3                 ,   
        TX_MARGIN_3                               =>        TX_MARGIN_3                   ,   
        RX_RATE_3                                 =>        RX_RATE_3                     ,   
        RX_BUSWIDTH_3                             =>        RX_BUSWIDTH_3                 ,   
        CIM_CLK_ALIGNER_RX3                       =>        CIM_CLK_ALIGNER_RX3           ,   
        CIM_CLK_ALIGNER_TX3                       =>        CIM_CLK_ALIGNER_TX3           ,   
        TEST_SI0                                  =>        TEST_SI0                      ,   
        TEST_SI1                                  =>        TEST_SI1                      ,   
        TEST_SI2                                  =>        TEST_SI2                      ,   
        TEST_SI3                                  =>        TEST_SI3                      ,   
        TEST_SI4                                  =>        TEST_SI4                      ,   
        TEST_SI5                                  =>        TEST_SI5                      ,   
        TEST_SI6                                  =>        TEST_SI6                      ,   
        TEST_SI7                                  =>        TEST_SI7                      ,   
        TEST_SI8                                  =>        TEST_SI8                      ,   
        TEST_SI9                                  =>        TEST_SI9                      ,   
        TEST_SI10                                 =>        TEST_SI10                     ,   
        TEST_SI11                                 =>        TEST_SI11                     ,   
        TEST_SI12                                 =>        TEST_SI12                     ,   
        TEST_SI13                                 =>        TEST_SI13                     ,   
        TEST_SI14                                 =>        TEST_SI14                     ,   
        TEST_SI15                                 =>        TEST_SI15                     ,   
        TEST_SI16                                 =>        TEST_SI16                     ,   
        TEST_SI17                                 =>        TEST_SI17                     ,   
        TEST_SI18                                 =>        TEST_SI18                     ,   
        TEST_SI19                                 =>        TEST_SI19                     ,   
        TEST_SI20                                 =>        TEST_SI20                     ,   
        TEST_SI21                                 =>        TEST_SI21                     ,   
        TEST_SE_N                                 =>        TEST_SE_N                     ,   
        TEST_MODE_N                               =>        TEST_MODE_N                   ,   
        TEST_RSTN                                 =>        TEST_RSTN                     ,   
        FOR_PMA_TEST_MODE_N                       =>        FOR_PMA_TEST_MODE_N           ,   
        FOR_PMA_TEST_SI_PLL0                      =>        FOR_PMA_TEST_SI_PLL0          ,   
        FOR_PMA_TEST_SI_PLL1                      =>        FOR_PMA_TEST_SI_PLL1          ,   
        //PAD_REFCLKP_0                             =>        PAD_REFCLKP_0                 ,   
        //PAD_REFCLKN_0                             =>        PAD_REFCLKN_0                 ,   
        //PAD_REFCLKP_1                             =>        PAD_REFCLKP_1                 ,   
        //PAD_REFCLKN_1                             =>        PAD_REFCLKN_1                 ,   
        PAD_RX_SDP0                               =>        PAD_RX_SDP0                   ,   
        PAD_RX_SDN0                               =>        PAD_RX_SDN0                   ,   
        PAD_RX_SDP1                               =>        PAD_RX_SDP1                   ,   
        PAD_RX_SDN1                               =>        PAD_RX_SDN1                   ,   
        PAD_RX_SDP2                               =>        PAD_RX_SDP2                   ,   
        PAD_RX_SDN2                               =>        PAD_RX_SDN2                   ,   
        PAD_RX_SDP3                               =>        PAD_RX_SDP3                   ,   
        PAD_RX_SDN3                               =>        PAD_RX_SDN3                   ,   
        RX0_CLK_FR_CORE                           =>        RX0_CLK_FR_CORE               ,   
        RX1_CLK_FR_CORE                           =>        RX1_CLK_FR_CORE               ,   
        RX2_CLK_FR_CORE                           =>        RX2_CLK_FR_CORE               ,   
        RX3_CLK_FR_CORE                           =>        RX3_CLK_FR_CORE               ,   
        RCLK2_0_FR_CORE                           =>        RCLK2_0_FR_CORE               ,   
        RCLK2_1_FR_CORE                           =>        RCLK2_1_FR_CORE               ,   
        RCLK2_2_FR_CORE                           =>        RCLK2_2_FR_CORE               ,   
        RCLK2_3_FR_CORE                           =>        RCLK2_3_FR_CORE               ,   
        TX0_CLK_FR_CORE                           =>        TX0_CLK_FR_CORE               ,   
        TX1_CLK_FR_CORE                           =>        TX1_CLK_FR_CORE               ,   
        TX2_CLK_FR_CORE                           =>        TX2_CLK_FR_CORE               ,   
        TX3_CLK_FR_CORE                           =>        TX3_CLK_FR_CORE               ,   
        TCLK2_0_FR_CORE                           =>        TCLK2_0_FR_CORE               ,   
        TCLK2_1_FR_CORE                           =>        TCLK2_1_FR_CORE               ,   
        TCLK2_2_FR_CORE                           =>        TCLK2_2_FR_CORE               ,   
        TCLK2_3_FR_CORE                           =>        TCLK2_3_FR_CORE               ,   
        HSST_RST                                  =>        HSST_RST                      ,   
        PCS_RX_RST_0                              =>        PCS_RX_RST_0                  ,   
        PCS_RX_RST_1                              =>        PCS_RX_RST_1                  ,   
        PCS_RX_RST_2                              =>        PCS_RX_RST_2                  ,   
        PCS_RX_RST_3                              =>        PCS_RX_RST_3                  ,   
        PCS_TX_RST_0                              =>        PCS_TX_RST_0                  ,   
        PCS_TX_RST_1                              =>        PCS_TX_RST_1                  ,   
        PCS_TX_RST_2                              =>        PCS_TX_RST_2                  ,   
        PCS_TX_RST_3                              =>        PCS_TX_RST_3                  ,   
        PCS_CB_RST_0                              =>        PCS_CB_RST_0                  ,   
        PCS_CB_RST_1                              =>        PCS_CB_RST_1                  ,   
        PCS_CB_RST_2                              =>        PCS_CB_RST_2                  ,   
        PCS_CB_RST_3                              =>        PCS_CB_RST_3                  ,   
        RXGEAR_SLIP_0                             =>        RXGEAR_SLIP_0                 ,   
        RXGEAR_SLIP_1                             =>        RXGEAR_SLIP_1                 ,   
        RXGEAR_SLIP_2                             =>        RXGEAR_SLIP_2                 ,   
        RXGEAR_SLIP_3                             =>        RXGEAR_SLIP_3                 ,   
        CFG_CLK_0                                 =>        CFG_CLK_0                     ,   
        CFG_CLK_1                                 =>        CFG_CLK_1                     ,   
        CFG_CLK_2                                 =>        CFG_CLK_2                     ,   
        CFG_CLK_3                                 =>        CFG_CLK_3                     ,   
        CFG_CLK_PLL_0                             =>        CFG_CLK_PLL_0                 ,   
        CFG_CLK_PLL_1                             =>        CFG_CLK_PLL_1                 ,   
        CFG_RST_0                                 =>        CFG_RST_0                     ,   
        CFG_RST_1                                 =>        CFG_RST_1                     ,   
        CFG_RST_2                                 =>        CFG_RST_2                     ,   
        CFG_RST_3                                 =>        CFG_RST_3                     ,   
        CFG_RST_PLL_0                             =>        CFG_RST_PLL_0                 ,   
        CFG_RST_PLL_1                             =>        CFG_RST_PLL_1                 ,   
        CFG_PSEL_0                                =>        CFG_PSEL_0                    ,   
        CFG_PSEL_1                                =>        CFG_PSEL_1                    ,   
        CFG_PSEL_2                                =>        CFG_PSEL_2                    ,   
        CFG_PSEL_3                                =>        CFG_PSEL_3                    ,   
        CFG_PSEL_PLL_0                            =>        CFG_PSEL_PLL_0                ,   
        CFG_PSEL_PLL_1                            =>        CFG_PSEL_PLL_1                ,   
        CFG_ENABLE_0                              =>        CFG_ENABLE_0                  ,   
        CFG_ENABLE_1                              =>        CFG_ENABLE_1                  ,   
        CFG_ENABLE_2                              =>        CFG_ENABLE_2                  ,   
        CFG_ENABLE_3                              =>        CFG_ENABLE_3                  ,   
        CFG_ENABLE_PLL_0                          =>        CFG_ENABLE_PLL_0              ,   
        CFG_ENABLE_PLL_1                          =>        CFG_ENABLE_PLL_1              ,   
        CFG_WRITE_0                               =>        CFG_WRITE_0                   ,   
        CFG_WRITE_1                               =>        CFG_WRITE_1                   ,   
        CFG_WRITE_2                               =>        CFG_WRITE_2                   ,   
        CFG_WRITE_3                               =>        CFG_WRITE_3                   ,   
        CFG_WRITE_PLL_0                           =>        CFG_WRITE_PLL_0               ,   
        CFG_WRITE_PLL_1                           =>        CFG_WRITE_PLL_1               ,   
        RESCAL_RST_I_0                            =>        RESCAL_RST_I_0                ,   
        PLL_LOCKDET_RST_I_0                       =>        PLL_LOCKDET_RST_I_0           ,   
        PLL_REF_CLK_0                             =>        PLL_REF_CLK_0                 ,   
        PLL_RST_0                                 =>        PLL_RST_0                     ,   
        PLLPOWERDOWN_0                            =>        PLLPOWERDOWN_0                ,   
        LANE_SYNC_0                               =>        LANE_SYNC_0                   ,   
        RATE_CHANGE_TCLK_ON_0                     =>        RATE_CHANGE_TCLK_ON_0         ,   
        RESCAL_RST_I_1                            =>        RESCAL_RST_I_1                ,   
        PLL_LOCKDET_RST_I_1                       =>        PLL_LOCKDET_RST_I_1           ,   
        PLL_REF_CLK_1                             =>        PLL_REF_CLK_1                 ,   
        PLL_RST_1                                 =>        PLL_RST_1                     ,   
        PLLPOWERDOWN_1                            =>        PLLPOWERDOWN_1                ,   
        LANE_SYNC_1                               =>        LANE_SYNC_1                   ,   
        RATE_CHANGE_TCLK_ON_1                     =>        RATE_CHANGE_TCLK_ON_1         ,   
        LANE_PD_0                                 =>        LANE_PD_0                     ,   
        LANE_RST_0                                =>        LANE_RST_0                    ,   
        RX_LANE_PD_0                              =>        RX_LANE_PD_0                  ,   
        RX_PMA_RST_0                              =>        RX_PMA_RST_0                  ,   
        CTLE_ADP_RST_0                            =>        CTLE_ADP_RST_0                ,   
        TX_LS_DATA_0                              =>        TX_LS_DATA_0                  ,   
        TX_BEACON_EN_0                            =>        TX_BEACON_EN_0                ,   
        TX_SWING_0                                =>        TX_SWING_0                    ,   
        TX_RXDET_REQ_0                            =>        TX_RXDET_REQ_0                ,   
        TX_PMA_RST_0                              =>        TX_PMA_RST_0                  ,   
        TX_LANE_PD_CLKPATH_0                      =>        TX_LANE_PD_CLKPATH_0          ,   
        TX_LANE_PD_PISO_0                         =>        TX_LANE_PD_PISO_0             ,   
        TX_LANE_PD_DRIVER_0                       =>        TX_LANE_PD_DRIVER_0           ,   
        RX_HIGHZ_0                                =>        RX_HIGHZ_0                    ,   
        CIM_DYN_DLY_SEL_RX0                       =>        CIM_DYN_DLY_SEL_RX0           ,   
        CIM_DYN_DLY_SEL_TX0                       =>        CIM_DYN_DLY_SEL_TX0           ,   
        CIM_START_ALIGN_RX0                       =>        CIM_START_ALIGN_RX0           ,   
        CIM_START_ALIGN_TX0                       =>        CIM_START_ALIGN_TX0           ,   
        LANE_PD_1                                 =>        LANE_PD_1                     ,   
        LANE_RST_1                                =>        LANE_RST_1                    ,   
        RX_LANE_PD_1                              =>        RX_LANE_PD_1                  ,   
        RX_PMA_RST_1                              =>        RX_PMA_RST_1                  ,   
        CTLE_ADP_RST_1                            =>        CTLE_ADP_RST_1                ,   
        TX_LS_DATA_1                              =>        TX_LS_DATA_1                  ,   
        TX_BEACON_EN_1                            =>        TX_BEACON_EN_1                ,   
        TX_SWING_1                                =>        TX_SWING_1                    ,   
        TX_RXDET_REQ_1                            =>        TX_RXDET_REQ_1                ,   
        TX_PMA_RST_1                              =>        TX_PMA_RST_1                  ,   
        TX_LANE_PD_CLKPATH_1                      =>        TX_LANE_PD_CLKPATH_1          ,   
        TX_LANE_PD_PISO_1                         =>        TX_LANE_PD_PISO_1             ,   
        TX_LANE_PD_DRIVER_1                       =>        TX_LANE_PD_DRIVER_1           ,   
        RX_HIGHZ_1                                =>        RX_HIGHZ_1                    ,   
        CIM_DYN_DLY_SEL_RX1                       =>        CIM_DYN_DLY_SEL_RX1           ,   
        CIM_DYN_DLY_SEL_TX1                       =>        CIM_DYN_DLY_SEL_TX1           ,   
        CIM_START_ALIGN_RX1                       =>        CIM_START_ALIGN_RX1           ,   
        CIM_START_ALIGN_TX1                       =>        CIM_START_ALIGN_TX1           ,   
        LANE_PD_2                                 =>        LANE_PD_2                     ,   
        LANE_RST_2                                =>        LANE_RST_2                    ,   
        RX_LANE_PD_2                              =>        RX_LANE_PD_2                  ,   
        RX_PMA_RST_2                              =>        RX_PMA_RST_2                  ,   
        CTLE_ADP_RST_2                            =>        CTLE_ADP_RST_2                ,   
        TX_LS_DATA_2                              =>        TX_LS_DATA_2                  ,   
        TX_BEACON_EN_2                            =>        TX_BEACON_EN_2                ,   
        TX_SWING_2                                =>        TX_SWING_2                    ,   
        TX_RXDET_REQ_2                            =>        TX_RXDET_REQ_2                ,   
        TX_PMA_RST_2                              =>        TX_PMA_RST_2                  ,   
        TX_LANE_PD_CLKPATH_2                      =>        TX_LANE_PD_CLKPATH_2          ,   
        TX_LANE_PD_PISO_2                         =>        TX_LANE_PD_PISO_2             ,   
        TX_LANE_PD_DRIVER_2                       =>        TX_LANE_PD_DRIVER_2           ,   
        RX_HIGHZ_2                                =>        RX_HIGHZ_2                    ,   
        CIM_DYN_DLY_SEL_RX2                       =>        CIM_DYN_DLY_SEL_RX2           ,   
        CIM_DYN_DLY_SEL_TX2                       =>        CIM_DYN_DLY_SEL_TX2           ,   
        CIM_START_ALIGN_RX2                       =>        CIM_START_ALIGN_RX2           ,   
        CIM_START_ALIGN_TX2                       =>        CIM_START_ALIGN_TX2           ,   
        LANE_PD_3                                 =>        LANE_PD_3                     ,   
        LANE_RST_3                                =>        LANE_RST_3                    ,   
        RX_LANE_PD_3                              =>        RX_LANE_PD_3                  ,   
        RX_PMA_RST_3                              =>        RX_PMA_RST_3                  ,   
        CTLE_ADP_RST_3                            =>        CTLE_ADP_RST_3                ,   
        TX_LS_DATA_3                              =>        TX_LS_DATA_3                  ,   
        TX_BEACON_EN_3                            =>        TX_BEACON_EN_3                ,   
        TX_SWING_3                                =>        TX_SWING_3                    ,   
        TX_RXDET_REQ_3                            =>        TX_RXDET_REQ_3                ,   
        TX_PMA_RST_3                              =>        TX_PMA_RST_3                  ,   
        TX_LANE_PD_CLKPATH_3                      =>        TX_LANE_PD_CLKPATH_3          ,   
        TX_LANE_PD_PISO_3                         =>        TX_LANE_PD_PISO_3             ,   
        TX_LANE_PD_DRIVER_3                       =>        TX_LANE_PD_DRIVER_3           ,   
        RX_HIGHZ_3                                =>        RX_HIGHZ_3                    ,   
        CIM_DYN_DLY_SEL_RX3                       =>        CIM_DYN_DLY_SEL_RX3           ,   
        CIM_DYN_DLY_SEL_TX3                       =>        CIM_DYN_DLY_SEL_TX3           ,   
        CIM_START_ALIGN_RX3                       =>        CIM_START_ALIGN_RX3           ,   
        CIM_START_ALIGN_TX3                       =>        CIM_START_ALIGN_TX3           ,   
        FOR_PMA_TEST_SO_CH0                       =>        FOR_PMA_TEST_SO_CH0           ,   
        FOR_PMA_TEST_SO_CH1                       =>        FOR_PMA_TEST_SO_CH1           ,   
        FOR_PMA_TEST_SO_CH2                       =>        FOR_PMA_TEST_SO_CH2           ,   
        FOR_PMA_TEST_SO_CH3                       =>        FOR_PMA_TEST_SO_CH3           ,   
        CFG_RDATA_0                               =>        CFG_RDATA_0                   ,   
        CFG_RDATA_1                               =>        CFG_RDATA_1                   ,   
        CFG_RDATA_2                               =>        CFG_RDATA_2                   ,   
        CFG_RDATA_3                               =>        CFG_RDATA_3                   ,   
        CFG_RDATA_PLL_0                           =>        CFG_RDATA_PLL_0               ,   
        CFG_RDATA_PLL_1                           =>        CFG_RDATA_PLL_1               ,   
        PCS_RX_MCB_STATUS                         =>        PCS_RX_MCB_STATUS             ,   
        PCS_LSM_SYNCED                            =>        PCS_LSM_SYNCED                ,   
        RDATA_0                                   =>        RDATA_0                       ,   
        RDATA_1                                   =>        RDATA_1                       ,   
        RDATA_2                                   =>        RDATA_2                       ,   
        RDATA_3                                   =>        RDATA_3                       ,   
        RCLK2FABRIC                               =>        RCLK2FABRIC                   ,   
        TCLK2FABRIC                               =>        TCLK2FABRIC                   ,   
        RESCAL_I_CODE_O_0                         =>        RESCAL_I_CODE_O_0             ,   
        RESCAL_I_CODE_O_1                         =>        RESCAL_I_CODE_O_1             ,   
        TEST_STATUS_0                             =>        TEST_STATUS_0                 ,   
        CA_ALIGN_RX                               =>        CA_ALIGN_RX                   ,   
        CA_ALIGN_TX                               =>        CA_ALIGN_TX                   ,   
        TEST_STATUS_1                             =>        TEST_STATUS_1                 ,   
        TEST_STATUS_2                             =>        TEST_STATUS_2                 ,   
        TEST_STATUS_3                             =>        TEST_STATUS_3                 ,   
        TEST_SO0                                  =>        TEST_SO0                      ,   
        TEST_SO1                                  =>        TEST_SO1                      ,   
        TEST_SO2                                  =>        TEST_SO2                      ,   
        TEST_SO3                                  =>        TEST_SO3                      ,   
        TEST_SO4                                  =>        TEST_SO4                      ,   
        TEST_SO5                                  =>        TEST_SO5                      ,   
        TEST_SO6                                  =>        TEST_SO6                      ,   
        TEST_SO7                                  =>        TEST_SO7                      ,   
        TEST_SO8                                  =>        TEST_SO8                      ,   
        TEST_SO9                                  =>        TEST_SO9                      ,   
        TEST_SO10                                 =>        TEST_SO10                     ,   
        TEST_SO11                                 =>        TEST_SO11                     ,   
        TEST_SO12                                 =>        TEST_SO12                     ,   
        TEST_SO13                                 =>        TEST_SO13                     ,   
        TEST_SO14                                 =>        TEST_SO14                     ,   
        TEST_SO15                                 =>        TEST_SO15                     ,   
        TEST_SO16                                 =>        TEST_SO16                     ,   
        TEST_SO17                                 =>        TEST_SO17                     ,   
        TEST_SO18                                 =>        TEST_SO18                     ,   
        TEST_SO19                                 =>        TEST_SO19                     ,   
        TEST_SO20                                 =>        TEST_SO20                     ,   
        TEST_SO21                                 =>        TEST_SO21                     ,   
        FOR_PMA_TEST_SO_PLL0                      =>        FOR_PMA_TEST_SO_PLL0          ,   
        FOR_PMA_TEST_SO_PLL1                      =>        FOR_PMA_TEST_SO_PLL1          ,   
        PAD_TX_SDP0                               =>        PAD_TX_SDP0                   ,   
        PAD_TX_SDN0                               =>        PAD_TX_SDN0                   ,   
        PAD_TX_SDP1                               =>        PAD_TX_SDP1                   ,   
        PAD_TX_SDN1                               =>        PAD_TX_SDN1                   ,   
        PAD_TX_SDP2                               =>        PAD_TX_SDP2                   ,   
        PAD_TX_SDN2                               =>        PAD_TX_SDN2                   ,   
        PAD_TX_SDP3                               =>        PAD_TX_SDP3                   ,   
        PAD_TX_SDN3                               =>        PAD_TX_SDN3                   ,   
        CFG_READY_0                               =>        CFG_READY_0                   ,   
        CFG_READY_1                               =>        CFG_READY_1                   ,   
        CFG_READY_2                               =>        CFG_READY_2                   ,   
        CFG_READY_3                               =>        CFG_READY_3                   ,   
        CFG_READY_PLL_0                           =>        CFG_READY_PLL_0               ,   
        CFG_READY_PLL_1                           =>        CFG_READY_PLL_1               ,   
        CFG_INT_0                                 =>        CFG_INT_0                     ,   
        CFG_INT_1                                 =>        CFG_INT_1                     ,   
        CFG_INT_2                                 =>        CFG_INT_2                     ,   
        CFG_INT_3                                 =>        CFG_INT_3                     ,   
        CFG_INT_PLL_0                             =>        CFG_INT_PLL_0                 ,   
        CFG_INT_PLL_1                             =>        CFG_INT_PLL_1                 ,   
        REFCK2CORE_0                              =>        REFCK2CORE_0                  ,   
        PLL_READY_0                               =>        PLL_READY_0                   ,   
        REFCK2CORE_1                              =>        REFCK2CORE_1                  ,   
        PLL_READY_1                               =>        PLL_READY_1                   ,   
        RX_SIGDET_STATUS_0                        =>        RX_SIGDET_STATUS_0            ,   
        RX_SATA_COMINIT_0                         =>        RX_SATA_COMINIT_0             ,   
        RX_SATA_COMWAKE_0                         =>        RX_SATA_COMWAKE_0             ,   
        RX_LS_DATA_0                              =>        RX_LS_DATA_0                  ,   
        RX_READY_0                                =>        RX_READY_0                    ,   
        TX_RXDET_STATUS_0                         =>        TX_RXDET_STATUS_0             ,   
        RX_SIGDET_STATUS_1                        =>        RX_SIGDET_STATUS_1            ,   
        RX_SATA_COMINIT_1                         =>        RX_SATA_COMINIT_1             ,   
        RX_SATA_COMWAKE_1                         =>        RX_SATA_COMWAKE_1             ,   
        RX_LS_DATA_1                              =>        RX_LS_DATA_1                  ,   
        RX_READY_1                                =>        RX_READY_1                    ,   
        TX_RXDET_STATUS_1                         =>        TX_RXDET_STATUS_1             ,   
        RX_SIGDET_STATUS_2                        =>        RX_SIGDET_STATUS_2            ,   
        RX_SATA_COMINIT_2                         =>        RX_SATA_COMINIT_2             ,   
        RX_SATA_COMWAKE_2                         =>        RX_SATA_COMWAKE_2             ,   
        RX_LS_DATA_2                              =>        RX_LS_DATA_2                  ,   
        RX_READY_2                                =>        RX_READY_2                    ,   
        TX_RXDET_STATUS_2                         =>        TX_RXDET_STATUS_2             ,   
        RX_SIGDET_STATUS_3                        =>        RX_SIGDET_STATUS_3            ,   
        RX_SATA_COMINIT_3                         =>        RX_SATA_COMINIT_3             ,   
        RX_SATA_COMWAKE_3                         =>        RX_SATA_COMWAKE_3             ,   
        RX_LS_DATA_3                              =>        RX_LS_DATA_3                  ,   
        RX_READY_3                                =>        RX_READY_3                    ,   
        TX_RXDET_STATUS_3                         =>        TX_RXDET_STATUS_3                
    );

};// end of implementation impl_ppll of gopHSST
