// Seed: 1977376975
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output tri0 id_2,
    output wor id_3,
    input tri id_4,
    output wand id_5,
    output supply1 id_6,
    input uwire id_7,
    input wand id_8
);
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output wire id_2,
    output wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    input supply0 id_11,
    output wor id_12,
    output wor id_13
);
  assign id_13 = -1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4
  );
  assign modCall_1.id_8 = 0;
  genvar id_15;
  wire id_16, id_17, id_18, id_19;
endmodule
