# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Q_2.srcs/sources_1/imports/A5-Stella-Kariuki/list_ch06_05_div.vhd" \
"../../../../Q_2.srcs/sources_1/new/server.vhd" \
"../../../../Q_2.srcs/sources_1/new/client_driver.vhd" \

# Do not sort compile order
nosort
