Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Sep 25 23:07:12 2018
| Host         : DESKTOP-GJPCRJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   286 |
| Unused register locations in slices containing registers |   698 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             478 |          191 |
| No           | No                    | Yes                    |             169 |           45 |
| No           | Yes                   | No                     |             898 |          388 |
| Yes          | No                    | No                     |             620 |          187 |
| Yes          | No                    | Yes                    |             103 |           24 |
| Yes          | Yes                   | No                     |            2146 |          666 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                              Clock Signal                             |                                                                                                                                           Enable Signal                                                                                                                                          |                                                                                                                                          Set/Reset Signal                                                                                                                                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   |                                                                                                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                                                                        | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                    | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/readreq_th_reset                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/CLK |                                                                                                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | design_1_i/PmodWIFI_0/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                                                             | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   |                                                                                                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/value[3]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                             | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/bus2ip_BE_reg_reg[0][0]                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                          | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                      | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                            | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[3]                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[3]                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_10                                                                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_12                                                                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_11                                                                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                       | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_rep[0].fifoaddr_reg[0][0]                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_5                                                                                                                                                                                                                                      | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_rep[0].fifoaddr_reg[0]_0[0]                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_rep[0].fifoaddr_reg[0]_1[0]                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                        | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                                                                      | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                                                                      | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]                                                                                                                                                           | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[17]_0[0]                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[1][0]                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[1][0]                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[0][0]                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1_n_0                                                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                          |                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                      | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                    | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                               | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                                                                                                                                 | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/CE                                                                                                                                                                                                          | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                                             | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                       | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                       | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                       | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                        | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                                            | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                                            | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                                            | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                                 | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                4 |              9 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                               |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[3][0]    | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                                                                                                                     | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                              |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                   |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                     | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                              |               11 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/twr_rec_cnt_en_int                                                                                                                                                                                                                        | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                         | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/LED[15]_i_2_n_0                                                                                                                                                                                                                               | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[16]                                                                                                                                                                     |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[6]                                                                                                                                                                                                                                       | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[4]                                                                                                                                                                                                                                       | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_out                                                                                                                                                                                                    |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                        |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/E[0]                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                     |                9 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                            |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                     |                5 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           |                                                                                                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                  |                3 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                  |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                               |               10 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |                8 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                   |                7 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                |               16 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |               12 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               12 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |               15 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |               17 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                8 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |               11 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                                                                   |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_data_reg[31][0]                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                         |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                         | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                      | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                                                                                                              | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                              |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                                                                   |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                  | design_1_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                               | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |               32 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                       | design_1_i/sevenSegment_0/inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/count_reg[0]_0                                                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[24].LOAD_REG_I_1                                                                                                                                                                                 | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                          | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                                    |                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[35]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |               11 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               12 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               11 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               12 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                6 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                            |               10 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                5 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |               14 |             44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               14 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                                                                             | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |               14 |             57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                 |                                                                                                                                                                                                                                                                                                   |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                                              |               37 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               10 |             75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |               19 |             78 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31           |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |               34 |             82 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |               39 |             95 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |               79 |            221 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/rd_fifo_wr_en                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |               64 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                           |              132 |            259 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |              162 |            411 |
+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    18 |
| 2      |                     7 |
| 3      |                     8 |
| 4      |                    43 |
| 5      |                    17 |
| 6      |                    19 |
| 7      |                     4 |
| 8      |                    61 |
| 9      |                     2 |
| 10     |                     7 |
| 11     |                     1 |
| 12     |                     2 |
| 14     |                     1 |
| 15     |                     4 |
| 16+    |                    92 |
+--------+-----------------------+


