struct V_1 * T_1 F_1 ( int V_2 )\r\n{\r\nstruct V_1 * V_3 = F_2 ( sizeof( struct V_4 ) ) ;\r\nunsigned * V_5 ;\r\nint V_6 = 0 ;\r\nif ( ! V_3 )\r\nreturn F_3 ( - V_7 ) ;\r\nif ( V_2 >= 0 ) {\r\nsprintf ( V_3 -> V_8 , L_1 , V_2 ) ;\r\nF_4 ( V_3 ) ;\r\nV_9 = V_3 -> V_10 ;\r\nV_11 = V_3 -> V_11 ;\r\n}\r\nif ( V_9 > 0x1ff ) {\r\nV_6 = F_5 ( V_3 , V_9 ) ;\r\n} else if ( V_9 != 0 ) {\r\nV_6 = - V_12 ;\r\n} else {\r\nfor ( V_5 = V_13 ; * V_5 ; V_5 ++ ) {\r\nif ( F_5 ( V_3 , * V_5 ) == 0 )\r\nbreak;\r\n}\r\nif ( ! * V_5 )\r\nV_6 = - V_7 ;\r\n}\r\nif ( V_6 )\r\ngoto V_14;\r\nV_6 = F_6 ( V_3 ) ;\r\nif ( V_6 )\r\ngoto V_15;\r\nreturn V_3 ;\r\nV_15:\r\nF_7 ( V_3 -> V_10 , V_16 ) ;\r\nV_14:\r\nF_8 ( V_3 ) ;\r\nreturn F_3 ( V_6 ) ;\r\n}\r\nstatic int T_1 F_5 ( struct V_1 * V_3 , int V_17 )\r\n{\r\nstatic unsigned V_18 ;\r\nint V_19 , V_20 ;\r\nunsigned char V_21 [ 32 ] ;\r\nint V_22 ;\r\nint V_23 ;\r\nint V_24 ;\r\nint V_25 ;\r\nint V_26 ;\r\nint V_27 ;\r\nif ( ! F_9 ( V_17 , V_16 , L_2 ) )\r\nreturn - V_7 ;\r\nif ( V_28 > 1 )\r\nF_10 ( L_3 , V_17 ) ;\r\nV_24 = F_11 ( V_29 ) ;\r\nif ( V_24 == 0xffff ) {\r\nV_27 = - V_7 ;\r\ngoto V_14;\r\n}\r\nif ( ( V_24 & 0x1800 ) != 0x1800 ) {\r\nif ( V_28 > 1 ) {\r\nF_10 ( L_4 ) ;\r\nF_10 ( L_5 , V_24 ) ;\r\n}\r\nV_27 = - V_7 ;\r\ngoto V_14;\r\n}\r\nV_26 = F_11 ( V_30 ) ;\r\nif ( V_26 == 0xffff ) {\r\nF_12 ( 0 , V_30 ) ;\r\nif ( F_11 ( V_30 ) == 0xffff ) {\r\nV_27 = - V_7 ;\r\ngoto V_14;\r\n}\r\n} else if ( ( V_26 & 0xff00 ) != 0xff00 ) {\r\nif ( V_28 > 1 ) {\r\nF_10 ( L_6 ) ;\r\nF_10 ( L_5 , V_26 ) ;\r\n}\r\nV_27 = - V_7 ;\r\ngoto V_14;\r\n}\r\nV_23 = F_11 ( V_31 ) ;\r\nV_22 = F_11 ( V_32 ) ;\r\nV_25 = F_11 ( V_33 ) ;\r\nif ( V_28 > 4 ) {\r\nF_10 ( L_7 , V_24 ) ;\r\nF_10 ( L_8 , V_22 ) ;\r\nF_10 ( L_9 , V_23 ) ;\r\nF_10 ( L_10 , V_26 ) ;\r\nF_10 ( L_11 , V_25 ) ;\r\n}\r\nF_12 ( V_34 | V_35 , V_36 ) ;\r\nF_12 ( 0 , V_33 ) ;\r\nF_12 ( V_37 , V_32 ) ;\r\nV_20 = 0 ;\r\nfor( V_19 = 0 ; V_19 < 32 ; V_19 ++ ) {\r\nV_20 += V_21 [ V_19 ] = F_11 ( V_38 ) & 0xff ;\r\n}\r\n#if 0\r\nif ( (j&0xff) != 0 ) {\r\nif (net_debug>1) {\r\nprintk("seeq8005: prom sum error\n");\r\n}\r\noutw( old_stat, SEEQ_STATUS);\r\noutw( old_dmaar, SEEQ_DMAAR);\r\noutw( old_cfg1, SEEQ_CFG1);\r\nretval = -ENODEV;\r\ngoto out;\r\n}\r\n#endif\r\nF_12 ( V_39 , V_31 ) ;\r\nF_13 ( 5 ) ;\r\nF_12 ( V_35 , V_36 ) ;\r\nif ( V_28 ) {\r\nF_10 ( L_12 , V_20 ) ;\r\nfor( V_20 = 0 ; V_20 < 32 ; V_20 += 16 ) {\r\nF_10 ( L_13 , V_20 ) ;\r\nfor( V_19 = 0 ; V_19 < 16 ; V_19 ++ ) {\r\nF_10 ( L_14 , V_21 [ V_20 | V_19 ] ) ;\r\n}\r\nF_10 ( L_15 ) ;\r\nfor( V_19 = 0 ; V_19 < 16 ; V_19 ++ ) {\r\nif ( ( V_21 [ V_20 | V_19 ] > 31 ) && ( V_21 [ V_20 | V_19 ] < 127 ) ) {\r\nF_10 ( L_16 , V_21 [ V_20 | V_19 ] ) ;\r\n} else {\r\nF_10 ( L_15 ) ;\r\n}\r\n}\r\nF_10 ( L_17 ) ;\r\n}\r\n}\r\n#if 0\r\nif (net_debug>1) {\r\nprintk("seeq8005: testing packet buffer ... ");\r\noutw( SEEQCFG1_BUFFER_BUFFER, SEEQ_CFG1);\r\noutw( SEEQCMD_FIFO_WRITE | SEEQCMD_SET_ALL_OFF, SEEQ_CMD);\r\noutw( 0 , SEEQ_DMAAR);\r\nfor(i=0;i<32768;i++) {\r\noutw(0x5a5a, SEEQ_BUFFER);\r\n}\r\nj=jiffies+HZ;\r\nwhile ( ((inw(SEEQ_STATUS) & SEEQSTAT_FIFO_EMPTY) != SEEQSTAT_FIFO_EMPTY) && time_before(jiffies, j) )\r\nmb();\r\noutw( 0 , SEEQ_DMAAR);\r\nwhile ( ((inw(SEEQ_STATUS) & SEEQSTAT_WINDOW_INT) != SEEQSTAT_WINDOW_INT) && time_before(jiffies, j+HZ))\r\nmb();\r\nif ( (inw(SEEQ_STATUS) & SEEQSTAT_WINDOW_INT) == SEEQSTAT_WINDOW_INT)\r\noutw( SEEQCMD_WINDOW_INT_ACK | (inw(SEEQ_STATUS)& SEEQCMD_INT_MASK), SEEQ_CMD);\r\noutw( SEEQCMD_FIFO_READ | SEEQCMD_SET_ALL_OFF, SEEQ_CMD);\r\nj=0;\r\nfor(i=0;i<32768;i++) {\r\nif (inw(SEEQ_BUFFER) != 0x5a5a)\r\nj++;\r\n}\r\nif (j) {\r\nprintk("%i\n",j);\r\n} else {\r\nprintk("ok.\n");\r\n}\r\n}\r\n#endif\r\nif ( V_28 && V_18 ++ == 0 )\r\nF_10 ( V_40 ) ;\r\nF_10 ( L_18 , V_3 -> V_8 , L_2 , V_17 ) ;\r\nV_3 -> V_10 = V_17 ;\r\nV_3 -> V_11 = V_11 ;\r\nfor ( V_19 = 0 ; V_19 < 6 ; V_19 ++ )\r\nV_3 -> V_41 [ V_19 ] = V_21 [ V_19 + 6 ] ;\r\nF_10 ( L_19 , V_3 -> V_41 ) ;\r\nif ( V_3 -> V_11 == 0xff )\r\n;\r\nelse if ( V_3 -> V_11 < 2 ) {\r\nunsigned long V_42 = F_14 () ;\r\nF_12 ( V_43 | V_44 | V_45 , V_36 ) ;\r\nV_3 -> V_11 = F_15 ( V_42 ) ;\r\nif ( V_28 >= 2 )\r\nF_10 ( L_20 , V_3 -> V_11 ) ;\r\n} else if ( V_3 -> V_11 == 2 )\r\nV_3 -> V_11 = 9 ;\r\n#if 0\r\n{\r\nint irqval = request_irq(dev->irq, seeq8005_interrupt, 0, "seeq8005", dev);\r\nif (irqval) {\r\nprintk ("%s: unable to get IRQ %d (irqval=%d).\n", dev->name,\r\ndev->irq, irqval);\r\nretval = -EAGAIN;\r\ngoto out;\r\n}\r\n}\r\n#endif\r\nV_3 -> V_46 = & V_47 ;\r\nV_3 -> V_48 = V_49 / 20 ;\r\nV_3 -> V_50 &= ~ V_51 ;\r\nreturn 0 ;\r\nV_14:\r\nF_7 ( V_17 , V_16 ) ;\r\nreturn V_27 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_3 )\r\n{\r\nstruct V_4 * V_52 = F_17 ( V_3 ) ;\r\n{\r\nint V_53 = F_18 ( V_3 -> V_11 , V_54 , 0 , L_2 , V_3 ) ;\r\nif ( V_53 ) {\r\nF_10 ( L_21 , V_3 -> V_8 ,\r\nV_3 -> V_11 , V_53 ) ;\r\nreturn - V_55 ;\r\n}\r\n}\r\nF_19 ( V_3 , 1 ) ;\r\nV_52 -> V_56 = V_57 ;\r\nF_20 ( V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_21 ( struct V_1 * V_3 )\r\n{\r\nint V_17 = V_3 -> V_10 ;\r\nF_10 ( V_58 L_22 , V_3 -> V_8 ,\r\nF_22 ( V_3 ) ? L_23 : L_24 ) ;\r\nF_19 ( V_3 , 1 ) ;\r\nV_3 -> V_59 = V_57 ;\r\nF_23 ( V_3 ) ;\r\n}\r\nstatic T_2 F_24 ( struct V_60 * V_61 ,\r\nstruct V_1 * V_3 )\r\n{\r\nshort V_62 = V_61 -> V_63 ;\r\nunsigned char * V_64 ;\r\nif ( V_62 < V_65 ) {\r\nif ( F_25 ( V_61 , V_65 ) )\r\nreturn V_66 ;\r\nV_62 = V_65 ;\r\n}\r\nV_64 = V_61 -> V_67 ;\r\nF_26 ( V_3 ) ;\r\nF_27 ( V_3 , V_64 , V_62 ) ;\r\nV_3 -> V_68 . V_69 += V_62 ;\r\nF_28 ( V_61 ) ;\r\nreturn V_66 ;\r\n}\r\ninline void F_29 ( struct V_1 * V_3 )\r\n{\r\nint V_17 = V_3 -> V_10 ;\r\nunsigned long V_70 ;\r\nint V_71 ;\r\nV_70 = V_57 + V_49 ;\r\nwhile ( ( ( ( V_71 = F_11 ( V_29 ) ) & V_72 ) != V_72 ) && F_30 ( V_57 , V_70 ) )\r\nF_31 () ;\r\nif ( ( V_71 & V_72 ) == V_72 )\r\nF_12 ( V_73 | ( V_71 & V_74 ) , V_36 ) ;\r\n}\r\nstatic T_3 V_54 ( int V_11 , void * V_75 )\r\n{\r\nstruct V_1 * V_3 = V_75 ;\r\nstruct V_4 * V_52 ;\r\nint V_17 , V_71 , V_76 = 0 ;\r\nint V_77 = 0 ;\r\nV_17 = V_3 -> V_10 ;\r\nV_52 = F_17 ( V_3 ) ;\r\nV_71 = F_11 ( V_29 ) ;\r\ndo {\r\nif ( V_28 > 2 ) {\r\nF_10 ( L_25 , V_3 -> V_8 , V_71 ) ;\r\n}\r\nif ( V_71 & V_72 ) {\r\nV_77 = 1 ;\r\nF_12 ( V_73 | ( V_71 & V_74 ) , V_36 ) ;\r\nif ( V_28 ) {\r\nF_10 ( L_26 , V_3 -> V_8 ) ;\r\n}\r\n}\r\nif ( V_71 & V_78 ) {\r\nV_77 = 1 ;\r\nF_12 ( V_79 | ( V_71 & V_74 ) , V_36 ) ;\r\nV_3 -> V_68 . V_80 ++ ;\r\nF_23 ( V_3 ) ;\r\n}\r\nif ( V_71 & V_81 ) {\r\nV_77 = 1 ;\r\nF_32 ( V_3 ) ;\r\n}\r\nV_71 = F_11 ( V_29 ) ;\r\n} while ( ( ++ V_76 < 10 ) && ( V_71 & V_82 ) ) ;\r\nif( V_28 > 2 ) {\r\nF_10 ( L_27 , V_3 -> V_8 ) ;\r\n}\r\nreturn F_33 ( V_77 ) ;\r\n}\r\nstatic void F_32 ( struct V_1 * V_3 )\r\n{\r\nstruct V_4 * V_52 = F_17 ( V_3 ) ;\r\nint V_76 = 10 ;\r\nint V_83 ;\r\nint V_17 = V_3 -> V_10 ;\r\ndo {\r\nint V_84 ;\r\nint V_85 ;\r\nint V_19 ;\r\nint V_71 ;\r\nV_71 = F_11 ( V_29 ) ;\r\nF_12 ( V_52 -> V_86 , V_33 ) ;\r\nF_12 ( V_87 | V_88 | ( V_71 & V_74 ) , V_36 ) ;\r\nF_29 ( V_3 ) ;\r\nV_84 = F_34 ( F_11 ( V_38 ) ) ;\r\nV_83 = F_11 ( V_38 ) ;\r\nif ( V_28 > 2 ) {\r\nF_10 ( L_28 , V_3 -> V_8 , V_52 -> V_86 , V_84 , V_83 ) ;\r\n}\r\nif ( ( V_84 == 0 ) || ( ( V_83 & V_89 ) == 0 ) ) {\r\nreturn;\r\n}\r\nif ( ( V_83 & V_90 ) == 0 )\r\nbreak;\r\nif ( V_84 < V_52 -> V_86 ) {\r\nV_85 = ( V_84 + 0x10000 - ( ( V_91 + 1 ) << 8 ) ) - V_52 -> V_86 - 4 ;\r\n} else {\r\nV_85 = V_84 - V_52 -> V_86 - 4 ;\r\n}\r\nif ( V_84 < ( ( V_91 + 1 ) << 8 ) ) {\r\nF_10 ( L_29 , V_3 -> V_8 ) ;\r\nF_19 ( V_3 , 1 ) ;\r\nreturn;\r\n}\r\nV_52 -> V_86 = V_84 ;\r\nif ( V_28 > 2 ) {\r\nF_10 ( L_30 , V_3 -> V_8 , V_85 ) ;\r\n}\r\nif ( V_83 & V_92 ) {\r\nV_3 -> V_68 . V_93 ++ ;\r\nif ( V_83 & V_94 ) V_3 -> V_68 . V_95 ++ ;\r\nif ( V_83 & V_96 ) V_3 -> V_68 . V_95 ++ ;\r\nif ( V_83 & V_97 ) V_3 -> V_68 . V_98 ++ ;\r\nif ( V_83 & V_99 ) V_3 -> V_68 . V_100 ++ ;\r\nF_12 ( V_34 | V_101 | ( V_71 & V_74 ) , V_36 ) ;\r\nF_12 ( ( V_52 -> V_86 & 0xff00 ) >> 8 , V_30 ) ;\r\n} else {\r\nstruct V_60 * V_61 ;\r\nunsigned char * V_64 ;\r\nV_61 = F_35 ( V_3 , V_85 ) ;\r\nif ( V_61 == NULL ) {\r\nF_10 ( L_31 , V_3 -> V_8 ) ;\r\nV_3 -> V_68 . V_102 ++ ;\r\nbreak;\r\n}\r\nF_36 ( V_61 , 2 ) ;\r\nV_64 = F_37 ( V_61 , V_85 ) ;\r\nF_38 ( V_38 , V_64 , ( V_85 + 1 ) >> 1 ) ;\r\nif ( V_28 > 2 ) {\r\nchar * V_103 = V_64 ;\r\nF_10 ( L_32 , V_3 -> V_8 ) ;\r\nfor( V_19 = 0 ; V_19 < 14 ; V_19 ++ ) {\r\nF_10 ( L_14 , * ( V_103 ++ ) & 0xff ) ;\r\n}\r\nF_10 ( L_17 ) ;\r\n}\r\nV_61 -> V_104 = F_39 ( V_61 , V_3 ) ;\r\nF_40 ( V_61 ) ;\r\nV_3 -> V_68 . V_105 ++ ;\r\nV_3 -> V_68 . V_106 += V_85 ;\r\n}\r\n} while ( ( -- V_76 ) && ( V_83 & V_89 ) );\r\n}\r\nstatic int F_41 ( struct V_1 * V_3 )\r\n{\r\nstruct V_4 * V_52 = F_17 ( V_3 ) ;\r\nint V_17 = V_3 -> V_10 ;\r\nV_52 -> V_56 = 0 ;\r\nF_26 ( V_3 ) ;\r\nF_12 ( V_35 , V_36 ) ;\r\nF_42 ( V_3 -> V_11 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_43 ( struct V_1 * V_3 )\r\n{\r\n#if 0\r\nint ioaddr = dev->base_addr;\r\nif (num_addrs) {\r\noutw( (inw(SEEQ_CFG1) & ~SEEQCFG1_MATCH_MASK)| SEEQCFG1_MATCH_ALL, SEEQ_CFG1);\r\ndev->flags|=IFF_PROMISC;\r\n} else {\r\noutw( (inw(SEEQ_CFG1) & ~SEEQCFG1_MATCH_MASK)| SEEQCFG1_MATCH_BROAD, SEEQ_CFG1);\r\n}\r\n#endif\r\n}\r\nvoid F_19 ( struct V_1 * V_3 , int V_107 )\r\n{\r\nstruct V_4 * V_52 = F_17 ( V_3 ) ;\r\nint V_17 = V_3 -> V_10 ;\r\nint V_19 ;\r\nF_12 ( V_39 , V_31 ) ;\r\nF_13 ( 5 ) ;\r\nF_12 ( V_34 | V_35 , V_36 ) ;\r\nF_12 ( 0 , V_33 ) ;\r\nF_12 ( V_108 , V_32 ) ;\r\nfor( V_19 = 0 ; V_19 < 6 ; V_19 ++ ) {\r\nF_44 ( V_3 -> V_41 [ V_19 ] , V_38 ) ;\r\nF_13 ( 2 ) ;\r\n}\r\nF_12 ( V_109 , V_32 ) ;\r\nF_44 ( V_91 , V_38 ) ;\r\nV_52 -> V_86 = ( V_91 + 1 ) << 8 ;\r\nF_12 ( V_52 -> V_86 , V_110 ) ;\r\nF_12 ( 0x00ff , V_30 ) ;\r\nif ( V_28 > 4 ) {\r\nF_10 ( L_33 , V_3 -> V_8 ) ;\r\nF_12 ( V_87 | V_35 , V_36 ) ;\r\nF_12 ( 0 , V_33 ) ;\r\nF_12 ( V_108 , V_32 ) ;\r\nfor( V_19 = 0 ; V_19 < 6 ; V_19 ++ ) {\r\nF_10 ( L_14 , F_45 ( V_38 ) ) ;\r\n}\r\nF_10 ( L_17 ) ;\r\n}\r\nF_12 ( V_111 | V_112 | V_113 , V_32 ) ;\r\nF_12 ( V_114 | V_115 , V_31 ) ;\r\nF_12 ( V_44 | V_116 | V_43 , V_36 ) ;\r\nif ( V_28 > 4 ) {\r\nint V_22 ;\r\nV_22 = F_11 ( V_32 ) ;\r\nF_10 ( L_34 , V_3 -> V_8 , F_11 ( V_29 ) ) ;\r\nF_10 ( L_35 , V_3 -> V_8 , V_22 ) ;\r\nF_10 ( L_36 , V_3 -> V_8 , F_11 ( V_31 ) ) ;\r\nF_10 ( L_37 , V_3 -> V_8 , F_11 ( V_30 ) ) ;\r\nF_10 ( L_38 , V_3 -> V_8 , F_11 ( V_33 ) ) ;\r\n}\r\n}\r\nstatic void F_27 ( struct V_1 * V_3 , char * V_64 , int V_62 )\r\n{\r\nint V_17 = V_3 -> V_10 ;\r\nint V_71 = F_11 ( V_29 ) ;\r\nint V_117 = 0 ;\r\nunsigned long V_70 ;\r\nif ( V_28 > 4 ) {\r\nF_10 ( L_39 , V_3 -> V_8 , V_62 ) ;\r\n}\r\nF_12 ( V_34 | ( V_71 & V_74 ) , V_36 ) ;\r\nF_12 ( V_117 , V_33 ) ;\r\nF_12 ( F_46 ( V_62 + 4 ) , V_38 ) ;\r\nF_12 ( V_118 | V_119 | V_120 , V_38 ) ;\r\nF_47 ( V_38 , V_64 , ( V_62 + 1 ) >> 1 ) ;\r\nF_12 ( 0 , V_38 ) ;\r\nF_12 ( 0 , V_38 ) ;\r\nF_12 ( V_117 , V_121 ) ;\r\nV_70 = V_57 ;\r\nwhile ( ( ( ( V_71 = F_11 ( V_29 ) ) & V_122 ) == 0 ) && F_30 ( V_57 , V_70 + V_49 ) )\r\nF_48 () ;\r\nF_12 ( V_73 | V_123 | ( V_71 & V_74 ) , V_36 ) ;\r\n}\r\nint T_1 F_49 ( void )\r\n{\r\nV_124 = F_1 ( - 1 ) ;\r\nif ( F_50 ( V_124 ) )\r\nreturn F_51 ( V_124 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_52 ( void )\r\n{\r\nF_53 ( V_124 ) ;\r\nF_7 ( V_124 -> V_10 , V_16 ) ;\r\nF_8 ( V_124 ) ;\r\n}
