<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title></title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Useful Links</div>
<div class="menu-item"><a href="MahshidResume.pdf">Download&nbsp;Resume</a></div>
<div class="menu-item"><a href="https://www.linkedin.com/in/mahshidshah/">LinkedIn</a></div>
<div class="menu-item"><a href="https://github.com/ms4323">GitHub</a></div>
<div class="menu-item"><a href="https://scholar.google.com/citations?hl=en&user=sk_2PDYAAAAJ">Google&nbsp;Scholar</a></div>
</td>
<td id="layout-content">
<h3></h3>
<h1>Mahshid Shahmohammadian</h1>
<div class="infoblock">
<div class="blockcontent">
<h2>About Me</h2>
<p>I'm a computer science Ph.D. candidate at Drexel University. My research focuses on high-level hardware design and FPGA design flow. I've been working on high-level functional languages in the wireless communication field, as concise tools to generate low-level hardware description languages like VHDL and Verilog. As a computer engineering undergrad, I worked on an algorithm for injecting soft errors into integrated circuits after synthesis and placement in ASIC design flow.</p>
<p>Currently, I am working on generating VHDL/Verilog from functional programming languages such as Haskell as well as Ziria, a domain-specific language for software-defined radio (SDR) PHY layer specifications.</p>
<h2>Experience </h2>
<dl>
<dt>ASIC Design Intern at Maxlinear Inc. &ndash; Summer 2019</dt>
<dd><p>Optimizing power consumption of optical receiver equalizer filters, designing an FIR filter in Verilog and SystemVerilog which was tested against an equivalent reference model, synthesis netlist and gate-level simulation lead to powerconsumption estimations with certain stimulus window</p></dd>
</dl>
<dl>
<dt>Research Assistant at Drexel University &ndash; Fall 2016 until 2021</dt>
<dd><p>High-level Hardware Design of Wireless Systems, generating VHDL from Haskell and Domain-specific languages for communication systems applications</p></dd>
</dl>
<h2>Research Interests</h2>
<ul>
<li><p>Field-programmable Gate Array</p>
</li>
<li><p>Computer Architecture</p>
</li>
<li><p>Hardware Software Co-Design</p>
</li>
<li><p>Application-specific Integrated Circuit</p>
</li>
<li><p>VLSI Design</p>
</li>
</ul>
<h2>Contact</h2>
<p>E-mail: ms4323@drexel.edu</p>
<p>Address: Drexel College of Computing and Informatics, Research Room 1143
3675 Market Street Philadelphia, PA 19104</p>
</div></div>
<div id="footer">
<div id="footer-text">
Page generated 2020-05-19 15:31:12 EDT, by <a href="http://jemdoc.jaboc.net/">jemdoc</a>.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
