
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003484                       # Number of seconds simulated
sim_ticks                                  3483939924                       # Number of ticks simulated
final_tick                               529787989932                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152456                       # Simulator instruction rate (inst/s)
host_op_rate                                   192670                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 263375                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902488                       # Number of bytes of host memory used
host_seconds                                 13228.06                       # Real time elapsed on the host
sim_insts                                  2016700560                       # Number of instructions simulated
sim_ops                                    2548651903                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        23040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        48000                       # Number of bytes read from this memory
system.physmem.bytes_read::total                74752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        62848                       # Number of bytes written to this memory
system.physmem.bytes_written::total             62848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          375                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   584                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             491                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  491                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       551100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6613202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       514360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13777505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21456168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       551100                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       514360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1065460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18039347                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18039347                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18039347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       551100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6613202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       514360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13777505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39495515                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8354773                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3158069                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2576541                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211702                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1343540                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242711                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326281                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9402                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3271307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17157430                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3158069                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1568992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3720325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1102267                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        446743                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1592108                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8327236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.548457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.341379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4606911     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304608      3.66%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          456897      5.49%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316155      3.80%     68.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223184      2.68%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217586      2.61%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          130632      1.57%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          279825      3.36%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791438     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8327236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377996                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.053608                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3364840                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       470345                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3551444                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51983                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        888616                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531612                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20545755                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        888616                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3552775                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48609                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       151291                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3411679                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274260                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19931357                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        113933                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93924                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27951609                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92769986                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92769986                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10752599                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818794                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11437                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       364641                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18577161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14830670                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6203849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18991685                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8327236                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911357                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2950917     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1644151     19.74%     55.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256554     15.09%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       808010      9.70%     79.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       791314      9.50%     89.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       392906      4.72%     94.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342193      4.11%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63091      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        78100      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8327236                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81003     71.63%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16041     14.18%     85.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16048     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12408695     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187408      1.26%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458376      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774483      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14830670                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.775113                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113092                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007626                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38131377                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24784478                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14420860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14943762                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        47252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711610                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          650                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223288                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        888616                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25070                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4833                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18580591                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829184                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934058                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       243956                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14558946                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363059                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       271724                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2120056                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756997                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.742590                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14427272                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14420860                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9344102                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26540982                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726062                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352063                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6254194                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213218                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7438620                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.657079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2825699     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138187     28.74%     66.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805215     10.82%     77.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452844      6.09%     83.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387463      5.21%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172813      2.32%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167063      2.25%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111753      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377583      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7438620                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25641610                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38050408                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  27537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.835477                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.835477                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196921                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196921                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65384621                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20061838                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18884080                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8354773                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3066768                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2495228                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206149                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1310927                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1205160                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314566                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9217                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3390744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16764943                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3066768                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1519726                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3519020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1057956                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        499487                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1656603                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8257481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4738461     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          188643      2.28%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244228      2.96%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          372033      4.51%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          361844      4.38%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          275412      3.34%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163782      1.98%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          246040      2.98%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1667038     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8257481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367068                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006631                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3503672                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       488911                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3390138                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26733                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        848026                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       519166                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20053711                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1168                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        848026                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3689405                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100529                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       117179                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3226871                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       275464                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19465642                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           52                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        118810                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27116735                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90658898                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90658898                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16808873                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10307857                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4171                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2369                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           786181                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1805189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       957096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18865                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       294091                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18087510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3956                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14549192                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27296                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5914749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17985551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          672                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8257481                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761941                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898633                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2859296     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1815777     21.99%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1171091     14.18%     70.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       802236      9.72%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       753142      9.12%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398977      4.83%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       295127      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88370      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73465      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8257481                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71421     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14833     14.31%     83.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17415     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12103253     83.19%     83.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205337      1.41%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1642      0.01%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1436739      9.88%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       802221      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14549192                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.741423                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             103669                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007125                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37486830                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24006302                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14138154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14652861                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49427                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       695137                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       245244                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           49                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        848026                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58069                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10142                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18091466                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       118298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1805189                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       957096                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2314                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7649                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125361                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242288                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14267530                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1352318                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281662                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2135793                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1996474                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            783475                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.707710                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14142264                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14138154                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9079245                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25494505                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692225                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356126                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9846378                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12101670                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5989806                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209411                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7409454                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633274                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.154571                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2845566     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2133838     28.80%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       787406     10.63%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       450650      6.08%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       374366      5.05%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       182200      2.46%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186020      2.51%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        78778      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370630      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7409454                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9846378                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12101670                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1821904                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110052                       # Number of loads committed
system.switch_cpus1.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1735380                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10908335                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246929                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370630                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25130300                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37031429                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  97292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9846378                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12101670                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9846378                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848512                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848512                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178533                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178533                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64212310                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19520510                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18524884                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3284                       # number of misc regfile writes
system.l20.replacements                           195                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          354641                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32963                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.758760                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        10270.852771                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.962020                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    90.840690                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           166.390309                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22224.954211                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.313442                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.002772                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.005078                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.678252                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3127                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3128                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1057                       # number of Writeback hits
system.l20.Writeback_hits::total                 1057                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3127                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3128                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3127                       # number of overall hits
system.l20.overall_hits::total                   3128                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          180                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  195                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          180                       # number of demand (read+write) misses
system.l20.demand_misses::total                   195                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          180                       # number of overall misses
system.l20.overall_misses::total                  195                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1674866                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     15447448                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       17122314                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1674866                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     15447448                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        17122314                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1674866                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     15447448                       # number of overall miss cycles
system.l20.overall_miss_latency::total       17122314                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3307                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3323                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1057                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1057                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3307                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3323                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3307                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3323                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.054430                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.058682                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.054430                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.058682                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.054430                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.058682                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 85819.155556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 87806.738462                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 85819.155556                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 87806.738462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 85819.155556                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 87806.738462                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 180                       # number of writebacks
system.l20.writebacks::total                      180                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          180                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             195                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          180                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              195                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          180                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             195                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     14104018                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     15667974                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     14104018                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     15667974                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     14104018                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     15667974                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.054430                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.058682                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.054430                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.058682                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.054430                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.058682                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78355.655556                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 80348.584615                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 78355.655556                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 80348.584615                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 78355.655556                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 80348.584615                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           389                       # number of replacements
system.l21.tagsinuse                     32767.932270                       # Cycle average of tags in use
system.l21.total_refs                          671762                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33157                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.260036                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        13475.410442                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.972274                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   193.840020                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    7                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         19077.709534                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.411237                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000426                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.005916                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.582205                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5015                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5015                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2826                       # number of Writeback hits
system.l21.Writeback_hits::total                 2826                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5015                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5015                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5015                       # number of overall hits
system.l21.overall_hits::total                   5015                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          373                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  387                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          375                       # number of demand (read+write) misses
system.l21.demand_misses::total                   389                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          375                       # number of overall misses
system.l21.overall_misses::total                  389                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1169098                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     29902252                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       31071350                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       203370                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       203370                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1169098                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     30105622                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        31274720                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1169098                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     30105622                       # number of overall miss cycles
system.l21.overall_miss_latency::total       31274720                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5388                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5402                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2826                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2826                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5390                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5404                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5390                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5404                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.069228                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.071640                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.069573                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.071984                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.069573                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.071984                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        83507                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 80166.895442                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 80287.726098                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       101685                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       101685                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        83507                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 80281.658667                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 80397.737789                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        83507                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 80281.658667                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 80397.737789                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 311                       # number of writebacks
system.l21.writebacks::total                      311                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          373                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             387                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          375                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              389                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          375                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             389                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1061777                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     26988595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     28050372                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       187210                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       187210                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1061777                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     27175805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     28237582                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1061777                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     27175805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     28237582                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.069228                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.071640                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.069573                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.071984                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.069573                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.071984                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75841.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72355.482574                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 72481.581395                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        93605                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        93605                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 75841.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 72468.813333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 72590.185090                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 75841.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 72468.813333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 72590.185090                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.961195                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001599739                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167964.803030                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.961195                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025579                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740322                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1592087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1592087                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1592087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1592087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1592087                       # number of overall hits
system.cpu0.icache.overall_hits::total        1592087                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1989111                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1989111                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1989111                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1989111                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1989111                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1989111                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1592108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1592108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1592108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1592108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1592108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1592108                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94719.571429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94719.571429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94719.571429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1694567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1694567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1694567                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105910.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3307                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921486                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3563                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41515.993825                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.165648                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.834352                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848303                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151697                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037171                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037171                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744513                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744513                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744513                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744513                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6639                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6639                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6639                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6639                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6639                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    161273547                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    161273547                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    161273547                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    161273547                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    161273547                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    161273547                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1043810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1043810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751152                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751152                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751152                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751152                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006360                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003791                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003791                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24291.843199                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24291.843199                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24291.843199                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24291.843199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24291.843199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24291.843199                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1057                       # number of writebacks
system.cpu0.dcache.writebacks::total             1057                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3332                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3332                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3332                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     40764581                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     40764581                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     40764581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     40764581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     40764581                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     40764581                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12326.755670                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12326.755670                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12326.755670                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12326.755670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12326.755670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12326.755670                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.972242                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998518380                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009091.307847                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.972242                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022391                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796430                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1656585                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1656585                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1656585                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1656585                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1656585                       # number of overall hits
system.cpu1.icache.overall_hits::total        1656585                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1599677                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1599677                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1599677                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1599677                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1599677                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1599677                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1656603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1656603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1656603                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1656603                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1656603                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1656603                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 88870.944444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88870.944444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 88870.944444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88870.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 88870.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88870.944444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1187239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1187239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1187239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1187239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1187239                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1187239                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84802.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84802.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84802.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84802.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84802.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84802.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5390                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157227883                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5646                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27847.659051                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.763162                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.236838                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885794                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114206                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1028750                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1028750                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707945                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707945                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1642                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1642                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1736695                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1736695                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1736695                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1736695                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13606                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          507                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          507                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14113                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14113                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14113                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14113                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    369884142                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    369884142                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     43403573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     43403573                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    413287715                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    413287715                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    413287715                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    413287715                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1042356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1042356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       708452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       708452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1750808                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1750808                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1750808                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1750808                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013053                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013053                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000716                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000716                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008061                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008061                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008061                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008061                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27185.369837                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27185.369837                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85608.625247                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85608.625247                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29284.185857                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29284.185857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29284.185857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29284.185857                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       213517                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 71172.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2826                       # number of writebacks
system.cpu1.dcache.writebacks::total             2826                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8218                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8218                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          505                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          505                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8723                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8723                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5388                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5390                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5390                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     71442170                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     71442170                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       205370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       205370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     71647540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     71647540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     71647540                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     71647540                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13259.497030                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13259.497030                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       102685                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       102685                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13292.679035                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13292.679035                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13292.679035                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13292.679035                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
