// Seed: 3961369094
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5
);
  id_7(
      1, 1, 1
  );
  assign module_1.id_0 = 0;
  assign id_4 = id_3;
  wire id_8;
  id_9(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_4)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
    , id_9,
    input tri0 id_2,
    output logic id_3,
    output supply0 id_4,
    output tri id_5,
    input tri1 id_6,
    output supply0 id_7
);
  wire id_10;
  assign id_4 = 1 ^ 1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_1,
      id_4,
      id_2
  );
  wire id_11, id_12, id_13;
  initial id_3 <= 1'b0;
  wire id_14, id_15;
endmodule
