ControlSocket /home/matteo/.ssh/isa22@led-x3850-2.polito.it already exists, disabling multiplexing
sending incremental file list
sim-mult.tcl

sent 289 bytes  received 34 bytes  646.00 bytes/sec
total size is 492  speedup is 1.52
sending incremental file list
sim-filter.tcl

sent 293 bytes  received 34 bytes  218.00 bytes/sec
total size is 622  speedup is 1.90
sending incremental file list
sim-synthMult.tcl

sent 390 bytes  received 34 bytes  848.00 bytes/sec
total size is 694  speedup is 1.64
sending incremental file list
sim-synthFilter.tcl

sent 390 bytes  received 34 bytes  282.67 bytes/sec
total size is 734  speedup is 1.73
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list
approx_comp_4to2.vhd

sent 386 bytes  received 34 bytes  840.00 bytes/sec
total size is 499  speedup is 1.19
sending incremental file list
halfAdder.vhd

sent 266 bytes  received 34 bytes  200.00 bytes/sec
total size is 253  speedup is 0.84
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 11,092 bytes  received 34 bytes  22,252.00 bytes/sec
total size is 94,485  speedup is 8.49
sending incremental file list
fullAdder.vhd

sent 352 bytes  received 34 bytes  257.33 bytes/sec
total size is 550  speedup is 1.42
sending incremental file list
multV3_pkg.vhd

sent 779 bytes  received 34 bytes  1,626.00 bytes/sec
total size is 2,344  speedup is 2.88
sending incremental file list
mux2.vhd

sent 341 bytes  received 34 bytes  250.00 bytes/sec
total size is 474  speedup is 1.26
sending incremental file list
r4mbePP_preprocessing.vhd

sent 718 bytes  received 34 bytes  1,504.00 bytes/sec
total size is 1,511  speedup is 2.01
sending incremental file list
bitwiseInv.vhd

sent 347 bytes  received 34 bytes  254.00 bytes/sec
total size is 444  speedup is 1.17
sending incremental file list
iir_filter.vhd

sent 1,416 bytes  received 34 bytes  2,900.00 bytes/sec
total size is 4,568  speedup is 3.15
sending incremental file list
iir_filterDP.vhd

sent 1,698 bytes  received 34 bytes  1,154.67 bytes/sec
total size is 7,034  speedup is 4.06
sending incremental file list
reg.vhd

sent 395 bytes  received 34 bytes  858.00 bytes/sec
total size is 577  speedup is 1.34
sending incremental file list
filter_pkg.vhd

sent 1,088 bytes  received 34 bytes  748.00 bytes/sec
total size is 2,367  speedup is 2.11
sending incremental file list
iir_filterCU.vhd

sent 796 bytes  received 34 bytes  1,660.00 bytes/sec
total size is 2,799  speedup is 3.37
sending incremental file list
clk_gen.vhd

sent 411 bytes  received 34 bytes  296.67 bytes/sec
total size is 780  speedup is 1.75
sending incremental file list
data_sink.vhd

sent 564 bytes  received 34 bytes  1,196.00 bytes/sec
total size is 1,016  speedup is 1.70
sending incremental file list
iir_filterTB.v

sent 713 bytes  received 34 bytes  498.00 bytes/sec
total size is 1,691  speedup is 2.26
sending incremental file list
data_maker.vhd

sent 1,272 bytes  received 34 bytes  2,612.00 bytes/sec
total size is 4,011  speedup is 3.07
sending incremental file list
mbeDadda_mult_wRegsTB.vhd

sent 1,082 bytes  received 34 bytes  744.00 bytes/sec
total size is 2,540  speedup is 2.28
sending incremental file list
approx_compTB.vhd

sent 446 bytes  received 34 bytes  960.00 bytes/sec
total size is 779  speedup is 1.62
sending incremental file list
mbeDadda_mult.vhd

sent 10,797 bytes  received 34 bytes  7,220.67 bytes/sec
total size is 89,841  speedup is 8.29
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 10,063 bytes  received 844 bytes  21,814.00 bytes/sec
total size is 90,349  speedup is 8.28

Initializing environment...


The tool can be started with the command 'vsim'

rm: cannot remove `vsim.wlf': No such file or directory
Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07
mkdir: cannot create directory `netlist': File exists

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 496 instances of design 'halfAdder'.
  Uniquified 231 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (779 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:43    4548.6      1.64      84.7       0.0                          
    0:00:46    3690.5      1.64      84.0       0.0                          
    0:00:46    3685.7      1.64      84.0       0.0                          
    0:00:47    3686.0      1.64      84.0       0.0                          
    0:00:47    3685.7      1.64      84.0       0.0                          
    0:00:47    3686.0      1.64      84.0       0.0                          
    0:00:47    3685.7      1.64      84.0       0.0                          
    0:00:47    3686.0      1.64      84.0       0.0                          
    0:00:47    3685.7      1.64      84.0       0.0                          
    0:00:47    3686.0      1.64      84.0       0.0                          
    0:00:48    3685.7      1.64      84.0       0.0                          
    0:00:48    3685.7      1.64      84.0       0.0                          
    0:00:48    3685.7      1.64      84.0       0.0                          
    0:00:48    3685.7      1.64      84.0       0.0                          
    0:00:48    3685.7      1.64      84.0       0.0                          
    0:00:48    3685.7      1.64      84.0       0.0                          
    0:00:48    3685.7      1.64      84.0       0.0                          
    0:00:48    3690.0      1.64      83.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48    3690.0      1.64      83.9       0.0                          
    0:00:51    3718.1      1.59      83.2       0.0 p_reg_out/Q_reg[14]/D    
    0:00:53    3735.7      1.57      82.7       0.0 p_reg_out/Q_reg[14]/D    
    0:00:55    3746.1      1.56      82.5       0.0 p_reg_out/Q_reg[14]/D    
    0:00:57    3759.1      1.55      82.2       0.0 p_reg_out/Q_reg[14]/D    
    0:00:59    3779.9      1.54      82.0       0.0 p_reg_out/Q_reg[14]/D    
    0:01:01    3789.7      1.53      81.8       0.0 p_reg_out/Q_reg[14]/D    
    0:01:03    3806.2      1.52      81.6       0.0 p_reg_out/Q_reg[14]/D    
    0:01:06    3801.4      1.52      81.6       0.0 p_reg_out/Q_reg[14]/D    
    0:01:08    3817.9      1.52      81.4       0.0 p_reg_out/Q_reg[14]/D    
    0:01:10    3832.5      1.51      81.4       0.0 p_reg_out/Q_reg[14]/D    
    0:01:12    3836.5      1.51      81.3       0.0 p_reg_out/Q_reg[14]/D    
    0:01:14    3839.2      1.51      81.3       0.0                          
    0:01:15    3844.0      1.51      81.2       0.0                          
    0:01:16    3846.9      1.51      81.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:16    3846.9      1.51      81.2       0.0                          
    0:01:16    3846.9      1.51      81.2       0.0                          
    0:01:17    3808.6      1.51      81.2       0.0                          
    0:01:17    3802.2      1.51      81.2       0.0                          
    0:01:17    3799.8      1.51      81.2       0.0                          
    0:01:17    3799.8      1.51      81.2       0.0                          
    0:01:17    3799.8      1.51      81.2       0.0                          
    0:01:17    3799.8      1.51      81.2       0.0                          
    0:01:17    3799.8      1.51      81.2       0.0                          
    0:01:17    3793.2      1.51      81.2       0.0                          
    0:01:17    3792.1      1.51      81.2       0.0                          
    0:01:17    3792.1      1.51      81.2       0.0                          
    0:01:17    3792.1      1.51      81.2       0.0                          
    0:01:17    3792.1      1.51      81.2       0.0                          
    0:01:17    3792.1      1.51      81.2       0.0                          
    0:01:17    3792.1      1.51      81.2       0.0                          
    0:01:19    3801.4      1.50      81.1       0.0 p_reg_out/Q_reg[14]/D    
    0:01:21    3771.6      1.50      81.3       0.0                          
    0:01:22    3776.4      1.50      81.2       0.0 p_reg_out/Q_reg[14]/D    
    0:01:24    3787.8      1.50      81.2       0.0 p_reg_out/Q_reg[14]/D    
    0:01:27    3801.1      1.50      81.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 457 bytes  324.67 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C0DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,047 bytes  718.00 bytes/sec
total size is 4,215  speedup is 3.91
receiving incremental file list
C0DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 156 bytes  372.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 156 bytes  372.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11141224 bytes of memory
#          Process time 388.12 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2976 instances of design 'halfAdder'.
  Uniquified 1386 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4682 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:29   35159.1      1.90     545.8     121.1                          
    0:04:47   24414.8      1.90     500.8      12.5                          
    0:04:52   24342.5      1.89     500.4      12.5                          
    0:04:53   24340.1      1.86     499.1      12.5                          
    0:04:54   24340.1      1.86     499.1      12.5                          
    0:04:55   24339.8      1.86     499.1      12.5                          
    0:04:56   24340.1      1.86     499.1      12.5                          
    0:04:56   24339.8      1.86     499.1      12.5                          
    0:04:57   24340.1      1.86     499.1      12.5                          
    0:04:58   24339.8      1.86     499.1      12.5                          
    0:04:59   24340.1      1.86     499.1      12.5                          
    0:04:59   24340.1      1.86     499.1      12.5                          
    0:04:59   24340.1      1.86     499.1      12.5                          
    0:04:59   24340.1      1.86     499.1      12.5                          
    0:05:00   24341.1      1.86     499.1       0.0                          
    0:05:00   24341.1      1.86     499.1       0.0                          
    0:05:00   24341.1      1.86     499.1       0.0                          
    0:05:00   24341.1      1.86     499.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:00   24341.1      1.86     499.1       0.0                          
    0:05:04   24400.4      1.74     490.3       0.0 DP/reg_pipe10/Q_reg[19]/D
    0:05:07   24441.7      1.72     488.5      13.8 DP/reg_pipe13/Q_reg[13]/D
    0:05:10   24484.8      1.71     486.8       6.0 DP/reg_pipe11/Q_reg[10]/D
    0:05:12   24522.5      1.70     485.8       6.0 DP/reg_ret0/Q_reg[21]/D  
    0:05:15   24539.8      1.69     484.8       6.0 DP/reg_ret1/Q_reg[13]/D  
    0:05:17   24572.5      1.69     484.0       4.2 DP/reg_ret1/Q_reg[13]/D  
    0:05:20   24591.7      1.68     482.8       4.2 DP/reg_ret0/Q_reg[19]/D  
    0:05:22   24623.9      1.67     482.1       4.2 DP/reg_ret1/Q_reg[13]/D  
    0:05:24   24655.0      1.67     481.3       4.2 DP/reg_pipe13/Q_reg[13]/D
    0:05:27   24689.1      1.66     480.6       4.2 DP/reg_ret0/Q_reg[14]/D  
    0:05:29   24725.2      1.66     480.0       4.2 DP/reg_pipe10/Q_reg[22]/D
    0:05:31   24751.3      1.65     479.5       4.2 DP/reg_pipe13/Q_reg[13]/D
    0:05:33   24780.0      1.65     479.0       4.2 DP/reg_ret0/Q_reg[21]/D  
    0:05:35   24806.1      1.64     478.6       4.2 DP/reg_ret0/Q_reg[20]/D  
    0:05:37   24811.4      1.64     478.1       4.2 DP/reg_pipe10/Q_reg[22]/D
    0:05:39   24837.2      1.64     477.9       4.2 DP/reg_pipe12/Q_reg[17]/D
    0:05:41   24859.6      1.64     477.7       2.1 DP/reg_pipe11/Q_reg[10]/D
    0:05:43   24869.4      1.64     477.6       2.1 DP/reg_pipe12/Q_reg[17]/D
    0:05:45   24887.0      1.63     477.2       2.1 DP/reg_ret1/Q_reg[12]/D  
    0:05:47   24904.5      1.63     476.9       2.1 DP/reg_pipe10/Q_reg[22]/D
    0:05:49   24920.5      1.63     476.6       2.1 DP/reg_pipe11/Q_reg[10]/D
    0:05:51   24934.0      1.63     476.1       2.1 DP/reg_pipe13/Q_reg[18]/D
    0:05:53   24949.5      1.63     475.9       2.1 DP/reg_pipe11/Q_reg[10]/D
    0:05:56   24948.1      1.62     475.8       2.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:56   24948.1      1.62     475.8       2.1                          
    0:05:58   24966.8      1.62     475.6       0.0 DP/reg_ret1/Q_reg[12]/D  
    0:06:00   24987.5      1.62     475.4       4.0 DP/reg_pipe10/Q_reg[22]/D
    0:06:01   24998.4      1.62     475.3       4.0 DP/reg_ret0/Q_reg[20]/D  
    0:06:04   25003.5      1.62     475.1       0.0                          
    0:06:06   25003.2      1.62     475.1       0.0                          
    0:06:08   25002.4      1.62     474.9       0.0                          
    0:06:10   24995.5      1.62     474.6       0.0                          
    0:06:12   25001.1      1.62     474.3       0.0                          
    0:06:14   25003.7      1.62     474.0       0.0                          
    0:06:16   25004.5      1.62     473.8       0.0                          
    0:06:18   25018.1      1.62     473.4       0.0                          
    0:06:19   25021.3      1.62     473.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:19   25021.3      1.62     473.2       0.0                          
    0:06:20   25021.3      1.62     473.2       0.0                          
    0:06:24   24685.1      1.62     473.1       0.0                          
    0:06:25   24588.0      1.62     472.8       0.0                          
    0:06:26   24573.9      1.62     472.6       0.0                          
    0:06:26   24573.3      1.62     472.6       0.0                          
    0:06:26   24573.3      1.62     472.6       0.0                          
    0:06:26   24573.3      1.62     472.6       0.0                          
    0:06:26   24573.3      1.62     472.6       0.0                          
    0:06:27   24531.6      1.62     472.7       0.0                          
    0:06:27   24527.6      1.62     472.7       0.0                          
    0:06:27   24527.6      1.62     472.7       0.0                          
    0:06:27   24527.6      1.62     472.7       0.0                          
    0:06:27   24527.6      1.62     472.7       0.0                          
    0:06:27   24527.6      1.62     472.7       0.0                          
    0:06:27   24527.6      1.62     472.7       0.0                          
    0:06:30   24555.5      1.61     472.2       0.0 DP/reg_ret1/Q_reg[13]/D  
    0:06:32   24572.0      1.60     472.0       0.0                          
    0:06:34   24555.5      1.60     471.9       0.0                          
    0:06:37   24569.1      1.60     471.6       0.0                          
    0:06:38   24576.3      1.60     471.4       0.0                          
    0:06:40   24582.7      1.60     470.8       0.0                          
    0:06:42   24594.6      1.60     470.6       0.0                          
    0:06:44   24596.0      1.60     470.3       0.0                          
    0:06:46   24603.4      1.60     470.0       0.0                          
    0:06:48   24608.5      1.60     469.8       0.0                          
    0:06:50   24619.9      1.60     469.7       0.0 DP/reg_ret1/Q_reg[13]/D  
    0:06:53   24644.1      1.60     469.7       0.0 DP/reg_ret0/Q_reg[19]/D  
    0:06:55   24663.0      1.60     469.5       0.0 DP/reg_pipe12/Q_reg[17]/D
    0:06:57   24665.4      1.59     469.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U19546 (CLKBUF_X1)
	U19547 (CLKBUF_X1)
	U19548 (CLKBUF_X1)
	U19549 (CLKBUF_X1)
	U19550 (CLKBUF_X1)
	U19551 (CLKBUF_X1)
	U19552 (CLKBUF_X1)
	U19553 (CLKBUF_X1)
	U19554 (CLKBUF_X1)
	U19555 (CLKBUF_X1)
	U19556 (CLKBUF_X1)
	U19557 (CLKBUF_X1)
	U19558 (CLKBUF_X1)
	U19559 (CLKBUF_X1)
	U19560 (CLKBUF_X1)
	U19561 (CLKBUF_X1)
	U19562 (CLKBUF_X1)
	U19563 (CLKBUF_X1)
	U19564 (CLKBUF_X1)
	U19565 (CLKBUF_X1)
	U19566 (CLKBUF_X1)
	U19567 (CLKBUF_X1)
	U19568 (CLKBUF_X1)
	U19569 (CLKBUF_X1)
	U19570 (CLKBUF_X1)
	U19571 (CLKBUF_X1)
	U19572 (CLKBUF_X1)
	U19573 (CLKBUF_X1)
	U19574 (CLKBUF_X1)
	U19575 (CLKBUF_X1)
	U19576 (CLKBUF_X1)
	U19577 (CLKBUF_X1)
	U19578 (CLKBUF_X1)
	U19579 (CLKBUF_X1)
	U19580 (CLKBUF_X1)
	U19581 (CLKBUF_X1)
	U19582 (CLKBUF_X1)
	U19583 (CLKBUF_X1)
	U19584 (CLKBUF_X1)
	U19585 (CLKBUF_X1)
	U19586 (CLKBUF_X1)
	U18515 (BUF_X1)
	U18514 (BUF_X1)
	U18513 (BUF_X1)
	U18512 (BUF_X1)
	U18511 (BUF_X1)
	U18510 (BUF_X1)
	U18509 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.25
  Critical path length = 1.25
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   25391.0      1.53     680.4     478.1                          
    0:00:11   25418.4      1.43     674.7     478.1 DP/MULT_cr0sw0/add_4071/CLOCK_r_REG365_S60/D
    0:00:15   25440.5      1.39     670.2     478.8 DP/MULT_b0p0/add_4071/CLOCK_r_REG3_S3/D
    0:00:17   25465.8      1.38     669.3     478.0 DP/reg_out/Q_reg[10]/D   
    0:00:20   25491.3      1.38     668.7     478.0 DP/MULT_b0p0/add_4071/CLOCK_r_REG3_S3/D
    0:00:23   25496.4      1.37     668.5     478.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   25496.4      1.37     668.5     478.0                          
    0:00:26   25505.7      1.37     668.2       0.0                          
    0:00:28   25518.2      1.37     667.0       0.0                          
    0:00:30   25524.8      1.37     666.1       0.0                          
    0:00:33   25536.0      1.37     665.4       0.0                          
    0:00:36   25540.5      1.37     664.5       0.0                          
    0:00:38   25544.2      1.37     663.8       0.0                          
    0:00:41   25560.7      1.37     662.6       0.0                          
    0:00:43   25567.4      1.37     661.1       0.0                          
    0:00:45   25575.1      1.37     660.6       0.0                          
    0:00:47   25577.5      1.37     660.1       0.0                          
    0:00:50   25584.1      1.37     659.5       0.0                          
    0:00:52   25577.0      1.37     658.6       0.0                          
    0:00:54   25580.4      1.37     658.4       0.0                          
    0:00:56   25582.3      1.37     658.0       0.0                          
    0:00:57   25585.7      1.37     657.5       0.0                          
    0:00:59   25597.4      1.37     657.2       0.0                          
    0:01:01   25607.3      1.37     656.6       0.0                          
    0:01:02   25611.3      1.37     656.1       0.0                          
    0:01:04   25625.9      1.37     655.2       0.0                          
    0:01:06   25641.9      1.37     654.4       0.0                          
    0:01:09   25658.4      1.36     654.6       0.0                          
    0:01:11   25662.1      1.36     654.2       0.0                          
    0:01:13   25670.1      1.36     654.0       0.0                          
    0:01:15   25676.4      1.36     653.7       0.0                          
    0:01:17   25686.0      1.36     653.4       0.0                          
    0:01:19   25692.7      1.36     653.2       0.0                          
    0:01:21   25706.5      1.36     652.9       0.0                          
    0:01:23   25705.2      1.36     652.6       0.0                          
    0:01:25   25707.0      1.36     652.5       0.0                          
    0:01:27   25706.0      1.36     652.4       0.0                          
    0:01:28   25707.3      1.36     652.3       0.0                          
    0:01:30   25708.1      1.36     652.0       0.0                          
    0:01:32   25709.7      1.36     651.9       0.0                          
    0:01:34   25714.8      1.36     651.8       0.0                          
    0:01:36   25716.1      1.36     651.7       0.0                          
    0:01:37   25719.0      1.36     651.4       0.0                          
    0:01:39   25725.7      1.36     651.2       0.0                          
    0:01:41   25742.9      1.36     652.1       0.0 DP/MULT_cp3p3/add_4071/CLOCK_r_REG17_S6/D
    0:01:43   25756.0      1.36     652.0       0.0 DP/MULT_cp3p3/add_4071/CLOCK_r_REG17_S6/D
    0:01:45   25770.3      1.35     651.7       0.0 DP/MULT_cp1p1/add_4071/CLOCK_r_REG126_S16/D
    0:01:48   25778.1      1.35     651.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA0_iir_filter_area.txt

sent 30 bytes  received 444 bytes  948.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,002 bytes  688.00 bytes/sec
total size is 3,841  speedup is 3.72
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  102.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,531 bytes  190,224.40 bytes/sec
total size is 1,148,308  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
Connecting to the server...


Open tunnel connection to server.
Connection established.

Cleaning server folders...

Cleaning completed.

Removing the work tree...

Operation completed.

Creating a new working tree...

Done. Let's go!

Generating the scripts for my dark purposes... keep calm and no one will be harmed.

Everything as I planned...

Copying the scripts to the server.

Let's go on.

Generating samples for the filter and for the multiplier.

Done. Trasferring to the server...

We are working well today!

Calculating the SW outputs for the filter.

Running C model on the samples.

Done.

Common files will be uploaded now. Look at this!!

And now we can enter the loop... it will take a while, so keep calm.

Creating the multipliers with a compression level of 0. The binding is begun from right



oooooooooooooohfffffffffffffhhoooooooooooooooo
oooooooooooooohfffffffffffffhhoooooooooooooo o
  ooooooooooooofffffffffffffoooooooooooooo o  
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooooooooo
oooooooohfffffffffffffffffffffffffhhoooooooo o
  ooooooofffffffffffffffffffffffffoooooooo o  
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhoooooo
oooohfffffffffffffffffffffffffffffffffhhoooo o
  ooofffffffffffffffffffffffffffffffffoooo o  
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohfffffffffffffhhoooooooooooooooo
oooooooooooooohfffffffffffffhhoooooooooooooo o
  ooooooooooooofffffffffffffoooooooooooooo o  
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooooooooo
oooooooohfffffffffffffffffffffffffhhoooooooo o
  ooooooofffffffffffffffffffffffffoooooooo o  
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhoooooo
oooohfffffffffffffffffffffffffffffffffhhoooo o
  ooofffffffffffffffffffffffffffffffffoooo o  
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 10. The binding is begun from right



oooooooooooooohffffffffffffchhoooooooooooooooo
oooooooooooooohffffffffffffchhoooooooooooooo o
  oooooooooooooffffffffffffcoooooooooooooo o  
    oooooooooooohfffffffffocoooooooooooo o    
      oooooooooohfffffffffoooooooooooo o      
        ooooooooofffffffffoooooooooo o        
          oooooooohfffffoooooooooo o          
            oooooohfffffoooooooo o            
              ooooofffffoooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffffffffcfchhoooooooooo
oooooooohffffffffffffffffffffffcfchhoooooooo o
  oooooooffffffffffffffffffffffcfcoooooooo o  
    oooooohffffffffffffffffffffcocoooooo o    
      oooohffffffffffffffffffffhoooooo o      
        oooffffffffffffffffffffhoooo o        
          oohffffffffffffffffhoooo o          
            hffffffffffffffffhoo o            
             ffffffffffffffffo o              




oooohfffffffffffffffffffffffffffffccfchhoooooo
oooohfffffffffffffffffffffffffffffccfchhoooo o
  ooofffffffffffffffffffffffffffffccfcoooo o  
    oohffffffffffffffffffffffffffhccocoo o    
      hffffffffffffffffffffffffffhoooo o      
       ffffffffffffffffffffffffffooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohffffffffffffchhoooooooooooooooo
oooooooooooooohffffffffffffchhoooooooooooooo o
  oooooooooooooffffffffffffcoooooooooooooo o  
    oooooooooooohfffffffffocoooooooooooo o    
      oooooooooohfffffffffoooooooooooo o      
        ooooooooofffffffffoooooooooo o        
          oooooooohfffffoooooooooo o          
            oooooohfffffoooooooo o            
              ooooofffffoooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffffffffcfchhoooooooooo
oooooooohffffffffffffffffffffffcfchhoooooooo o
  oooooooffffffffffffffffffffffcfcoooooooo o  
    oooooohffffffffffffffffffffcocoooooo o    
      oooohffffffffffffffffffffhoooooo o      
        oooffffffffffffffffffffhoooo o        
          oohffffffffffffffffhoooo o          
            hffffffffffffffffhoo o            
             ffffffffffffffffo o              




oooohfffffffffffffffffffffffffffffccfchhoooooo
oooohfffffffffffffffffffffffffffffccfchhoooo o
  ooofffffffffffffffffffffffffffffccfcoooo o  
    oohffffffffffffffffffffffffffhccocoo o    
      hffffffffffffffffffffffffffhoooo o      
       ffffffffffffffffffffffffffooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  sending incremental file list
mbeDadda_mult.vhd

sent 1,727 bytes  received 808 bytes  1,690.00 bytes/sec
total size is 88,415  speedup is 34.88
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,647 bytes  received 814 bytes  4,922.00 bytes/sec
total size is 88,923  speedup is 36.13

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 461 instances of design 'halfAdder'.
  Uniquified 6 instances of design 'approx_comp_4to2'.
  Uniquified 219 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (738 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37    4622.8      1.70      85.8      36.6                          
    0:00:39    3605.6      1.69      85.0       0.0                          
    0:00:40    3604.3      1.69      85.0       0.0                          
    0:00:40    3603.8      1.69      85.0       0.0                          
    0:00:40    3604.3      1.69      85.0       0.0                          
    0:00:40    3603.8      1.69      85.0       0.0                          
    0:00:40    3604.3      1.69      85.0       0.0                          
    0:00:40    3603.8      1.69      85.0       0.0                          
    0:00:40    3604.3      1.69      85.0       0.0                          
    0:00:40    3603.8      1.69      85.0       0.0                          
    0:00:41    3604.3      1.69      85.0       0.0                          
    0:00:41    3604.3      1.69      85.0       0.0                          
    0:00:41    3604.3      1.69      85.0       0.0                          
    0:00:41    3604.3      1.69      85.0       0.0                          
    0:00:41    3604.3      1.69      85.0       0.0                          
    0:00:41    3604.3      1.69      85.0       0.0                          
    0:00:41    3604.3      1.69      85.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41    3604.3      1.69      85.0       0.0                          
    0:00:43    3662.0      1.62      83.5       0.0 p_reg_out/Q_reg[23]/D    
    0:00:45    3672.7      1.59      82.9       0.0 p_reg_out/Q_reg[23]/D    
    0:00:47    3680.1      1.58      82.7       0.0 p_reg_out/Q_reg[20]/D    
    0:00:49    3696.3      1.57      82.4       0.0 p_reg_out/Q_reg[20]/D    
    0:00:52    3702.2      1.56      82.3       0.0 p_reg_out/Q_reg[20]/D    
    0:00:56    3707.8      1.55      82.0       0.0 p_reg_out/Q_reg[20]/D    
    0:00:58    3722.4      1.54      81.8       0.0 p_reg_out/Q_reg[20]/D    
    0:01:00    3741.3      1.53      81.6       0.0 p_reg_out/Q_reg[20]/D    
    0:01:02    3755.1      1.53      81.5       0.0 p_reg_out/Q_reg[20]/D    
    0:01:03    3765.0      1.52      81.4       0.0 p_reg_out/Q_reg[20]/D    
    0:01:05    3781.7      1.52      81.2       0.0 p_reg_out/Q_reg[20]/D    
    0:01:07    3795.0      1.52      81.2       0.0                          
    0:01:09    3808.6      1.51      81.1       0.0                          
    0:01:10    3815.5      1.51      81.0       0.0                          
    0:01:11    3817.1      1.51      80.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11    3817.1      1.51      80.9       0.0                          
    0:01:11    3817.1      1.51      80.9       0.0                          
    0:01:12    3776.4      1.52      81.0       0.0                          
    0:01:12    3766.8      1.52      81.0       0.0                          
    0:01:12    3764.4      1.52      81.0       0.0                          
    0:01:12    3764.4      1.52      81.0       0.0                          
    0:01:12    3764.4      1.52      81.0       0.0                          
    0:01:12    3764.4      1.52      81.0       0.0                          
    0:01:12    3764.4      1.52      81.0       0.0                          
    0:01:12    3757.5      1.52      81.0       0.0                          
    0:01:12    3756.7      1.52      81.0       0.0                          
    0:01:12    3756.7      1.52      81.0       0.0                          
    0:01:12    3756.7      1.52      81.0       0.0                          
    0:01:12    3756.7      1.52      81.0       0.0                          
    0:01:12    3756.7      1.52      81.0       0.0                          
    0:01:12    3756.7      1.52      81.0       0.0                          
    0:01:14    3765.8      1.51      80.9       0.0                          
    0:01:16    3728.8      1.51      80.8       0.0                          
    0:01:18    3739.7      1.51      80.8       0.0 p_reg_out/Q_reg[20]/D    
    0:01:19    3744.7      1.50      80.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C10DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  976.00 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C10DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,049 bytes  2,158.00 bytes/sec
total size is 4,139  speedup is 3.84
receiving incremental file list
C10DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 156 bytes  124.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C10DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C10DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  374.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11141224 bytes of memory
#          Process time 375.48 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2766 instances of design 'halfAdder'.
  Uniquified 36 instances of design 'approx_comp_4to2'.
  Uniquified 1314 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4436 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 25 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)
  Mapping Optimization (Phase 60)
  Mapping Optimization (Phase 61)
  Mapping Optimization (Phase 62)
  Mapping Optimization (Phase 63)
  Mapping Optimization (Phase 64)
  Mapping Optimization (Phase 65)
  Mapping Optimization (Phase 66)
  Mapping Optimization (Phase 67)
  Mapping Optimization (Phase 68)
  Mapping Optimization (Phase 69)
  Mapping Optimization (Phase 70)
  Mapping Optimization (Phase 71)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:25   32554.4      1.71     513.8      50.2                          
    0:05:43   24614.6      1.76     489.1      17.0                          
    0:05:47   24568.0      1.75     487.6      46.6                          
    0:05:49   24572.5      1.73     486.7      20.5                          
    0:05:49   24573.6      1.72     486.3      20.5                          
    0:05:49   24574.4      1.72     486.3      20.5                          
    0:05:50   24575.5      1.71     486.0      20.5                          
    0:05:51   24575.7      1.71     486.0      20.5                          
    0:05:51   24575.7      1.71     486.0      20.5                          
    0:05:51   24575.7      1.71     486.0      20.5                          
    0:05:52   24575.7      1.71     486.0      20.5                          
    0:05:52   24575.7      1.71     486.0      20.5                          
    0:05:52   24584.0      1.71     486.0       0.0                          
    0:05:52   24584.0      1.71     486.0       0.0                          
    0:05:52   24584.0      1.71     486.0       0.0                          
    0:05:52   24584.0      1.71     486.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:52   24584.0      1.71     486.0       0.0                          
    0:05:56   24637.5      1.68     481.5      14.9 DP/reg_ret1/Q_reg[15]/D  
    0:05:59   24679.2      1.66     479.9       4.8 DP/reg_pipe13/Q_reg[10]/D
    0:06:01   24718.6      1.65     478.7       6.3 DP/reg_pipe13/Q_reg[10]/D
    0:06:04   24738.8      1.64     477.8       4.8 DP/reg_pipe10/Q_reg[17]/D
    0:06:07   24773.9      1.64     476.9       4.8 DP/reg_pipe10/Q_reg[13]/D
    0:06:09   24802.6      1.64     476.6       4.8 DP/reg_ret1/Q_reg[9]/D   
    0:06:11   24832.4      1.63     475.9       4.8 DP/reg_ret1/Q_reg[9]/D   
    0:06:13   24863.0      1.63     475.7       4.8 DP/reg_ret0/Q_reg[20]/D  
    0:06:16   24890.9      1.62     475.1       4.8 DP/reg_pipe12/Q_reg[10]/D
    0:06:18   24896.0      1.62     474.8       4.8 DP/reg_pipe13/Q_reg[18]/D
    0:06:22   24931.1      1.61     474.3       4.8 DP/reg_ret1/Q_reg[9]/D   
    0:06:25   24954.8      1.61     473.7       4.8 DP/reg_pipe12/Q_reg[21]/D
    0:06:27   24984.1      1.61     473.2       4.8 DP/reg_ret0/Q_reg[20]/D  
    0:06:30   25021.3      1.60     472.8       4.8 DP/reg_pipe13/Q_reg[18]/D
    0:06:33   25050.3      1.60     472.5       4.8 DP/reg_pipe12/Q_reg[10]/D
    0:06:35   25057.2      1.60     472.3       4.8 DP/reg_ret1/Q_reg[22]/D  
    0:06:37   25088.6      1.60     471.8       4.8 DP/reg_pipe11/Q_reg[5]/D 
    0:06:41   25106.4      1.59     471.7       4.8 DP/reg_pipe11/Q_reg[5]/D 
    0:06:43   25124.8      1.59     471.3       4.8 DP/reg_pipe10/Q_reg[17]/D
    0:06:46   25146.0      1.59     471.3       4.8 DP/reg_ret1/Q_reg[7]/D   
    0:06:50   25148.2      1.59     471.2       4.8                          
    0:06:50   25125.0      1.59     471.2       4.8                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:50   25125.0      1.59     471.2       4.8                          
    0:06:52   25126.4      1.59     471.1       0.0                          
    0:06:54   25128.2      1.59     471.0       0.0                          
    0:06:56   25148.4      1.59     470.7       0.0                          
    0:06:58   25147.1      1.59     470.4       0.0                          
    0:06:59   25159.9      1.59     469.9       0.0                          
    0:07:02   25167.3      1.59     469.6       0.0                          
    0:07:04   25173.7      1.59     469.3       0.0                          
    0:07:04   25173.7      1.59     469.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:07:04   25173.7      1.59     469.3       0.0                          
    0:07:04   25173.7      1.59     469.3       0.0                          
    0:07:08   24913.3      1.59     469.1       0.0                          
    0:07:09   24848.9      1.59     468.9       0.0                          
    0:07:10   24835.6      1.59     468.8       0.0                          
    0:07:10   24833.2      1.59     468.8       0.0                          
    0:07:10   24831.9      1.59     468.8       0.0                          
    0:07:10   24831.9      1.59     468.8       0.0                          
    0:07:10   24831.9      1.59     468.8       0.0                          
    0:07:11   24796.3      1.59     468.8       0.0                          
    0:07:11   24788.5      1.59     468.8       0.0                          
    0:07:11   24788.5      1.59     468.8       0.0                          
    0:07:11   24788.5      1.59     468.8       0.0                          
    0:07:11   24788.5      1.59     468.8       0.0                          
    0:07:11   24788.5      1.59     468.8       0.0                          
    0:07:11   24788.5      1.59     468.8       0.0                          
    0:07:14   24820.7      1.58     468.3       0.0 DP/reg_pipe11/Q_reg[5]/D 
    0:07:16   24851.1      1.58     467.9       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:07:18   24876.6      1.58     467.4       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:07:20   24894.1      1.57     467.2       0.0 DP/reg_pipe13/Q_reg[10]/D
    0:07:22   24909.3      1.57     467.0       0.0 DP/reg_pipe12/Q_reg[16]/D
    0:07:24   24921.0      1.57     466.9       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:07:27   24921.3      1.57     466.7       0.0 DP/reg_pipe13/Q_reg[20]/D
    0:07:29   24931.1      1.57     466.6       0.0 DP/reg_pipe10/Q_reg[17]/D
    0:07:31   24924.2      1.57     466.5       0.0                          
    0:07:33   24931.4      1.57     466.4       0.0                          
    0:07:34   24933.5      1.57     466.3       0.0                          
    0:07:36   24936.2      1.57     466.2       0.0                          
    0:07:38   24933.8      1.57     466.1       0.0                          
    0:07:39   24937.5      1.57     465.9       0.0                          
    0:07:41   24943.6      1.57     465.6       0.0                          
    0:07:43   24946.8      1.57     465.5       0.0                          
    0:07:45   24962.0      1.57     465.1       0.0 DP/reg_pipe10/Q_reg[16]/D
    0:07:47   24984.6      1.56     465.0       0.0 DP/reg_pipe12/Q_reg[11]/D
    0:07:50   24991.5      1.56     465.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U18965 (CLKBUF_X1)
	U18966 (CLKBUF_X1)
	U18967 (CLKBUF_X1)
	U18968 (CLKBUF_X1)
	U18969 (CLKBUF_X1)
	U18970 (CLKBUF_X1)
	U18971 (CLKBUF_X1)
	U18972 (CLKBUF_X1)
	U18973 (CLKBUF_X1)
	U18974 (CLKBUF_X1)
	U18975 (CLKBUF_X1)
	U18976 (CLKBUF_X1)
	U18977 (CLKBUF_X1)
	U18978 (CLKBUF_X1)
	U18979 (CLKBUF_X1)
	U18980 (CLKBUF_X1)
	U18981 (CLKBUF_X1)
	U18982 (CLKBUF_X1)
	U18983 (CLKBUF_X1)
	U18984 (CLKBUF_X1)
	U18985 (CLKBUF_X1)
	U18986 (CLKBUF_X1)
	U18987 (CLKBUF_X1)
	U18988 (CLKBUF_X1)
	U18989 (CLKBUF_X1)
	U18990 (CLKBUF_X1)
	U18991 (CLKBUF_X1)
	U18992 (CLKBUF_X1)
	U18993 (CLKBUF_X1)
	U18994 (CLKBUF_X1)
	U18995 (CLKBUF_X1)
	U18996 (CLKBUF_X1)
	U18997 (CLKBUF_X1)
	U18998 (CLKBUF_X1)
	U18999 (CLKBUF_X1)
	U19000 (CLKBUF_X1)
	U19001 (CLKBUF_X1)
	U19002 (CLKBUF_X1)
	U19003 (CLKBUF_X1)
	U19004 (CLKBUF_X1)
	U19005 (CLKBUF_X1)
	U16624 (BUF_X1)
	U16623 (BUF_X1)
	U16622 (BUF_X1)
	U16621 (BUF_X1)
	U16620 (BUF_X1)
	U16619 (BUF_X1)
	U16618 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.23
  Critical path length = 1.23
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_14'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_15'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   25867.4      1.52     704.9     539.5                          
    0:00:15   25895.6      1.39     694.7     540.2 DP/MULT_cp2p2/add_3969/CLOCK_r_REG24_S5/D
    0:00:17   25894.6      1.38     694.6     540.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   25894.6      1.38     694.6     540.2                          
    0:00:19   25918.2      1.37     692.9       0.0 DP/MULT_cp2p2/add_3969/CLOCK_r_REG25_S5/D
    0:00:22   25943.2      1.36     694.6       5.2 DP/MULT_cp2p2/add_3969/CLOCK_r_REG27_S5/D
    0:00:24   25970.9      1.36     693.7       5.2 DP/MULT_cp3p3/add_3969/CLOCK_r_REG44_S6/D
    0:00:27   25984.2      1.36     692.4       5.2 DP/reg_out/Q_reg[10]/D   
    0:00:29   25997.8      1.35     692.1       5.2 CLOCK_r_REG279_S34/D     
    0:00:32   26012.4      1.35     691.9       5.2 DP/reg_out/Q_reg[10]/D   
    0:00:34   26021.4      1.35     691.9       5.2 DP/MULT_b0p0/add_3969/CLOCK_r_REG3_S3/D
    0:00:36   26029.4      1.35     691.7       5.2 DP/MULT_cp2p2/add_3969/CLOCK_r_REG25_S5/D
    0:00:39   26042.7      1.35     687.6       0.0 DP/MULT_cr0sw0/add_3969/CLOCK_r_REG421_S62/D
    0:00:42   26074.7      1.34     686.9       0.0 DP/MULT_cp2p2/add_3969/CLOCK_r_REG27_S5/D
    0:00:44   26096.5      1.34     686.6       0.0 DP/MULT_cp1p1/add_3969/CLOCK_r_REG109_S7/D
    0:00:47   26121.7      1.34     686.0       0.0 DP/MULT_cr0sw0/add_3969/CLOCK_r_REG421_S62/D
    0:00:50   26141.7      1.34     685.1       0.0 CLOCK_r_REG348_S53/D     
    0:00:52   26149.1      1.34     685.0       0.0                          
    0:00:54   26152.3      1.34     684.8       0.0                          
    0:00:57   26161.9      1.34     684.2       0.0                          
    0:00:59   26170.9      1.34     683.7       0.0                          
    0:01:01   26172.3      1.34     683.3       0.0                          
    0:01:03   26177.1      1.34     682.6       0.0                          
    0:01:05   26186.6      1.34     681.9       0.0                          
    0:01:08   26198.1      1.34     680.8       0.0                          
    0:01:10   26196.5      1.34     680.0       0.0                          
    0:01:12   26197.8      1.34     678.6       0.0                          
    0:01:14   26194.9      1.34     677.8       0.0                          
    0:01:17   26195.7      1.34     677.4       0.0                          
    0:01:18   26204.2      1.34     677.2       0.0                          
    0:01:21   26213.2      1.34     676.6       0.0                          
    0:01:22   26217.5      1.34     676.1       0.0                          
    0:01:24   26214.3      1.34     675.7       0.0                          
    0:01:26   26215.1      1.34     675.4       0.0                          
    0:01:28   26223.1      1.34     674.9       0.0                          
    0:01:30   26224.7      1.34     674.5       0.0                          
    0:01:32   26234.2      1.34     673.8       0.0                          
    0:01:34   26249.7      1.34     672.8       0.0                          
    0:01:35   26257.9      1.34     672.3       0.0                          
    0:01:38   26289.0      1.33     672.8       0.0                          
    0:01:40   26295.4      1.33     672.6       0.0                          
    0:01:42   26292.8      1.33     672.5       0.0                          
    0:01:44   26292.2      1.33     672.3       0.0                          
    0:01:46   26293.8      1.33     672.2       0.0                          
    0:01:48   26294.9      1.33     672.1       0.0                          
    0:01:50   26296.8      1.33     671.9       0.0                          
    0:01:52   26291.7      1.33     671.6       0.0                          
    0:01:54   26291.4      1.33     671.5       0.0                          
    0:01:56   26292.8      1.33     671.3       0.0                          
    0:01:58   26296.2      1.33     671.1       0.0                          
    0:01:59   26298.4      1.33     670.7       0.0                          
    0:02:01   26294.9      1.33     670.4       0.0                          
    0:02:03   26294.9      1.33     670.1       0.0                          
    0:02:05   26299.7      1.33     669.9       0.0                          
    0:02:08   26304.7      1.33     669.6       0.0                          
    0:02:10   26309.0      1.33     669.4       0.0                          
    0:02:12   26321.2      1.33     669.3       0.0 DP/MULT_cp3p3/add_3969/CLOCK_r_REG40_S6/D
    0:02:14   26336.4      1.33     669.4       0.0 DP/MULT_b0p0/add_3969/CLOCK_r_REG2_S3/D
    0:02:18   26348.4      1.32     670.2       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C10DrightA0_iir_filter_area.txt

sent 30 bytes  received 444 bytes  948.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C10DrightA0_iir_filter_timing.txt

sent 30 bytes  received 978 bytes  672.00 bytes/sec
total size is 3,635  speedup is 3.61
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C10DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C10DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,529 bytes  317,039.33 bytes/sec
total size is 1,148,308  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C10DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 140 bytes  98.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 685 bytes  received 796 bytes  987.33 bytes/sec
total size is 88,207  speedup is 59.56
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 932 bytes  received 802 bytes  3,468.00 bytes/sec
total size is 88,715  speedup is 51.16

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 439 instances of design 'halfAdder'.
  Uniquified 12 instances of design 'approx_comp_4to2'.
  Uniquified 207 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (710 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50    4542.7      1.57      82.8       0.0                          
    0:00:52    3792.4      1.59      83.0       0.0                          
    0:00:53    3791.0      1.59      83.0       0.0                          
    0:00:53    3791.3      1.59      83.0       0.0                          
    0:00:53    3791.0      1.59      83.0       0.0                          
    0:00:53    3791.3      1.59      83.0       0.0                          
    0:00:53    3791.0      1.59      83.0       0.0                          
    0:00:53    3791.3      1.59      83.0       0.0                          
    0:00:53    3791.0      1.59      83.0       0.0                          
    0:00:54    3791.3      1.59      83.0       0.0                          
    0:00:54    3791.3      1.59      83.0       0.0                          
    0:00:54    3791.3      1.59      83.0       0.0                          
    0:00:54    3791.3      1.59      83.0       0.0                          
    0:00:54    3791.3      1.59      83.0       0.0                          
    0:00:54    3791.3      1.59      83.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54    3791.3      1.59      83.0       0.0                          
    0:00:56    3819.0      1.54      81.9       0.0 p_reg_out/Q_reg[12]/D    
    0:00:58    3845.6      1.52      81.5       0.0 p_reg_out/Q_reg[12]/D    
    0:01:00    3869.2      1.51      81.3       0.0 p_reg_out/Q_reg[22]/D    
    0:01:04    3884.4      1.51      81.3       0.0 p_reg_out/Q_reg[23]/D    
    0:01:06    3899.6      1.50      81.1       0.0 p_reg_out/Q_reg[12]/D    
    0:01:08    3921.1      1.49      80.9       0.0 p_reg_out/Q_reg[12]/D    
    0:01:10    3938.7      1.49      80.8       0.0 p_reg_out/Q_reg[12]/D    
    0:01:11    3954.4      1.48      80.7       0.0 p_reg_out/Q_reg[19]/D    
    0:01:13    3965.3      1.48      80.6       0.0 p_reg_out/Q_reg[19]/D    
    0:01:15    3972.7      1.48      80.6       0.0 p_reg_out/Q_reg[12]/D    
    0:01:17    3981.8      1.47      80.5       0.0 p_reg_out/Q_reg[12]/D    
    0:01:18    3984.7      1.47      80.5       0.0 p_reg_out/Q_reg[12]/D    
    0:01:20    3988.4      1.47      80.4       0.0 p_reg_out/Q_reg[19]/D    
    0:01:23    4001.4      1.47      80.5       0.0                          
    0:01:24    4002.2      1.47      80.4       0.0                          
    0:01:24    4002.2      1.47      80.4       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24    4002.2      1.47      80.4       0.0                          
    0:01:24    4002.2      1.47      80.4       0.0                          
    0:01:25    3965.5      1.47      80.4       0.0                          
    0:01:25    3955.2      1.47      80.4       0.0                          
    0:01:25    3953.3      1.47      80.4       0.0                          
    0:01:25    3952.8      1.47      80.4       0.0                          
    0:01:25    3952.2      1.47      80.5       0.0                          
    0:01:25    3952.2      1.47      80.5       0.0                          
    0:01:25    3952.2      1.47      80.5       0.0                          
    0:01:25    3948.0      1.47      80.5       0.0                          
    0:01:25    3947.4      1.47      80.5       0.0                          
    0:01:25    3947.4      1.47      80.5       0.0                          
    0:01:25    3947.4      1.47      80.5       0.0                          
    0:01:25    3947.4      1.47      80.5       0.0                          
    0:01:25    3947.4      1.47      80.5       0.0                          
    0:01:25    3947.4      1.47      80.5       0.0                          
    0:01:27    3961.5      1.47      80.4       0.0 p_reg_out/Q_reg[20]/D    
    0:01:29    3927.8      1.47      80.4       0.0                          
    0:01:30    3932.5      1.47      80.3       0.0 p_reg_out/Q_reg[16]/D    
    0:01:32    3935.2      1.46      80.3       0.0 p_reg_out/Q_reg[16]/D    
    0:01:34    3947.4      1.46      80.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C20DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  976.00 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C20DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,050 bytes  2,160.00 bytes/sec
total size is 4,140  speedup is 3.83
receiving incremental file list
C20DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 157 bytes  124.67 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C20DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C20DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  374.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  77,403.69 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10879080 bytes of memory
#          Process time 364.76 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2634 instances of design 'halfAdder'.
  Uniquified 72 instances of design 'approx_comp_4to2'.
  Uniquified 1242 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4268 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 67 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:16   32824.1      1.77     523.6      56.9                          
    0:05:33   24048.8      1.81     493.5       0.0                          
    0:05:38   23996.7      1.80     491.7       0.0                          
    0:05:39   23995.1      1.78     491.0       0.0                          
    0:05:40   23994.5      1.78     491.0       0.0                          
    0:05:40   23995.1      1.77     490.9       0.0                          
    0:05:41   23995.6      1.76     490.4       0.0                          
    0:05:41   23997.7      1.76     489.8       0.0                          
    0:05:41   23997.7      1.76     489.8       0.0                          
    0:05:42   23997.7      1.76     489.8       0.0                          
    0:05:42   23997.7      1.76     489.8       0.0                          
    0:05:42   23997.7      1.76     489.8       0.0                          
    0:05:42   23997.7      1.76     489.8       0.0                          
    0:05:42   23997.7      1.76     489.8       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:42   23997.7      1.76     489.8       0.0                          
    0:05:46   24062.9      1.70     485.2      12.2 DP/reg_ret1/Q_reg[15]/D  
    0:05:48   24082.6      1.68     483.8      19.4 DP/reg_pipe13/Q_reg[19]/D
    0:05:51   24121.7      1.67     482.0      12.2 DP/reg_ret1/Q_reg[15]/D  
    0:05:53   24158.1      1.66     480.9      12.2 DP/reg_pipe10/Q_reg[6]/D 
    0:05:56   24189.8      1.65     479.9      12.2 DP/reg_pipe11/Q_reg[17]/D
    0:05:58   24220.9      1.65     478.9      14.4 DP/reg_pipe10/Q_reg[7]/D 
    0:06:02   24249.1      1.65     478.5      14.4 DP/reg_pipe11/Q_reg[21]/D
    0:06:04   24274.4      1.64     478.0      19.2 DP/reg_pipe10/Q_reg[15]/D
    0:06:06   24289.0      1.64     477.4      19.2 DP/reg_ret1/Q_reg[15]/D  
    0:06:09   24311.3      1.63     476.7       7.1 DP/reg_pipe13/Q_reg[20]/D
    0:06:11   24345.1      1.63     476.0      22.1 DP/reg_ret1/Q_reg[15]/D  
    0:06:13   24372.5      1.62     475.4      22.1 DP/reg_pipe12/Q_reg[14]/D
    0:06:16   24398.3      1.62     475.0      22.1 DP/reg_pipe12/Q_reg[21]/D
    0:06:18   24414.5      1.62     474.7      22.1 DP/reg_pipe13/Q_reg[20]/D
    0:06:20   24434.5      1.61     474.2      22.1 DP/reg_pipe13/Q_reg[9]/D 
    0:06:22   24455.5      1.61     473.7      22.1 DP/reg_pipe13/Q_reg[20]/D
    0:06:24   24475.7      1.61     473.4      22.1 DP/reg_pipe13/Q_reg[20]/D
    0:06:26   24500.2      1.60     473.1      22.1 DP/reg_pipe11/Q_reg[13]/D
    0:06:29   24508.2      1.60     472.9      22.1 DP/reg_pipe12/Q_reg[19]/D
    0:06:33   24506.6      1.60     472.8      22.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:33   24506.6      1.60     472.8      22.1                          
    0:06:35   24530.0      1.60     472.6       0.0 DP/reg_pipe10/Q_reg[11]/D
    0:06:37   24534.5      1.60     472.4       0.0                          
    0:06:40   24537.2      1.60     472.3       0.0                          
    0:06:42   24545.4      1.60     471.9       0.0                          
    0:06:44   24561.1      1.60     471.6       0.0                          
    0:06:45   24567.2      1.60     471.4       0.0                          
    0:06:47   24576.0      1.60     471.0       0.0                          
    0:06:49   24580.0      1.60     470.9       0.0                          
    0:06:51   24585.6      1.60     470.6       0.0                          
    0:06:54   24581.9      1.60     470.1       0.0                          
    0:06:56   24587.4      1.60     469.9       0.0                          
    0:06:56   24587.7      1.60     469.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:56   24587.7      1.60     469.9       0.0                          
    0:06:56   24587.7      1.60     469.9       0.0                          
    0:07:00   24299.1      1.60     469.7       0.0                          
    0:07:01   24218.8      1.60     469.4       0.0                          
    0:07:02   24208.4      1.60     469.4       0.0                          
    0:07:02   24207.1      1.60     469.4       0.0                          
    0:07:02   24207.1      1.60     469.4       0.0                          
    0:07:02   24207.1      1.60     469.4       0.0                          
    0:07:02   24207.1      1.60     469.4       0.0                          
    0:07:03   24149.9      1.60     469.6       0.0                          
    0:07:03   24143.2      1.60     469.6       0.0                          
    0:07:03   24143.2      1.60     469.6       0.0                          
    0:07:03   24143.2      1.60     469.6       0.0                          
    0:07:03   24143.2      1.60     469.6       0.0                          
    0:07:03   24143.2      1.60     469.6       0.0                          
    0:07:03   24143.2      1.60     469.6       0.0                          
    0:07:06   24167.4      1.59     469.1       0.0 DP/reg_pipe11/Q_reg[21]/D
    0:07:08   24144.3      1.59     468.9       0.0                          
    0:07:11   24156.3      1.59     468.7       0.0                          
    0:07:12   24164.2      1.59     468.4       0.0                          
    0:07:14   24174.6      1.59     468.1       0.0                          
    0:07:16   24184.7      1.59     467.9       0.0                          
    0:07:18   24196.4      1.59     467.7       0.0                          
    0:07:20   24193.8      1.59     467.3       0.0                          
    0:07:22   24201.5      1.59     467.2       0.0                          
    0:07:24   24213.4      1.58     467.0       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:07:26   24227.0      1.58     466.8       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:07:28   24240.8      1.57     466.6       0.0 DP/reg_pipe11/Q_reg[21]/D
    0:07:30   24261.3      1.57     466.4       0.0 DP/reg_ret0/Q_reg[13]/D  
    0:07:32   24273.3      1.57     466.4       0.0 DP/reg_pipe13/Q_reg[20]/D
    0:07:34   24279.9      1.57     466.2       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:07:36   24295.4      1.56     466.1       0.0 DP/reg_ret1/Q_reg[18]/D  
    0:07:39   24299.4      1.56     466.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U18442 (CLKBUF_X1)
	U18443 (CLKBUF_X1)
	U18444 (CLKBUF_X1)
	U18445 (CLKBUF_X1)
	U18446 (CLKBUF_X1)
	U18447 (CLKBUF_X1)
	U18448 (CLKBUF_X1)
	U18449 (CLKBUF_X1)
	U18450 (CLKBUF_X1)
	U18451 (CLKBUF_X1)
	U18452 (CLKBUF_X1)
	U18453 (CLKBUF_X1)
	U18454 (CLKBUF_X1)
	U18455 (CLKBUF_X1)
	U18456 (CLKBUF_X1)
	U18457 (CLKBUF_X1)
	U18458 (CLKBUF_X1)
	U18459 (CLKBUF_X1)
	U18460 (CLKBUF_X1)
	U18461 (CLKBUF_X1)
	U18462 (CLKBUF_X1)
	U18463 (CLKBUF_X1)
	U18464 (CLKBUF_X1)
	U18465 (CLKBUF_X1)
	U18466 (CLKBUF_X1)
	U18467 (CLKBUF_X1)
	U18468 (CLKBUF_X1)
	U18469 (CLKBUF_X1)
	U18470 (CLKBUF_X1)
	U18471 (CLKBUF_X1)
	U18472 (CLKBUF_X1)
	U18473 (CLKBUF_X1)
	U18474 (CLKBUF_X1)
	U18475 (CLKBUF_X1)
	U18476 (CLKBUF_X1)
	U18477 (CLKBUF_X1)
	U18478 (CLKBUF_X1)
	U18479 (CLKBUF_X1)
	U18480 (CLKBUF_X1)
	U18481 (CLKBUF_X1)
	U18482 (CLKBUF_X1)
	U16775 (BUF_X1)
	U16774 (BUF_X1)
	U16773 (BUF_X1)
	U16772 (BUF_X1)
	U16771 (BUF_X1)
	U16770 (BUF_X1)
	U16769 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.27
  Critical path length = 1.27
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   25198.7      1.54     728.2     560.1                          
    0:00:12   25238.1      1.41     715.9     561.7 DP/MULT_cp2p2/add_3945/CLOCK_r_REG46_S5/D
    0:00:15   25273.2      1.40     713.6     562.4 DP/MULT_cr1sw1/add_3945/CLOCK_r_REG455_S39/D
    0:00:18   25305.6      1.39     711.8     563.8 DP/MULT_cp1p1/add_3945/CLOCK_r_REG23_S4/D
    0:00:20   25325.9      1.39     711.5     563.8 DP/MULT_cp3p3/add_3945/CLOCK_r_REG52_S6/D
    0:00:22   25346.1      1.38     710.8     563.8 DP/MULT_cp1p1/add_3945/CLOCK_r_REG25_S4/D
    0:00:24   25363.9      1.38     710.9     563.8 DP/MULT_cp2p2/add_3945/CLOCK_r_REG46_S5/D
    0:00:27   25367.1      1.38     710.8     563.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27   25367.1      1.38     710.8     563.8                          
    0:00:29   25375.6      1.38     710.4       0.0                          
    0:00:31   25390.8      1.38     709.7       0.0                          
    0:00:34   25395.6      1.38     708.6       0.0                          
    0:00:36   25408.3      1.38     707.9       0.0                          
    0:00:38   25412.8      1.38     707.2       0.0                          
    0:00:40   25418.7      1.38     706.5       0.0                          
    0:00:42   25422.9      1.38     704.8       0.0                          
    0:00:45   25421.9      1.38     704.2       0.0                          
    0:00:47   25430.7      1.38     703.2       0.0                          
    0:00:49   25438.6      1.38     702.6       0.0                          
    0:00:52   25443.2      1.38     701.5       0.0                          
    0:00:54   25442.1      1.38     700.7       0.0                          
    0:00:56   25444.2      1.38     700.0       0.0                          
    0:00:58   25444.2      1.38     699.4       0.0                          
    0:01:00   25448.2      1.38     699.0       0.0                          
    0:01:01   25455.7      1.38     698.2       0.0                          
    0:01:04   25464.2      1.38     697.7       0.0                          
    0:01:05   25473.8      1.38     697.4       0.0                          
    0:01:07   25482.3      1.38     696.7       0.0                          
    0:01:09   25491.3      1.38     696.3       0.0                          
    0:01:11   25511.8      1.37     695.0       0.0                          
    0:01:13   25549.6      1.36     699.1       0.0                          
    0:01:16   25562.1      1.36     699.1       0.0                          
    0:01:19   25558.6      1.36     698.9       0.0                          
    0:01:21   25565.3      1.36     698.6       0.0                          
    0:01:23   25568.5      1.36     698.3       0.0                          
    0:01:25   25574.8      1.36     697.3       0.0                          
    0:01:27   25573.0      1.36     696.9       0.0                          
    0:01:29   25578.6      1.36     696.5       0.0                          
    0:01:31   25582.6      1.36     696.3       0.0                          
    0:01:33   25586.0      1.36     695.9       0.0                          
    0:01:35   25590.3      1.36     695.4       0.0                          
    0:01:37   25594.5      1.36     695.0       0.0                          
    0:01:39   25606.2      1.36     694.7       0.0                          
    0:01:41   25611.3      1.36     694.6       0.0                          
    0:01:43   25616.9      1.36     694.4       0.0                          
    0:01:45   25621.7      1.36     693.9       0.0                          
    0:01:47   25623.2      1.36     693.8       0.0                          
    0:01:48   25626.4      1.36     693.4       0.0                          
    0:01:50   25627.0      1.36     693.3       0.0                          
    0:01:52   25636.0      1.36     693.6       0.0 DP/MULT_cp2p2/add_3945/CLOCK_r_REG93_S5/D
    0:01:54   25646.1      1.35     694.1       0.0 DP/MULT_cp3p3/add_3945/CLOCK_r_REG52_S6/D
    0:01:56   25658.6      1.35     694.2       0.0 DP/MULT_cp3p3/add_3945/CLOCK_r_REG52_S6/D
    0:01:58   25667.9      1.35     693.9       0.0 DP/MULT_cp2p2/add_3945/CLOCK_r_REG90_S5/D
    0:02:01   25688.4      1.35     694.5       0.0 DP/MULT_b0p0/add_3945/CLOCK_r_REG2_S3/D
    0:02:03   25699.1      1.35     694.9       0.0 DP/MULT_cp3p3/add_3945/CLOCK_r_REG52_S6/D
    0:02:05   25720.6      1.34     694.5       0.0 DP/MULT_cp1p1/add_3945/CLOCK_r_REG22_S4/D
    0:02:08   25746.9      1.34     694.5       0.0 DP/MULT_cr0sw0/add_3945/CLOCK_r_REG395_S64/D
    0:02:11   25763.2      1.34     696.6       0.0 DP/MULT_cr0sw0/add_3945/CLOCK_r_REG395_S64/D
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C20DrightA0_iir_filter_area.txt

sent 30 bytes  received 446 bytes  952.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C20DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,027 bytes  704.67 bytes/sec
total size is 4,090  speedup is 3.87
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C20DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C20DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,511 bytes  317,027.33 bytes/sec
total size is 1,148,308  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C20DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 804 bytes  received 796 bytes  1,066.67 bytes/sec
total size is 87,839  speedup is 54.90
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 883 bytes  received 796 bytes  3,358.00 bytes/sec
total size is 88,347  speedup is 52.62



Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 20. The binding is begun from right



oooooooooooooohffffffffffcfchhoooooooooooooooo
oooooooooooooohffffffffffcfchhoooooooooooooo o
  oooooooooooooffffffffffcfcoooooooooooooo o  
    oooooooooooohffffffffcocoooooooooooo o    
      oooooooooohffffffffhoooooooooooo o      
        oooooooooffffffffhoooooooooo o        
          oooooooohfffffoooooooooo o          
            oooooohfffffoooooooo o            
              ooooofffffoooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffffffcccfchhoooooooooo
oooooooohffffffffffffffffffffcccfchhoooooooo o
  oooooooffffffffffffffffffffcccfcoooooooo o  
    oooooohffffffffffffffffffcccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohfffffffffffffffhfoooo o          
            hfffffffffffffffhooo o            
             fffffffffffffffoo o              




oooohffffffffffffffffffffffffffcccccfchhoooooo
oooohffffffffffffffffffffffffffcccccfchhoooo o
  oooffffffffffffffffffffffffffcccccfcoooo o  
    oohfffffffffffffffffffffffhcccccocoo o    
      hfffffffffffffffffffffffhooooooo o      
       fffffffffffffffffffffffoooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohffffffffffcfchhoooooooooooooooo
oooooooooooooohffffffffffcfchhoooooooooooooo o
  oooooooooooooffffffffffcfcoooooooooooooo o  
    oooooooooooohffffffffcocoooooooooooo o    
      oooooooooohffffffffhoooooooooooo o      
        oooooooooffffffffhoooooooooo o        
          oooooooohfffffoooooooooo o          
            oooooohfffffoooooooo o            
              ooooofffffoooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffffffcccfchhoooooooooo
oooooooohffffffffffffffffffffcccfchhoooooooo o
  oooooooffffffffffffffffffffcccfcoooooooo o  
    oooooohffffffffffffffffffcccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohfffffffffffffffhfoooo o          
            hfffffffffffffffhooo o            
             fffffffffffffffoo o              




oooohffffffffffffffffffffffffffcccccfchhoooooo
oooohffffffffffffffffffffffffffcccccfchhoooo o
  oooffffffffffffffffffffffffffcccccfcoooo o  
    oohfffffffffffffffffffffffhcccccocoo o    
      hfffffffffffffffffffffffhooooooo o      
       fffffffffffffffffffffffoooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 30. The binding is begun from right



oooooooooooooohfffffffffccfchhoooooooooooooooo
oooooooooooooohfffffffffccfchhoooooooooooooo o
  ooooooooooooofffffffffccfcoooooooooooooo o  
    oooooooooooohfffffffccocoooooooooooo o    
      oooooooooohfffffffhhoooooooooooo o      
        ooooooooofffffffhhoooooooooo o        
          oooooooohfffffoooooooooo o          
            oooooohfffffoooooooo o            
              ooooofffffoooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffccccccfchhoooooooooo
oooooooohfffffffffffffffffccccccfchhoooooooo o
  ooooooofffffffffffffffffccccccfcoooooooo o  
    oooooohfffffffffffffffccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffffffffffhffffoooo o          
            hffffffffffffhoooooo o            
             ffffffffffffooooo o              




oooohfffffffffffffffffffffffccccccccfchhoooooo
oooohfffffffffffffffffffffffccccccccfchhoooo o
  ooofffffffffffffffffffffffccccccccfcoooo o  
    oohffffffffffffffffffffhccccccccocoo o    
      hffffffffffffffffffffhoooooooooo o      
       ffffffffffffffffffffooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohfffffffffccfchhoooooooooooooooo
oooooooooooooohfffffffffccfchhoooooooooooooo o
  ooooooooooooofffffffffccfcoooooooooooooo o  
    oooooooooooohfffffffccocoooooooooooo o    
      oooooooooohfffffffhhoooooooooooo o      
        ooooooooofffffffhhoooooooooo o        
          oooooooohfffffoooooooooo o          
            oooooohfffffoooooooo o            
              ooooofffffoooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffccccccfchhoooooooooo
oooooooohfffffffffffffffffccccccfchhoooooooo o
  ooooooofffffffffffffffffccccccfcoooooooo o  
    oooooohfffffffffffffffccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffffffffffhffffoooo o          
            hffffffffffffhoooooo o            
             ffffffffffffooooo o              




oooohfffffffffffffffffffffffccccccccfchhoooooo
oooohfffffffffffffffffffffffccccccccfchhoooo o
  ooofffffffffffffffffffffffccccccccfcoooo o  
    oohffffffffffffffffffffhccccccccocoo o    
      hffffffffffffffffffffhoooooooooo o      
       ffffffffffffffffffffooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 412 instances of design 'halfAdder'.
  Uniquified 19 instances of design 'approx_comp_4to2'.
  Uniquified 193 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (676 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 22 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51    4212.4      1.54      82.4       8.3                          
    0:00:53    3684.1      1.56      82.3       2.3                          
    0:00:54    3681.7      1.54      81.9       2.3                          
    0:00:54    3682.5      1.54      81.9       2.3                          
    0:00:54    3682.5      1.54      81.9       2.3                          
    0:00:54    3682.5      1.54      81.9       2.3                          
    0:00:54    3682.5      1.54      81.9       2.3                          
    0:00:54    3682.5      1.54      81.9       2.3                          
    0:00:54    3683.6      1.54      81.9       0.0                          
    0:00:54    3683.6      1.54      81.9       0.0                          
    0:00:54    3683.6      1.54      81.9       0.0                          
    0:00:54    3683.6      1.54      81.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54    3683.6      1.54      81.9       0.0                          
    0:00:57    3708.0      1.51      81.5       0.0 p_reg_out/Q_reg[17]/D    
    0:00:59    3732.5      1.50      81.4       0.0 p_reg_out/Q_reg[20]/D    
    0:01:01    3753.5      1.49      81.2       0.0 p_reg_out/Q_reg[20]/D    
    0:01:03    3773.5      1.48      81.1       0.0 p_reg_out/Q_reg[7]/D     
    0:01:05    3786.2      1.48      81.0       0.0 p_reg_out/Q_reg[18]/D    
    0:01:07    3788.4      1.48      81.0       0.0                          
    0:01:09    3790.8      1.47      80.7       0.0 p_reg_out/Q_reg[23]/D    
    0:01:11    3815.8      1.47      80.9       0.0 p_reg_out/Q_reg[23]/D    
    0:01:13    3826.1      1.46      80.8       0.0 p_reg_out/Q_reg[23]/D    
    0:01:15    3835.2      1.46      80.7       0.0 p_reg_out/Q_reg[22]/D    
    0:01:17    3846.1      1.46      80.6       0.0                          
    0:01:18    3849.3      1.46      80.6       0.0                          
    0:01:19    3854.6      1.46      80.5       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:19    3854.6      1.46      80.5       0.0                          
    0:01:19    3854.6      1.46      80.5       0.0                          
    0:01:20    3823.5      1.46      80.6       0.0                          
    0:01:20    3816.8      1.46      80.6       0.0                          
    0:01:20    3814.2      1.46      80.6       0.0                          
    0:01:20    3814.2      1.46      80.6       0.0                          
    0:01:20    3814.2      1.46      80.6       0.0                          
    0:01:20    3814.2      1.46      80.6       0.0                          
    0:01:20    3814.2      1.46      80.6       0.0                          
    0:01:20    3805.4      1.46      80.5       0.0                          
    0:01:20    3803.3      1.46      80.5       0.0                          
    0:01:20    3803.3      1.46      80.5       0.0                          
    0:01:20    3803.3      1.46      80.5       0.0                          
    0:01:20    3803.3      1.46      80.5       0.0                          
    0:01:20    3803.3      1.46      80.5       0.0                          
    0:01:20    3803.3      1.46      80.5       0.0                          
    0:01:22    3805.7      1.46      80.4       0.0                          
    0:01:23    3785.2      1.45      80.4       0.0                          
    0:01:24    3803.5      1.45      80.4       0.0                          
    0:01:26    3803.5      1.45      80.3       0.0 p_reg_out/Q_reg[23]/D    
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C30DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 459 bytes  978.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C30DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,056 bytes  724.00 bytes/sec
total size is 4,063  speedup is 3.74
receiving incremental file list
C30DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 156 bytes  372.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C30DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C30DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  374.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10748008 bytes of memory
#          Process time 356.12 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2472 instances of design 'halfAdder'.
  Uniquified 114 instances of design 'approx_comp_4to2'.
  Uniquified 1158 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4064 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 133 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:01   32336.6      1.77     524.0      60.1                          
    0:05:17   23529.3      1.79     490.1       6.2                          
    0:05:22   23464.1      1.78     488.6       6.2                          
    0:05:23   23463.6      1.77     488.4       6.2                          
    0:05:23   23464.7      1.76     488.2       6.2                          
    0:05:23   23464.7      1.76     488.2       6.2                          
    0:05:24   23464.7      1.76     488.2       6.2                          
    0:05:24   23464.7      1.76     488.2       6.2                          
    0:05:24   23469.4      1.76     488.2       0.0                          
    0:05:24   23469.4      1.76     488.2       0.0                          
    0:05:24   23469.4      1.76     488.2       0.0                          
    0:05:24   23469.4      1.76     488.2       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:24   23469.4      1.76     488.2       0.0                          
    0:05:29   23531.2      1.69     481.8       7.1 DP/reg_pipe11/Q_reg[12]/D
    0:05:33   23527.4      1.68     481.2       7.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:33   23527.4      1.68     481.2       7.1                          
    0:05:36   23569.5      1.67     479.5       0.0 DP/reg_pipe10/Q_reg[15]/D
    0:05:38   23609.6      1.65     477.9       0.0 DP/reg_pipe11/Q_reg[15]/D
    0:05:41   23653.8      1.64     476.8       0.0 DP/reg_pipe13/Q_reg[16]/D
    0:05:43   23685.2      1.64     475.9       0.0 DP/reg_pipe13/Q_reg[16]/D
    0:05:46   23703.8      1.63     475.3       0.0 DP/reg_ret0/Q_reg[17]/D  
    0:05:48   23720.8      1.63     474.8       7.4 DP/reg_ret0/Q_reg[14]/D  
    0:05:50   23740.8      1.62     474.2       7.4 DP/reg_pipe10/Q_reg[21]/D
    0:05:52   23757.8      1.62     473.7       0.0 DP/reg_pipe11/Q_reg[15]/D
    0:05:54   23767.9      1.62     473.5       0.0                          
    0:05:56   23784.7      1.62     473.0       0.0                          
    0:05:59   23796.4      1.62     472.2       0.0                          
    0:06:01   23801.1      1.62     471.8       0.0                          
    0:06:03   23804.3      1.62     471.6       0.0                          
    0:06:05   23808.3      1.62     471.0       0.0                          
    0:06:07   23828.0      1.62     470.3       0.0                          
    0:06:09   23831.5      1.62     470.0       0.0                          
    0:06:11   23827.7      1.62     469.7       0.0                          
    0:06:13   23833.6      1.62     469.3       0.0                          
    0:06:15   23843.7      1.62     469.1       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:15   23843.7      1.62     469.1       0.0                          
    0:06:15   23843.7      1.62     469.1       0.0                          
    0:06:19   23563.1      1.62     469.0       0.0                          
    0:06:20   23480.4      1.61     468.7       0.0                          
    0:06:20   23464.1      1.61     468.6       0.0                          
    0:06:20   23459.9      1.61     468.5       0.0                          
    0:06:20   23458.8      1.61     468.5       0.0                          
    0:06:20   23458.8      1.61     468.5       0.0                          
    0:06:21   23458.8      1.61     468.5       0.0                          
    0:06:21   23377.7      1.62     468.3       0.0                          
    0:06:21   23343.6      1.62     468.1       0.0                          
    0:06:21   23343.4      1.62     468.1       0.0                          
    0:06:21   23343.4      1.62     468.1       0.0                          
    0:06:21   23343.4      1.62     468.1       0.0                          
    0:06:21   23343.4      1.62     468.1       0.0                          
    0:06:21   23343.4      1.62     468.1       0.0                          
    0:06:21   23343.4      1.62     468.1       0.0                          
    0:06:24   23373.7      1.60     467.5       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:06:26   23396.3      1.59     466.7       0.0 DP/reg_pipe13/Q_reg[16]/D
    0:06:28   23423.7      1.58     466.2       0.0 DP/reg_pipe12/Q_reg[14]/D
    0:06:30   23451.9      1.58     465.7       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:06:32   23465.5      1.57     465.5       0.0 DP/reg_pipe11/Q_reg[14]/D
    0:06:34   23493.7      1.57     465.3       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:06:37   23528.0      1.57     464.9       0.0 DP/reg_ret0/Q_reg[14]/D  
    0:06:40   23532.5      1.57     464.8       0.0                          
    0:06:42   23547.7      1.57     464.5       0.0                          
    0:06:44   23553.8      1.57     464.4       0.0                          
    0:06:46   23576.6      1.57     464.1       0.0                          
    0:06:48   23583.8      1.57     463.8       0.0                          
    0:06:50   23588.3      1.57     463.7       0.0                          
    0:06:52   23596.9      1.57     463.4       0.0                          
    0:06:54   23603.0      1.57     463.2       0.0                          
    0:06:57   23609.1      1.56     463.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U17631 (CLKBUF_X1)
	U17632 (CLKBUF_X1)
	U17633 (CLKBUF_X1)
	U17634 (CLKBUF_X1)
	U17635 (CLKBUF_X1)
	U17636 (CLKBUF_X1)
	U17637 (CLKBUF_X1)
	U17638 (CLKBUF_X1)
	U17639 (CLKBUF_X1)
	U17640 (CLKBUF_X1)
	U17641 (CLKBUF_X1)
	U17642 (CLKBUF_X1)
	U17643 (CLKBUF_X1)
	U17644 (CLKBUF_X1)
	U17645 (CLKBUF_X1)
	U17646 (CLKBUF_X1)
	U17647 (CLKBUF_X1)
	U17648 (CLKBUF_X1)
	U17649 (CLKBUF_X1)
	U17650 (CLKBUF_X1)
	U17651 (CLKBUF_X1)
	U17652 (CLKBUF_X1)
	U17653 (CLKBUF_X1)
	U17654 (CLKBUF_X1)
	U17655 (CLKBUF_X1)
	U17656 (CLKBUF_X1)
	U17657 (CLKBUF_X1)
	U17658 (CLKBUF_X1)
	U17659 (CLKBUF_X1)
	U17660 (CLKBUF_X1)
	U17661 (CLKBUF_X1)
	U17662 (CLKBUF_X1)
	U17663 (CLKBUF_X1)
	U17664 (CLKBUF_X1)
	U17665 (CLKBUF_X1)
	U17666 (CLKBUF_X1)
	U17667 (CLKBUF_X1)
	U17668 (CLKBUF_X1)
	U17669 (CLKBUF_X1)
	U17670 (CLKBUF_X1)
	U17671 (CLKBUF_X1)
	U16212 (BUF_X1)
	U16211 (BUF_X1)
	U16210 (BUF_X1)
	U16209 (BUF_X1)
	U16208 (BUF_X1)
	U16207 (BUF_X1)
	U16206 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.22
  Critical path length = 1.22
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_14'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   24346.4      1.49     681.4     485.3                          
    0:00:11   24371.2      1.39     674.7     485.3 DP/reg_out/Q_reg[10]/D   
    0:00:14   24394.9      1.37     672.2     486.2 DP/reg_out/Q_reg[10]/D   
    0:00:17   24408.7      1.36     672.1     485.8                          
    0:00:20   24426.0      1.35     671.0     484.8 DP/MULT_cp3p3/add_3909/CLOCK_r_REG15_S6/D
    0:00:23   24450.7      1.35     670.7     484.8 DP/MULT_cp3p3/add_3909/CLOCK_r_REG15_S6/D
    0:00:25   24480.8      1.34     669.9     485.5 DP/MULT_cp3p3/add_3909/CLOCK_r_REG15_S6/D
    0:00:28   24502.1      1.34     669.7     486.4 DP/MULT_cp2p2/add_3909/CLOCK_r_REG12_S5/D
    0:00:30   24525.2      1.34     669.1     487.1 DP/MULT_cp1p1/add_3909/CLOCK_r_REG115_S7/D
    0:00:32   24540.4      1.34     669.0     487.8 CLOCK_r_REG71_S5/D       
    0:00:34   24558.7      1.33     668.8     487.9 DP/MULT_cr0sw0/add_3909/CLOCK_r_REG414_S63/D
    0:00:36   24571.5      1.33     668.7     487.9 DP/MULT_b0p0/add_3909/CLOCK_r_REG3_S3/D
    0:00:38   24591.2      1.33     668.6     487.9 DP/MULT_b0p0/add_3909/CLOCK_r_REG4_S3/D
    0:00:40   24607.7      1.33     668.1     487.9 DP/MULT_cp3p3/add_3909/CLOCK_r_REG16_S6/D
    0:00:42   24611.9      1.33     668.1     487.9 DP/MULT_cp3p3/add_3909/CLOCK_r_REG15_S6/D
    0:00:44   24618.0      1.33     668.2     487.9 DP/MULT_cp1p1/add_3909/CLOCK_r_REG8_S4/D
    0:00:45   24634.8      1.33     667.6     487.9 DP/MULT_cp2p2/add_3909/CLOCK_r_REG13_S5/D
    0:00:47   24635.1      1.33     667.6     488.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47   24635.1      1.33     667.6     488.2                          
    0:00:50   24653.1      1.33     667.2       0.0                          
    0:00:52   24653.4      1.33     666.8       0.0                          
    0:00:54   24662.2      1.33     666.4       0.0                          
    0:00:56   24666.2      1.33     665.5       0.0                          
    0:00:58   24678.7      1.33     663.9       0.0                          
    0:01:00   24687.7      1.33     662.7       0.0                          
    0:01:02   24689.1      1.33     661.9       0.0                          
    0:01:04   24695.4      1.33     660.9       0.0                          
    0:01:06   24705.5      1.33     660.1       0.0                          
    0:01:09   24721.5      1.33     658.9       0.0                          
    0:01:11   24722.6      1.33     658.3       0.0                          
    0:01:13   24722.3      1.33     657.8       0.0                          
    0:01:15   24725.0      1.33     656.9       0.0                          
    0:01:16   24729.0      1.33     656.5       0.0                          
    0:01:19   24732.7      1.33     656.0       0.0                          
    0:01:20   24737.2      1.33     655.5       0.0                          
    0:01:23   24736.9      1.33     654.9       0.0                          
    0:01:25   24741.2      1.33     654.5       0.0                          
    0:01:27   24746.5      1.33     654.0       0.0                          
    0:01:29   24760.6      1.33     653.5       0.0                          
    0:01:31   24763.0      1.33     652.9       0.0                          
    0:01:33   24770.2      1.33     652.1       0.0                          
    0:01:35   24773.9      1.33     651.9       0.0                          
    0:01:37   24774.7      1.33     651.7       0.0                          
    0:01:39   24778.4      1.33     651.4       0.0                          
    0:01:41   24786.1      1.33     651.0       0.0                          
    0:01:44   24781.9      1.33     650.8       0.0                          
    0:01:46   24785.9      1.33     650.5       0.0                          
    0:01:48   24792.0      1.33     650.4       0.0                          
    0:01:50   24797.6      1.33     650.3       0.0                          
    0:01:51   24798.1      1.33     650.1       0.0                          
    0:01:53   24802.1      1.33     650.0       0.0                          
    0:01:55   24800.8      1.33     649.9       0.0                          
    0:01:57   24795.5      1.33     649.8       0.0                          
    0:01:59   24792.8      1.33     649.8       0.0                          
    0:02:01   24796.8      1.33     649.7       0.0                          
    0:02:02   24801.0      1.33     649.3       0.0                          
    0:02:04   24803.4      1.33     649.3       0.0                          
    0:02:07   24805.8      1.33     649.1       0.0                          
    0:02:09   24826.8      1.32     650.4       0.0 DP/MULT_cr0sw0/add_3909/CLOCK_r_REG414_S63/D
    0:02:11   24841.5      1.32     650.4       0.0 DP/reg_out/Q_reg[10]/D   
    0:02:13   24853.4      1.32     649.9       0.0 DP/MULT_cp3p3/add_3909/CLOCK_r_REG22_S6/D
    0:02:15   24861.7      1.31     649.8       0.0 DP/reg_out/Q_reg[10]/D   
    0:02:17   24874.2      1.31     650.3       0.0 DP/MULT_cp1p1/add_3909/CLOCK_r_REG115_S7/D
    0:02:19   24888.0      1.31     650.2       0.0 DP/MULT_cr0sw0/add_3909/CLOCK_r_REG414_S63/D
    0:02:21   24899.2      1.31     650.2       0.0 DP/MULT_cp3p3/add_3909/CLOCK_r_REG15_S6/D
    0:02:23   24902.1      1.31     650.2       0.0 DP/MULT_cp1p1/add_3909/CLOCK_r_REG8_S4/D
    0:02:25   24912.5      1.30     650.4       0.0 DP/MULT_cp3p3/add_3909/CLOCK_r_REG15_S6/D
    0:02:27   24922.9      1.30     650.4       0.0 DP/MULT_cp3p3/add_3909/CLOCK_r_REG22_S6/D
    0:02:28   24925.8      1.30     650.3       0.0 DP/MULT_cp3p3/add_3909/CLOCK_r_REG36_S6/D
    0:02:30   24925.3      1.30     650.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C30DrightA0_iir_filter_area.txt

sent 30 bytes  received 447 bytes  954.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C30DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,027 bytes  704.67 bytes/sec
total size is 3,995  speedup is 3.78
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C30DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C30DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,533 bytes  317,042.00 bytes/sec
total size is 1,148,309  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C30DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 713 bytes  received 790 bytes  1,002.00 bytes/sec
total size is 87,537  speedup is 58.24
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 802 bytes  received 796 bytes  3,196.00 bytes/sec
total size is 88,045  speedup is 55.10

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 389 instances of design 'halfAdder'.
  Uniquified 25 instances of design 'approx_comp_4to2'.
  Uniquified 181 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (647 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 32 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41    4027.5      1.57      82.7       2.1                          
    0:00:43    3342.8      1.58      82.7       0.0                          
    0:00:44    3337.8      1.58      82.6       0.0                          
    0:00:44    3337.8      1.58      82.6       0.0                          
    0:00:44    3337.8      1.58      82.6       0.0                          
    0:00:44    3337.8      1.58      82.6       0.0                          
    0:00:44    3337.8      1.58      82.6       0.0                          
    0:00:44    3337.8      1.58      82.6       0.0                          
    0:00:44    3337.8      1.58      82.6       0.0                          
    0:00:44    3337.8      1.58      82.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:44    3337.8      1.58      82.6       0.0                          
    0:00:46    3363.6      1.53      81.7       0.0 p_reg_out/Q_reg[20]/D    
    0:00:48    3388.3      1.52      81.3       4.8 p_reg_out/Q_reg[18]/D    
    0:00:50    3406.4      1.51      81.1       0.0 p_reg_out/Q_reg[12]/D    
    0:00:52    3418.9      1.49      80.8       0.0 p_reg_out/Q_reg[12]/D    
    0:00:54    3428.2      1.49      80.7       0.0 p_reg_out/Q_reg[18]/D    
    0:00:59    3441.2      1.48      80.4       0.0                          
    0:01:00    3441.0      1.48      80.3       0.0                          
    0:01:02    3446.0      1.48      80.1       0.0                          
    0:01:02    3451.1      1.48      80.1       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:02    3451.1      1.48      80.1       0.0                          
    0:01:02    3451.1      1.48      80.1       0.0                          
    0:01:02    3417.3      1.48      80.1       0.0                          
    0:01:02    3408.3      1.48      80.2       0.0                          
    0:01:03    3404.5      1.48      80.2       0.0                          
    0:01:03    3402.9      1.48      80.2       0.0                          
    0:01:03    3402.4      1.48      80.2       0.0                          
    0:01:03    3402.4      1.48      80.2       0.0                          
    0:01:03    3402.4      1.48      80.2       0.0                          
    0:01:03    3395.8      1.48      80.2       0.0                          
    0:01:03    3393.6      1.48      80.2       0.0                          
    0:01:03    3393.4      1.48      80.2       0.0                          
    0:01:03    3393.4      1.48      80.2       0.0                          
    0:01:03    3393.4      1.48      80.2       0.0                          
    0:01:03    3393.4      1.48      80.2       0.0                          
    0:01:03    3393.4      1.48      80.2       0.0                          
    0:01:03    3393.4      1.48      80.2       0.0                          
    0:01:04    3404.3      1.47      80.0       0.0 p_reg_out/Q_reg[18]/D    
    0:01:07    3414.9      1.46      79.9       0.0                          
    0:01:08    3400.5      1.46      79.8       0.0                          
    0:01:10    3416.2      1.46      79.7       0.0                          
    0:01:11    3428.7      1.46      79.7       0.0 p_reg_out/Q_reg[18]/D    
    0:01:13    3440.2      1.45      79.7       0.0 p_reg_out/Q_reg[18]/D    
    0:01:14    3446.6      1.45      79.6       0.0 p_reg_out/Q_reg[18]/D    
    0:01:16    3453.2      1.45      79.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C40DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  325.33 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C40DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,051 bytes  2,162.00 bytes/sec
total size is 4,215  speedup is 3.90
receiving incremental file list
C40DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 155 bytes  370.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C40DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  110.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C40DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  374.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10616936 bytes of memory
#          Process time 357.57 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2334 instances of design 'halfAdder'.
  Uniquified 150 instances of design 'approx_comp_4to2'.
  Uniquified 1086 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3890 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 193 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:17   30531.7      1.85     537.8     110.2                          
    0:03:32   21095.9      1.87     494.1       2.0                          
    0:03:36   21019.3      1.85     492.0       0.0                          
    0:03:37   21021.4      1.84     491.0       0.0                          
    0:03:38   21024.4      1.79     490.4       0.0                          
    0:03:38   21025.4      1.79     489.9       0.0                          
    0:03:39   21028.1      1.78     489.6       0.0                          
    0:03:39   21029.2      1.77     489.3       0.0                          
    0:03:40   21032.6      1.77     489.2       0.0                          
    0:03:40   21031.8      1.76     489.1       0.0                          
    0:03:41   21032.1      1.76     488.7       0.0                          
    0:03:41   21032.9      1.76     488.4       0.0                          
    0:03:42   21034.2      1.75     488.2       0.0                          
    0:03:42   21036.9      1.75     487.9       0.0                          
    0:03:42   21039.5      1.75     487.7       0.0                          
    0:03:43   21039.5      1.74     487.1       0.0                          
    0:03:43   21039.5      1.74     487.0       0.0                          
    0:03:43   21042.2      1.74     486.6       0.0                          
    0:03:44   21042.2      1.74     486.6       0.0                          
    0:03:44   21042.2      1.74     486.6       0.0                          
    0:03:44   21042.2      1.74     486.6       0.0                          
    0:03:44   21042.2      1.74     486.6       0.0                          
    0:03:44   21042.2      1.74     486.6       0.0                          
    0:03:44   21042.2      1.74     486.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:44   21042.2      1.74     486.6       0.0                          
    0:03:47   21111.4      1.69     481.1       0.0 DP/reg_pipe11/Q_reg[21]/D
    0:03:50   21151.3      1.67     479.8       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:03:52   21185.0      1.66     478.7       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:03:55   21211.9      1.65     477.7       0.0 DP/reg_pipe12/Q_reg[12]/D
    0:03:57   21250.7      1.64     476.4       0.0 DP/reg_pipe11/Q_reg[12]/D
    0:03:59   21284.3      1.64     475.7       0.0 DP/reg_pipe12/Q_reg[12]/D
    0:04:01   21318.8      1.63     475.3       0.0 DP/reg_pipe13/Q_reg[11]/D
    0:04:03   21338.5      1.63     474.9       0.0 DP/reg_pipe13/Q_reg[11]/D
    0:04:05   21354.7      1.62     474.1       0.0 DP/reg_pipe13/Q_reg[11]/D
    0:04:08   21380.3      1.62     473.4       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:04:10   21404.2      1.61     473.0       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:04:13   21441.2      1.61     472.0       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:04:17   21427.9      1.60     471.7       0.0 DP/reg_ret0/Q_reg[14]/D  
    0:04:19   21439.9      1.60     471.0       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:04:21   21451.3      1.60     470.5       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:04:23   21464.3      1.59     470.3       0.0 DP/reg_pipe12/Q_reg[12]/D
    0:04:25   21489.9      1.59     469.7       0.0 DP/reg_pipe11/Q_reg[18]/D
    0:04:27   21509.0      1.59     469.2       0.0 DP/reg_pipe10/Q_reg[14]/D
    0:04:29   21519.1      1.58     469.0       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:04:31   21536.4      1.58     468.5       0.0 DP/reg_pipe13/Q_reg[12]/D
    0:04:33   21554.5      1.58     468.2       0.0 DP/reg_pipe13/Q_reg[15]/D
    0:04:35   21567.5      1.58     468.0       0.0 DP/reg_ret0/Q_reg[14]/D  
    0:04:37   21575.8      1.58     468.0       0.0 DP/reg_ret0/Q_reg[14]/D  
    0:04:39   21581.1      1.57     467.6       0.0 DP/reg_pipe11/Q_reg[8]/D 
    0:04:42   21591.2      1.57     467.4       0.0 DP/reg_ret0/Q_reg[19]/D  
    0:04:44   21600.0      1.57     467.4       0.0                          
    0:04:46   21616.2      1.57     467.2       0.0                          
    0:04:48   21621.5      1.57     466.9       0.0                          
    0:04:50   21625.8      1.57     466.6       0.0                          
    0:04:52   21631.7      1.57     466.3       0.0                          
    0:04:54   21628.7      1.57     466.1       0.0                          
    0:04:56   21645.2      1.57     465.5       0.0                          
    0:04:58   21651.6      1.57     465.0       0.0                          
    0:04:59   21659.6      1.57     464.7       0.0                          
    0:05:01   21669.4      1.57     464.4       0.0                          
    0:05:01   21669.2      1.57     464.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:01   21669.2      1.57     464.0       0.0                          
    0:05:02   21669.2      1.57     464.0       0.0                          
    0:05:05   21367.0      1.57     463.9       0.0                          
    0:05:06   21277.9      1.57     463.6       0.0                          
    0:05:07   21259.3      1.57     463.6       0.0                          
    0:05:07   21254.5      1.57     463.6       0.0                          
    0:05:07   21251.3      1.57     463.6       0.0                          
    0:05:07   21251.3      1.57     463.6       0.0                          
    0:05:08   21255.8      1.57     463.5       0.0                          
    0:05:08   21220.7      1.57     463.7       0.0                          
    0:05:08   21214.6      1.57     463.6       0.0                          
    0:05:09   21214.3      1.57     463.6       0.0                          
    0:05:09   21214.3      1.57     463.6       0.0                          
    0:05:09   21214.3      1.57     463.6       0.0                          
    0:05:09   21214.3      1.57     463.6       0.0                          
    0:05:09   21214.3      1.57     463.6       0.0                          
    0:05:09   21214.3      1.57     463.6       0.0                          
    0:05:11   21234.8      1.56     463.1       0.0 DP/reg_pipe12/Q_reg[16]/D
    0:05:13   21257.7      1.56     462.8       0.0 DP/reg_pipe11/Q_reg[12]/D
    0:05:15   21272.0      1.55     462.5       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:05:17   21291.2      1.55     462.2       0.0 DP/reg_pipe11/Q_reg[13]/D
    0:05:18   21304.2      1.55     462.2       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:05:20   21312.7      1.55     462.0       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:05:22   21331.1      1.54     461.7       0.0 DP/reg_pipe11/Q_reg[11]/D
    0:05:24   21352.4      1.54     461.8       0.0 DP/reg_ret0/Q_reg[20]/D  
    0:05:26   21363.5      1.54     461.7       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:05:28   21373.4      1.54     461.6       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:05:30   21379.5      1.54     461.5       0.0                          
    0:05:32   21370.7      1.54     461.4       0.0                          
    0:05:34   21370.4      1.54     461.4       0.0                          
    0:05:35   21377.1      1.54     461.2       0.0                          
    0:05:37   21382.1      1.54     461.1       0.0                          
    0:05:39   21387.5      1.54     460.8       0.0                          
    0:05:41   21397.3      1.54     460.5       0.0                          
    0:05:43   21398.6      1.54     460.3       0.0                          
    0:05:45   21400.0      1.54     460.1       0.0                          
    0:05:47   21406.3      1.54     459.7       0.0                          
    0:05:48   21406.9      1.54     459.6       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:05:50   21417.8      1.54     459.5       0.0 DP/reg_pipe12/Q_reg[12]/D
    0:05:53   21438.3      1.53     459.5       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:05:55   21439.1      1.53     459.4       0.0 DP/reg_pipe13/Q_reg[15]/D
    0:05:58   21466.2      1.53     459.1       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:06:00   21480.3      1.53     459.0       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:06:02   21505.0      1.53     458.9       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:06:04   21523.9      1.52     458.7       0.0 DP/reg_pipe13/Q_reg[15]/D
    0:06:06   21527.9      1.52     458.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U17191 (CLKBUF_X1)
	U17192 (CLKBUF_X1)
	U17193 (CLKBUF_X1)
	U17194 (CLKBUF_X1)
	U17195 (CLKBUF_X1)
	U17196 (CLKBUF_X1)
	U17197 (CLKBUF_X1)
	U17198 (CLKBUF_X1)
	U17199 (CLKBUF_X1)
	U17200 (CLKBUF_X1)
	U17201 (CLKBUF_X1)
	U17202 (CLKBUF_X1)
	U17203 (CLKBUF_X1)
	U17204 (CLKBUF_X1)
	U17205 (CLKBUF_X1)
	U17206 (CLKBUF_X1)
	U17207 (CLKBUF_X1)
	U17208 (CLKBUF_X1)
	U17209 (CLKBUF_X1)
	U17210 (CLKBUF_X1)
	U17211 (CLKBUF_X1)
	U17212 (CLKBUF_X1)
	U17213 (CLKBUF_X1)
	U17214 (CLKBUF_X1)
	U17215 (CLKBUF_X1)
	U17216 (CLKBUF_X1)
	U17217 (CLKBUF_X1)
	U17218 (CLKBUF_X1)
	U17219 (CLKBUF_X1)
	U17220 (CLKBUF_X1)
	U17221 (CLKBUF_X1)
	U17222 (CLKBUF_X1)
	U17223 (CLKBUF_X1)
	U17224 (CLKBUF_X1)
	U17225 (CLKBUF_X1)
	U17226 (CLKBUF_X1)
	U17227 (CLKBUF_X1)
	U17228 (CLKBUF_X1)
	U17229 (CLKBUF_X1)
	U17230 (CLKBUF_X1)
	U17231 (CLKBUF_X1)
	U15961 (BUF_X1)
	U15960 (BUF_X1)
	U15959 (BUF_X1)
	U15958 (BUF_X1)
	U15957 (BUF_X1)
	U15956 (BUF_X1)
	U15955 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.22
  Critical path length = 1.22
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_15'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   22373.5      1.53     715.6     534.5                          
    0:00:10   22406.2      1.39     706.3     536.3 DP/MULT_cr1sw1/add_3879/CLOCK_r_REG92_S10/D
    0:00:12   22443.0      1.37     702.0     536.3 DP/reg_out/Q_reg[10]/D   
    0:00:14   22473.5      1.36     701.3     536.3 DP/MULT_cp1p1/add_3879/CLOCK_r_REG10_S4/D
    0:00:16   22482.6      1.36     700.9     537.1 DP/reg_out/Q_reg[10]/D   
    0:00:18   22490.3      1.35     700.4     537.9 DP/MULT_b0p0/add_3879/CLOCK_r_REG110_S12/D
    0:00:20   22505.5      1.35     699.9     537.9 DP/reg_out/Q_reg[10]/D   
    0:00:22   22518.0      1.35     699.5     537.9 DP/MULT_cp1p1/add_3879/CLOCK_r_REG9_S4/D
    0:00:24   22528.9      1.34     699.1     538.8 DP/MULT_cp1p1/add_3879/CLOCK_r_REG7_S4/D
    0:00:25   22551.7      1.34     699.3     538.8 DP/MULT_cp3p3/add_3879/CLOCK_r_REG23_S6/D
    0:00:27   22566.4      1.34     699.3     541.0 DP/MULT_cp2p2/add_3879/CLOCK_r_REG14_S5/D
    0:00:29   22577.0      1.34     699.0     541.0 DP/MULT_cr0sw0/add_3879/CLOCK_r_REG419_S61/D
    0:00:31   22590.1      1.34     698.6     541.0 DP/MULT_cp3p3/add_3879/CLOCK_r_REG25_S6/SE
    0:00:34   22604.9      1.33     696.2     542.3 DP/MULT_cp1p1/add_3879/CLOCK_r_REG7_S4/D
    0:00:36   22614.3      1.33     696.1     542.3 DP/MULT_cp1p1/add_3879/CLOCK_r_REG9_S4/D
    0:00:38   22620.9      1.33     696.0     541.4 DP/MULT_cp1p1/add_3879/CLOCK_r_REG9_S4/D
    0:00:39   22628.1      1.33     695.9     541.4 DP/MULT_cr0sw0/add_3879/CLOCK_r_REG421_S61/D
    0:00:41   22645.6      1.33     695.8     541.5 DP/MULT_cp1p1/add_3879/CLOCK_r_REG9_S4/D
    0:00:43   22657.9      1.33     695.5     541.5 DP/MULT_b0p0/add_3879/CLOCK_r_REG110_S12/D
    0:00:45   22665.1      1.33     695.3     542.4 DP/reg_out/Q_reg[10]/D   
    0:00:47   22666.4      1.33     694.0     542.0                          
    0:00:47   22656.3      1.33     690.1     542.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47   22656.3      1.33     690.1     542.4                          
    0:00:49   22665.9      1.33     689.9       0.0                          
    0:00:51   22668.3      1.33     689.7       0.0                          
    0:00:53   22671.4      1.33     689.1       0.0                          
    0:00:55   22674.4      1.33     688.7       0.0                          
    0:00:57   22679.2      1.33     687.8       0.0                          
    0:00:58   22675.2      1.33     687.4       0.0                          
    0:01:00   22677.0      1.33     686.7       0.0                          
    0:01:02   22677.0      1.33     685.9       0.0                          
    0:01:05   22681.0      1.33     685.4       0.0                          
    0:01:07   22680.8      1.33     685.1       0.0                          
    0:01:09   22686.1      1.33     683.9       0.0                          
    0:01:11   22685.0      1.33     683.5       0.0                          
    0:01:12   22688.7      1.33     682.8       0.0                          
    0:01:14   22699.6      1.33     682.2       0.0                          
    0:01:16   22703.4      1.33     681.7       0.0                          
    0:01:18   22708.4      1.33     681.3       0.0                          
    0:01:20   22722.3      1.33     680.5       0.0                          
    0:01:21   22730.2      1.33     679.7       0.0                          
    0:01:23   22740.9      1.33     679.2       0.0                          
    0:01:24   22746.2      1.33     678.7       0.0                          
    0:01:26   22751.0      1.32     678.7       0.0                          
    0:01:28   22759.2      1.32     678.4       0.0                          
    0:01:30   22759.0      1.32     678.2       0.0                          
    0:01:32   22762.4      1.32     678.1       0.0                          
    0:01:34   22762.7      1.32     678.0       0.0                          
    0:01:36   22767.5      1.32     677.5       0.0                          
    0:01:38   22771.2      1.32     677.4       0.0                          
    0:01:40   22779.7      1.32     677.0       0.0                          
    0:01:43   22778.6      1.32     676.9       0.0                          
    0:01:45   22780.2      1.32     676.7       0.0                          
    0:01:46   22781.3      1.32     676.6       0.0                          
    0:01:48   22785.8      1.32     676.5       0.0                          
    0:01:50   22789.0      1.32     676.2       0.0                          
    0:01:52   22793.3      1.32     676.0       0.0                          
    0:01:53   22798.6      1.32     675.7       0.0                          
    0:01:55   22803.4      1.32     675.5       0.0                          
    0:01:58   22805.0      1.32     675.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C40DrightA0_iir_filter_area.txt

sent 30 bytes  received 446 bytes  317.33 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C40DrightA0_iir_filter_timing.txt

sent 30 bytes  received 995 bytes  2,050.00 bytes/sec
total size is 3,862  speedup is 3.77
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C40DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 140 bytes  296.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C40DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,548 bytes  317,052.00 bytes/sec
total size is 1,148,308  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C40DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 816 bytes  received 790 bytes  1,070.67 bytes/sec
total size is 87,075  speedup is 54.22
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 962 bytes  received 790 bytes  3,504.00 bytes/sec
total size is 87,583  speedup is 49.99

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 40. The binding is begun from right



oooooooooooooohffffffffcccfchhoooooooooooooooo
oooooooooooooohffffffffcccfchhoooooooooooooo o
  oooooooooooooffffffffcccfcoooooooooooooo o  
    oooooooooooohffffffcccocoooooooooooo o    
      oooooooooohfffffffhhoooooooooooo o      
        ooooooooofffffffhhoooooooooo o        
          oooooooohfffffoooooooooo o          
            oooooohffffhoooooooo o            
              oooooffffhoooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffccccccccfchhoooooooooo
oooooooohfffffffffffffffccccccccfchhoooooooo o
  ooooooofffffffffffffffccccccccfcoooooooo o  
    oooooohfffffffffffffccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffffffffhffffffoooo o          
            hffffffffffhoooooooo o            
             ffffffffffooooooo o              




oooohffffffffffffffffffffcccccccccccfchhoooooo
oooohffffffffffffffffffffcccccccccccfchhoooo o
  oooffffffffffffffffffffcccccccccccfcoooo o  
    oohfffffffffffffffffhcccccccccccocoo o    
      hfffffffffffffffffhooooooooooooo o      
       fffffffffffffffffoooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohffffffffcccfchhoooooooooooooooo
oooooooooooooohffffffffcccfchhoooooooooooooo o
  oooooooooooooffffffffcccfcoooooooooooooo o  
    oooooooooooohffffffcccocoooooooooooo o    
      oooooooooohfffffffhhoooooooooooo o      
        ooooooooofffffffhhoooooooooo o        
          oooooooohfffffoooooooooo o          
            oooooohffffhoooooooo o            
              oooooffffhoooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffccccccccfchhoooooooooo
oooooooohfffffffffffffffccccccccfchhoooooooo o
  ooooooofffffffffffffffccccccccfcoooooooo o  
    oooooohfffffffffffffccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffffffffhffffffoooo o          
            hffffffffffhoooooooo o            
             ffffffffffooooooo o              




oooohffffffffffffffffffffcccccccccccfchhoooooo
oooohffffffffffffffffffffcccccccccccfchhoooo o
  oooffffffffffffffffffffcccccccccccfcoooo o  
    oohfffffffffffffffffhcccccccccccocoo o    
      hfffffffffffffffffhooooooooooooo o      
       fffffffffffffffffoooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 50. The binding is begun from right



oooooooooooooohfffffffccccfchhoooooooooooooooo
oooooooooooooohfffffffccccfchhoooooooooooooo o
  ooooooooooooofffffffccccfcoooooooooooooo o  
    oooooooooooohfffffccccocoooooooooooo o    
      oooooooooohffffffchhoooooooooooo o      
        oooooooooffffffchhoooooooooo o        
          oooooooohffhfcoooooooooo o          
            oooooohffhocoooooooo o            
              oooooffooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffccccccccccfchhoooooooooo
oooooooohfffffffffffffccccccccccfchhoooooooo o
  ooooooofffffffffffffccccccccccfcoooooooo o  
    oooooohfffffffffffccccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffffffhffffffffoooo o          
            hffffffffhoooooooooo o            
             ffffffffooooooooo o              




oooohfffffffffffffffffccccccccccccccfchhoooooo
oooohfffffffffffffffffccccccccccccccfchhoooo o
  ooofffffffffffffffffccccccccccccccfcoooo o  
    oohffffffffffffffhccccccccccccccocoo o    
      hffffffffffffffhoooooooooooooooo o      
       ffffffffffffffooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohfffffffccccfchhoooooooooooooooo
oooooooooooooohfffffffccccfchhoooooooooooooo o
  ooooooooooooofffffffccccfcoooooooooooooo o  
    oooooooooooohfffffccccocoooooooooooo o    
      oooooooooohffffffchhoooooooooooo o      
        oooooooooffffffchhoooooooooo o        
          oooooooohffhfcoooooooooo o          
            oooooohffhocoooooooo o            
              oooooffooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffccccccccccfchhoooooooooo
oooooooohfffffffffffffccccccccccfchhoooooooo o
  ooooooofffffffffffffccccccccccfcoooooooo o  
    oooooohfffffffffffccccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffffffhffffffffoooo o          
            hffffffffhoooooooooo o            
             ffffffffooooooooo o              




oooohfffffffffffffffffccccccccccccccfchhoooooo
oooohfffffffffffffffffccccccccccccccfchhoooo o
  ooofffffffffffffffffccccccccccccccfcoooo o  
    oohffffffffffffffhccccccccccccccocoo o    
      hffffffffffffffhoooooooooooooooo o      
       ffffffffffffffooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 361 instances of design 'halfAdder'.
  Uniquified 32 instances of design 'approx_comp_4to2'.
  Uniquified 167 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (612 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 37 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30    3878.3      1.63      84.2       0.0                          
    0:00:32    3079.2      1.63      83.5       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:33    3074.7      1.61      83.3       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33    3074.7      1.61      83.3       0.0                          
    0:00:35    3099.7      1.57      82.5       0.0 p_reg_out/Q_reg[23]/D    
    0:00:37    3122.3      1.55      82.0      12.5 p_reg_out/Q_reg[23]/D    
    0:00:39    3130.6      1.53      81.6      12.5 p_reg_out/Q_reg[23]/D    
    0:00:40    3144.1      1.52      81.4      12.5 p_reg_out/Q_reg[23]/D    
    0:00:42    3164.1      1.52      81.3      12.5 p_reg_out/Q_reg[23]/D    
    0:00:44    3177.4      1.51      81.2      12.5 p_reg_out/Q_reg[23]/D    
    0:00:47    3188.0      1.50      81.0      12.5                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    3188.0      1.50      81.0      12.5                          
    0:00:49    3196.5      1.50      81.0       0.0                          
    0:00:51    3199.4      1.50      80.9       0.0                          
    0:00:51    3199.4      1.50      80.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51    3199.4      1.50      80.8       0.0                          
    0:00:51    3199.4      1.50      80.8       0.0                          
    0:00:52    3168.3      1.50      80.9       0.0                          
    0:00:52    3161.7      1.50      80.9       0.0                          
    0:00:52    3160.1      1.50      80.9       0.0                          
    0:00:52    3159.5      1.50      80.9       0.0                          
    0:00:52    3159.0      1.50      80.9       0.0                          
    0:00:52    3159.0      1.50      80.9       0.0                          
    0:00:52    3159.0      1.50      80.9       0.0                          
    0:00:52    3155.8      1.50      80.9       0.0                          
    0:00:52    3154.0      1.50      80.9       0.0                          
    0:00:52    3154.0      1.50      80.9       0.0                          
    0:00:52    3154.0      1.50      80.9       0.0                          
    0:00:52    3154.0      1.50      80.9       0.0                          
    0:00:52    3154.0      1.50      80.9       0.0                          
    0:00:52    3154.0      1.50      80.9       0.0                          
    0:00:54    3131.9      1.50      80.8       0.0                          
    0:00:55    3147.8      1.50      80.6       0.0 p_reg_out/Q_reg[23]/D    
    0:00:57    3163.5      1.49      80.6       0.0 p_reg_out/Q_reg[23]/D    
    0:00:58    3164.1      1.49      80.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C50DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 457 bytes  974.00 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C50DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,048 bytes  718.67 bytes/sec
total size is 4,139  speedup is 3.84
receiving incremental file list
C50DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 156 bytes  372.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C50DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  110.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C50DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  374.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10354792 bytes of memory
#          Process time 338.33 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2166 instances of design 'halfAdder'.
  Uniquified 192 instances of design 'approx_comp_4to2'.
  Uniquified 1002 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3680 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 223 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:26   30614.2      1.79     529.1     129.0                          
    0:04:42   21899.5      1.79     488.1       3.1                          
    0:04:46   21829.3      1.75     486.0       2.8                          
    0:04:47   21829.6      1.73     485.7       2.8                          
    0:04:48   21832.2      1.75     485.7       2.8                          
    0:04:48   21832.5      1.73     485.4       2.8                          
    0:04:49   21832.2      1.75     485.7       2.8                          
    0:04:49   21832.5      1.73     485.4       2.8                          
    0:04:50   21832.2      1.75     485.7       2.8                          
    0:04:50   21832.5      1.73     485.4       2.8                          
    0:04:51   21832.5      1.73     485.4       2.8                          
    0:04:51   21832.5      1.73     485.4       2.8                          
    0:04:52   21832.5      1.73     485.4       2.8                          
    0:04:52   21832.5      1.73     485.4       2.8                          
    0:04:52   21833.5      1.73     485.4       0.0                          
    0:04:52   21833.5      1.73     485.4       0.0                          
    0:04:52   21833.5      1.73     485.4       0.0                          
    0:04:52   21833.5      1.73     485.4       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:52   21833.5      1.73     485.4       0.0                          
    0:04:56   21892.6      1.67     478.9       2.3 DP/reg_pipe11/Q_reg[19]/D
    0:04:59   21937.3      1.65     476.3       2.3 DP/reg_pipe12/Q_reg[22]/D
    0:05:02   21983.0      1.64     475.1       2.3 DP/reg_ret0/Q_reg[13]/D  
    0:05:04   22001.1      1.63     473.9      12.2 DP/reg_pipe11/Q_reg[11]/D
    0:05:07   22028.3      1.62     473.0      19.2 DP/reg_pipe10/Q_reg[20]/D
    0:05:09   22055.7      1.62     472.0      17.0 DP/reg_pipe13/Q_reg[15]/D
    0:05:11   22075.3      1.61     471.2      17.0 DP/reg_pipe10/Q_reg[18]/D
    0:05:14   22095.6      1.60     470.5      17.0 DP/reg_pipe12/Q_reg[21]/D
    0:05:16   22120.8      1.60     469.8      17.0 DP/reg_ret0/Q_reg[20]/D  
    0:05:18   22146.6      1.60     469.3      12.2 DP/reg_ret1/Q_reg[15]/D  
    0:05:20   22163.4      1.59     469.1      12.2 DP/reg_ret1/Q_reg[23]/D  
    0:05:23   22181.2      1.59     468.7      12.2 DP/reg_pipe13/Q_reg[18]/D
    0:05:25   22209.1      1.59     468.3      12.2 DP/reg_ret1/Q_reg[15]/D  
    0:05:27   22233.6      1.58     467.9      12.2 DP/reg_pipe13/Q_reg[14]/D
    0:05:29   22262.1      1.58     467.5      12.2 DP/reg_pipe12/Q_reg[18]/D
    0:05:31   22285.5      1.58     467.2      12.2 DP/reg_ret0/Q_reg[16]/D  
    0:05:33   22307.6      1.57     466.7      12.2 DP/reg_pipe10/Q_reg[20]/D
    0:05:35   22327.8      1.57     466.6       9.9 DP/reg_ret1/Q_reg[15]/D  
    0:05:37   22333.1      1.57     466.3       9.9 DP/reg_ret0/Q_reg[20]/D  
    0:05:39   22356.5      1.57     465.8       9.9 DP/reg_ret0/Q_reg[17]/D  
    0:05:41   22374.1      1.57     465.5       9.9 DP/reg_ret0/Q_reg[14]/D  
    0:05:43   22389.2      1.56     465.3       0.0 DP/reg_pipe11/Q_reg[14]/D
    0:05:45   22402.5      1.56     465.1       0.0 DP/reg_pipe13/Q_reg[18]/D
    0:05:49   22382.6      1.56     465.0       0.0 DP/reg_pipe10/Q_reg[13]/D
    0:05:51   22386.3      1.56     464.8       0.0 DP/reg_pipe12/Q_reg[18]/D
    0:05:54   22396.7      1.56     464.6       0.0 DP/reg_pipe12/Q_reg[18]/D
    0:05:56   22415.0      1.56     464.5       0.0 DP/reg_ret1/Q_reg[15]/D  
    0:05:58   22416.9      1.56     464.4       0.0                          
    0:06:00   22419.0      1.56     464.1       0.0                          
    0:06:02   22423.0      1.56     463.8       0.0                          
    0:06:04   22422.2      1.56     463.6       0.0                          
    0:06:06   22420.3      1.56     463.5       0.0                          
    0:06:07   22423.3      1.56     463.2       0.0                          
    0:06:09   22433.6      1.56     462.5       0.0                          
    0:06:11   22445.3      1.56     462.2       0.0                          
    0:06:13   22458.1      1.55     461.9       0.0                          
    0:06:14   22456.5      1.55     461.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:14   22456.5      1.55     461.9       0.0                          
    0:06:14   22456.5      1.55     461.9       0.0                          
    0:06:17   22172.7      1.55     461.6       0.0                          
    0:06:18   22071.1      1.55     461.4       0.0                          
    0:06:18   22054.3      1.55     461.3       0.0                          
    0:06:19   22049.8      1.55     461.3       0.0                          
    0:06:19   22049.8      1.55     461.3       0.0                          
    0:06:19   22049.8      1.55     461.3       0.0                          
    0:06:22   22067.1      1.55     461.0       0.0 DP/reg_pipe12/Q_reg[18]/D
    0:06:24   22077.5      1.54     460.8       0.0                          
    0:06:25   21981.4      1.54     460.5       0.0                          
    0:06:25   21955.6      1.54     460.5       0.0                          
    0:06:25   21950.9      1.54     460.3       0.0                          
    0:06:25   21950.9      1.54     460.3       0.0                          
    0:06:25   21950.9      1.54     460.3       0.0                          
    0:06:25   21950.9      1.54     460.3       0.0                          
    0:06:25   21950.9      1.54     460.3       0.0                          
    0:06:25   21950.9      1.54     460.3       0.0                          
    0:06:27   21962.0      1.54     460.1       0.0 DP/reg_pipe12/Q_reg[18]/D
    0:06:29   21984.1      1.54     459.7       0.0 DP/reg_ret0/Q_reg[13]/D  
    0:06:31   22000.9      1.53     459.4       0.0 DP/reg_pipe13/Q_reg[14]/D
    0:06:33   22028.8      1.53     459.3       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:06:35   22036.5      1.53     459.2       0.0 DP/reg_pipe10/Q_reg[19]/D
    0:06:37   22049.8      1.53     459.0       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:06:39   22065.8      1.53     458.9       0.0 DP/reg_pipe13/Q_reg[22]/D
    0:06:41   22079.1      1.53     458.8       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:06:43   22090.2      1.53     458.7       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:06:45   22098.7      1.53     458.5       0.0 DP/reg_ret0/Q_reg[17]/D  
    0:06:46   22109.1      1.52     458.4       0.0 DP/reg_pipe10/Q_reg[13]/D
    0:06:48   22120.3      1.52     458.3       0.0 DP/reg_pipe13/Q_reg[22]/D
    0:06:50   22099.0      1.52     458.2       0.0                          
    0:06:52   22099.3      1.52     458.2       0.0                          
    0:06:54   22103.8      1.52     458.1       0.0                          
    0:06:55   22105.7      1.52     458.0       0.0                          
    0:06:57   22108.6      1.52     457.8       0.0                          
    0:06:59   22107.0      1.52     457.7       0.0                          
    0:07:00   22112.6      1.52     457.6       0.0                          
    0:07:03   22118.4      1.52     457.2       0.0                          
    0:07:04   22120.8      1.52     456.9       0.0                          
    0:07:06   22129.1      1.52     456.8       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:07:08   22149.0      1.52     456.7       0.0 DP/reg_pipe11/Q_reg[15]/D
    0:07:10   22161.5      1.52     456.6       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:07:12   22161.8      1.52     456.4       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:07:15   22157.8      1.52     456.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U16581 (CLKBUF_X1)
	U16582 (CLKBUF_X1)
	U16583 (CLKBUF_X1)
	U16584 (CLKBUF_X1)
	U16585 (CLKBUF_X1)
	U16586 (CLKBUF_X1)
	U16587 (CLKBUF_X1)
	U16588 (CLKBUF_X1)
	U16589 (CLKBUF_X1)
	U16590 (CLKBUF_X1)
	U16591 (CLKBUF_X1)
	U16592 (CLKBUF_X1)
	U16593 (CLKBUF_X1)
	U16594 (CLKBUF_X1)
	U16595 (CLKBUF_X1)
	U16596 (CLKBUF_X1)
	U16597 (CLKBUF_X1)
	U16598 (CLKBUF_X1)
	U16599 (CLKBUF_X1)
	U16600 (CLKBUF_X1)
	U16601 (CLKBUF_X1)
	U16602 (CLKBUF_X1)
	U16603 (CLKBUF_X1)
	U16604 (CLKBUF_X1)
	U16605 (CLKBUF_X1)
	U16606 (CLKBUF_X1)
	U16607 (CLKBUF_X1)
	U16608 (CLKBUF_X1)
	U15469 (BUF_X1)
	U15468 (BUF_X1)
	U15467 (BUF_X1)
	U15466 (BUF_X1)
	U15465 (BUF_X1)
	U15464 (BUF_X1)
	U15463 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.20
  Critical path length = 1.20
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_13'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   23035.9      1.51     707.9     543.9                          
    0:00:12   23088.0      1.35     695.2     545.5 DP/MULT_cr0sw0/add_3837/CLOCK_r_REG441_S64/D
    0:00:15   23118.6      1.34     694.3     545.5 DP/MULT_b0p0/add_3837/CLOCK_r_REG4_S3/D
    0:00:17   23133.8      1.33     693.2     545.5 DP/MULT_cp2p2/add_3837/CLOCK_r_REG71_S5/D
    0:00:19   23145.5      1.33     692.9     545.5 DP/MULT_cp2p2/add_3837/CLOCK_r_REG71_S5/D
    0:00:23   23181.6      1.33     689.4     546.9 DP/MULT_cp1p1/add_3837/CLOCK_r_REG160_S10/D
    0:00:25   23202.9      1.33     689.1     546.9 DP/MULT_cp1p1/add_3837/CLOCK_r_REG160_S10/D
    0:00:27   23225.5      1.32     688.6     546.9 DP/MULT_b0p0/add_3837/CLOCK_r_REG147_S6/D
    0:00:28   23242.5      1.32     688.4     546.9 DP/MULT_cp3p3/add_3837/CLOCK_r_REG95_S6/D
    0:00:30   23250.3      1.32     688.0     546.9 DP/MULT_cp2p2/add_3837/CLOCK_r_REG50_S5/D
    0:00:32   23267.0      1.32     687.6     546.9 DP/MULT_cp2p2/add_3837/CLOCK_r_REG71_S5/D
    0:00:34   23274.7      1.32     687.3     546.9 DP/MULT_cp1p1/add_3837/CLOCK_r_REG160_S10/D
    0:00:36   23279.0      1.32     687.2     546.9 DP/MULT_b0p0/add_3837/CLOCK_r_REG147_S6/D
    0:00:38   23266.8      1.32     687.0     545.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38   23266.8      1.32     687.0     545.1                          
    0:00:40   23274.7      1.32     687.0       0.0 DP/MULT_cp1p1/add_3837/CLOCK_r_REG160_S10/D
    0:00:42   23284.8      1.31     686.4       0.0 DP/MULT_b0p0/add_3837/CLOCK_r_REG4_S3/D
    0:00:43   23288.0      1.31     686.3       0.0 DP/MULT_cp1p1/add_3837/CLOCK_r_REG35_S4/D
    0:00:45   23303.7      1.31     686.2       0.0 DP/MULT_cp2p2/add_3837/CLOCK_r_REG70_S5/D
    0:00:47   23317.0      1.31     686.0       0.0 DP/MULT_b0p0/add_3837/CLOCK_r_REG147_S6/D
    0:00:49   23316.5      1.31     685.9       0.0 DP/MULT_cp2p2/add_3837/CLOCK_r_REG50_S5/D
    0:00:51   23327.9      1.31     685.7       0.0 DP/MULT_cp1p1/add_3837/CLOCK_r_REG31_S4/D
    0:00:53   23343.6      1.31     685.6       0.0 DP/MULT_b0p0/add_3837/CLOCK_r_REG4_S3/D
    0:00:55   23349.2      1.31     685.5       0.0 DP/MULT_cp2p2/add_3837/CLOCK_r_REG70_S5/D
    0:00:56   23352.9      1.31     685.5       0.0                          
    0:00:58   23361.2      1.31     685.2       0.0                          
    0:01:00   23361.2      1.31     684.5       0.0                          
    0:01:02   23368.1      1.31     684.0       0.0                          
    0:01:04   23369.2      1.31     683.4       0.0                          
    0:01:06   23371.6      1.31     682.5       0.0                          
    0:01:08   23380.6      1.31     681.6       0.0                          
    0:01:10   23384.3      1.31     680.7       0.0                          
    0:01:12   23392.8      1.31     679.7       0.0                          
    0:01:15   23397.4      1.31     679.2       0.0                          
    0:01:17   23409.9      1.31     678.6       0.0                          
    0:01:18   23415.4      1.31     677.8       0.0                          
    0:01:21   23421.8      1.31     677.3       0.0                          
    0:01:22   23424.0      1.31     676.8       0.0                          
    0:01:24   23429.8      1.31     676.5       0.0                          
    0:01:26   23438.3      1.31     675.9       0.0                          
    0:01:28   23446.3      1.31     675.6       0.0                          
    0:01:30   23446.8      1.31     675.5       0.0                          
    0:01:32   23452.7      1.31     675.0       0.0                          
    0:01:33   23462.0      1.31     674.7       0.0                          
    0:01:35   23466.5      1.31     674.1       0.0                          
    0:01:37   23476.4      1.31     673.6       0.0                          
    0:01:39   23479.3      1.31     673.5       0.0                          
    0:01:41   23482.2      1.31     673.1       0.0                          
    0:01:43   23488.6      1.31     672.9       0.0                          
    0:01:45   23485.7      1.31     672.7       0.0                          
    0:01:47   23484.3      1.31     672.5       0.0                          
    0:01:49   23487.8      1.31     672.3       0.0                          
    0:01:51   23492.9      1.31     672.1       0.0                          
    0:01:53   23496.8      1.31     671.6       0.0                          
    0:01:55   23498.4      1.31     671.4       0.0                          
    0:01:56   23501.9      1.31     671.1       0.0                          
    0:01:58   23503.5      1.31     671.0       0.0                          
    0:02:00   23504.6      1.31     670.8       0.0                          
    0:02:01   23506.7      1.31     670.6       0.0                          
    0:02:03   23509.9      1.31     670.5       0.0                          
    0:02:05   23515.2      1.31     670.3       0.0                          
    0:02:07   23515.5      1.31     670.1       0.0                          
    0:02:09   23522.4      1.31     669.7       0.0                          
    0:02:11   23527.2      1.31     669.6       0.0 DP/MULT_cr1sw1/add_3837/CLOCK_r_REG155_S7/D
    0:02:13   23542.9      1.30     669.5       0.0 CLOCK_r_REG370_S56/D     
    0:02:15   23546.3      1.30     669.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C50DrightA0_iir_filter_area.txt

sent 30 bytes  received 445 bytes  316.67 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C50DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,033 bytes  2,126.00 bytes/sec
total size is 3,939  speedup is 3.71
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C50DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C50DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,547 bytes  317,051.33 bytes/sec
total size is 1,148,309  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C50DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 140 bytes  98.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 916 bytes  received 784 bytes  1,133.33 bytes/sec
total size is 86,679  speedup is 50.99
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 854 bytes  received 790 bytes  3,288.00 bytes/sec
total size is 87,187  speedup is 53.03

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 337 instances of design 'halfAdder'.
  Uniquified 38 instances of design 'approx_comp_4to2'.
  Uniquified 155 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (582 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 46 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56    4110.0      1.50      81.0       2.0                          
    0:00:59    3551.9      1.53      81.3       0.0                          
    0:00:59    3550.3      1.52      81.2       0.0                          
    0:01:00    3553.0      1.52      81.1       0.0                          
    0:01:00    3551.9      1.52      81.1       0.0                          
    0:01:00    3551.6      1.52      81.1       0.0                          
    0:01:00    3551.6      1.52      81.1       0.0                          
    0:01:00    3551.6      1.52      81.1       0.0                          
    0:01:01    3551.6      1.52      81.1       0.0                          
    0:01:01    3551.6      1.52      81.1       0.0                          
    0:01:01    3551.6      1.52      81.1       0.0                          
    0:01:02    3552.4      1.52      81.1       0.0                          
    0:01:02    3552.4      1.52      81.1       0.0                          
    0:01:02    3552.4      1.52      81.1       0.0                          
    0:01:02    3552.4      1.52      81.1       0.0                          
    0:01:02    3552.4      1.52      81.1       0.0                          
    0:01:02    3552.4      1.52      81.1       0.0                          
    0:01:02    3552.4      1.52      81.1       0.0                          
    0:01:04    3577.2      1.47      80.3       0.0 p_reg_out/Q_reg[21]/D    
    0:01:05    3582.5      1.47      80.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05    3582.5      1.47      80.1       0.0                          
    0:01:07    3601.9      1.46      79.9       0.0 p_reg_out/Q_reg[18]/D    
    0:01:09    3616.3      1.45      79.7       0.0 p_reg_out/Q_reg[21]/D    
    0:01:10    3627.7      1.44      79.6       0.0 p_reg_out/Q_reg[18]/D    
    0:01:12    3643.4      1.43      79.5       0.0 p_reg_out/Q_reg[16]/D    
    0:01:14    3658.0      1.43      79.4       0.0 p_reg_out/Q_reg[21]/D    
    0:01:16    3668.4      1.43      79.3       0.0 p_reg_out/Q_reg[18]/D    
    0:01:17    3683.6      1.42      79.2       0.0 p_reg_out/Q_reg[21]/D    
    0:01:21    3695.5      1.42      79.1       0.0                          
    0:01:23    3692.3      1.42      79.1       0.0                          
    0:01:24    3693.1      1.42      79.1       0.0                          
    0:01:25    3693.4      1.42      79.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25    3693.4      1.42      79.0       0.0                          
    0:01:25    3693.4      1.42      79.0       0.0                          
    0:01:25    3661.2      1.42      79.0       0.0                          
    0:01:25    3655.6      1.42      79.0       0.0                          
    0:01:25    3654.3      1.42      79.0       0.0                          
    0:01:25    3654.3      1.42      79.0       0.0                          
    0:01:25    3654.3      1.42      79.0       0.0                          
    0:01:25    3654.3      1.42      79.0       0.0                          
    0:01:25    3654.3      1.42      79.0       0.0                          
    0:01:26    3646.1      1.42      79.1       0.0                          
    0:01:26    3645.0      1.42      79.1       0.0                          
    0:01:26    3645.0      1.42      79.1       0.0                          
    0:01:26    3645.0      1.42      79.1       0.0                          
    0:01:26    3645.0      1.42      79.1       0.0                          
    0:01:26    3645.0      1.42      79.1       0.0                          
    0:01:26    3645.0      1.42      79.1       0.0                          
    0:01:27    3653.8      1.42      79.0       0.0 p_reg_out/Q_reg[10]/D    
    0:01:29    3638.6      1.42      78.9       0.0                          
    0:01:31    3651.6      1.41      78.9       0.0                          
    0:01:32    3657.5      1.41      78.8       0.0                          
    0:01:34    3665.5      1.41      78.8       0.0 p_reg_out/Q_reg[18]/D    
    0:01:36    3670.3      1.41      78.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C60DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  976.00 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C60DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,031 bytes  2,122.00 bytes/sec
total size is 4,063  speedup is 3.83
receiving incremental file list
C60DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 157 bytes  124.67 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C60DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 151 bytes  318.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C60DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  124.67 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10354792 bytes of memory
#          Process time 326.63 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2022 instances of design 'halfAdder'.
  Uniquified 228 instances of design 'approx_comp_4to2'.
  Uniquified 930 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3500 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 277 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:29   29197.0      1.76     520.3     123.5                          
    0:04:43   20976.0      1.76     486.6      80.0                          
    0:04:47   20916.9      1.77     486.6      54.7                          
    0:04:48   20924.4      1.76     485.2      54.7                          
    0:04:49   20927.8      1.73     484.7      54.7                          
    0:04:49   20929.9      1.73     484.7      54.7                          
    0:04:50   20931.0      1.72     484.6      54.7                          
    0:04:50   20930.5      1.72     484.6      54.7                          
    0:04:50   20930.5      1.72     484.6      54.7                          
    0:04:51   20930.5      1.72     484.6      54.7                          
    0:04:51   20930.5      1.72     484.6      54.7                          
    0:04:51   20942.2      1.72     484.6       0.0                          
    0:04:51   20942.2      1.72     484.6       0.0                          
    0:04:51   20942.2      1.72     484.6       0.0                          
    0:04:51   20942.2      1.72     484.6       0.0                          
    0:04:53   20981.3      1.68     480.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:53   20981.3      1.68     480.1       0.0                          
    0:04:56   21035.0      1.65     477.6       4.8 DP/reg_ret0/Q_reg[19]/D  
    0:04:59   21081.0      1.64     476.1       6.3 DP/reg_ret1/Q_reg[15]/D  
    0:05:02   21144.1      1.62     474.7       6.3 DP/reg_pipe13/Q_reg[22]/D
    0:05:04   21179.7      1.62     473.6       6.3 DP/reg_pipe11/Q_reg[13]/D
    0:05:06   21226.3      1.61     472.2       6.3 DP/reg_pipe12/Q_reg[21]/D
    0:05:09   21246.2      1.60     471.3      12.7 DP/reg_pipe12/Q_reg[21]/D
    0:05:11   21280.0      1.59     470.6      16.0 DP/reg_ret1/Q_reg[9]/D   
    0:05:14   21314.3      1.59     469.9      28.5 DP/reg_pipe13/Q_reg[20]/D
    0:05:16   21342.8      1.58     469.6      28.5 DP/reg_pipe13/Q_reg[16]/D
    0:05:18   21361.9      1.58     469.2      28.5 DP/reg_pipe10/Q_reg[19]/D
    0:05:20   21379.0      1.58     468.7      28.5 DP/reg_pipe13/Q_reg[20]/D
    0:05:23   21401.0      1.57     468.3      28.5 DP/reg_pipe10/Q_reg[15]/D
    0:05:25   21440.9      1.57     467.9      33.3 DP/reg_pipe11/Q_reg[10]/D
    0:05:27   21459.0      1.57     467.4      33.3 DP/reg_ret0/Q_reg[8]/D   
    0:05:29   21476.8      1.56     467.1      33.3 DP/reg_pipe10/Q_reg[22]/D
    0:05:31   21486.7      1.56     466.8      20.8 DP/reg_pipe12/Q_reg[19]/D
    0:05:35   21486.2      1.56     466.6      28.2                          
    0:05:36   21463.5      1.56     466.6      28.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:36   21463.5      1.56     466.6      28.2                          
    0:05:39   21489.1      1.56     466.0       0.0 DP/reg_ret1/Q_reg[9]/D   
    0:05:41   21516.2      1.55     465.6       0.0                          
    0:05:43   21519.9      1.55     465.3       0.0                          
    0:05:45   21514.3      1.55     465.0       0.0                          
    0:05:47   21519.7      1.55     464.5       0.0                          
    0:05:49   21520.7      1.55     464.2       0.0                          
    0:05:51   21529.8      1.55     464.0       0.0                          
    0:05:53   21535.1      1.55     463.9       0.0                          
    0:05:55   21543.9      1.55     463.5       0.0                          
    0:05:57   21556.4      1.55     463.1       0.0                          
    0:05:59   21563.0      1.55     462.8       0.0                          
    0:05:59   21565.2      1.55     462.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:59   21565.2      1.55     462.2       0.0                          
    0:06:00   21565.2      1.55     462.2       0.0                          
    0:06:02   21311.4      1.55     462.1       0.0                          
    0:06:03   21231.3      1.55     461.8       0.0                          
    0:06:04   21213.8      1.55     461.9       0.0                          
    0:06:04   21210.0      1.55     461.9       0.0                          
    0:06:04   21209.0      1.55     461.9       0.0                          
    0:06:04   21209.0      1.55     461.9       0.0                          
    0:06:04   21209.0      1.55     461.9       0.0                          
    0:06:05   21174.1      1.55     461.9       0.0                          
    0:06:05   21170.7      1.55     461.9       0.0                          
    0:06:05   21170.7      1.55     461.9       0.0                          
    0:06:05   21170.7      1.55     461.9       0.0                          
    0:06:05   21170.7      1.55     461.9       0.0                          
    0:06:05   21170.7      1.55     461.9       0.0                          
    0:06:05   21170.7      1.55     461.9       0.0                          
    0:06:07   21196.5      1.54     461.5       0.0 DP/reg_ret0/Q_reg[8]/D   
    0:06:09   21216.2      1.54     461.2       0.0 DP/reg_ret0/Q_reg[19]/D  
    0:06:11   21241.4      1.53     460.9       0.0 DP/reg_ret0/Q_reg[19]/D  
    0:06:13   21259.0      1.53     460.7       0.0 DP/reg_pipe11/Q_reg[18]/D
    0:06:15   21281.1      1.53     460.4       0.0 DP/reg_ret0/Q_reg[8]/D   
    0:06:17   21303.1      1.52     460.1       0.0 DP/reg_pipe12/Q_reg[19]/D
    0:06:19   21304.5      1.52     459.9       0.0                          
    0:06:21   21318.6      1.52     459.6       0.0                          
    0:06:23   21323.4      1.52     459.5       0.0                          
    0:06:24   21332.1      1.52     459.3       0.0                          
    0:06:26   21343.3      1.52     459.1       0.0                          
    0:06:28   21346.8      1.52     458.7       0.0                          
    0:06:29   21348.4      1.52     458.7       0.0                          
    0:06:31   21354.2      1.52     458.3       0.0                          
    0:06:33   21366.2      1.52     458.2       0.0 DP/reg_ret1/Q_reg[9]/D   
    0:06:35   21392.0      1.52     458.2       0.0 DP/reg_pipe11/Q_reg[18]/D
    0:06:37   21403.2      1.52     458.0       0.0 DP/reg_pipe11/Q_reg[17]/D
    0:06:39   21410.1      1.51     457.9       0.0 DP/reg_pipe11/Q_reg[13]/D
    0:06:41   21429.5      1.51     457.7       0.0 DP/reg_ret1/Q_reg[9]/D   
    0:06:43   21432.9      1.51     457.6       0.0 DP/reg_ret0/Q_reg[8]/D   
    0:06:45   21442.8      1.51     457.5       0.0 DP/reg_pipe13/Q_reg[22]/D
    0:06:47   21451.6      1.51     457.4       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:06:49   21456.9      1.51     457.6       0.0 DP/reg_ret1/Q_reg[9]/D   
    0:06:52   21477.9      1.51     457.6       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:06:54   21493.9      1.50     457.4       0.0 DP/reg_ret1/Q_reg[9]/D   
    0:06:56   21506.6      1.50     457.3       0.0 DP/reg_pipe11/Q_reg[18]/D
    0:06:58   21522.3      1.50     457.1       0.0 DP/reg_pipe10/Q_reg[15]/D
    0:07:00   21524.5      1.50     457.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U15936 (CLKBUF_X1)
	U15937 (CLKBUF_X1)
	U15938 (CLKBUF_X1)
	U15939 (CLKBUF_X1)
	U15940 (CLKBUF_X1)
	U15941 (CLKBUF_X1)
	U15942 (CLKBUF_X1)
	U15943 (CLKBUF_X1)
	U15944 (CLKBUF_X1)
	U15945 (CLKBUF_X1)
	U15946 (CLKBUF_X1)
	U15947 (CLKBUF_X1)
	U15948 (CLKBUF_X1)
	U15949 (CLKBUF_X1)
	U15950 (CLKBUF_X1)
	U15951 (CLKBUF_X1)
	U15952 (CLKBUF_X1)
	U15953 (CLKBUF_X1)
	U15954 (CLKBUF_X1)
	U15955 (CLKBUF_X1)
	U15956 (CLKBUF_X1)
	U15957 (CLKBUF_X1)
	U15958 (CLKBUF_X1)
	U15959 (CLKBUF_X1)
	U15960 (CLKBUF_X1)
	U15961 (CLKBUF_X1)
	U15962 (CLKBUF_X1)
	U14700 (BUF_X1)
	U15963 (CLKBUF_X1)
	U14705 (BUF_X1)
	U14704 (BUF_X1)
	U14703 (BUF_X1)
	U14702 (BUF_X1)
	U14701 (BUF_X1)
	U14699 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.20
  Critical path length = 1.20
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_14'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   22410.0      1.50     709.8     540.8                          
    0:00:10   22450.7      1.35     694.6     544.1 DP/MULT_cp2p2/add_3801/CLOCK_r_REG133_S5/D
    0:00:12   22466.1      1.34     693.0     545.0 DP/MULT_cr1sw1/add_3801/CLOCK_r_REG326_S42/D
    0:00:15   22501.7      1.33     692.5     544.9 DP/reg_out/Q_reg[10]/D   
    0:00:17   22525.4      1.33     692.1     546.3 DP/reg_out/Q_reg[0]/D    
    0:00:19   22545.6      1.32     691.3     547.7 DP/MULT_cp2p2/add_3801/CLOCK_r_REG133_S5/D
    0:00:22   22560.0      1.32     690.5     546.3 DP/MULT_cp2p2/add_3801/CLOCK_r_REG118_S5/D
    0:00:24   22578.3      1.32     690.0     546.3 DP/MULT_b0p0/add_3801/CLOCK_r_REG224_S6/D
    0:00:26   22593.8      1.32     689.2     547.7 DP/MULT_cp2p2/add_3801/CLOCK_r_REG136_S5/D
    0:00:28   22610.0      1.31     689.4     549.3 DP/MULT_cp2p2/add_3801/CLOCK_r_REG106_S5/D
    0:00:30   22629.7      1.31     688.0     549.3 DP/MULT_cp2p2/add_3801/CLOCK_r_REG106_S5/D
    0:00:32   22644.6      1.31     687.3     549.3 DP/MULT_cp2p2/add_3801/CLOCK_r_REG106_S5/D
    0:00:34   22655.2      1.31     687.1     549.3 DP/MULT_cp2p2/add_3801/CLOCK_r_REG136_S5/D
    0:00:36   22660.8      1.31     686.9     549.3 DP/MULT_cp2p2/add_3801/CLOCK_r_REG106_S5/D
    0:00:38   22666.9      1.31     686.8     549.3 CLOCK_r_REG1_S2/D        
    0:00:39   22673.8      1.31     686.7     548.4 DP/MULT_cp1p1/add_3801/CLOCK_r_REG57_S4/D
    0:00:41   22683.9      1.31     686.6     547.0 DP/MULT_cp1p1/add_3801/CLOCK_r_REG70_S4/D
    0:00:43   22690.3      1.30     686.4     547.0 DP/MULT_cp2p2/add_3801/CLOCK_r_REG136_S5/D
    0:00:45   22693.3      1.30     686.4     547.0 DP/MULT_cp2p2/add_3801/CLOCK_r_REG136_S5/D
    0:00:46   22696.4      1.30     685.9     547.0 DP/MULT_b0p0/add_3801/CLOCK_r_REG224_S6/D
    0:00:48   22705.0      1.30     685.6     547.9 DP/MULT_cp2p2/add_3801/CLOCK_r_REG136_S5/D
    0:00:50   22713.5      1.30     685.5     547.9 CLOCK_r_REG1_S2/D        
    0:00:51   22718.3      1.30     685.4     547.9 DP/MULT_cp2p2/add_3801/CLOCK_r_REG106_S5/D
    0:00:53   22720.7      1.30     685.5     547.9 DP/MULT_cp2p2/add_3801/CLOCK_r_REG106_S5/D
    0:00:56   22718.8      1.30     677.0     546.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56   22718.8      1.30     677.0     546.2                          
    0:00:58   22719.3      1.30     676.8       0.0                          
    0:01:00   22716.1      1.30     676.5       0.0                          
    0:01:01   22723.1      1.30     676.1       0.0                          
    0:01:03   22731.6      1.30     675.8       0.0                          
    0:01:05   22736.3      1.30     675.1       0.0                          
    0:01:07   22741.7      1.30     674.4       0.0                          
    0:01:09   22746.2      1.30     673.8       0.0                          
    0:01:11   22752.0      1.30     673.2       0.0                          
    0:01:13   22749.4      1.30     672.8       0.0                          
    0:01:15   22752.8      1.30     672.5       0.0                          
    0:01:17   22748.6      1.30     672.2       0.0                          
    0:01:19   22753.1      1.30     671.5       0.0                          
    0:01:21   22753.1      1.30     671.2       0.0                          
    0:01:23   22766.4      1.30     670.6       0.0                          
    0:01:25   22768.0      1.30     670.0       0.0                          
    0:01:26   22769.3      1.30     669.7       0.0                          
    0:01:28   22777.6      1.30     669.1       0.0                          
    0:01:30   22780.2      1.30     668.7       0.0                          
    0:01:32   22784.5      1.30     667.9       0.0                          
    0:01:34   22789.6      1.30     667.3       0.0                          
    0:01:36   22799.7      1.30     666.8       0.0                          
    0:01:37   22818.3      1.30     666.8       0.0                          
    0:01:39   22823.1      1.29     666.6       0.0                          
    0:01:41   22827.9      1.29     666.4       0.0                          
    0:01:43   22828.4      1.29     666.3       0.0                          
    0:01:45   22833.7      1.29     665.8       0.0                          
    0:01:48   22834.2      1.29     665.5       0.0                          
    0:01:49   22836.4      1.29     665.3       0.0                          
    0:01:51   22830.2      1.29     665.2       0.0                          
    0:01:53   22834.8      1.29     665.0       0.0                          
    0:01:54   22833.4      1.29     664.9       0.0                          
    0:01:56   22833.4      1.29     664.8       0.0                          
    0:01:58   22832.6      1.29     664.6       0.0                          
    0:02:00   22832.6      1.29     664.3       0.0                          
    0:02:02   22834.5      1.29     664.1       0.0                          
    0:02:04   22836.9      1.29     663.9       0.0                          
    0:02:06   22835.3      1.29     663.7       0.0                          
    0:02:08   22842.5      1.29     663.3       0.0                          
    0:02:09   22848.1      1.29     663.1       0.0                          
    0:02:11   22857.6      1.29     663.0       0.0 DP/MULT_cp2p2/add_3801/CLOCK_r_REG136_S5/D
    0:02:13   22888.8      1.29     662.9       0.0 CLOCK_r_REG1_S2/D        
    0:02:15   22907.4      1.29     662.9       0.0 DP/MULT_cp3p3/add_3801/CLOCK_r_REG153_S6/D
    0:02:17   22913.2      1.29     662.9       0.0 CLOCK_r_REG1_S2/D        
    0:02:19   22924.1      1.29     662.9       0.0 DP/MULT_cp1p1/add_3801/CLOCK_r_REG72_S4/D
    0:02:21   22934.3      1.28     662.8       0.0 DP/MULT_cp2p2/add_3801/CLOCK_r_REG207_S5/D
    0:02:23   22947.8      1.28     662.8       0.0 DP/MULT_cp2p2/add_3801/CLOCK_r_REG136_S5/D
    0:02:25   22949.7      1.28     662.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C60DrightA0_iir_filter_area.txt

sent 30 bytes  received 446 bytes  952.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C60DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,119 bytes  2,298.00 bytes/sec
total size is 4,810  speedup is 4.19
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C60DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C60DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,539 bytes  190,227.60 bytes/sec
total size is 1,148,309  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C60DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 140 bytes  296.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  77,403.69 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 914 bytes  received 778 bytes  3,384.00 bytes/sec
total size is 86,283  speedup is 50.99
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 937 bytes  received 784 bytes  1,147.33 bytes/sec
total size is 86,791  speedup is 50.43

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 60. The binding is begun from right



oooooooooooooohffffffcccccfchhoooooooooooooooo
oooooooooooooohffffffcccccfchhoooooooooooooo o
  oooooooooooooffffffcccccfcoooooooooooooo o  
    oooooooooooohffffcccccocoooooooooooo o    
      oooooooooohffffffchhoooooooooooo o      
        oooooooooffffffchhoooooooooo o        
          oooooooohfhffcoooooooooo o          
            oooooohfhoocoooooooo o            
              ooooofoooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffccccccccccccfchhoooooooooo
oooooooohfffffffffffccccccccccccfchhoooooooo o
  ooooooofffffffffffccccccccccccfcoooooooo o  
    oooooohfffffffffccccccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffffhffffffffffoooo o          
            hffffffhoooooooooooo o            
             ffffffooooooooooo o              




oooohffffffffffffffcccccccccccccccccfchhoooooo
oooohffffffffffffffcccccccccccccccccfchhoooo o
  oooffffffffffffffcccccccccccccccccfcoooo o  
    oohfffffffffffhcccccccccccccccccocoo o    
      hfffffffffffhooooooooooooooooooo o      
       fffffffffffoooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohffffffcccccfchhoooooooooooooooo
oooooooooooooohffffffcccccfchhoooooooooooooo o
  oooooooooooooffffffcccccfcoooooooooooooo o  
    oooooooooooohffffcccccocoooooooooooo o    
      oooooooooohffffffchhoooooooooooo o      
        oooooooooffffffchhoooooooooo o        
          oooooooohfhffcoooooooooo o          
            oooooohfhoocoooooooo o            
              ooooofoooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffccccccccccccfchhoooooooooo
oooooooohfffffffffffccccccccccccfchhoooooooo o
  ooooooofffffffffffccccccccccccfcoooooooo o  
    oooooohfffffffffccccccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffffhffffffffffoooo o          
            hffffffhoooooooooooo o            
             ffffffooooooooooo o              




oooohffffffffffffffcccccccccccccccccfchhoooooo
oooohffffffffffffffcccccccccccccccccfchhoooo o
  oooffffffffffffffcccccccccccccccccfcoooo o  
    oohfffffffffffhcccccccccccccccccocoo o    
      hfffffffffffhooooooooooooooooooo o      
       fffffffffffoooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 70. The binding is begun from right



oooooooooooooohfffffccccccfchhoooooooooooooooo
oooooooooooooohfffffccccccfchhoooooooooooooo o
  ooooooooooooofffffccccccfcoooooooooooooo o  
    oooooooooooohfffccccccocoooooooooooo o    
      oooooooooohffffffchhoooooooooooo o      
        oooooooooffffffchhoooooooooo o        
          oooooooohhfffcoooooooooo o          
            oooooohhooocoooooooo o            
              oooooooooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffccccccccccccccfchhoooooooooo
oooooooohfffffffffccccccccccccccfchhoooooooo o
  ooooooofffffffffccccccccccccccfcoooooooo o  
    oooooohfffffffccccccccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffhffffffffffffoooo o          
            hffffhoooooooooooooo o            
             ffffooooooooooooo o              




oooohfffffffffffccccccccccccccccccccfchhoooooo
oooohfffffffffffccccccccccccccccccccfchhoooo o
  ooofffffffffffccccccccccccccccccccfcoooo o  
    oohffffffffhccccccccccccccccccccocoo o    
      hffffffffhoooooooooooooooooooooo o      
       ffffffffooooooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohfffffccccccfchhoooooooooooooooo
oooooooooooooohfffffccccccfchhoooooooooooooo o
  ooooooooooooofffffccccccfcoooooooooooooo o  
    oooooooooooohfffccccccocoooooooooooo o    
      oooooooooohffffffchhoooooooooooo o      
        oooooooooffffffchhoooooooooo o        
          oooooooohhfffcoooooooooo o          
            oooooohhooocoooooooo o            
              oooooooooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffccccccccccccccfchhoooooooooo
oooooooohfffffffffccccccccccccccfchhoooooooo o
  ooooooofffffffffccccccccccccccfcoooooooo o  
    oooooohfffffffccccccccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohffffhffffffffffffoooo o          
            hffffhoooooooooooooo o            
             ffffooooooooooooo o              




oooohfffffffffffccccccccccccccccccccfchhoooooo
oooohfffffffffffccccccccccccccccccccfchhoooo o
  ooofffffffffffccccccccccccccccccccfcoooo o  
    oohffffffffhccccccccccccccccccccocoo o    
      hffffffffhoooooooooooooooooooooo o      
       ffffffffooooooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 313 instances of design 'halfAdder'.
  Uniquified 44 instances of design 'approx_comp_4to2'.
  Uniquified 143 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (552 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 55 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34    3831.7      1.59      83.2       2.5                          
    0:00:36    3133.7      1.57      82.5       0.0                          
    0:00:36    3131.6      1.57      82.5       0.0                          
    0:00:37    3131.4      1.57      82.5       0.0                          
    0:00:37    3131.4      1.57      82.5       0.0                          
    0:00:37    3131.4      1.57      82.5       0.0                          
    0:00:37    3131.4      1.57      82.5       0.0                          
    0:00:37    3131.4      1.57      82.5       0.0                          
    0:00:37    3131.4      1.57      82.5       0.0                          
    0:00:37    3131.4      1.57      82.5       0.0                          
    0:00:37    3131.4      1.57      82.5       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37    3131.4      1.57      82.5       0.0                          
    0:00:39    3162.5      1.50      81.2       0.0 p_reg_out/Q_reg[12]/D    
    0:00:41    3193.3      1.48      80.8       0.0 p_reg_out/Q_reg[22]/D    
    0:00:43    3208.8      1.47      80.5       0.0 p_reg_out/Q_reg[23]/D    
    0:00:45    3224.2      1.46      80.1       0.0 p_reg_out/Q_reg[4]/D     
    0:00:47    3248.9      1.45      80.0       0.0 p_reg_out/Q_reg[20]/D    
    0:00:49    3269.9      1.44      79.8       0.0 p_reg_out/Q_reg[19]/D    
    0:00:51    3275.8      1.44      79.7       0.0 p_reg_out/Q_reg[19]/D    
    0:00:52    3291.0      1.43      79.5       0.0 p_reg_out/Q_reg[17]/D    
    0:00:54    3302.4      1.42      79.3       0.0 p_reg_out/Q_reg[17]/D    
    0:00:56    3312.2      1.42      79.2       0.0 p_reg_out/Q_reg[17]/D    
    0:00:57    3319.9      1.42      79.2       0.0 p_reg_out/Q_reg[21]/D    
    0:00:59    3333.5      1.41      79.1       0.0 p_reg_out/Q_reg[20]/D    
    0:01:02    3317.8      1.41      79.0       0.0                          
    0:01:04    3328.5      1.41      78.9       0.0                          
    0:01:04    3332.4      1.41      78.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04    3332.4      1.41      78.9       0.0                          
    0:01:04    3332.4      1.41      78.9       0.0                          
    0:01:04    3300.8      1.41      78.9       0.0                          
    0:01:04    3297.6      1.41      78.9       0.0                          
    0:01:04    3295.5      1.41      78.9       0.0                          
    0:01:05    3295.5      1.41      78.9       0.0                          
    0:01:05    3295.5      1.41      78.9       0.0                          
    0:01:05    3295.5      1.41      78.9       0.0                          
    0:01:05    3295.5      1.41      78.9       0.0                          
    0:01:05    3286.2      1.42      79.0       0.0                          
    0:01:05    3285.4      1.42      79.0       0.0                          
    0:01:05    3285.4      1.42      79.0       0.0                          
    0:01:05    3285.4      1.42      79.0       0.0                          
    0:01:05    3285.4      1.42      79.0       0.0                          
    0:01:05    3285.4      1.42      79.0       0.0                          
    0:01:05    3285.4      1.42      79.0       0.0                          
    0:01:07    3290.7      1.40      78.9       0.0                          
    0:01:08    3264.9      1.40      78.8       0.0                          
    0:01:10    3270.2      1.40      78.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C70DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  325.33 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C70DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,044 bytes  2,148.00 bytes/sec
total size is 4,064  speedup is 3.78
receiving incremental file list
C70DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 156 bytes  124.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C70DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C70DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  374.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  98,711.10 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10092648 bytes of memory
#          Process time 309.74 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 1878 instances of design 'halfAdder'.
  Uniquified 264 instances of design 'approx_comp_4to2'.
  Uniquified 858 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3320 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 331 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:44   25975.2      1.61     496.5      26.5                          
    0:04:57   20200.6      1.68     474.4      40.0                          
    0:05:00   20156.7      1.64     473.1      40.7                          
    0:05:01   20160.9      1.65     473.0      40.7                          
    0:05:01   20162.3      1.63     472.8      40.7                          
    0:05:02   20162.3      1.63     472.8      40.7                          
    0:05:02   20166.0      1.63     472.7      40.7                          
    0:05:03   20166.0      1.63     472.6      40.7                          
    0:05:03   20166.8      1.62     472.2      40.7                          
    0:05:04   20171.6      1.62     472.0      40.7                          
    0:05:04   20172.1      1.62     471.7      40.7                          
    0:05:05   20173.2      1.62     471.4      40.7                          
    0:05:05   20174.8      1.62     470.8      40.7                          
    0:05:05   20177.2      1.62     470.5      40.7                          
    0:05:06   20177.2      1.62     470.5      40.7                          
    0:05:06   20177.2      1.62     470.5      40.7                          
    0:05:06   20184.3      1.62     470.5       0.0                          
    0:05:06   20184.3      1.62     470.5       0.0                          
    0:05:06   20184.3      1.62     470.5       0.0                          
    0:05:06   20184.3      1.62     470.5       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:06   20184.3      1.62     470.5       0.0                          
    0:05:09   20241.3      1.58     467.8      10.7 DP/reg_ret0/Q_reg[21]/D  
    0:05:11   20276.9      1.57     466.5      19.2 DP/reg_pipe11/Q_reg[19]/D
    0:05:13   20304.0      1.56     466.3      21.4 DP/reg_pipe11/Q_reg[19]/D
    0:05:16   20342.3      1.56     464.9      26.2 DP/reg_pipe11/Q_reg[19]/D
    0:05:18   20380.7      1.55     464.2      26.2 DP/reg_pipe12/Q_reg[16]/D
    0:05:20   20391.3      1.55     463.7      26.2 DP/reg_pipe11/Q_reg[19]/D
    0:05:22   20409.6      1.54     462.7      26.3 DP/reg_pipe10/Q_reg[21]/D
    0:05:25   20417.4      1.54     462.3      41.2 DP/reg_ret1/Q_reg[17]/D  
    0:05:27   20437.0      1.54     461.9      46.0 DP/reg_pipe13/Q_reg[21]/D
    0:05:29   20457.3      1.53     461.7      55.4 DP/reg_pipe13/Q_reg[21]/D
    0:05:31   20482.8      1.53     461.3      55.4 DP/reg_ret0/Q_reg[18]/D  
    0:05:33   20501.9      1.53     461.1      55.4 DP/reg_pipe11/Q_reg[19]/D
    0:05:34   20514.2      1.53     460.9      55.4 DP/reg_pipe12/Q_reg[16]/D
    0:05:36   20524.6      1.53     460.7      55.4 DP/reg_pipe11/Q_reg[19]/D
    0:05:39   20536.8      1.52     460.3      55.4 DP/reg_pipe10/Q_reg[21]/D
    0:05:40   20546.1      1.52     460.2      55.4 DP/reg_pipe12/Q_reg[16]/D
    0:05:42   20561.3      1.52     459.9      54.9 DP/reg_ret0/Q_reg[12]/D  
    0:05:44   20561.3      1.52     459.6      54.9 DP/reg_ret0/Q_reg[22]/D  
    0:05:46   20571.6      1.52     459.4      54.9                          
    0:05:49   20589.5      1.52     459.1      48.5 DP/reg_pipe11/Q_reg[19]/D
    0:05:51   20606.0      1.51     459.0      48.5                          
    0:05:54   20617.4      1.51     458.9      48.5 DP/reg_pipe11/Q_reg[19]/D
    0:06:00   20590.0      1.51     458.6      44.5                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:00   20590.0      1.51     458.6      44.5                          
    0:06:02   20628.3      1.51     458.4       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:06:04   20645.1      1.51     458.3       0.0 DP/reg_pipe13/Q_reg[22]/D
    0:06:06   20662.6      1.50     458.0       0.0 DP/reg_pipe10/Q_reg[15]/D
    0:06:08   20674.6      1.50     458.0       0.0                          
    0:06:10   20693.2      1.50     457.7       0.0                          
    0:06:12   20691.1      1.50     457.6       0.0                          
    0:06:13   20698.3      1.50     457.4       0.0                          
    0:06:16   20711.6      1.50     457.0       0.0                          
    0:06:17   20715.3      1.50     456.7       0.0                          
    0:06:19   20722.5      1.50     456.5       0.0                          
    0:06:21   20728.6      1.50     456.4       0.0                          
    0:06:23   20753.9      1.50     456.1       0.0                          
    0:06:24   20760.8      1.50     455.8       0.0                          
    0:06:25   20768.2      1.50     454.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:25   20768.2      1.50     454.9       0.0                          
    0:06:25   20768.2      1.50     454.9       0.0                          
    0:06:28   20531.2      1.50     454.8       0.0                          
    0:06:29   20461.0      1.50     454.7       0.0                          
    0:06:29   20447.2      1.50     454.6       0.0                          
    0:06:30   20441.6      1.50     454.6       0.0                          
    0:06:30   20441.6      1.50     454.6       0.0                          
    0:06:30   20441.6      1.50     454.6       0.0                          
    0:06:30   20441.6      1.50     454.6       0.0                          
    0:06:30   20412.8      1.51     454.9       0.0                          
    0:06:31   20406.2      1.51     454.9       0.0                          
    0:06:31   20406.2      1.51     454.9       0.0                          
    0:06:31   20406.2      1.51     454.9       0.0                          
    0:06:31   20406.2      1.51     454.9       0.0                          
    0:06:31   20406.2      1.51     454.9       0.0                          
    0:06:31   20406.2      1.51     454.9       0.0                          
    0:06:33   20423.5      1.50     454.5       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:35   20440.0      1.49     454.3       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:37   20456.7      1.49     454.0       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:39   20476.4      1.49     453.8       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:42   20490.5      1.49     453.5       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:44   20500.1      1.49     453.5       0.0 DP/reg_pipe13/Q_reg[20]/D
    0:06:46   20515.2      1.48     453.3       0.0 DP/reg_pipe10/Q_reg[13]/D
    0:06:48   20534.1      1.48     453.3       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:50   20551.2      1.48     453.1       0.0 DP/reg_ret0/Q_reg[23]/D  
    0:06:52   20569.2      1.48     452.9       0.0 DP/reg_ret1/Q_reg[12]/D  
    0:06:54   20576.7      1.48     452.6       0.0 DP/reg_ret0/Q_reg[18]/D  
    0:06:56   20572.7      1.48     452.5       0.0                          
    0:06:58   20566.3      1.48     452.4       0.0                          
    0:07:01   20564.7      1.48     452.3       0.0                          
    0:07:03   20571.4      1.48     452.1       0.0                          
    0:07:04   20580.4      1.48     451.8       0.0                          
    0:07:06   20587.9      1.48     451.8       0.0                          
    0:07:08   20595.8      1.48     451.6       0.0                          
    0:07:10   20599.8      1.48     451.4       0.0                          
    0:07:12   20597.7      1.48     451.3       0.0                          
    0:07:13   20609.1      1.47     451.1       0.0 DP/reg_pipe13/Q_reg[14]/D
    0:07:15   20618.7      1.47     451.0       0.0 DP/reg_pipe13/Q_reg[14]/D
    0:07:18   20619.0      1.47     451.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U15148 (CLKBUF_X1)
	U15149 (CLKBUF_X1)
	U15150 (CLKBUF_X1)
	U15151 (CLKBUF_X1)
	U15152 (CLKBUF_X1)
	U15153 (CLKBUF_X1)
	U15154 (CLKBUF_X1)
	U15155 (CLKBUF_X1)
	U15156 (CLKBUF_X1)
	U15157 (CLKBUF_X1)
	U15158 (CLKBUF_X1)
	U15159 (CLKBUF_X1)
	U15160 (CLKBUF_X1)
	U15161 (CLKBUF_X1)
	U15162 (CLKBUF_X1)
	U15163 (CLKBUF_X1)
	U15164 (CLKBUF_X1)
	U15165 (CLKBUF_X1)
	U15166 (CLKBUF_X1)
	U15167 (CLKBUF_X1)
	U15168 (CLKBUF_X1)
	U15169 (CLKBUF_X1)
	U15170 (CLKBUF_X1)
	U15171 (CLKBUF_X1)
	U15172 (CLKBUF_X1)
	U15173 (CLKBUF_X1)
	U15174 (CLKBUF_X1)
	U12848 (BUF_X1)
	U15175 (CLKBUF_X1)
	U12853 (BUF_X1)
	U12852 (BUF_X1)
	U12851 (BUF_X1)
	U12850 (BUF_X1)
	U12849 (BUF_X1)
	U12847 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.17
  Critical path length = 1.17
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   21539.3      1.49     696.5     565.8                          
    0:00:12   21567.5      1.35     684.1     566.6 DP/MULT_cr0sw0/add_3765/CLOCK_r_REG459_S56/D
    0:00:15   21590.7      1.33     682.7     566.6 DP/MULT_cr1sw1/add_3765/CLOCK_r_REG256_S9/D
    0:00:18   21611.7      1.31     681.4     566.6 DP/reg_out/Q_reg[0]/D    
    0:00:20   21627.4      1.31     680.5     566.6 CLOCK_r_REG286_S25/D     
    0:00:23   21652.1      1.30     679.6     566.6 DP/MULT_cp3p3/add_3765/CLOCK_r_REG117_S6/D
    0:00:25   21689.1      1.30     679.6     566.6 DP/MULT_cp3p3/add_3765/CLOCK_r_REG117_S6/D
    0:00:27   21701.9      1.30     678.9     567.5 DP/MULT_b0p0/add_3765/CLOCK_r_REG3_S3/D
    0:00:29   21717.3      1.29     678.8     568.2 DP/MULT_b0p0/add_3765/CLOCK_r_REG5_S3/D
    0:00:32   21737.8      1.29     678.4     568.2 DP/MULT_cr1sw1/add_3765/CLOCK_r_REG256_S9/D
    0:00:35   21759.1      1.29     673.2     568.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35   21759.1      1.29     673.2     568.1                          
    0:00:37   21766.0      1.29     673.0       0.0                          
    0:00:39   21774.2      1.29     672.5       0.0                          
    0:00:41   21780.1      1.29     671.4       0.0                          
    0:00:44   21781.7      1.29     671.1       0.0                          
    0:00:45   21785.7      1.29     669.8       0.0                          
    0:00:47   21789.9      1.29     669.1       0.0                          
    0:00:49   21797.6      1.29     668.6       0.0                          
    0:00:51   21805.1      1.29     667.8       0.0                          
    0:00:53   21805.3      1.29     667.3       0.0                          
    0:00:55   21809.6      1.29     666.9       0.0                          
    0:00:56   21811.5      1.29     666.6       0.0                          
    0:00:58   21818.7      1.29     665.9       0.0                          
    0:01:00   21822.6      1.29     665.5       0.0                          
    0:01:02   21828.8      1.29     665.3       0.0                          
    0:01:03   21825.3      1.29     665.0       0.0                          
    0:01:05   21829.8      1.29     664.6       0.0                          
    0:01:06   21830.4      1.29     664.3       0.0                          
    0:01:08   21834.6      1.29     664.1       0.0                          
    0:01:10   21841.0      1.29     663.9       0.0                          
    0:01:12   21853.5      1.29     663.5       0.0                          
    0:01:14   21857.8      1.29     663.4       0.0                          
    0:01:16   21862.5      1.29     663.1       0.0                          
    0:01:18   21867.1      1.29     662.8       0.0                          
    0:01:20   21870.8      1.29     662.3       0.0                          
    0:01:22   21876.4      1.29     661.9       0.0                          
    0:01:24   21876.9      1.29     661.6       0.0                          
    0:01:26   21879.6      1.29     661.4       0.0                          
    0:01:28   21884.4      1.29     661.1       0.0                          
    0:01:29   21884.1      1.29     660.9       0.0                          
    0:01:31   21885.9      1.29     660.7       0.0                          
    0:01:33   21884.6      1.29     660.4       0.0                          
    0:01:35   21884.9      1.29     660.3       0.0                          
    0:01:37   21889.9      1.29     660.2       0.0                          
    0:01:39   21891.3      1.29     660.1       0.0                          
    0:01:41   21894.7      1.29     660.0       0.0                          
    0:01:43   21906.4      1.28     660.0       0.0 DP/MULT_b0p0/add_3765/CLOCK_r_REG3_S3/D
    0:01:45   21920.3      1.28     660.2       0.0 DP/MULT_cp2p2/add_3765/CLOCK_r_REG63_S5/D
    0:01:47   21932.5      1.28     660.1       0.0 DP/MULT_cp3p3/add_3765/CLOCK_r_REG117_S6/D
    0:01:48   21940.2      1.28     660.1       0.0 DP/MULT_b0p0/add_3765/CLOCK_r_REG20_S3/D
    0:01:50   21957.2      1.28     660.6       0.0 DP/MULT_b0p0/add_3765/CLOCK_r_REG35_S3/D
    0:01:53   21962.6      1.28     660.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C70DrightA0_iir_filter_area.txt

sent 30 bytes  received 445 bytes  950.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C70DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,049 bytes  719.33 bytes/sec
total size is 4,375  speedup is 4.05
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C70DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C70DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,608 bytes  190,255.20 bytes/sec
total size is 1,148,333  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C70DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  107,485.42 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 1,004 bytes  received 778 bytes  3,564.00 bytes/sec
total size is 85,727  speedup is 48.11
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,001 bytes  received 778 bytes  1,186.00 bytes/sec
total size is 86,235  speedup is 48.47

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 284 instances of design 'halfAdder'.
  Uniquified 51 instances of design 'approx_comp_4to2'.
  Uniquified 129 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (516 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 67 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35    3652.7      1.53      81.8       0.0                          
    0:00:37    3012.4      1.56      82.1      10.6                          
    0:00:38    3010.1      1.54      81.9      10.6                          
    0:00:38    3010.1      1.54      81.9      10.6                          
    0:00:38    3010.1      1.54      81.9      10.6                          
    0:00:38    3010.1      1.54      81.9      10.6                          
    0:00:38    3010.1      1.54      81.9      10.6                          
    0:00:38    3010.9      1.54      81.9       0.0                          
    0:00:38    3010.9      1.54      81.9       0.0                          
    0:00:38    3010.9      1.54      81.9       0.0                          
    0:00:38    3010.9      1.54      81.9       0.0                          
    0:00:40    3036.7      1.49      81.2       0.0 p_reg_out/Q_reg[12]/D    
    0:00:40    3038.5      1.49      81.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40    3038.5      1.49      81.1       0.0                          
    0:00:42    3051.3      1.47      80.7       0.0 p_reg_out/Q_reg[16]/D    
    0:00:44    3072.0      1.46      80.4       0.0 p_reg_out/Q_reg[11]/D    
    0:00:45    3096.0      1.44      80.1       0.0 p_reg_out/Q_reg[11]/D    
    0:00:47    3102.9      1.43      79.8       0.0 p_reg_out/Q_reg[11]/D    
    0:00:49    3109.8      1.43      79.8       0.0 p_reg_out/Q_reg[11]/D    
    0:00:51    3126.8      1.42      79.7       0.0 p_reg_out/Q_reg[11]/D    
    0:00:52    3139.3      1.42      79.5       0.0 p_reg_out/Q_reg[20]/D    
    0:00:54    3147.8      1.41      79.4       0.0 p_reg_out/Q_reg[11]/D    
    0:00:55    3159.5      1.41      79.3       0.0 p_reg_out/Q_reg[21]/D    
    0:00:57    3166.2      1.40      79.2       0.0 p_reg_out/Q_reg[11]/D    
    0:00:58    3171.0      1.40      79.1       0.0 p_reg_out/Q_reg[11]/D    
    0:01:00    3180.8      1.40      79.1       0.0 p_reg_out/Q_reg[16]/D    
    0:01:03    3178.2      1.40      79.0       0.0                          
    0:01:05    3179.2      1.40      78.9       0.0                          
    0:01:06    3180.0      1.40      78.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:06    3180.0      1.40      78.9       0.0                          
    0:01:06    3180.0      1.40      78.9       0.0                          
    0:01:07    3149.7      1.40      78.9       0.0                          
    0:01:07    3139.9      1.40      78.9       0.0                          
    0:01:07    3139.3      1.40      78.9       0.0                          
    0:01:07    3139.3      1.40      78.9       0.0                          
    0:01:07    3139.3      1.40      78.9       0.0                          
    0:01:07    3139.3      1.40      78.9       0.0                          
    0:01:07    3139.3      1.40      78.9       0.0                          
    0:01:07    3131.1      1.40      78.9       0.0                          
    0:01:07    3130.8      1.40      78.9       0.0                          
    0:01:07    3130.8      1.40      78.9       0.0                          
    0:01:07    3130.8      1.40      78.9       0.0                          
    0:01:07    3130.8      1.40      78.9       0.0                          
    0:01:07    3130.8      1.40      78.9       0.0                          
    0:01:07    3130.8      1.40      78.9       0.0                          
    0:01:09    3145.4      1.40      78.9       0.0 p_reg_out/Q_reg[19]/D    
    0:01:11    3153.7      1.39      78.7       0.0                          
    0:01:12    3138.3      1.39      78.7       0.0                          
    0:01:14    3142.3      1.39      78.6       0.0                          
    0:01:15    3155.0      1.39      78.5       0.0 p_reg_out/Q_reg[21]/D    
    0:01:17    3155.0      1.39      78.5       0.0 p_reg_out/Q_reg[19]/D    
    0:01:18    3164.3      1.38      78.5       0.0 p_reg_out/Q_reg[21]/D    
    0:01:19    3164.6      1.38      78.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C80DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  976.00 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C80DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,042 bytes  2,144.00 bytes/sec
total size is 4,215  speedup is 3.93
receiving incremental file list
C80DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 155 bytes  370.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C80DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  110.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C80DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  374.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10092648 bytes of memory
#          Process time 295.98 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 1704 instances of design 'halfAdder'.
  Uniquified 306 instances of design 'approx_comp_4to2'.
  Uniquified 774 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3104 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 403 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:40   26514.6      1.68     507.3      58.5                          
    0:03:53   19570.4      1.72     482.9       9.4                          
    0:03:57   19522.8      1.70     480.6       9.4                          
    0:03:58   19524.4      1.70     480.0       9.4                          
    0:03:59   19525.5      1.69     479.2       9.4                          
    0:03:59   19525.7      1.67     477.9       9.4                          
    0:04:00   19526.3      1.66     478.5       9.4                          
    0:04:01   19528.1      1.66     477.7       9.4                          
    0:04:01   19528.9      1.66     477.7       9.4                          
    0:04:02   19528.4      1.66     477.7       9.4                          
    0:04:02   19528.9      1.66     477.7       9.4                          
    0:04:03   19528.9      1.66     477.7       9.4                          
    0:04:03   19528.9      1.66     477.7       9.4                          
    0:04:03   19528.9      1.66     477.7       9.4                          
    0:04:03   19532.1      1.66     477.7       0.0                          
    0:04:03   19532.1      1.66     477.7       0.0                          
    0:04:03   19532.1      1.66     477.7       0.0                          
    0:04:03   19532.1      1.66     477.7       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:03   19532.1      1.66     477.7       0.0                          
    0:04:07   19590.9      1.60     472.5      17.8 DP/reg_pipe12/Q_reg[14]/D
    0:04:09   19639.6      1.58     470.1      14.8 DP/reg_ret1/Q_reg[11]/D  
    0:04:12   19670.7      1.57     468.4      14.8 DP/reg_pipe11/Q_reg[22]/D
    0:04:14   19711.9      1.56     467.1      11.9 DP/reg_ret0/Q_reg[16]/D  
    0:04:16   19729.5      1.55     465.9       7.1 DP/reg_pipe10/Q_reg[22]/D
    0:04:19   19753.2      1.55     464.9       2.3 DP/reg_pipe11/Q_reg[14]/D
    0:04:21   19774.4      1.54     464.0       2.3 DP/reg_pipe10/Q_reg[22]/D
    0:04:23   19796.0      1.54     463.3      20.8 DP/reg_ret0/Q_reg[13]/D  
    0:04:26   19811.7      1.53     463.1      20.8 DP/reg_ret1/Q_reg[20]/D  
    0:04:28   19847.9      1.53     462.3      20.8 DP/reg_pipe13/Q_reg[23]/D
    0:04:31   19874.2      1.52     461.5      20.4 DP/reg_pipe13/Q_reg[8]/D 
    0:04:33   19906.6      1.51     461.1      20.4 DP/reg_pipe12/Q_reg[22]/D
    0:04:35   19930.8      1.51     460.7      20.4 DP/reg_pipe10/Q_reg[22]/D
    0:04:39   19908.2      1.51     460.7      20.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:39   19908.2      1.51     460.7      20.4                          
    0:04:42   19926.3      1.51     460.6       0.0                          
    0:04:44   19929.3      1.51     460.1       0.0                          
    0:04:46   19927.1      1.51     459.8       0.0                          
    0:04:48   19933.0      1.51     459.4       0.0                          
    0:04:50   19940.2      1.51     459.0       0.0                          
    0:04:52   19950.0      1.51     458.0       0.0                          
    0:04:54   19949.5      1.51     457.9       0.0                          
    0:04:56   19965.4      1.51     457.6       0.0                          
    0:04:56   19968.1      1.51     456.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:56   19968.1      1.51     456.8       0.0                          
    0:04:56   19968.1      1.51     456.8       0.0                          
    0:04:59   19724.2      1.51     456.4       0.0                          
    0:05:00   19659.3      1.51     456.2       0.0                          
    0:05:00   19646.2      1.51     456.2       0.0                          
    0:05:00   19645.4      1.51     456.2       0.0                          
    0:05:00   19645.4      1.51     456.2       0.0                          
    0:05:00   19645.4      1.51     456.2       0.0                          
    0:05:01   19645.4      1.51     456.2       0.0                          
    0:05:01   19602.1      1.51     455.6       0.0                          
    0:05:01   19599.4      1.51     455.6       0.0                          
    0:05:01   19598.3      1.51     455.6       0.0                          
    0:05:01   19598.3      1.51     455.6       0.0                          
    0:05:01   19598.3      1.51     455.6       0.0                          
    0:05:01   19598.3      1.51     455.6       0.0                          
    0:05:01   19598.3      1.51     455.6       0.0                          
    0:05:01   19598.3      1.51     455.6       0.0                          
    0:05:04   19593.3      1.50     455.4       0.0                          
    0:05:06   19617.0      1.49     454.7       0.0                          
    0:05:08   19621.5      1.49     454.4       0.0                          
    0:05:10   19625.7      1.49     454.2       0.0                          
    0:05:12   19634.5      1.49     454.1       0.0                          
    0:05:14   19638.0      1.49     454.1       0.0                          
    0:05:15   19644.9      1.49     453.9       0.0                          
    0:05:17   19649.2      1.49     453.7       0.0                          
    0:05:19   19653.1      1.49     453.6       0.0 DP/reg_ret1/Q_reg[18]/D  
    0:05:21   19674.4      1.48     453.3       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:05:23   19692.0      1.48     453.1       0.0 DP/reg_pipe12/Q_reg[10]/D
    0:05:25   19715.4      1.48     453.0       0.0 DP/reg_pipe11/Q_reg[15]/D
    0:05:28   19736.4      1.47     452.6       0.0 DP/reg_pipe11/Q_reg[14]/D
    0:05:31   19771.2      1.47     452.2       0.0 DP/reg_pipe12/Q_reg[10]/D
    0:05:33   19804.0      1.47     451.9       0.0 DP/reg_pipe12/Q_reg[14]/D
    0:05:36   19814.9      1.47     451.7       0.0 DP/reg_ret0/Q_reg[10]/D  
    0:05:38   19828.7      1.46     451.5       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:05:40   19841.2      1.46     451.2       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:05:42   19854.0      1.46     451.1       0.0 DP/reg_pipe12/Q_reg[10]/D
    0:05:44   19869.4      1.46     451.0       0.0 DP/reg_pipe11/Q_reg[14]/D
    0:05:47   19871.0      1.46     450.9       0.0 DP/reg_pipe10/Q_reg[18]/D
    0:05:50   19877.6      1.46     450.9       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U14346 (CLKBUF_X1)
	U14347 (CLKBUF_X1)
	U14348 (CLKBUF_X1)
	U14349 (CLKBUF_X1)
	U14350 (CLKBUF_X1)
	U14351 (CLKBUF_X1)
	U14352 (CLKBUF_X1)
	U14353 (CLKBUF_X1)
	U14354 (CLKBUF_X1)
	U14355 (CLKBUF_X1)
	U14356 (CLKBUF_X1)
	U14357 (CLKBUF_X1)
	U14358 (CLKBUF_X1)
	U14359 (CLKBUF_X1)
	U14360 (CLKBUF_X1)
	U14361 (CLKBUF_X1)
	U14362 (CLKBUF_X1)
	U14363 (CLKBUF_X1)
	U14364 (CLKBUF_X1)
	U14365 (CLKBUF_X1)
	U14366 (CLKBUF_X1)
	U14367 (CLKBUF_X1)
	U14368 (CLKBUF_X1)
	U14369 (CLKBUF_X1)
	U14370 (CLKBUF_X1)
	U14371 (CLKBUF_X1)
	U14372 (CLKBUF_X1)
	U13044 (BUF_X1)
	U14373 (CLKBUF_X1)
	U13049 (BUF_X1)
	U13048 (BUF_X1)
	U13047 (BUF_X1)
	U13046 (BUF_X1)
	U13045 (BUF_X1)
	U13043 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.16
  Critical path length = 1.16
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   20623.5      1.45     661.2     484.1                          
    0:00:09   20642.1      1.34     650.4     485.9 DP/MULT_cr0sw0/add_3717/CLOCK_r_REG359_S58/D
    0:00:12   20686.3      1.31     646.8     485.9 DP/MULT_cr0sw0/add_3717/CLOCK_r_REG359_S58/D
    0:00:14   20706.8      1.30     646.1     487.4 DP/reg_out/Q_reg[10]/D   
    0:00:16   20725.1      1.29     645.6     528.8 DP/reg_out/Q_reg[10]/D   
    0:00:18   20758.1      1.29     645.4     529.4 DP/MULT_cp3p3/add_3717/CLOCK_r_REG232_S18/D
    0:00:20   20785.8      1.29     644.6     529.4 DP/MULT_cp3p3/add_3717/CLOCK_r_REG65_S6/D
    0:00:22   20799.3      1.28     643.9     530.1 DP/MULT_cp2p2/add_3717/CLOCK_r_REG25_S5/D
    0:00:23   20831.0      1.28     643.6     530.2 DP/MULT_cp2p2/add_3717/CLOCK_r_REG25_S5/D
    0:00:25   20830.2      1.28     642.3     528.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25   20830.2      1.28     642.3     528.4                          
    0:00:27   20821.4      1.28     642.2       0.0                          
    0:00:29   20830.7      1.28     641.6       0.0                          
    0:00:31   20827.5      1.28     641.2       0.0                          
    0:00:33   20842.4      1.28     640.7       0.0                          
    0:00:35   20847.5      1.28     640.2       0.0                          
    0:00:37   20861.1      1.28     639.4       0.0                          
    0:00:39   20862.4      1.28     637.7       0.0                          
    0:00:41   20872.0      1.28     637.0       0.0                          
    0:00:42   20877.3      1.28     636.4       0.0                          
    0:00:44   20874.1      1.28     636.1       0.0                          
    0:00:46   20877.3      1.28     635.8       0.0                          
    0:00:48   20888.7      1.28     635.3       0.0                          
    0:00:49   20892.7      1.28     634.6       0.0                          
    0:00:51   20896.7      1.28     634.2       0.0                          
    0:00:53   20906.3      1.28     633.7       0.0                          
    0:00:55   20918.2      1.28     633.4       0.0                          
    0:00:57   20923.3      1.28     632.9       0.0                          
    0:00:59   20924.9      1.28     632.6       0.0                          
    0:01:01   20930.5      1.28     632.2       0.0                          
    0:01:02   20941.1      1.28     631.4       0.0                          
    0:01:04   20945.4      1.28     631.2       0.0                          
    0:01:07   20946.7      1.28     631.0       0.0                          
    0:01:08   20946.4      1.28     630.9       0.0                          
    0:01:10   20951.2      1.28     630.5       0.0                          
    0:01:12   20954.4      1.28     630.3       0.0                          
    0:01:14   20952.8      1.28     630.1       0.0                          
    0:01:16   20958.9      1.28     629.8       0.0                          
    0:01:18   20960.5      1.28     629.7       0.0                          
    0:01:20   20962.7      1.28     629.5       0.0                          
    0:01:22   20965.9      1.28     629.4       0.0                          
    0:01:24   20966.4      1.28     629.1       0.0                          
    0:01:25   20967.7      1.28     629.0       0.0                          
    0:01:27   20964.0      1.28     628.9       0.0                          
    0:01:29   20963.5      1.28     628.8       0.0                          
    0:01:31   20962.7      1.28     628.7       0.0                          
    0:01:33   20975.2      1.28     628.6       0.0 CLOCK_r_REG105_S8/D      
    0:01:35   20985.8      1.27     628.7       0.0 DP/reg_out/Q_reg[10]/D   
    0:01:37   21002.0      1.27     628.5       0.0 DP/MULT_cp2p2/add_3717/CLOCK_r_REG25_S5/D
    0:01:39   21010.8      1.27     628.5       0.0 DP/MULT_cp3p3/add_3717/CLOCK_r_REG65_S6/D
    0:01:41   21019.1      1.27     628.5       0.0 DP/MULT_b0p0/add_3717/CLOCK_r_REG100_S6/D
    0:01:43   21035.5      1.26     628.6       0.0 DP/MULT_cp3p3/add_3717/CLOCK_r_REG47_S6/D
    0:01:44   21052.0      1.26     628.5       0.0 DP/MULT_cp3p3/add_3717/CLOCK_r_REG47_S6/D
    0:01:46   21053.6      1.26     628.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C80DrightA0_iir_filter_area.txt

sent 30 bytes  received 443 bytes  946.00 bytes/sec
total size is 670  speedup is 1.42
receiving incremental file list
C80DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,105 bytes  756.67 bytes/sec
total size is 4,871  speedup is 4.29
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C80DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C80DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,587 bytes  190,246.80 bytes/sec
total size is 1,148,445  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C80DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 925 bytes  received 772 bytes  3,394.00 bytes/sec
total size is 85,331  speedup is 50.28
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 705 bytes  received 778 bytes  988.67 bytes/sec
total size is 85,839  speedup is 57.88

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 260 instances of design 'halfAdder'.
  Uniquified 57 instances of design 'approx_comp_4to2'.
  Uniquified 117 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (486 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36    3373.7      1.50      81.0       0.0                          
    0:00:37    2879.7      1.51      80.6       0.4                          
    0:00:38    2880.2      1.50      80.6       0.0                          
    0:00:38    2880.0      1.50      80.6       0.0                          
    0:00:38    2880.2      1.50      80.6       0.0                          
    0:00:38    2880.0      1.50      80.6       0.0                          
    0:00:38    2880.2      1.50      80.6       0.0                          
    0:00:38    2880.0      1.50      80.6       0.0                          
    0:00:38    2880.2      1.50      80.6       0.0                          
    0:00:39    2880.0      1.50      80.6       0.0                          
    0:00:39    2880.0      1.50      80.6       0.0                          
    0:00:39    2880.0      1.50      80.6       0.0                          
    0:00:39    2880.0      1.50      80.6       0.0                          
    0:00:39    2880.0      1.50      80.6       0.0                          
    0:00:39    2880.0      1.50      80.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39    2880.0      1.50      80.6       0.0                          
    0:00:40    2902.6      1.47      79.8       0.0 p_reg_out/Q_reg[16]/D    
    0:00:42    2924.1      1.45      79.7       0.0 p_reg_out/Q_reg[16]/D    
    0:00:44    2937.7      1.44      79.4       0.0 p_reg_out/Q_reg[16]/D    
    0:00:46    2960.8      1.42      79.1       0.0 p_reg_out/Q_reg[18]/D    
    0:00:47    2973.3      1.41      79.0       0.0 p_reg_out/Q_reg[18]/D    
    0:00:51    2976.3      1.41      78.9       0.0                          
    0:00:52    2986.4      1.41      78.7       0.0                          
    0:00:53    2994.1      1.41      78.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53    2994.1      1.41      78.6       0.0                          
    0:00:53    2994.1      1.41      78.6       0.0                          
    0:00:53    2968.6      1.41      78.7       0.0                          
    0:00:54    2961.4      1.41      78.7       0.0                          
    0:00:54    2960.8      1.41      78.7       0.0                          
    0:00:54    2960.8      1.41      78.7       0.0                          
    0:00:54    2960.8      1.41      78.7       0.0                          
    0:00:54    2960.8      1.41      78.7       0.0                          
    0:00:54    2960.8      1.41      78.7       0.0                          
    0:00:54    2954.7      1.41      78.7       0.0                          
    0:00:54    2953.7      1.41      78.7       0.0                          
    0:00:54    2953.7      1.41      78.7       0.0                          
    0:00:54    2953.7      1.41      78.7       0.0                          
    0:00:54    2953.7      1.41      78.7       0.0                          
    0:00:54    2953.7      1.41      78.7       0.0                          
    0:00:54    2953.7      1.41      78.7       0.0                          
    0:00:55    2958.5      1.40      78.6       0.0 p_reg_out/Q_reg[18]/D    
    0:00:57    2946.2      1.40      78.5       0.0                          
    0:00:59    2965.6      1.39      78.4       0.0                          
    0:01:00    2968.6      1.39      78.3       0.0 p_reg_out/Q_reg[23]/D    
    0:01:02    2971.5      1.39      78.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C90DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  976.00 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C90DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,018 bytes  698.67 bytes/sec
total size is 3,911  speedup is 3.73
receiving incremental file list
C90DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 152 bytes  364.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C90DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 151 bytes  318.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C90DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 157 bytes  124.67 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  98,711.10 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 80. The binding is begun from right



oooooooooooooohffffcccccccfchhoooooooooooooooo
oooooooooooooohffffcccccccfchhoooooooooooooo o
  oooooooooooooffffcccccccfcoooooooooooooo o  
    oooooooooooohhfcccccccocoooooooooooo o    
      oooooooooohhfffffchhoooooooooooo o      
        oooooooooofffffchhoooooooooo o        
          oooooooooffffcoooooooooo o          
            ooooooooooocoooooooo o            
              oooooooooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffffcccccccccccccccccfchhoooooooooo
oooooooohffffffcccccccccccccccccfchhoooooooo o
  oooooooffffffcccccccccccccccccfcoooooooo o  
    oooooohffffcccccccccccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohfhfffffffffffffffoooo o          
            hfhooooooooooooooooo o            
             foooooooooooooooo o              




oooohffffffffcccccccccccccccccccccccfchhoooooo
oooohffffffffcccccccccccccccccccccccfchhoooo o
  oooffffffffcccccccccccccccccccccccfcoooo o  
    oohfffffhcccccccccccccccccccccccocoo o    
      hfffffhooooooooooooooooooooooooo o      
       fffffoooooooooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohffffcccccccfchhoooooooooooooooo
oooooooooooooohffffcccccccfchhoooooooooooooo o
  oooooooooooooffffcccccccfcoooooooooooooo o  
    oooooooooooohhfcccccccocoooooooooooo o    
      oooooooooohhfffffchhoooooooooooo o      
        oooooooooofffffchhoooooooooo o        
          oooooooooffffcoooooooooo o          
            ooooooooooocoooooooo o            
              oooooooooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffffcccccccccccccccccfchhoooooooooo
oooooooohffffffcccccccccccccccccfchhoooooooo o
  oooooooffffffcccccccccccccccccfcoooooooo o  
    oooooohffffcccccccccccccccccocoooooo o    
      oooohfffffffffffffffffffhhoooooo o      
        ooofffffffffffffffffffhhoooo o        
          oohfhfffffffffffffffoooo o          
            hfhooooooooooooooooo o            
             foooooooooooooooo o              




oooohffffffffcccccccccccccccccccccccfchhoooooo
oooohffffffffcccccccccccccccccccccccfchhoooo o
  oooffffffffcccccccccccccccccccccccfcoooo o  
    oohfffffhcccccccccccccccccccccccocoo o    
      hfffffhooooooooooooooooooooooooo o      
       fffffoooooooooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 90. The binding is begun from right



oooooooooooooohfffccccccccfchhoooooooooooooooo
oooooooooooooohfffccccccccfchhoooooooooooooo o
  ooooooooooooofffccccccccfcoooooooooooooo o  
    oooooooooooohhccccccccocoooooooooooo o    
      oooooooooohhhffffchhoooooooooooo o      
        oooooooooohffffchhoooooooooo o        
          oooooooooffffcoooooooooo o          
            ooooooooooocoooooooo o            
              oooooooooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffcccccccccccccccccccfchhoooooooooo
oooooooohffffcccccccccccccccccccfchhoooooooo o
  oooooooffffcccccccccccccccccccfcoooooooo o  
    oooooohhfcccccccccccccccccccocoooooo o    
      oooohhffffffffffffffffffhhoooooo o      
        ooooffffffffffffffffffhhoooo o        
          ooofffffffffffffffffoooo o          
            oooooooooooooooooooo o            
             ooooooooooooooooo o              




oooohfffffccccccccccccccccccccccccccfchhoooooo
oooohfffffccccccccccccccccccccccccccfchhoooo o
  ooofffffccccccccccccccccccccccccccfcoooo o  
    oohffhccccccccccccccccccccccccccocoo o    
      hffhoooooooooooooooooooooooooooo o      
       ffooooooooooooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohfffccccccccfchhoooooooooooooooo
oooooooooooooohfffccccccccfchhoooooooooooooo o
  ooooooooooooofffccccccccfcoooooooooooooo o  
    oooooooooooohhccccccccocoooooooooooo o    
      oooooooooohhhffffchhoooooooooooo o      
        oooooooooohffffchhoooooooooo o        
          oooooooooffffcoooooooooo o          
            ooooooooooocoooooooo o            
              oooooooooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffcccccccccccccccccccfchhoooooooooo
oooooooohffffcccccccccccccccccccfchhoooooooo o
  oooooooffffcccccccccccccccccccfcoooooooo o  
    oooooohhfcccccccccccccccccccocoooooo o    
      oooohhffffffffffffffffffhhoooooo o      
        ooooffffffffffffffffffhhoooo o        
          ooofffffffffffffffffoooo o          
            oooooooooooooooooooo o            
             ooooooooooooooooo o              




oooohfffffccccccccccccccccccccccccccfchhoooooo
oooohfffffccccccccccccccccccccccccccfchhoooo o
  ooofffffccccccccccccccccccccccccccfcoooo o  
    oohffhccccccccccccccccccccccccccocoo o    
      hffhoooooooooooooooooooooooooooo o      
       ffooooooooooooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 9830504 bytes of memory
#          Process time 283.66 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 1560 instances of design 'halfAdder'.
  Uniquified 342 instances of design 'approx_comp_4to2'.
  Uniquified 702 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2924 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 451 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:54   27502.8      1.77     523.4     104.2                          
    0:04:08   19204.9      1.78     483.9       0.0                          
    0:04:12   19137.4      1.74     481.1       0.0                          
    0:04:13   19141.1      1.72     481.1       0.0                          
    0:04:13   19142.7      1.70     480.3       0.0                          
    0:04:14   19143.8      1.68     479.3       0.0                          
    0:04:15   19145.6      1.67     478.7       0.0                          
    0:04:15   19145.9      1.67     478.6       0.0                          
    0:04:16   19145.9      1.67     478.6       0.0                          
    0:04:16   19145.9      1.67     478.6       0.0                          
    0:04:16   19145.9      1.67     478.6       0.0                          
    0:04:16   19145.9      1.67     478.6       0.0                          
    0:04:16   19145.9      1.67     478.6       0.0                          
    0:04:16   19145.9      1.67     478.6       0.0                          
    0:04:16   19145.9      1.67     478.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:16   19145.9      1.67     478.6       0.0                          
    0:04:20   19200.1      1.60     471.9       3.8 DP/reg_pipe10/Q_reg[8]/D 
    0:04:22   19230.7      1.58     469.5       3.8 DP/reg_ret0/Q_reg[23]/D  
    0:04:25   19261.9      1.57     467.4       3.8 DP/reg_ret0/Q_reg[23]/D  
    0:04:27   19285.8      1.56     466.2      12.3 DP/reg_pipe13/Q_reg[21]/D
    0:04:30   19318.8      1.55     465.2      33.6 DP/reg_pipe10/Q_reg[23]/D
    0:04:32   19355.0      1.54     464.5      33.6 DP/reg_ret0/Q_reg[23]/D  
    0:04:34   19384.5      1.54     463.9      33.6 DP/reg_pipe11/Q_reg[17]/D
    0:04:36   19410.6      1.53     463.0      33.6 DP/reg_ret0/Q_reg[23]/D  
    0:04:38   19439.8      1.53     462.3      33.6 DP/reg_pipe10/Q_reg[18]/D
    0:04:40   19457.9      1.52     461.8      33.2 DP/reg_pipe10/Q_reg[23]/D
    0:04:43   19477.3      1.52     461.2      33.2 DP/reg_pipe10/Q_reg[16]/D
    0:04:45   19499.4      1.51     460.9      33.2 DP/reg_pipe11/Q_reg[17]/D
    0:04:47   19515.6      1.51     460.3      33.2 DP/reg_pipe10/Q_reg[9]/D 
    0:04:50   19533.2      1.51     459.9      29.4 DP/reg_ret1/Q_reg[23]/D  
    0:04:52   19549.1      1.51     459.7      29.4 DP/reg_pipe12/Q_reg[11]/D
    0:04:54   19562.4      1.50     459.3      29.4 DP/reg_pipe13/Q_reg[21]/D
    0:04:57   19584.5      1.50     458.7      10.4 DP/reg_ret0/Q_reg[22]/D  
    0:04:59   19611.4      1.49     458.1      10.4 DP/reg_ret1/Q_reg[23]/D  
    0:05:02   19633.7      1.49     457.7       8.1 DP/reg_pipe12/Q_reg[11]/D
    0:05:04   19641.4      1.49     457.3       8.1 DP/reg_pipe11/Q_reg[21]/D
    0:05:06   19677.1      1.48     456.8       8.1 DP/reg_pipe10/Q_reg[22]/D
    0:05:09   19651.0      1.49     456.8       8.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:09   19651.0      1.49     456.8       8.1                          
    0:05:11   19670.7      1.48     456.6       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:05:13   19677.3      1.48     456.4       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:05:15   19694.9      1.48     456.2       0.0 DP/reg_ret0/Q_reg[18]/D  
    0:05:17   19709.3      1.48     456.0      12.4 DP/reg_pipe13/Q_reg[21]/D
    0:05:19   19725.0      1.48     455.8      12.4 DP/reg_pipe11/Q_reg[19]/D
    0:05:21   19735.1      1.48     455.6      12.4 DP/reg_pipe13/Q_reg[21]/D
    0:05:23   19747.8      1.47     455.4      25.1 net178921                
    0:05:25   19761.1      1.47     455.4       0.0                          
    0:05:27   19762.2      1.47     455.3       0.0                          
    0:05:28   19761.1      1.47     455.1       0.0                          
    0:05:30   19768.9      1.47     454.9       0.0                          
    0:05:31   19772.6      1.47     454.6       0.0                          
    0:05:33   19777.9      1.47     454.3       0.0                          
    0:05:35   19777.9      1.47     454.2       0.0                          
    0:05:37   19791.5      1.47     453.8       0.0                          
    0:05:39   19792.0      1.47     453.4       0.0                          
    0:05:40   19797.8      1.47     452.4       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:40   19797.8      1.47     452.4       0.0                          
    0:05:40   19797.8      1.47     452.4       0.0                          
    0:05:43   19558.7      1.48     452.3       0.0                          
    0:05:44   19493.5      1.48     452.1       0.0                          
    0:05:44   19484.5      1.48     452.1       0.0                          
    0:05:44   19482.6      1.48     452.1       0.0                          
    0:05:44   19481.6      1.48     452.1       0.0                          
    0:05:44   19481.6      1.48     452.1       0.0                          
    0:05:45   19481.6      1.48     452.1       0.0                          
    0:05:45   19448.9      1.48     452.2       0.0                          
    0:05:45   19445.9      1.48     452.3       0.0                          
    0:05:45   19444.9      1.48     452.3       0.0                          
    0:05:45   19444.9      1.48     452.3       0.0                          
    0:05:45   19444.9      1.48     452.3       0.0                          
    0:05:45   19444.9      1.48     452.3       0.0                          
    0:05:45   19444.9      1.48     452.3       0.0                          
    0:05:45   19444.9      1.48     452.3       0.0                          
    0:05:47   19463.2      1.47     451.9       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:05:50   19469.9      1.47     451.7       0.0                          
    0:05:51   19472.0      1.46     451.5       0.0                          
    0:05:53   19475.5      1.46     451.4       0.0                          
    0:05:55   19478.1      1.46     451.4       0.0                          
    0:05:57   19490.9      1.46     451.1       0.0                          
    0:05:59   19498.9      1.46     450.9       0.0                          
    0:06:01   19502.3      1.46     450.7       0.0                          
    0:06:03   19505.0      1.46     450.4       0.0                          
    0:06:04   19504.2      1.46     450.3       0.0                          
    0:06:06   19517.8      1.46     450.0       0.0 DP/reg_pipe13/Q_reg[20]/D
    0:06:08   19528.9      1.46     449.9       0.0 DP/reg_ret0/Q_reg[18]/D  
    0:06:10   19551.3      1.46     449.9       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:06:12   19563.0      1.45     449.8       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:06:14   19571.2      1.45     449.7       0.0 DP/reg_pipe13/Q_reg[20]/D
    0:06:16   19580.5      1.45     449.6       0.0 DP/reg_pipe13/Q_reg[20]/D
    0:06:18   19586.1      1.45     449.5       0.0 DP/reg_pipe10/Q_reg[18]/D
    0:06:20   19586.9      1.45     449.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U13993 (CLKBUF_X1)
	U13994 (CLKBUF_X1)
	U13995 (CLKBUF_X1)
	U13996 (CLKBUF_X1)
	U13997 (CLKBUF_X1)
	U13998 (CLKBUF_X1)
	U13999 (CLKBUF_X1)
	U14000 (CLKBUF_X1)
	U14001 (CLKBUF_X1)
	U14002 (CLKBUF_X1)
	U14003 (CLKBUF_X1)
	U14004 (CLKBUF_X1)
	U14005 (CLKBUF_X1)
	U14006 (CLKBUF_X1)
	U14007 (CLKBUF_X1)
	U14008 (CLKBUF_X1)
	U14009 (CLKBUF_X1)
	U14010 (CLKBUF_X1)
	U14011 (CLKBUF_X1)
	U14012 (CLKBUF_X1)
	U14013 (CLKBUF_X1)
	U14014 (CLKBUF_X1)
	U14015 (CLKBUF_X1)
	U14016 (CLKBUF_X1)
	U14017 (CLKBUF_X1)
	U14018 (CLKBUF_X1)
	U14019 (CLKBUF_X1)
	U13272 (BUF_X1)
	U14020 (CLKBUF_X1)
	U13277 (BUF_X1)
	U13276 (BUF_X1)
	U13275 (BUF_X1)
	U13274 (BUF_X1)
	U13273 (BUF_X1)
	U13271 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.15
  Critical path length = 1.15
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   20489.7      1.45     702.4     554.2                          
    0:00:10   20513.7      1.32     681.4     555.8 DP/MULT_cr1sw1/add_3681/CLOCK_r_REG240_S21/D
    0:00:13   20537.9      1.30     679.5     556.5 DP/MULT_cr1sw1/add_3681/CLOCK_r_REG240_S21/D
    0:00:15   20544.8      1.30     678.3     556.5 DP/MULT_cr0sw0/add_3681/CLOCK_r_REG385_S57/D
    0:00:17   20571.1      1.29     678.0     556.5 DP/MULT_cr0sw0/add_3681/CLOCK_r_REG385_S57/D
    0:00:20   20588.4      1.29     678.0     556.5 DP/MULT_cr1sw1/add_3681/CLOCK_r_REG240_S21/D
    0:00:22   20613.7      1.28     678.0     557.1 DP/reg_out/Q_reg[10]/D   
    0:00:24   20633.9      1.28     677.6     557.1 DP/MULT_cr0sw0/add_3681/CLOCK_r_REG294_S32/D
    0:00:27   20635.7      1.28     676.4     556.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27   20635.7      1.28     676.4     556.2                          
    0:00:30   20647.2      1.28     675.9       0.0                          
    0:00:32   20651.7      1.28     675.3       0.0                          
    0:00:34   20655.2      1.28     673.8       0.0                          
    0:00:36   20658.1      1.28     673.2       0.0                          
    0:00:38   20661.0      1.28     672.7       0.0                          
    0:00:39   20661.3      1.28     672.4       0.0                          
    0:00:41   20666.3      1.28     671.8       0.0                          
    0:00:43   20672.7      1.28     671.0       0.0                          
    0:00:45   20676.2      1.28     670.3       0.0                          
    0:00:47   20672.2      1.28     669.4       0.0                          
    0:00:49   20681.5      1.28     668.8       0.0                          
    0:00:51   20691.6      1.28     668.2       0.0                          
    0:00:53   20703.3      1.28     667.8       0.0                          
    0:00:55   20703.6      1.28     667.4       0.0                          
    0:00:57   20715.5      1.28     666.9       0.0                          
    0:00:58   20718.5      1.28     666.4       0.0                          
    0:01:00   20720.6      1.28     665.9       0.0                          
    0:01:02   20731.2      1.28     665.6       0.0                          
    0:01:04   20737.6      1.28     665.2       0.0                          
    0:01:06   20743.7      1.28     664.9       0.0                          
    0:01:08   20759.7      1.27     664.8       0.0                          
    0:01:10   20766.4      1.27     664.6       0.0                          
    0:01:12   20773.5      1.27     664.2       0.0                          
    0:01:14   20777.8      1.27     664.0       0.0                          
    0:01:16   20779.1      1.27     663.6       0.0                          
    0:01:18   20784.7      1.27     662.8       0.0                          
    0:01:20   20781.0      1.27     662.6       0.0                          
    0:01:22   20786.3      1.27     662.5       0.0                          
    0:01:24   20793.8      1.27     662.2       0.0                          
    0:01:26   20794.0      1.27     662.0       0.0                          
    0:01:28   20793.0      1.27     661.8       0.0                          
    0:01:29   20797.5      1.27     661.5       0.0                          
    0:01:31   20803.6      1.27     661.4       0.0                          
    0:01:33   20802.0      1.27     661.2       0.0                          
    0:01:34   20807.6      1.27     661.1       0.0                          
    0:01:36   20813.4      1.27     661.0       0.0                          
    0:01:38   20821.2      1.27     660.9       0.0 DP/MULT_cp1p1/add_3681/CLOCK_r_REG170_S6/D
    0:01:40   20840.3      1.27     660.9       0.0 DP/MULT_cr1sw1/add_3681/CLOCK_r_REG240_S21/D
    0:01:43   20867.7      1.26     660.6       0.0 DP/MULT_cp1p1/add_3681/CLOCK_r_REG17_S3/D
    0:01:46   20894.6      1.26     661.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C90DrightA0_iir_filter_area.txt

sent 30 bytes  received 443 bytes  315.33 bytes/sec
total size is 670  speedup is 1.42
receiving incremental file list
C90DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,023 bytes  2,106.00 bytes/sec
total size is 4,035  speedup is 3.83
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C90DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C90DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,891 bytes  317,280.67 bytes/sec
total size is 1,149,700  speedup is 2.42
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C90DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62
sending incremental file list
mbeDadda_mult.vhd

sent 793 bytes  received 766 bytes  3,118.00 bytes/sec
total size is 84,747  speedup is 54.36
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 867 bytes  received 772 bytes  3,278.00 bytes/sec
total size is 85,255  speedup is 52.02

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 234 instances of design 'halfAdder'.
  Uniquified 63 instances of design 'approx_comp_4to2'.
  Uniquified 105 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (454 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 77 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32    3358.2      1.52      81.4       0.0                          
    0:00:33    2778.6      1.52      81.4       0.0                          
    0:00:34    2777.0      1.52      81.2       0.0                          
    0:00:34    2777.0      1.52      81.2       0.0                          
    0:00:34    2777.0      1.52      81.2       0.0                          
    0:00:34    2777.0      1.52      81.2       0.0                          
    0:00:34    2777.0      1.52      81.2       0.0                          
    0:00:34    2777.0      1.52      81.2       0.0                          
    0:00:34    2777.0      1.52      81.2       0.0                          
    0:00:34    2777.0      1.52      81.2       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34    2777.0      1.52      81.2       0.0                          
    0:00:36    2798.6      1.47      80.3       0.0 p_reg_out/Q_reg[8]/D     
    0:00:38    2818.3      1.45      79.9       0.0 p_reg_out/Q_reg[8]/D     
    0:00:41    2826.5      1.44      79.7       0.0 p_reg_out/Q_reg[8]/D     
    0:00:43    2839.3      1.43      79.5       0.0 p_reg_out/Q_reg[22]/D    
    0:00:45    2851.0      1.43      79.4       0.0 p_reg_out/Q_reg[8]/D     
    0:00:46    2858.2      1.43      79.4       0.0                          
    0:00:47    2863.0      1.43      79.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    2863.0      1.43      79.2       0.0                          
    0:00:47    2863.0      1.43      79.2       0.0                          
    0:00:47    2832.4      1.43      79.2       0.0                          
    0:00:47    2824.4      1.43      79.2       0.0                          
    0:00:47    2822.3      1.43      79.2       0.0                          
    0:00:47    2821.7      1.43      79.2       0.0                          
    0:00:47    2821.7      1.43      79.2       0.0                          
    0:00:47    2821.7      1.43      79.2       0.0                          
    0:00:47    2821.7      1.43      79.2       0.0                          
    0:00:47    2819.1      1.43      79.2       0.0                          
    0:00:47    2819.1      1.43      79.2       0.0                          
    0:00:47    2819.1      1.43      79.2       0.0                          
    0:00:47    2819.1      1.43      79.2       0.0                          
    0:00:47    2819.1      1.43      79.2       0.0                          
    0:00:47    2819.1      1.43      79.2       0.0                          
    0:00:49    2829.4      1.42      79.1       0.0 p_reg_out/Q_reg[8]/D     
    0:00:51    2818.8      1.42      79.1       0.0                          
    0:00:52    2827.8      1.42      79.1       0.0 p_reg_out/Q_reg[8]/D     
    0:00:53    2829.2      1.42      79.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C100DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  980.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C100DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,058 bytes  2,176.00 bytes/sec
total size is 4,139  speedup is 3.80
receiving incremental file list
C100DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 155 bytes  370.00 bytes/sec
total size is 50  speedup is 0.27
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C100DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 158 bytes  110.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C100DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 158 bytes  376.00 bytes/sec
total size is 50  speedup is 0.27
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.approx_comp_4to2(structure)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 9830504 bytes of memory
#          Process time 267.24 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'approx_comp_4to2'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 1404 instances of design 'halfAdder'.
  Uniquified 378 instances of design 'approx_comp_4to2'.
  Uniquified 630 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2732 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 463 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:40   23933.9      1.61     495.4       6.7                          
    0:03:52   18119.1      1.67     475.1       6.7                          
    0:03:55   18088.0      1.65     472.8       2.0                          
    0:03:55   18089.6      1.62     472.7       2.0                          
    0:03:56   18092.8      1.61     472.0       2.0                          
    0:03:56   18091.2      1.61     472.0       2.0                          
    0:03:57   18092.8      1.61     472.0       2.0                          
    0:03:57   18091.2      1.61     472.0       2.0                          
    0:03:58   18092.8      1.61     472.0       2.0                          
    0:03:58   18091.2      1.61     472.0       2.0                          
    0:03:59   18092.8      1.61     472.0       2.0                          
    0:03:59   18092.8      1.61     472.0       2.0                          
    0:03:59   18092.8      1.61     472.0       2.0                          
    0:03:59   18092.8      1.61     472.0       2.0                          
    0:04:00   18095.4      1.61     472.0       0.0                          
    0:04:00   18095.4      1.61     472.0       0.0                          
    0:04:00   18095.4      1.61     472.0       0.0                          
    0:04:00   18095.4      1.61     472.0       0.0                          
    0:04:04   18154.8      1.57     467.5       1.5                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:04   18154.8      1.57     467.5       1.5                          
    0:04:06   18194.4      1.55     466.0       9.4 DP/reg_pipe13/Q_reg[11]/D
    0:04:09   18234.3      1.54     464.3       6.0 DP/reg_ret1/Q_reg[22]/D  
    0:04:11   18246.5      1.53     463.4       6.0 DP/reg_pipe13/Q_reg[14]/D
    0:04:13   18271.3      1.53     462.2       6.0 DP/reg_ret0/Q_reg[22]/D  
    0:04:15   18278.7      1.52     461.3      12.6 DP/reg_pipe13/Q_reg[11]/D
    0:04:18   18312.0      1.51     460.2       9.4 DP/reg_ret0/Q_reg[17]/D  
    0:04:20   18330.9      1.51     459.9       9.4 DP/reg_pipe12/Q_reg[17]/D
    0:04:22   18337.0      1.51     459.5       9.4 DP/reg_ret1/Q_reg[21]/D  
    0:04:24   18348.1      1.50     459.0       9.4 DP/reg_ret0/Q_reg[17]/D  
    0:04:26   18365.7      1.50     458.8       9.4 DP/reg_pipe10/Q_reg[23]/D
    0:04:28   18375.3      1.50     458.5       9.4 DP/reg_ret1/Q_reg[22]/D  
    0:04:30   18396.3      1.49     458.2       9.4 DP/reg_ret1/Q_reg[22]/D  
    0:04:32   18414.6      1.49     457.8       9.4 DP/reg_pipe13/Q_reg[21]/D
    0:04:34   18428.2      1.49     457.5       9.4 DP/reg_ret0/Q_reg[22]/D  
    0:04:37   18415.7      1.49     457.6       9.4                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:37   18415.7      1.49     457.6       9.4                          
    0:04:38   18423.4      1.49     457.4       0.0                          
    0:04:40   18422.1      1.49     457.3       0.0                          
    0:04:42   18423.4      1.49     456.9       0.0                          
    0:04:43   18444.4      1.49     456.5       0.0                          
    0:04:45   18454.0      1.49     456.2       0.0                          
    0:04:47   18455.6      1.49     456.0       0.0                          
    0:04:48   18461.2      1.49     455.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:48   18461.2      1.49     455.2       0.0                          
    0:04:48   18461.2      1.49     455.2       0.0                          
    0:04:50   18234.0      1.49     455.0       0.0                          
    0:04:51   18183.5      1.49     454.9       0.0                          
    0:04:52   18173.9      1.49     454.8       0.0                          
    0:04:52   18171.5      1.49     454.8       0.0                          
    0:04:52   18171.0      1.49     454.8       0.0                          
    0:04:52   18171.0      1.49     454.8       0.0                          
    0:04:53   18172.1      1.49     454.8       0.0                          
    0:04:53   18146.5      1.49     454.8       0.0                          
    0:04:53   18145.2      1.49     454.8       0.0                          
    0:04:53   18145.2      1.49     454.8       0.0                          
    0:04:53   18145.2      1.49     454.8       0.0                          
    0:04:53   18145.2      1.49     454.8       0.0                          
    0:04:53   18145.2      1.49     454.8       0.0                          
    0:04:53   18145.2      1.49     454.8       0.0                          
    0:04:55   18158.5      1.48     454.4       0.0 DP/reg_pipe13/Q_reg[11]/D
    0:04:57   18148.1      1.48     454.4       0.0                          
    0:04:59   18165.7      1.48     454.1       0.0                          
    0:05:00   18173.9      1.48     453.9       0.0                          
    0:05:02   18181.4      1.48     453.4       0.0                          
    0:05:04   18188.5      1.48     453.2       0.0                          
    0:05:06   18197.3      1.48     453.0       0.0                          
    0:05:07   18194.7      1.48     452.8       0.0                          
    0:05:09   18196.0      1.48     452.6       0.0                          
    0:05:11   18198.4      1.48     452.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U12961 (CLKBUF_X1)
	U12962 (CLKBUF_X1)
	U12963 (CLKBUF_X1)
	U12964 (CLKBUF_X1)
	U12965 (CLKBUF_X1)
	U12966 (CLKBUF_X1)
	U12967 (CLKBUF_X1)
	U12968 (CLKBUF_X1)
	U12969 (CLKBUF_X1)
	U12970 (CLKBUF_X1)
	U12971 (CLKBUF_X1)
	U12972 (CLKBUF_X1)
	U12973 (CLKBUF_X1)
	U12974 (CLKBUF_X1)
	U12975 (CLKBUF_X1)
	U12976 (CLKBUF_X1)
	U12977 (CLKBUF_X1)
	U12978 (CLKBUF_X1)
	U12979 (CLKBUF_X1)
	U12980 (CLKBUF_X1)
	U12981 (CLKBUF_X1)
	U12982 (CLKBUF_X1)
	U12983 (CLKBUF_X1)
	U12984 (CLKBUF_X1)
	U12985 (CLKBUF_X1)
	U12986 (CLKBUF_X1)
	U12987 (CLKBUF_X1)
	U12988 (CLKBUF_X1)
	U12989 (CLKBUF_X1)
	U12990 (CLKBUF_X1)
	U12991 (CLKBUF_X1)
	U12992 (CLKBUF_X1)
	U12993 (CLKBUF_X1)
	U12994 (CLKBUF_X1)
	U12995 (CLKBUF_X1)
	U12996 (CLKBUF_X1)
	U12997 (CLKBUF_X1)
	U12998 (CLKBUF_X1)
	U12999 (CLKBUF_X1)
	U13000 (CLKBUF_X1)
	U13001 (CLKBUF_X1)
	U11309 (BUF_X1)
	U11308 (BUF_X1)
	U11307 (BUF_X1)
	U11306 (BUF_X1)
	U11305 (BUF_X1)
	U11304 (BUF_X1)
	U11303 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.14
  Critical path length = 1.14
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_13'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_14'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   19099.9      1.46     681.5     559.4                          
    0:00:10   19113.7      1.34     671.6     561.0 DP/MULT_cr1sw1/add_3633/CLOCK_r_REG487_S19/D
    0:00:13   19142.7      1.32     668.2     561.0 DP/MULT_b0p0/add_3633/CLOCK_r_REG124_S6/SE
    0:00:15   19158.7      1.30     666.1     562.4 DP/reg_out/Q_reg[0]/D    
    0:00:18   19183.1      1.29     665.5     562.4 DP/MULT_cp2p2/add_3633/CLOCK_r_REG12_S5/D
    0:00:20   19203.3      1.29     665.0     563.1 DP/MULT_cr1sw1/add_3633/CLOCK_r_REG487_S19/D
    0:00:22   19214.2      1.29     664.4     563.1 DP/MULT_cr0sw0/add_3633/CLOCK_r_REG404_S61/D
    0:00:26   19223.6      1.29     662.7     562.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26   19223.6      1.29     662.7     562.2                          
    0:00:28   19249.9      1.28     662.3       0.0                          
    0:00:31   19275.4      1.28     661.8       0.0                          
    0:00:33   19296.2      1.28     661.5       0.0                          
    0:00:35   19302.3      1.28     661.2       0.0                          
    0:00:37   19311.9      1.28     660.7       0.0                          
    0:00:39   19319.8      1.28     660.2       0.0                          
    0:00:41   19331.0      1.28     658.8       0.0                          
    0:00:43   19348.8      1.28     657.7       0.0                          
    0:00:46   19351.8      1.28     656.7       0.0                          
    0:00:47   19360.3      1.28     656.1       0.0                          
    0:00:49   19369.3      1.28     654.2       0.0                          
    0:00:51   19379.7      1.28     653.6       0.0                          
    0:00:53   19387.4      1.28     653.0       0.0                          
    0:00:54   19401.2      1.28     652.6       0.0                          
    0:00:56   19402.3      1.28     651.9       0.0                          
    0:00:58   19400.4      1.28     651.5       0.0                          
    0:00:59   19408.7      1.28     651.1       0.0                          
    0:01:01   19422.8      1.28     649.7       0.0                          
    0:01:03   19439.0      1.27     649.1       0.0                          
    0:01:05   19466.7      1.27     649.6       0.0                          
    0:01:07   19468.3      1.27     649.3       0.0                          
    0:01:09   19475.5      1.27     649.1       0.0                          
    0:01:11   19486.4      1.27     648.4       0.0                          
    0:01:13   19490.6      1.27     647.9       0.0                          
    0:01:14   19495.7      1.27     647.6       0.0                          
    0:01:16   19498.6      1.27     647.0       0.0                          
    0:01:18   19507.1      1.27     646.6       0.0                          
    0:01:20   19514.6      1.27     646.1       0.0                          
    0:01:21   19521.2      1.27     645.7       0.0                          
    0:01:23   19526.5      1.27     645.4       0.0                          
    0:01:25   19526.8      1.27     645.4       0.0                          
    0:01:27   19523.1      1.27     645.3       0.0                          
    0:01:29   19522.8      1.27     645.1       0.0                          
    0:01:30   19534.5      1.27     645.0       0.0                          
    0:01:32   19541.7      1.27     644.8       0.0 DP/reg_out/Q_reg[10]/D   
    0:01:34   19551.5      1.26     645.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C100DrightA0_iir_filter_area.txt

sent 30 bytes  received 446 bytes  952.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C100DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,021 bytes  700.67 bytes/sec
total size is 3,999  speedup is 3.80
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C100DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 147 bytes  310.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C100DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 476,051 bytes  317,387.33 bytes/sec
total size is 1,149,230  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C100DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 147 bytes  310.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,418,388 bytes  received 34 bytes  102,911.57 bytes/sec
total size is 12,500,002  speedup is 5.17
sending incremental file list
filterSamples.txt

sent 503,090 bytes  received 34 bytes  91,477.09 bytes/sec
total size is 1,239,468  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,500,002  speedup is 164,473.71
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,468  speedup is 15,890.62

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 100. The binding is begun from right



oooooooooooooohhfcccccccccfchhoooooooooooooooo
oooooooooooooohhfcccccccccfchhoooooooooooooo o
  oooooooooooooofcccccccccfcoooooooooooooo o  
    ooooooooooooocccccccccocoooooooooooo o    
      oooooooooooohffffchhoooooooooooo o      
        oooooooooohffffchhoooooooooo o        
          oooooooooffffcoooooooooo o          
            ooooooooooocoooooooo o            
              oooooooooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohhfcccccccccccccccccccccfchhoooooooooo
oooooooohhfcccccccccccccccccccccfchhoooooooo o
  oooooooofcccccccccccccccccccccfcoooooooo o  
    ooooooocccccccccccccccccccccocoooooo o    
      oooooohfffffffffffffffffhhoooooo o      
        oooohfffffffffffffffffhhoooo o        
          ooofffffffffffffffffoooo o          
            oooooooooooooooooooo o            
             ooooooooooooooooo o              




oooohhfcccccccccccccccccccccccccccccfchhoooooo
oooohhfcccccccccccccccccccccccccccccfchhoooo o
  oooofcccccccccccccccccccccccccccccfcoooo o  
    ooocccccccccccccccccccccccccccccocoo o    
      oooooooooooooooooooooooooooooooo o      
       ooooooooooooooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohhfcccccccccfchhoooooooooooooooo
oooooooooooooohhfcccccccccfchhoooooooooooooo o
  oooooooooooooofcccccccccfcoooooooooooooo o  
    ooooooooooooocccccccccocoooooooooooo o    
      oooooooooooohffffchhoooooooooooo o      
        oooooooooohffffchhoooooooooo o        
          oooooooooffffcoooooooooo o          
            ooooooooooocoooooooo o            
              oooooooooooooooo o              
                oooooooooooo o                
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohhfcccccccccccccccccccccfchhoooooooooo
oooooooohhfcccccccccccccccccccccfchhoooooooo o
  oooooooofcccccccccccccccccccccfcoooooooo o  
    ooooooocccccccccccccccccccccocoooooo o    
      oooooohfffffffffffffffffhhoooooo o      
        oooohfffffffffffffffffhhoooo o        
          ooofffffffffffffffffoooo o          
            oooooooooooooooooooo o            
             ooooooooooooooooo o              




oooohhfcccccccccccccccccccccccccccccfchhoooooo
oooohhfcccccccccccccccccccccccccccccfchhoooo o
  oooofcccccccccccccccccccccccccccccfcoooo o  
    ooocccccccccccccccccccccccccccccocoo o    
      oooooooooooooooooooooooooooooooo o      
       ooooooooooooooooooooooooooooo o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

The hard part has been over, relax. It's time to analyze the results.

Exit request sent.

Close connection.
