$date
	Sat Oct 22 21:06:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#161244
b11010 !
1"
#161246
b11010 &
b11010 %
1$
#161247
0"
#161250
b1101 &
b1101 %
#161254
b101000 &
b101000 %
#161258
b10100 &
b10100 %
#161262
b1010 &
b1010 %
#161266
b101 &
b101 %
#161270
b10000 &
b10000 %
#161274
b1000 &
b1000 %
#161278
b100 &
b100 %
#161282
b10 &
b10 %
#161286
b1 &
1#
b1 %
#161290
b0 &
b0 %
0#
0$
#1186995
b11000 !
1"
#1186998
b11000 &
b11000 %
1$
#1186999
0"
#1187002
b1100 &
b1100 %
#1187006
b110 &
b110 %
#1187010
b11 &
b11 %
#1187014
b1010 &
b1010 %
#1187018
b101 &
b101 %
#1187022
b10000 &
b10000 %
#1187026
b1000 &
b1000 %
#1187030
b100 &
b100 %
#1187034
b10 &
b10 %
#1187038
b1 &
1#
b1 %
#1187042
b0 &
b0 %
0#
0$
#2096827
b10111 !
1"
#2096830
b10111 &
b10111 %
1$
#2096831
0"
#2096834
b1000110 &
b1000110 %
#2096838
b100011 &
b100011 %
#2096842
b1101010 &
b1101010 %
#2096846
b110101 &
b110101 %
#2096850
b10100000 &
b10100000 %
#2096854
b1010000 &
b1010000 %
#2096858
b101000 &
b101000 %
#2096862
b10100 &
b10100 %
#2096866
b1010 &
b1010 %
#2096870
b101 &
b101 %
#2096874
b10000 &
b10000 %
#2096878
b1000 &
b1000 %
#2096882
b100 &
b100 %
#2096886
b10 &
b10 %
#2096890
b1 &
b1 %
1#
#2096894
b0 &
0#
b0 %
0$
#4500012
