
5. Printing statistics.

=== $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0 ===

   Number of wires:                101
   Number of wire bits:            365
   Number of public wires:          51
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_3                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore      2

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff_1                          2
     $dffe_16                        2
     $dffe_5                         1
     $eq_5                           6
     $mux_1                          1
     $pmux_8                         1
     td_fused_top_ap_hcmp_0_no_dsp_16      1

=== $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_1                          3

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hmul_3_max_dsp_16      1

=== $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0 ===

   Number of wires:                101
   Number of wire bits:            373
   Number of public wires:          51
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_4                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore      2

=== $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1 ===

   Number of wires:                 24
   Number of wire bits:            384
   Number of public wires:          24
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_16                         3

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_16                         3

=== $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore      1

=== $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0 ===

   Number of wires:                101
   Number of wire bits:            381
   Number of public wires:          51
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_5                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore      2

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux_25                         1
     $mux_33                         1
     $mux_36                         1
     $mux_38                         2
     $mux_39                         1
     $mux_40                         1
     $mux_41                         1
     $mux_48                         1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq_2                           3
     $logic_not_2                    1
     $mux_11                         1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq_2                           6
     $logic_not_2                    2
     $pmux_1                         2
     $pmux_13                        1
     $pmux_2                         1
     $pmux_4                         3
     $pmux_5                         1
     $reduce_or_2                    4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_21                         1
     $mux_23                         1
     $mux_32                         1
     $mux_41                         1
     $mux_48                         1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub_32                         2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== td_fused_top_Block_entry_proc_proc ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc491 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc492 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc493 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPAddSub                        1

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not_1                          1
     FPAddSub                        1

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16 ===

   Number of wires:               1057
   Number of wire bits:           4628
   Number of public wires:         828
   Number of public wire bits:    4399
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                423
     $and_1                        190
     $not_1                         79
     $or_1                          32
     $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0      4
     $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0      4
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec      5
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0      4
     $reduce_or_2                    9
     $sdff_1                        32
     td_fused_top_Block_entry_proc_proc      1
     td_fused_top_Block_entry_proc_proc491      1
     td_fused_top_Block_entry_proc_proc492      1
     td_fused_top_Block_entry_proc_proc493      1
     td_fused_top_fifo_w14_d10_S      1
     td_fused_top_fifo_w16_d2_S     30
     td_fused_top_fifo_w1_d10_S      2
     td_fused_top_fifo_w2_d2_S       1
     td_fused_top_fifo_w4_d2_S       1
     td_fused_top_fifo_w4_d9_S       1
     td_fused_top_fifo_w7_d10_S      1
     td_fused_top_start_for_tdf1_readFilters18_U0      1
     td_fused_top_tdf1_accum_1       4
     td_fused_top_tdf1_accum_2       4
     td_fused_top_tdf1_accum_3       1
     td_fused_top_tdf1_accum_3_1      1
     td_fused_top_tdf1_accum_3_2      1
     td_fused_top_tdf1_accum_3_3      1
     td_fused_top_tdf1_accum_4       1
     td_fused_top_tdf1_accum_4_1      1
     td_fused_top_tdf1_accum_4_2      1
     td_fused_top_tdf1_accum_4_3      1
     td_fused_top_tdf1_adjust        1
     td_fused_top_tdf1_dot_product      1
     td_fused_top_tdf1_get_next_ijk      1
     td_fused_top_tdf1_poolOutputs      1
     td_fused_top_tdf1_readFilters18      1
     td_fused_top_tdf1_readInputs19      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             61
   Number of public wires:          10
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            164
   Number of public wires:           9
   Number of public wire bits:      60
   Number of memories:               1
   Number of memory bits:          224
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_4                          2

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             59
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            160
   Number of public wires:           9
   Number of public wire bits:      58
   Number of memories:               1
   Number of memory bits:          112
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_3                          2

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore ===

   Number of wires:                 12
   Number of wire bits:             82
   Number of public wires:          12
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            265
   Number of public wires:          11
   Number of public wire bits:      81
   Number of memories:               1
   Number of memory bits:          864
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_6                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             63
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            168
   Number of public wires:           9
   Number of public wire bits:      62
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_5                          2

=== td_fused_top_fifo_w14_d10_S ===

   Number of wires:                 46
   Number of wire bits:            183
   Number of public wires:          17
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w14_d10_S_shiftReg      1

=== td_fused_top_fifo_w14_d10_S_shiftReg ===

   Number of wires:                 24
   Number of wire bits:            183
   Number of public wires:          15
   Number of public wire bits:     174
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe_14                       10
     $eq_4                           8
     $logic_not_4                    1
     $pmux_14                        1

=== td_fused_top_fifo_w16_d2_S ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w16_d2_S_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        2
     $not_1                          1
     $pmux_16                        1

=== td_fused_top_fifo_w1_d10_S ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w1_d10_S_shiftReg      1

=== td_fused_top_fifo_w1_d10_S_shiftReg ===

   Number of wires:                 24
   Number of wire bits:             27
   Number of public wires:          15
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe_1                        10
     $eq_4                           8
     $logic_not_4                    1
     $pmux_1                         1

=== td_fused_top_fifo_w2_d2_S ===

   Number of wires:                 45
   Number of wire bits:            116
   Number of public wires:          17
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w2_d2_S_shiftReg      1

=== td_fused_top_fifo_w2_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_2                         2
     $not_1                          1
     $pmux_2                         1

=== td_fused_top_fifo_w4_d2_S ===

   Number of wires:                 45
   Number of wire bits:            124
   Number of public wires:          17
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w4_d2_S_shiftReg      1

=== td_fused_top_fifo_w4_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_4                         2
     $not_1                          1
     $pmux_4                         1

=== td_fused_top_fifo_w4_d9_S ===

   Number of wires:                 46
   Number of wire bits:            143
   Number of public wires:          17
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w4_d9_S_shiftReg      1

=== td_fused_top_fifo_w4_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             58
   Number of public wires:          14
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe_4                         9
     $eq_4                           7
     $logic_not_4                    1
     $pmux_4                         1

=== td_fused_top_fifo_w7_d10_S ===

   Number of wires:                 46
   Number of wire bits:            155
   Number of public wires:          17
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w7_d10_S_shiftReg      1

=== td_fused_top_fifo_w7_d10_S_shiftReg ===

   Number of wires:                 24
   Number of wire bits:             99
   Number of public wires:          15
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe_7                        10
     $eq_4                           8
     $logic_not_4                    1
     $pmux_7                         1

=== td_fused_top_start_for_tdf1_readFilters18_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg      1

=== td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_1                         2
     $not_1                          1
     $pmux_1                         1

=== td_fused_top_tdf1_114 ===

   Number of wires:                180
   Number of wire bits:           1959
   Number of public wires:         154
   Number of public wire bits:    1831
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add_18                         2
     $and_1                         11
     $eq_18                          2
     $logic_not_18                   1
     $mux_1                          4
     $mux_18                         4
     $not_1                          3
     $or_1                           1
     $reduce_bool_2                  2
     $sdffe_18                       2
     td_fused_top_dataflow_in_loop_TOP_LOOP16      1

=== td_fused_top_tdf1_accum_1 ===

   Number of wires:                119
   Number of wire bits:            481
   Number of public wires:          85
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $add_4                          1
     $and_1                         12
     $dff_1                          8
     $dff_4                          8
     $dffe_1                         3
     $dffe_16                        2
     $dffe_4                         2
     $eq_3                           3
     $eq_4                           1
     $lt_5                           1
     $mux_1                         10
     $mux_3                          3
     $mux_4                          1
     $not_1                         10
     $or_1                           2
     $or_5                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdff_4                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf1_accum_2 ===

   Number of wires:                114
   Number of wire bits:            458
   Number of public wires:          83
   Number of public wire bits:     421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_3                          8
     $dffe_1                         2
     $dffe_16                        3
     $dffe_3                         2
     $eq_3                           4
     $mux_1                          9
     $mux_3                          4
     $not_1                          9
     $or_1                           2
     $or_4                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         2
     $sdffe_1                        1

=== td_fused_top_tdf1_accum_3 ===

   Number of wires:                132
   Number of wire bits:            503
   Number of public wires:          92
   Number of public wire bits:     455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_2                          8
     $dffe_1                         3
     $dffe_16                        6
     $dffe_2                         2
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           5
     $logic_not_2                    1
     $mux_1                         12
     $mux_3                          4
     $not_1                          9
     $or_1                           1
     $or_3                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf1_accum_3_1 ===

   Number of wires:                132
   Number of wire bits:            503
   Number of public wires:          92
   Number of public wire bits:     455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_2                          8
     $dffe_1                         3
     $dffe_16                        6
     $dffe_2                         2
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           5
     $logic_not_2                    1
     $mux_1                         12
     $mux_3                          4
     $not_1                          9
     $or_1                           1
     $or_3                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf1_accum_3_2 ===

   Number of wires:                132
   Number of wire bits:            503
   Number of public wires:          92
   Number of public wire bits:     455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_2                          8
     $dffe_1                         3
     $dffe_16                        6
     $dffe_2                         2
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           5
     $logic_not_2                    1
     $mux_1                         12
     $mux_3                          4
     $not_1                          9
     $or_1                           1
     $or_3                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf1_accum_3_3 ===

   Number of wires:                132
   Number of wire bits:            503
   Number of public wires:          92
   Number of public wire bits:     455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $add_3                          1
     $and_1                         11
     $dff_1                          8
     $dff_2                          8
     $dffe_1                         3
     $dffe_16                        6
     $dffe_2                         2
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           5
     $logic_not_2                    1
     $mux_1                         12
     $mux_3                          4
     $not_1                          9
     $or_1                           1
     $or_3                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf1_accum_4 ===

   Number of wires:                 68
   Number of wire bits:            323
   Number of public wires:          36
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and_1                          3
     $dffe_16                        2
     $eq_16                         16
     $mux_1                          5
     $mux_16                         6
     $not_1                          2
     $or_1                           8
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux_16                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        2

=== td_fused_top_tdf1_accum_4_1 ===

   Number of wires:                 68
   Number of wire bits:            323
   Number of public wires:          36
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and_1                          3
     $dffe_16                        2
     $eq_16                         16
     $mux_1                          5
     $mux_16                         6
     $not_1                          2
     $or_1                           8
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux_16                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        2

=== td_fused_top_tdf1_accum_4_2 ===

   Number of wires:                 68
   Number of wire bits:            323
   Number of public wires:          36
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and_1                          3
     $dffe_16                        2
     $eq_16                         16
     $mux_1                          5
     $mux_16                         6
     $not_1                          2
     $or_1                           8
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux_16                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        2

=== td_fused_top_tdf1_accum_4_3 ===

   Number of wires:                 68
   Number of wire bits:            323
   Number of public wires:          36
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and_1                          3
     $dffe_16                        2
     $eq_16                         16
     $mux_1                          5
     $mux_16                         6
     $not_1                          2
     $or_1                           8
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux_16                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        2

=== td_fused_top_tdf1_adjust ===

   Number of wires:                219
   Number of wire bits:           1102
   Number of public wires:         178
   Number of public wire bits:    1053
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $add_3                          1
     $and_1                          9
     $dff_1                         20
     $dff_16                        19
     $dff_2                         20
     $dffe_1                         2
     $dffe_16                       11
     $dffe_2                         3
     $dffe_3                         1
     $eq_2                           2
     $eq_3                           4
     $logic_not_2                    1
     $mux_1                         12
     $mux_16                         1
     $mux_3                          4
     $not_1                         11
     $or_1                           3
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        23
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf1_dot_product ===

   Number of wires:                211
   Number of wire bits:            947
   Number of public wires:         165
   Number of public wire bits:     877
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $add_2                          3
     $add_4                          1
     $add_5                          5
     $add_6                          1
     $and_1                         14
     $dff_1                          6
     $dff_5                          6
     $dffe_1                         4
     $dffe_16                        9
     $dffe_2                         6
     $dffe_3                         1
     $dffe_4                         1
     $dffe_5                         6
     $eq_2                           1
     $eq_3                           3
     $eq_4                           1
     $eq_5                           1
     $mux_1                         11
     $mux_2                         10
     $mux_3                          3
     $mux_4                          3
     $mux_5                          5
     $not_1                         11
     $or_1                           3
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
     $pmux_3                         1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         9
     $sdff_3                         1
     $sdffe_1                        1
     $sub_5                          7

=== td_fused_top_tdf1_get_next_ijk ===

   Number of wires:                111
   Number of wire bits:            379
   Number of public wires:          72
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_16                         7
     $add_2                          2
     $and_1                         14
     $eq_16                          3
     $eq_2                           4
     $logic_not_2                    1
     $mux_1                         15
     $not_1                         14
     $or_1                           8
     $or_2                           1
     $reduce_bool_2                  1
     $reduce_or_2                    3
     $sdff_1                         1
     $sdffce_16                      5
     $sdffce_2                       2
     $sdffe_1                        1

=== td_fused_top_tdf1_poolOutputs ===

   Number of wires:                109
   Number of wire bits:            447
   Number of public wires:          70
   Number of public wire bits:     396
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $and_1                          9
     $dffe_1                         1
     $dffe_14                        1
     $dffe_16                        4
     $dffe_4                         1
     $dffe_7                         1
     $eq_4                           4
     $mux_1                          7
     $mux_4                          4
     $not_1                         11
     $or_1                          10
     $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      4
     $pmux_4                         1
     $reduce_and_2                   4
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_4                         1
     $sdffe_1                        1
     td_fused_top_tdf1_writeOutputs_aligned      1

=== td_fused_top_tdf1_readFilters18 ===

   Number of wires:                182
   Number of wire bits:           1036
   Number of public wires:         130
   Number of public wire bits:     960
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     $add_2                          3
     $add_4                          1
     $add_5                          2
     $add_6                          2
     $add_62                         1
     $add_7                          1
     $and_1                         17
     $dff_1                          1
     $dffe_1                         3
     $dffe_2                         6
     $dffe_4                         1
     $dffe_5                         4
     $dffe_7                         1
     $eq_2                           1
     $eq_3                           3
     $eq_4                           1
     $eq_5                           1
     $mux_1                         13
     $mux_2                         10
     $mux_3                          3
     $mux_4                          3
     $mux_5                          2
     $not_1                         12
     $or_1                           4
     $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1      4
     $pmux_3                         1
     $reduce_bool_2                  3
     $reduce_or_2                    2
     $sdff_1                         4
     $sdff_3                         1
     $sdffe_1                        1
     $sub_5                          3
     $sub_62                         1
     $sub_7                          1

=== td_fused_top_tdf1_readInputs19 ===

   Number of wires:                269
   Number of wire bits:           2051
   Number of public wires:         209
   Number of public wire bits:    1967
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $add_16                         6
     $add_17                         2
     $add_18                         4
     $add_2                          3
     $add_3                          2
     $add_4                          1
     $add_5                          2
     $add_6                          1
     $add_8                          3
     $and_1                         19
     $and_64                         1
     $dff_1                         12
     $dff_2                          3
     $dffe_1                        10
     $dffe_16                        3
     $dffe_17                        2
     $dffe_2                         9
     $dffe_4                         1
     $dffe_5                         2
     $dffe_6                         1
     $dffe_64                        1
     $dffe_8                         3
     $eq_2                           1
     $eq_3                           3
     $eq_4                           1
     $eq_5                           1
     $gt_17                          1
     $gt_18                          4
     $gt_6                           1
     $mux_1                         21
     $mux_16                         6
     $mux_2                         10
     $mux_3                          3
     $mux_4                          3
     $mux_5                          2
     $mux_64                         1
     $mux_7                          2
     $mux_8                          4
     $not_1                         13
     $or_1                           9
     $or_6                           1
     $pmux_3                         1
     $reduce_bool_2                  3
     $reduce_or_2                    2
     $sdff_1                         5
     $sdff_3                         1
     $sdffe_1                        1
     $shr_64                         2
     $sub_16                         3
     $sub_5                          2
     $sub_7                          3
     $xor_7                          1

=== td_fused_top_tdf1_writeOutputs_aligned ===

   Number of wires:                 45
   Number of wire bits:            501
   Number of public wires:          38
   Number of public wire bits:     493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add_16                         2
     $and_1                          2
     $dffe_16                        1
     $eq_2                           2
     $mux_1                          3
     $mux_2                          1
     $not_1                          1
     $or_1                           1
     $pmux_2                         1
     $sdff_2                         1
     $sub_15                         1

=== design hierarchy ===

   td_fused_top_tdf1_114             1
     td_fused_top_dataflow_in_loop_TOP_LOOP16      1
       $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram      1
       $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram      1
       $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec      5
         td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore      1
           td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram      1
       $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram      1
       td_fused_top_Block_entry_proc_proc      1
       td_fused_top_Block_entry_proc_proc491      1
       td_fused_top_Block_entry_proc_proc492      1
       td_fused_top_Block_entry_proc_proc493      1
       td_fused_top_fifo_w14_d10_S      1
         td_fused_top_fifo_w14_d10_S_shiftReg      1
       td_fused_top_fifo_w16_d2_S     30
         td_fused_top_fifo_w16_d2_S_shiftReg      1
       td_fused_top_fifo_w1_d10_S      2
         td_fused_top_fifo_w1_d10_S_shiftReg      1
       td_fused_top_fifo_w2_d2_S      1
         td_fused_top_fifo_w2_d2_S_shiftReg      1
       td_fused_top_fifo_w4_d2_S      1
         td_fused_top_fifo_w4_d2_S_shiftReg      1
       td_fused_top_fifo_w4_d9_S      1
         td_fused_top_fifo_w4_d9_S_shiftReg      1
       td_fused_top_fifo_w7_d10_S      1
         td_fused_top_fifo_w7_d10_S_shiftReg      1
       td_fused_top_start_for_tdf1_readFilters18_U0      1
         td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg      1
       td_fused_top_tdf1_accum_1      4
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_2      4
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_3_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_3_2      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_3_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_4      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_4_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_4_2      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_accum_4_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_adjust      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf1_dot_product      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
       td_fused_top_tdf1_get_next_ijk      1
       td_fused_top_tdf1_poolOutputs      1
         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      4
           td_fused_top_ap_hcmp_0_no_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         td_fused_top_tdf1_writeOutputs_aligned      1
       td_fused_top_tdf1_readFilters18      1
         $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1      4
       td_fused_top_tdf1_readInputs19      1

   Number of wires:              15962
   Number of wire bits:          99259
   Number of public wires:       10550
   Number of public wire bits:   79055
   Number of memories:              29
   Number of memory bits:        10464
   Number of processes:              0
   Number of cells:               9776
     $add_1                         34
     $add_16                        15
     $add_17                        28
     $add_18                         6
     $add_2                         61
     $add_3                         11
     $add_32                       130
     $add_4                          7
     $add_5                         14
     $add_6                         66
     $add_62                         1
     $add_7                          1
     $add_8                          3
     $and_1                       1068
     $and_32                        76
     $and_64                         1
     $dff_1                        170
     $dff_16                        46
     $dff_2                         55
     $dff_3                         32
     $dff_4                         32
     $dff_5                          6
     $dffe_1                        74
     $dffe_14                       11
     $dffe_16                      341
     $dffe_17                        2
     $dffe_2                        34
     $dffe_3                        14
     $dffe_4                        23
     $dffe_5                        16
     $dffe_6                         1
     $dffe_64                        1
     $dffe_7                        12
     $dffe_8                         3
     $eq_16                         67
     $eq_18                          2
     $eq_2                         348
     $eq_3                          61
     $eq_32                         76
     $eq_4                          50
     $eq_5                          32
     $gt_17                          1
     $gt_18                          4
     $gt_6                           1
     $logic_and_1                  243
     $logic_not_1                  213
     $logic_not_18                   1
     $logic_not_2                  160
     $logic_not_32                  76
     $logic_not_4                    5
     $logic_not_5                    5
     $logic_or_1                    17
     $lt_15                         26
     $lt_5                           4
     $memrd                         58
     $memwr_v2                      34
     $mul_22                         5
     $mux_1                        799
     $mux_10                        83
     $mux_11                        36
     $mux_16                       241
     $mux_17                        52
     $mux_18                         4
     $mux_2                        131
     $mux_21                         5
     $mux_23                         5
     $mux_25                        26
     $mux_3                         89
     $mux_32                         5
     $mux_33                        26
     $mux_36                        26
     $mux_38                        52
     $mux_39                        26
     $mux_4                         54
     $mux_40                        26
     $mux_41                        31
     $mux_48                        31
     $mux_5                        441
     $mux_6                         77
     $mux_64                         1
     $mux_7                          2
     $mux_8                          4
     $ne_2                          38
     $not_1                        508
     $not_32                        52
     $or_1                         561
     $or_2                           1
     $or_3                           4
     $or_4                           4
     $or_5                           4
     $or_6                           1
     $pmux_1                       627
     $pmux_13                       26
     $pmux_14                        1
     $pmux_16                       34
     $pmux_2                        28
     $pmux_3                        16
     $pmux_4                        81
     $pmux_5                        26
     $pmux_7                         1
     $pmux_8                         4
     $reduce_and_2                  85
     $reduce_and_3                   5
     $reduce_and_4                  10
     $reduce_and_5                  88
     $reduce_bool_2                113
     $reduce_or_10                  62
     $reduce_or_17                  26
     $reduce_or_2                  264
     $reduce_or_3                   78
     $reduce_or_4                   26
     $reduce_or_5                   36
     $sdff_1                       239
     $sdff_16                       12
     $sdff_2                         1
     $sdff_3                        20
     $sdff_4                         5
     $sdffce_16                     13
     $sdffce_2                       2
     $sdffe_1                      186
     $sdffe_16                      24
     $sdffe_18                       2
     $sdffe_2                       50
     $sdffe_5                        5
     $shr_64                         2
     $sub_15                         1
     $sub_16                         3
     $sub_17                        26
     $sub_2                         50
     $sub_32                        10
     $sub_5                         17
     $sub_6                         26
     $sub_62                         1
     $sub_7                          4
     $xor_1                        109
     $xor_7                          1

