read_verilog ../top.v
proc
 sat -enable_undef  middle
