Coverage Report by instance with details

=================================================================================
=== Instance: /top/SPI_wrapperif
=== Design Unit: work.SPI_wrapper_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/SPI_wrapperif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                          MISO_ref           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /top/DUT/RAM_instance
=== Design Unit: work.RAM_
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /top/DUT/RAM_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.sv
------------------------------------IF Branch------------------------------------
    14                                       711     Count coming in to IF
    14              1                         18         if (~rst_n) begin
    20              1                        693         else  begin                                         
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    21                                       693     Count coming in to IF
    21              1                        149             if (rx_valid) begin
                                             544     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    22                                       149     Count coming in to CASE
    23              1                         42                     2'b00 : Wr_Addr <= din[7:0];
    24              1                         47                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    25              1                         43                     2'b10 : Rd_Addr <= din[7:0];
    26              1                         17                     2'b11 : dout <= MEM[Rd_Addr];//edit
    27              1                    ***0***                     default : dout <= 0;
Branch totals: 4 hits of 5 branches = 80.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         2         1    66.66%

================================Expression Details================================

Expression Coverage for instance /top/DUT/RAM_instance --

  File RAM.sv
----------------Focused Expression View-----------------
Line       29 Item    1  ((din[9] && din[8]) && rx_valid)
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      din[9]         Y
      din[8]         Y
    rx_valid         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  din[9]_0              -                             
  Row   2:          1  din[9]_1              (rx_valid && din[8])          
  Row   3:          1  din[8]_0              din[9]                        
  Row   4:          1  din[8]_1              (rx_valid && din[9])          
  Row   5:    ***0***  rx_valid_0            (din[9] && din[8])            
  Row   6:          1  rx_valid_1            (din[9] && din[8])            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11        10         1    90.90%

================================Statement Details================================

Statement Coverage for instance /top/DUT/RAM_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.sv
    1                                                module RAM_ (din,clk,rst_n,rx_valid,dout,tx_valid);
    2                                                
    3                                                input      [9:0] din;
    4                                                input            clk, rst_n, rx_valid;
    5                                                
    6                                                output reg [7:0] dout;
    7                                                output reg       tx_valid;
    8                                                
    9                                                reg [7:0] MEM [255:0];
    10                                               
    11                                               reg [7:0] Rd_Addr, Wr_Addr;
    12                                               
    13              1                        711     always @(posedge clk) begin
    14                                                   if (~rst_n) begin
    15              1                         18             dout <= 0;
    16              1                         18             tx_valid <= 0;
    17              1                         18             Rd_Addr <= 0;
    18              1                         18             Wr_Addr <= 0;
    19                                                   end
    20                                                   else  begin                                         
    21                                                       if (rx_valid) begin
    22                                                           case (din[9:8])
    23              1                         42                     2'b00 : Wr_Addr <= din[7:0];
    24              1                         47                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    25              1                         43                     2'b10 : Rd_Addr <= din[7:0];
    26              1                         17                     2'b11 : dout <= MEM[Rd_Addr];//edit
    27              1                    ***0***                     default : dout <= 0;
    28                                                           endcase
    29              1                        149                 tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;//edit

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/RAM_instance --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      Rd_Addr[7-0]           1           1      100.00 
                                      Wr_Addr[7-0]           1           1      100.00 
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top/DUT/SLAVE_instance
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                       8         8         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/SLAVE_instance/assert__2
                     SPI_slave.sv(154)                  0          1
/top/DUT/SLAVE_instance/assert__1
                     SPI_slave.sv(149)                  0          1
/top/DUT/SLAVE_instance/assert__0
                     SPI_slave.sv(144)                  0          1
/top/DUT/SLAVE_instance/assert_rst_a
                     SPI_slave.sv(138)                  0          1
/top/DUT/SLAVE_instance/write_add_a
                     SPI_slave.sv(164)                  0          1
/top/DUT/SLAVE_instance/write_data_a
                     SPI_slave.sv(173)                  0          1
/top/DUT/SLAVE_instance/read_add_a
                     SPI_slave.sv(182)                  0          1
/top/DUT/SLAVE_instance/read_data_a
                     SPI_slave.sv(190)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        38         2    95.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/SLAVE_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    20                                       415     Count coming in to IF
    20              1                         18         if (~rst_n) begin
    23              1                        397         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    30                                      1077     Count coming in to CASE
    31              1                        202             IDLE : begin
    37              1                        146             CHK_CMD : begin
    51              1                        374             WRITE : begin
    57              1                        188             READ_ADD : begin
    63              1                        166             READ_DATA : begin
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                       202     Count coming in to IF
    32              1                        101                 if (SS_n)
    34              1                        101                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                       146     Count coming in to IF
    38              1                    ***0***                 if (SS_n)
    40              1                        146                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                       146     Count coming in to IF
    41              1                         99                     if (~MOSI)
    43              1                         47                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    44                                        47     Count coming in to IF
    44              1                         25                         if (!received_address) //edit
    46              1                         22                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                       374     Count coming in to IF
    52              1                         51                 if (SS_n)
    54              1                        323                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                       188     Count coming in to IF
    58              1                         24                 if (SS_n)
    60              1                        164                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                       166     Count coming in to IF
    64              1                         22                 if (SS_n)
    66              1                        144                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                      1488     Count coming in to IF
    73              1                         18         if (~rst_n) begin 
    79              1                       1470         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    80                                      1470     Count coming in to CASE
    81              1                        100                 IDLE : begin
    84              1                         99                 CHK_CMD : begin
    87              1                        597                 WRITE : begin
    96              1                        263                 READ_ADD : begin
    106             1                        411                 READ_DATA : begin
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    88                                       597     Count coming in to IF
    88              1                        506                     if (counter > 0) begin
    92              1                         91                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                       263     Count coming in to IF
    97              1                        221                     if (counter > 0) begin
    101             1                         42                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    107                                      411     Count coming in to IF
    107             1                        163                     if (tx_valid) begin
    117             1                        248                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                      163     Count coming in to IF
    109             1                        131                         if (counter > 0) begin
    113             1                         32                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                      248     Count coming in to IF
    118             1                        228                         if (counter > 0) begin
    123             1                         20                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT/SLAVE_instance --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       88 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       97 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       109 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       118 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         7         1    87.50%

================================FSM Details================================

FSM Coverage for instance /top/DUT/SLAVE_instance --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  31                IDLE                   0
  37             CHK_CMD                   1
  63           READ_DATA                   4
  57            READ_ADD                   3
  51               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 120          
                 CHK_CMD                  99          
               READ_DATA                  43          
                READ_ADD                  49          
                   WRITE                 104          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  35                   0                  99          IDLE -> CHK_CMD               
  47                   1                  22          CHK_CMD -> READ_DATA          
  45                   2                  25          CHK_CMD -> READ_ADD           
  42                   3                  52          CHK_CMD -> WRITE              
  65                   5                  22          READ_DATA -> IDLE             
  59                   6                  25          READ_ADD -> IDLE              
  53                   7                  51          WRITE -> IDLE                 
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  39                   4          CHK_CMD -> IDLE     


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         7         1    87.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        38         1    97.43%

================================Statement Details================================

Statement Coverage for instance /top/DUT/SLAVE_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    1                                                module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    2                                                
    3                                                localparam IDLE      = 3'b000;
    4                                                localparam CHK_CMD   = 3'b001;
    5                                                localparam WRITE     = 3'b010;//edit
    6                                                localparam READ_ADD  = 3'b011;
    7                                                localparam READ_DATA = 3'b100;
    8                                                
    9                                                input            MOSI, clk, rst_n, SS_n, tx_valid;
    10                                               input      [7:0] tx_data;
    11                                               output reg [9:0] rx_data;
    12                                               output reg       rx_valid, MISO;
    13                                               
    14                                               reg [3:0] counter;
    15                                               reg       received_address;
    16                                               
    17                                               reg [2:0] cs, ns;
    18                                               
    19              1                        415     always @(posedge clk) begin
    20                                                   if (~rst_n) begin
    21              1                         18             cs <= IDLE;
    22                                                   end
    23                                                   else begin
    24              1                        397             cs <= ns;
    25                                                   end
    26                                               end
    27                                               
    28              1                       1077     always @(*) begin
    29                                               
    30                                                   case (cs)
    31                                                       IDLE : begin
    32                                                           if (SS_n)
    33              1                        101                     ns = IDLE;
    34                                                           else
    35              1                        101                     ns = CHK_CMD;
    36                                                       end
    37                                                       CHK_CMD : begin
    38                                                           if (SS_n)
    39              1                    ***0***                     ns = IDLE;
    40                                                           else begin
    41                                                               if (~MOSI)
    42              1                         99                         ns = WRITE;
    43                                                               else begin
    44                                                                   if (!received_address) //edit
    45              1                         25                             ns = READ_ADD; 
    46                                                                   else
    47              1                         22                             ns = READ_DATA;
    48                                                               end
    49                                                           end
    50                                                       end
    51                                                       WRITE : begin
    52                                                           if (SS_n)
    53              1                         51                     ns = IDLE;
    54                                                           else
    55              1                        323                     ns = WRITE;
    56                                                       end
    57                                                       READ_ADD : begin
    58                                                           if (SS_n)
    59              1                         24                     ns = IDLE;
    60                                                           else
    61              1                        164                     ns = READ_ADD;
    62                                                       end
    63                                                       READ_DATA : begin
    64                                                           if (SS_n)
    65              1                         22                     ns = IDLE;
    66                                                           else
    67              1                        144                     ns = READ_DATA;
    68                                                       end
    69                                                   endcase
    70                                               end
    71                                               
    72              1                       1488     always @(posedge clk) begin
    73                                                   if (~rst_n) begin 
    74              1                         18             rx_data <= 0;
    75              1                         18             rx_valid <= 0;
    76              1                         18             received_address <= 0;
    77              1                         18             MISO <= 0;
    78                                                   end
    79                                                   else begin
    80                                                       case (cs)
    81                                                           IDLE : begin
    82              1                        100                     rx_valid <= 0;
    83                                                           end
    84                                                           CHK_CMD : begin
    85              1                         99                     counter <= 10;      
    86                                                           end
    87                                                           WRITE : begin
    88                                                               if (counter > 0) begin
    89              1                        506                         rx_data[counter-1] <= MOSI;
    90              1                        506                         counter <= counter - 1;
    91                                                               end
    92                                                               else begin
    93              1                         91                         rx_valid <= 1;
    94                                                               end
    95                                                           end
    96                                                           READ_ADD : begin
    97                                                               if (counter > 0) begin
    98              1                        221                         rx_data[counter-1] <= MOSI;
    99              1                        221                         counter <= counter - 1;
    100                                                              end
    101                                                              else begin
    102             1                         42                         rx_valid <= 1;
    103             1                         42                         received_address <= 1;
    104                                                              end
    105                                                          end
    106                                                          READ_DATA : begin
    107                                                              if (tx_valid) begin
    108             1                        163                         rx_valid <= 0;
    109                                                                  if (counter > 0) begin
    110             1                        131                             MISO <= tx_data[counter-1];
    111             1                        131                             counter <= counter - 1;
    112                                                                  end
    113                                                                  else begin
    114             1                         32                             received_address <= 0;
    115                                                                  end
    116                                                              end
    117                                                              else begin
    118                                                                  if (counter > 0) begin
    119             1                        228                             rx_data[counter-1] <= MOSI;
    120             1                        228                             counter <= counter - 1;
    121             1                        228                             rx_valid <= 0;///
    122                                                                  end
    123                                                                  else begin
    124             1                         20                             rx_valid <= 1;
    125             1                         20                             counter <= 9;//edit

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/SLAVE_instance --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                      counter[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                  received_address           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /top/DUT/inst_sva
=== Design Unit: work.SPI_wrapper_sva
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/inst_sva/MISO_stable_a
                     SPI_wrapper_sva.sv(11)             0          1

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.WRAPPER
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/reset_a     SPI_wrapper.sv(22)                 0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper.sv
    1                                                module WRAPPER (SPI_wrapper_if.DUT SPI_wrapperif);
    2                                                
    3                                                wire MOSI, SS_n, clk, rst_n;
    4                                                wire MISO;
    5                                                
    6                                                assign SPI_wrapperif.MISO = MISO;
    7                                                
    8                                                assign MOSI = SPI_wrapperif.MOSI;
    9                                                assign SS_n = SPI_wrapperif.SS_n;
    10              1                       3008     assign clk = SPI_wrapperif.clk;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                  rx_data_din[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                 tx_data_dout[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top/REF/RAM_inst
=== Design Unit: work.RAM_ref
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /top/REF/RAM_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_ref.sv
------------------------------------IF Branch------------------------------------
    29                                       711     Count coming in to IF
    29              1                         18             if (~rst_n) begin
    35              1                        693             end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                       693     Count coming in to IF
    40              1                        149                 if (rx_valid) begin
                                             544     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    42                                       149     Count coming in to CASE
    44              1                         42                         2'b00: begin
    49              1                         47                         2'b01: begin
    55              1                         43                         2'b10: begin
    60              1                         17                         2'b11: begin
    64              1                    ***0***                         default: begin
Branch totals: 4 hits of 5 branches = 80.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/REF/RAM_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_ref.sv
    6                                                module RAM_ref(din,clk,rst_n,rx_valid,dout,tx_valid);
    7                                                
    8                                                input      [9:0] din;
    9                                                input            clk, rst_n, rx_valid;
    10                                               
    11                                               output reg [7:0] dout;
    12                                               output reg       tx_valid;
    13                                               
    14                                               
    15                                                  localparam  MEM_DEPTH = 256;
    16                                                  localparam  ADDR_SIZE = 8;
    17                                                   // --- Internal Registers and Memory Declaration ---
    18                                                   // RAM memory array. We use a block RAM style for better synthesis.
    19                                                   (* ram_style = "block" *)
    20                                                   reg [7:0] mem[255:0];
    21                                               
    22                                                   // Registers to hold the read and write addresses
    23                                                   reg [7:0] wr_addr;
    24                                                   reg [7:0] rd_addr;
    25                                               
    26                                                   // --- Synchronous Logic (Register Updates and Memory Operations) ---
    27                                                   // All operations happen on the rising edge of the clock.
    28              1                        711         always@(posedge clk ) begin
    29                                                       if (~rst_n) begin
    30                                                           // Asynchronous reset
    31              1                         18                 wr_addr    <= {ADDR_SIZE{1'b0}};
    32              1                         18                 rd_addr    <= {ADDR_SIZE{1'b0}};
    33              1                         18                 tx_valid   <= 1'b0;
    34              1                         18                 dout       <= 8'd0;
    35                                                       end else begin
    36                                                           // Default assignments
    37                                                          // tx_valid <= 1'b0;
    38                                               
    39                                                           // Check if the SPI Slave module has a valid command
    40                                                           if (rx_valid) begin
    41                                                               // Decode the command from the two most significant bits of din
    42                                                               case(din[9:8])
    43                                                                   // Command: '00' (Write Address)
    44                                                                   2'b00: begin
    45              1                         42                             wr_addr <= din[7:0]; // Store the new write address
    46              1                         42                             tx_valid <= 1'b0;
    47                                                                   end
    48                                                                   // Command: '01' (Write Data)
    49                                                                   2'b01: begin
    50                                                                       // Write the data to the previously stored address
    51              1                         47                             mem[wr_addr] <= din[7:0];
    52              1                         47                             tx_valid <= 1'b0;
    53                                                                   end
    54                                                                   // Command: '10' (Read Address)
    55                                                                   2'b10: begin
    56              1                         43                             rd_addr <= din[7:0]; // Store the new read address
    57              1                         43                             tx_valid <= 1'b0;
    58                                                                   end
    59                                                                   // Command: '11' (Read Data)
    60                                                                   2'b11: begin
    61              1                         17                             tx_valid <= 1'b1;     // Assert tx_valid to signal data is ready
    62              1                         17                             dout <= mem[rd_addr]; // Read data from the previously stored address

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/REF/RAM_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                      rd_addr[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                      wr_addr[7-0]           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top/REF/SLAVE_inst
=== Design Unit: work.SPI_Slave_Golden
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        36         2    94.73%

================================Branch Details================================

Branch Coverage for instance /top/REF/SLAVE_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_Golden.sv
------------------------------------CASE Branch------------------------------------
    25                                      1077     Count coming in to CASE
    27              1                        202             IDLE :
    34              1                        146             CHK_CMD :
    45              1                        374             WRITE :
    52              1                        188             READ_ADD :
    59              1                        166             READ_DATA :
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    28                                       202     Count coming in to IF
    28              1                        101                 if(SS_n)
    30              1                        101                 else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                       146     Count coming in to IF
    35              1                    ***0***                 if(SS_n)
    37              1                         99                 else if ( MOSI == 0 ) 
    39              1                         25                 else if (~read_data_or_address)
    41              1                         22                 else
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    46                                       374     Count coming in to IF
    46              1                         51                 if(SS_n)
    48              1                        323                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                       188     Count coming in to IF
    53              1                         24                 if(SS_n)
    55              1                        164                 else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                       166     Count coming in to IF
    60              1                         22                 if(SS_n)
    62              1                        144                 else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                       415     Count coming in to IF
    70              1                         18         if(~rst_n)
    72              1                        397         else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                      1488     Count coming in to IF
    78              1                         18         if(~rst_n) begin
    85              1                       1470         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    86                                      1470     Count coming in to CASE
    87              1                        100                 IDLE :
    89              1                         99                 CHK_CMD :
    91              1                        597                 WRITE :
    99              1                        263                 READ_ADD :
    108             1                        411                 READ_DATA :
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    92                                       597     Count coming in to IF
    92              1                        506                     if (counter > 0) begin
    96              1                         91                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    100                                      263     Count coming in to IF
    100             1                        221                     if (counter > 0) begin
    104             1                         42                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                      411     Count coming in to IF
    109             1                        163                     if (tx_valid) begin
    120             1                        248                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                      163     Count coming in to IF
    111             1                         32                         if(counter == 0) begin
    114             1                        131                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                      248     Count coming in to IF
    122             1                        228                         if (counter > 0) begin
    127             1                         20                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/REF/SLAVE_inst --

  File SPI_slave_Golden.sv
----------------Focused Condition View-------------------
Line       92 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       100 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       111 Item    1  (counter == 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         7         1    87.50%

================================FSM Details================================

FSM Coverage for instance /top/REF/SLAVE_inst --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  27                IDLE                   0
  34             CHK_CMD                   1
  59           READ_DATA                   4
  52            READ_ADD                   3
  45               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 120          
                 CHK_CMD                  99          
               READ_DATA                  43          
                READ_ADD                  49          
                   WRITE                 104          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  31                   0                  99          IDLE -> CHK_CMD               
  42                   1                  22          CHK_CMD -> READ_DATA          
  40                   2                  25          CHK_CMD -> READ_ADD           
  38                   3                  52          CHK_CMD -> WRITE              
  61                   5                  22          READ_DATA -> IDLE             
  54                   6                  25          READ_ADD -> IDLE              
  47                   7                  51          WRITE -> IDLE                 
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  36                   4          CHK_CMD -> IDLE     


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         7         1    87.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      40        39         1    97.50%

================================Statement Details================================

Statement Coverage for instance /top/REF/SLAVE_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_Golden.sv
    3                                                module SPI_Slave_Golden (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    4                                                
    5                                                parameter IDLE      = 3'b000 ;
    6                                                parameter CHK_CMD   = 3'b001 ;
    7                                                parameter WRITE     = 3'b010 ;
    8                                                parameter READ_ADD  = 3'b011 ;
    9                                                parameter READ_DATA = 3'b100 ;
    10                                               
    11                                               
    12                                               input            MOSI, clk, rst_n, SS_n, tx_valid;
    13                                               input      [7:0] tx_data;
    14                                               output reg [9:0] rx_data;
    15                                               output reg       rx_valid, MISO;
    16                                               
    17                                               
    18                                               (* fsm_encoding = "gray" *) 
    19                                               reg [2:0] cs , ns ;
    20                                               reg read_data_or_address ;
    21                                               reg [3:0] counter ;
    22                                               
    23                                               // next state logic 
    24              1                       1077     always @(*) begin
    25                                                   case (cs) 
    26                                                   // case IDLE 
    27                                                       IDLE :
    28                                                           if(SS_n)
    29              1                        101                     ns = IDLE ;
    30                                                           else 
    31              1                        101                     ns = CHK_CMD ;
    32                                                   
    33                                                   // case CHK_CMD 
    34                                                       CHK_CMD :
    35                                                           if(SS_n)
    36              1                    ***0***                     ns = IDLE ;
    37                                                           else if ( MOSI == 0 ) 
    38              1                         99                     ns = WRITE ;
    39                                                           else if (~read_data_or_address)
    40              1                         25                     ns = READ_ADD ;
    41                                                           else
    42              1                         22                     ns = READ_DATA ;
    43                                               
    44                                                   // case WRITE             
    45                                                       WRITE :
    46                                                           if(SS_n)
    47              1                         51                     ns = IDLE ;
    48                                                           else
    49              1                        323                     ns = WRITE ;
    50                                               
    51                                                   // case READ_ADD
    52                                                       READ_ADD :
    53                                                           if(SS_n)
    54              1                         24                     ns = IDLE ;
    55                                                           else 
    56              1                        164                     ns = READ_ADD ;
    57                                               
    58                                                   // case READ_DATA 
    59                                                       READ_DATA :
    60                                                           if(SS_n)
    61              1                         22                     ns = IDLE ;
    62                                                           else 
    63              1                        144                     ns = READ_DATA ;
    64                                               
    65                                                   endcase
    66                                               end
    67                                               
    68                                               // state memory 
    69              1                        415     always @(posedge clk) begin
    70                                                   if(~rst_n)
    71              1                         18             cs <= IDLE ;
    72                                                   else 
    73              1                        397             cs <= ns ;
    74                                               end
    75                                               
    76                                               // output logic 
    77              1                       1488     always @(posedge clk) begin
    78                                                   if(~rst_n) begin
    79              1                         18             MISO                 <= 0 ;
    80              1                         18             rx_data              <= 10'b0 ;
    81              1                         18             rx_valid             <= 0 ;
    82              1                         18             read_data_or_address <= 0 ;
    83              1                         18             counter              <= 0 ;
    84                                                   end
    85                                                   else begin 
    86                                                       case(cs)
    87                                                           IDLE :
    88              1                        100                     rx_valid <= 0 ;
    89                                                           CHK_CMD :
    90              1                         99                     counter <= 10 ;
    91                                                           WRITE :
    92                                                               if (counter > 0) begin
    93              1                        506                         rx_data[counter-1] <= MOSI ;
    94              1                        506                         counter <= counter - 1 ; 
    95                                                               end
    96                                                               else begin
    97              1                         91                         rx_valid <= 1 ;
    98                                                               end
    99                                                           READ_ADD :
    100                                                              if (counter > 0) begin
    101             1                        221                         rx_data[counter-1] <= MOSI ;
    102             1                        221                         counter <= counter - 1 ; 
    103                                                              end
    104                                                              else begin
    105             1                         42                         rx_valid <= 1 ;
    106             1                         42                         read_data_or_address <= 1 ;
    107                                                              end
    108                                                          READ_DATA :
    109                                                              if (tx_valid) begin
    110             1                        163                         rx_valid <= 0 ;
    111                                                                  if(counter == 0) begin
    112             1                         32                             read_data_or_address <= 0 ;
    113                                                                  end
    114                                                                  else begin
    115             1                        131                             MISO <= tx_data[counter-1];
    116             1                        131                             counter <= counter - 1 ;
    117                                                                  end 
    118                                                                  
    119                                                              end
    120                                                              else begin
    121                                                                  //// dummmy ;
    122                                                                  if (counter > 0) begin
    123             1                        228                             rx_data[counter-1] <= MOSI ;
    124             1                        228                             counter <= counter - 1 ; 
    125             1                        228                             rx_valid <= 0;///
    126                                                                  end
    127                                                                  else begin
    128             1                         20                             rx_valid <= 1 ;
    129             1                         20                             counter <= 9  ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/REF/SLAVE_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                      counter[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                              read_data_or_address           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /top/REF
=== Design Unit: work.WRAPPER_Golden
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/REF --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_golden.sv
    1                                                module WRAPPER_Golden (SPI_wrapper_if.REF SPI_wrapperif);
    2                                                
    3                                                wire MOSI, SS_n, clk, rst_n;
    4                                                wire MISO;
    5                                                
    6                                                assign SPI_wrapperif.MISO_ref = MISO;
    7                                                
    8                                                assign MOSI = SPI_wrapperif.MOSI;
    9                                                assign SS_n = SPI_wrapperif.SS_n;
    10              1                       3008     assign clk = SPI_wrapperif.clk;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/REF --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                  rx_data_din[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                 tx_data_dout[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        27         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    8                                                module top();
    9                                                
    10                                                 bit clk;
    11                                                 // Clock generation
    12                                                 initial begin
    13              1                          1         forever begin
    14              1                       3007           #5 clk=~clk;
    14              2                       3006     
    15                                                   end
    16                                                 end
    17                                               
    18                                                 // Instantiate the interface and DUT
    19                                                  SPI_wrapper_if SPI_wrapperif(clk);
    20                                                  SPI_slave_if SPI_slaveif(clk);
    21                                                  RAM_if RAMif(clk);
    22                                               
    23                                                  //SPI_wrapper dut (.SPI_wrapperif(SPI_wrapperif) );
    24                                                  //SPI_wrapper_ref dut_ref (.SPI_wrapperif(SPI_wrapperif) );
    25                                                 
    26                                               
    27                                                  WRAPPER DUT (SPI_wrapperif);
    28                                                  WRAPPER_Golden REF (SPI_wrapperif);
    29                                                   
    30                                                 /*
    31                                               wire [9:0] rx_data_din;
    32                                               wire       rx_valid;
    33                                               wire       tx_valid;
    34                                               wire [7:0] tx_data_dout;
    35                                                 */
    36                                               
    37              1                        548       assign SPI_slaveif.MOSI      = SPI_wrapperif.MOSI;
    38              1                         34       assign SPI_slaveif.rst_n     = SPI_wrapperif.rst_n;
    39              1                        199       assign SPI_slaveif.SS_n      = SPI_wrapperif.SS_n;
    40              1                         36       assign SPI_slaveif.tx_valid  = DUT.SLAVE_instance.tx_valid;
    41              1                         25       assign SPI_slaveif.tx_data   = DUT.SLAVE_instance.tx_data;
    42                                               
    43              1                        480         assign SPI_slaveif.rx_data      = DUT.SLAVE_instance.rx_data;
    44              1                        176         assign SPI_slaveif.rx_valid     = DUT.SLAVE_instance.rx_valid;
    45              1                          1         assign SPI_slaveif.MISO         = SPI_slaveif.MISO;
    46              1                        480         assign SPI_slaveif.rx_data_ref  = REF.SLAVE_inst.rx_data;
    47              1                        176         assign SPI_slaveif.rx_valid_ref = REF.SLAVE_inst.rx_valid;
    48              1                          1         assign SPI_slaveif.MISO_ref     = SPI_slaveif.MISO_ref;
    49                                               
    50                                               
    51              1                        480         assign RAMif.din         = DUT.RAM_instance.din;
    52              1                         35         assign RAMif.rst_n       = DUT.RAM_instance.rst_n;
    53              1                        176         assign RAMif.rx_valid    = DUT.RAM_instance.rx_valid;
    54              1                         25         assign RAMif.dout        = DUT.RAM_instance.dout;
    55              1                         36         assign RAMif.tx_valid    = DUT.RAM_instance.tx_valid;
    56              1                         25         assign RAMif.dout_ref    = REF.RAM_inst.dout;
    57              1                         36         assign RAMif.tx_valid_ref= REF.RAM_inst.tx_valid;
    58                                               
    59                                               
    60                                                 //  bind the SVA module to the design, and pass the interface
    61                                                  bind WRAPPER SPI_wrapper_sva inst_sva (SPI_wrapperif);
    62                                               
    63                                               
    64                                                initial begin
    65              1                          1        $readmemb("mem.dat", DUT.RAM_instance.MEM);
    66              1                          1        $readmemb("mem.dat", REF.RAM_inst.mem);
    67              1                          1       uvm_config_db #(virtual SPI_wrapper_if)::set(null,"uvm_test_top","SPI_wrapper_if",SPI_wrapperif);
    68              1                          1       uvm_config_db #(virtual SPI_slave_if)::set(null,"uvm_test_top","SPI_slave_if",SPI_slaveif);
    69              1                          1       uvm_config_db #(virtual RAM_if)::set(null,"uvm_test_top","RAM_if",RAMif);
    70              1                          1       run_test("SPI_wrapper_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /SPI_wrapper_seq_item_pkg
=== Design Unit: work.SPI_wrapper_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        14        10    58.33%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       1503     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_wrapper_seq_item)
                                            1503     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_wrapper_seq_item)
    7               4                    ***0***         `uvm_object_utils(SPI_wrapper_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       1503     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_wrapper_seq_item)
                                            1503     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                      1500     Count coming in to IF
    61              1                       1397         if (cycle_count>=1 && cycle_count<=23) begin SS_n = 0; end
                                             103     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                      1500     Count coming in to IF
    62              1                       1039         if (cycle_count>=2 && cycle_count<=12) begin MOSI = temp_MO_data[12-cycle_count]; end
                                             461     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                      1500     Count coming in to IF
    64              1                       1500          `uvm_info("POST_RANDOMIZE", $sformatf("Generated MO_data: 0x%0h, cycle_count=%0d", temp_MO_data,cycle_count), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                      1500     Count coming in to IF
    65              1                       1500           `uvm_info("POST_RANDOMIZE", $sformatf("MOSI=%0d SS_n=%0d rst_n=%0d", MOSI, SS_n, rst_n), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    66                                      1500     Count coming in to IF
    66              1                        103          if (cycle_count == 0) begin
    71              1                         74           else if (cycle_count==13&& temp_MO_data[9:8]!=2'b11) begin
    74              1                         16           else if (cycle_count==23&& temp_MO_data[9:8]==2'b11) begin
    77              1                       1307           else begin
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                      1500     Count coming in to IF
    81              1                         15           if (!rst_n)
                                            1485     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      11         7         4    63.63%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_seq_item_pkg --

  File SPI_wrapper_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    1  ((cycle_count >= 1) && (cycle_count <= 23))
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
   (cycle_count >= 1)         Y
  (cycle_count <= 23)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (cycle_count >= 1)_0   -                             
  Row   2:          1  (cycle_count >= 1)_1   (cycle_count <= 23)           
  Row   3:    ***0***  (cycle_count <= 23)_0  (cycle_count >= 1)            
  Row   4:          1  (cycle_count <= 23)_1  (cycle_count >= 1)            

----------------Focused Condition View-------------------
Line       62 Item    1  ((cycle_count >= 2) && (cycle_count <= 12))
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
   (cycle_count >= 2)         Y
  (cycle_count <= 12)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (cycle_count >= 2)_0   -                             
  Row   2:          1  (cycle_count >= 2)_1   (cycle_count <= 12)           
  Row   3:          1  (cycle_count <= 12)_0  (cycle_count >= 2)            
  Row   4:          1  (cycle_count <= 12)_1  (cycle_count >= 2)            

----------------Focused Condition View-------------------
Line       66 Item    1  (cycle_count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (cycle_count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cycle_count == 0)_0  -                             
  Row   2:          1  (cycle_count == 0)_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    1  ((cycle_count == 13) && (temp_MO_data[9:8] != 3))
Condition totals: 2 of 2 input terms covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
       (cycle_count == 13)         Y
  (temp_MO_data[9:8] != 3)         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (cycle_count == 13)_0       -                             
  Row   2:          1  (cycle_count == 13)_1       (temp_MO_data[9:8] != 3)      
  Row   3:          1  (temp_MO_data[9:8] != 3)_0  (cycle_count == 13)           
  Row   4:          1  (temp_MO_data[9:8] != 3)_1  (cycle_count == 13)           

----------------Focused Condition View-------------------
Line       74 Item    1  ((cycle_count == 23) && (temp_MO_data[9:8] == 3))
Condition totals: 1 of 2 input terms covered = 50.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
       (cycle_count == 23)         Y
  (temp_MO_data[9:8] == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (cycle_count == 23)_0       -                             
  Row   2:          1  (cycle_count == 23)_1       (temp_MO_data[9:8] == 3)      
  Row   3:    ***0***  (temp_MO_data[9:8] == 3)_0  (cycle_count == 23)           
  Row   4:          1  (temp_MO_data[9:8] == 3)_1  (cycle_count == 23)           


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        23         8    74.19%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_seq_item.sv
    1                                                package SPI_wrapper_seq_item_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_shared_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_seq_item extends uvm_sequence_item;
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                       1503     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                       1503     
    7              10                    ***0***     
    8                                                
    9                                                    // TODO: add randomized stimulus fields that match your DUT
    10                                                  rand bit MOSI, SS_n, rst_n;
    11                                                  bit MISO;
    12                                                  bit MISO_ref;
    13                                               
    14                                               
    15                                                 function new(string name = "SPI_wrapper_seq_item");
    16              1                       3007           super.new(name);
    17                                                   endfunction
    18                                               
    19                                                   function string convert2string();
    20              1                       1503           return $sformatf("%s MOSI=%0d SS_n=%0d rst_n=%0d MISO=%0d MISO_ref=%0d",
    21                                                       super.convert2string(), MOSI, SS_n, rst_n, MISO, MISO_ref);
    22                                                   endfunction
    23                                               
    24                                                   // TODO: Add constraints tailored to DUT behavior
    25                                                   constraint rst_n_mostly_deasserted{ rst_n dist{1:=99,0:=1};}
    26                                               
    27                                                   rand bit [10:0] MO_data; // 11-bit array for MOSI data
    28                                                   static bit [10:0] temp_MO_data;
    29                                                   static bit [10:0] prev_MO_data;
    30                                                   static int cycle_count = 0;
    31                                                   constraint valid_comb1 {
    32                                                     MO_data[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111}; 
    33                                                   }
    34                                                     constraint valid_comb2{ 
    35                                                                   MOSI inside {0};
    36                                                                   SS_n inside {1};
    37                                                                } 
    38                                               
    39                                                    constraint write_only_seq { MO_data[10:8] inside {3'b000, 3'b001}; }
    40                                                    constraint read_only_seq  { 
    41                                                     MO_data[10:8] inside {3'b110, 3'b111};
    42                                                     (prev_MO_data[8]==0)-> MO_data[8]==1;
    43                                                     (prev_MO_data[8]==1)-> MO_data[8]==0;
    44                                                      }
    45                                                     
    46              1                       3007             bit[1:0] wr_op[] = '{WRITE_ADDR, WRITE_DATA};
    47              1                       3007             bit[1:0] rd_op[] = '{READ_ADDR, READ_DATA};
    48                                               
    49                                                       constraint rw_rd_seq {
    50                                                        (prev_MO_data[9:8] == WRITE_ADDR) -> MO_data[9:8] inside {wr_op};
    51                                                        (prev_MO_data[9:8] == READ_ADDR)  -> MO_data[9:8] inside {rd_op};
    52                                                        (prev_MO_data[9:8] == WRITE_DATA) -> MO_data[9:8]  dist {READ_ADDR:=60 , WRITE_ADDR:=40};
    53                                                        (prev_MO_data[9:8] == READ_DATA)  -> MO_data[9:8]  dist {WRITE_ADDR:=60 , READ_ADDR:=40};
    54                                                         }
    55                                               
    56                                                
    57                                               
    58                                               
    59                                                   function void post_randomize();
    60                                                    //MO_data[7:0] = 8'h54;
    61              1                       1397         if (cycle_count>=1 && cycle_count<=23) begin SS_n = 0; end
    62              1                       1039         if (cycle_count>=2 && cycle_count<=12) begin MOSI = temp_MO_data[12-cycle_count]; end
    63              1                       1500           prev_MO_data = temp_MO_data;
    64              1                       1500          `uvm_info("POST_RANDOMIZE", $sformatf("Generated MO_data: 0x%0h, cycle_count=%0d", temp_MO_data,cycle_count), UVM_LOW)
    65              1                       1500           `uvm_info("POST_RANDOMIZE", $sformatf("MOSI=%0d SS_n=%0d rst_n=%0d", MOSI, SS_n, rst_n), UVM_LOW)
    66                                                    if (cycle_count == 0) begin
    67              1                        103             temp_MO_data = MO_data;
    68              1                        103             SS_n = 1; MOSI = 0;
    68              2                        103     
    69              1                        103             cycle_count++;
    70                                                     end
    71                                                     else if (cycle_count==13&& temp_MO_data[9:8]!=2'b11) begin
    72              1                         74              cycle_count = 0;
    73                                                     end
    74                                                     else if (cycle_count==23&& temp_MO_data[9:8]==2'b11) begin
    75              1                         16              cycle_count = 0;
    76                                                     end
    77                                                     else begin
    78              1                       1307              cycle_count++;
    79                                                     end
    80                                                     
    81                                                     if (!rst_n)
    82                                                     begin 
    83              1                         15             MOSI = 0;
    84              1                         15             SS_n = 1;
    85              1                         15             cycle_count=0;
    86              1                         15             prev_MO_data[10:8]=3'b111;
    87              1                         15             temp_MO_data[10:8]=3'b111;


=================================================================================
=== Instance: /SPI_wrapper_rst_seq_pkg
=== Design Unit: work.SPI_wrapper_rst_seq_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_rst_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_rst_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          3     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_wrapper_rst_seq)
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_wrapper_rst_seq)
    7               4                    ***0***         `uvm_object_utils(SPI_wrapper_rst_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          3     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_wrapper_rst_seq)
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_wrapper_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_rst_seq_pkg --

  File SPI_wrapper_rst_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_rst_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_rst_seq.sv
    1                                                package SPI_wrapper_rst_seq_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_rst_seq extends uvm_sequence #(SPI_wrapper_seq_item);
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_rst_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          3     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          3     
    7              10                    ***0***     
    8                                                
    9                                                    function new(string name = "SPI_wrapper_rst_seq");
    10              1                          1           super.new(name);
    11                                                   endfunction
    12                                               
    13                                                   task body;
    14              1                          3           SPI_wrapper_seq_item tx = SPI_wrapper_seq_item::type_id::create("tx");
    15              1                          3           start_item(tx);
    16              1                          3           tx.rst_n    = 0; // Assert reset
    17              1                          3           finish_item(tx);


=================================================================================
=== Instance: /SPI_wrapper_rd_only_seq_pkg
=== Design Unit: work.SPI_wrapper_rd_only_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_rd_only_seq_pkg/SPI_wrapper_rd_only_seq/body/#ublk#130736839#15/immed__22
                     SPI_wrapper_rd_only_seq.sv(22)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         2        10    16.66%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_rd_only_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_rd_only_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_rd_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_wrapper_rd_only_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_wrapper_rd_only_seq)
    7               4                    ***0***         `uvm_object_utils(SPI_wrapper_rd_only_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_wrapper_rd_only_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_wrapper_rd_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    22                                   ***0***     Count coming in to IF
    22              1                    ***0***             assert(tx.randomize()) else `uvm_fatal("RANDOMIZE_FAIL","randomization failed");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_rd_only_seq_pkg --

  File SPI_wrapper_rd_only_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_rd_only_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_rd_only_seq.sv
    1                                                package SPI_wrapper_rd_only_seq_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_rd_only_seq extends uvm_sequence #(SPI_wrapper_seq_item);
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_rd_only_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                     SPI_wrapper_seq_item tx;
    9                                                    function new(string name = "SPI_wrapper_rd_only_seq");
    10              1                          1           super.new(name);
    11                                                   endfunction
    12                                               
    13                                                   task body;
    14                                                    
    15              1                        500           repeat (500) begin
    16              1                        500             tx = SPI_wrapper_seq_item::type_id::create("tx");
    17              1                        500             start_item(tx);
    18              1                        500             tx.constraint_mode(1);
    19              1                        500             tx.write_only_seq.constraint_mode(0);
    20              1                        500             tx.rw_rd_seq.constraint_mode(0);
    21              1                        500             tx.read_only_seq.constraint_mode(1);
    22                                                       assert(tx.randomize()) else `uvm_fatal("RANDOMIZE_FAIL","randomization failed");
    23              1                        500             finish_item(tx);


=================================================================================
=== Instance: /SPI_wrapper_wr_only_seq_pkg
=== Design Unit: work.SPI_wrapper_wr_only_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_wr_only_seq_pkg/SPI_wrapper_wr_only_seq/body/#ublk#130738215#15/immed__22
                     SPI_wrapper_wr_only_seq.sv(22)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         2        10    16.66%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_wr_only_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_wr_only_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_wr_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_wrapper_wr_only_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_wrapper_wr_only_seq)
    7               4                    ***0***         `uvm_object_utils(SPI_wrapper_wr_only_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_wrapper_wr_only_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_wrapper_wr_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    22                                   ***0***     Count coming in to IF
    22              1                    ***0***             assert(tx.randomize()) else `uvm_fatal("RANDOMIZE_FAIL","randomization failed");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_wr_only_seq_pkg --

  File SPI_wrapper_wr_only_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_wr_only_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_wr_only_seq.sv
    1                                                package SPI_wrapper_wr_only_seq_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_wr_only_seq extends uvm_sequence #(SPI_wrapper_seq_item);
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_wr_only_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                     SPI_wrapper_seq_item tx;
    9                                                    function new(string name = "SPI_wrapper_wr_only_seq");
    10              1                          1           super.new(name);
    11                                                   endfunction
    12                                               
    13                                                   task body;
    14                                                    
    15              1                        500           repeat (500) begin
    16              1                        500             tx = SPI_wrapper_seq_item::type_id::create("tx");
    17              1                        500             start_item(tx);
    18              1                        500             tx.constraint_mode(1);
    19              1                        500             tx.write_only_seq.constraint_mode(1);
    20              1                        500             tx.rw_rd_seq.constraint_mode(0);
    21              1                        500             tx.read_only_seq.constraint_mode(0);
    22                                                       assert(tx.randomize()) else `uvm_fatal("RANDOMIZE_FAIL","randomization failed");
    23              1                        500             finish_item(tx);


=================================================================================
=== Instance: /SPI_wrapper_wr_rd_seq_pkg
=== Design Unit: work.SPI_wrapper_wr_rd_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_wr_rd_seq_pkg/SPI_wrapper_wr_rd_seq/body/#ublk#127550407#15/immed__22
                     SPI_wrapper_wr_rd_seq.sv(22)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         2        10    16.66%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_wr_rd_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_wr_rd_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_wr_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_wrapper_wr_rd_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_wrapper_wr_rd_seq)
    7               4                    ***0***         `uvm_object_utils(SPI_wrapper_wr_rd_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_wrapper_wr_rd_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_wrapper_wr_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    22                                   ***0***     Count coming in to IF
    22              1                    ***0***             assert(tx.randomize()) else `uvm_fatal("RANDOMIZE_FAIL","randomization failed");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_wr_rd_seq_pkg --

  File SPI_wrapper_wr_rd_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_wr_rd_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_wr_rd_seq.sv
    1                                                package SPI_wrapper_wr_rd_seq_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_wr_rd_seq extends uvm_sequence #(SPI_wrapper_seq_item);
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_wr_rd_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                     SPI_wrapper_seq_item tx;
    9                                                    function new(string name = "SPI_wrapper_wr_rd_seq");
    10              1                          1           super.new(name);
    11                                                   endfunction
    12                                               
    13                                                   task body;
    14                                                    
    15              1                        500           repeat (500) begin
    16              1                        500             tx = SPI_wrapper_seq_item::type_id::create("tx");
    17              1                        500             start_item(tx);
    18              1                        500             tx.constraint_mode(1);
    19              1                        500             tx.write_only_seq.constraint_mode(0);
    20              1                        500             tx.rw_rd_seq.constraint_mode(1);
    21              1                        500             tx.read_only_seq.constraint_mode(0);
    22                                                       assert(tx.randomize()) else `uvm_fatal("RANDOMIZE_FAIL","randomization failed");
    23              1                        500             finish_item(tx);


=================================================================================
=== Instance: /RAM_coverage_pkg
=== Design Unit: work.RAM_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na    77.77%
        Coverpoints/Crosses          6        na        na        na
            Covergroup Bins         14        12         2    85.71%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cg                77.77%        100          -    Uncovered            
    covered/total bins:                                    12         14          -                      
    missing/total bins:                                     2         14          -                      
    % Hit:                                             85.71%        100          -                      
    Coverpoint din_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint din_trans                               66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_rx_din                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_tx_din                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          1          -                      
        missing/total bins:                                 1          1          -                      
        % Hit:                                          0.00%        100          -                      
 Covergroup instance \/RAM_coverage_pkg::RAM_coverage::cg  
                                                       77.77%        100          -    Uncovered            
    covered/total bins:                                    12         14          -                      
    missing/total bins:                                     2         14          -                      
    % Hit:                                             85.71%        100          -                      
    Coverpoint din_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin val0                                          389          1          -    Covered              
        bin val1                                          354          1          -    Covered              
        bin val2                                          580          1          -    Covered              
        bin val3                                          180          1          -    Covered              
    Coverpoint din_trans                               66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        bin wr_d_after_wr_addr                             16          1          -    Covered              
        bin rd_d_after_rd_addr                             18          1          -    Covered              
        bin trans_all                                       0          1          -    ZERO                 
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin valid                                         153          1          -    Covered              
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin valid                                         359          1          -    Covered              
    Cross cross_rx_din                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <val3,valid>                               17          1          -    Covered              
            bin <val2,valid>                               45          1          -    Covered              
            bin <val1,valid>                               48          1          -    Covered              
            bin <val0,valid>                               43          1          -    Covered              
    Cross cross_tx_din                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          1          -                      
        missing/total bins:                                 1          1          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_read_data                                0          1          -    ZERO                 

=================================================================================
=== Instance: /SPI_slave_coverage_pkg
=== Design Unit: work.SPI_slave_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na    70.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins         16        10         6    62.50%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_coverage_pkg/SPI_slave_coverage/cg 
                                                       70.00%        100          -    Uncovered            
    covered/total bins:                                    10         16          -                      
    missing/total bins:                                     6         16          -                      
    % Hit:                                             62.50%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cp                                 25.00%        100          -    Uncovered            
        covered/total bins:                                 1          4          -                      
        missing/total bins:                                 3          4          -                      
        % Hit:                                         25.00%        100          -                      
    Coverpoint SSN_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross SSN_MOSI_cross                               25.00%        100          -    Uncovered            
        covered/total bins:                                 1          4          -                      
        missing/total bins:                                 3          4          -                      
        % Hit:                                         25.00%        100          -                      
 Covergroup instance \/SPI_slave_coverage_pkg::SPI_slave_coverage::cg  
                                                       70.00%        100          -    Uncovered            
    covered/total bins:                                    10         16          -                      
    missing/total bins:                                     6         16          -                      
    % Hit:                                             62.50%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       389          1          -    Covered              
        bin auto[1]                                       354          1          -    Covered              
        bin auto[2]                                       580          1          -    Covered              
        bin auto[3]                                       180          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin Write_bin_trans                                88          1          -    Covered              
        bin Read_bin_trans                                 16          1          -    Covered              
    Coverpoint MOSI_cp                                 25.00%        100          -    Uncovered            
        covered/total bins:                                 1          4          -                      
        missing/total bins:                                 3          4          -                      
        % Hit:                                         25.00%        100          -                      
        bin write_addr                                   1503          1          -    Covered              
        bin write_data                                      0          1          -    ZERO                 
        bin read_addr                                       0          1          -    ZERO                 
        bin read_data                                       0          1          -    ZERO                 
        illegal_bin invalid_cmds                            0                     -    ZERO                 
    Coverpoint SSN_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                          117          1          -    Covered              
        bin low                                          1386          1          -    Covered              
    Cross SSN_MOSI_cross                               25.00%        100          -    Uncovered            
        covered/total bins:                                 1          4          -                      
        missing/total bins:                                 3          4          -                      
        % Hit:                                         25.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_addr_valid                         1386          1          -    Covered              
            bin write_data_valid                            0          1          -    ZERO                 
            bin read_addr_valid                             0          1          -    ZERO                 
            bin read_data_valid                             0          1          -    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin irrelevant                         117                     -    Occurred             

=================================================================================
=== Instance: /SPI_wrapper_coverage_pkg
=== Design Unit: work.SPI_wrapper_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins          8         8         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_wrapper_coverage_pkg/SPI_wrapper_coverage/cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     8          8          -                      
    missing/total bins:                                     0          8          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin low                                          1012          1          -    Covered              
        bin high                                          491          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin inactive                                      117          1          -    Covered              
        bin active                                       1386          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin deasserted                                   1485          1          -    Covered              
        bin asserted                                       18          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin low                                          1350          1          -    Covered              
        bin high                                          153          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        11         2    84.61%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_coverage.sv
    1                                                package SPI_wrapper_coverage_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_coverage extends uvm_component;
    7               1                    ***0***         `uvm_component_utils(SPI_wrapper_coverage)
    7               2                    ***0***     
    7               3                          2     
    8                                                    uvm_analysis_port#(SPI_wrapper_seq_item) cov_export;
    9                                                    uvm_tlm_analysis_fifo#(SPI_wrapper_seq_item) cov_fifo;
    10                                                   SPI_wrapper_seq_item cov_item;
    11                                               
    12                                                   covergroup cg;
    13                                               
    14                                               coverpoint cov_item.MOSI {
    15                                                      bins low = {0};
    16                                                      bins high = {1};
    17                                                    }
    18                                               
    19                                                    coverpoint cov_item.SS_n {
    20                                                      bins inactive = {1};
    21                                                      bins active = {0};
    22                                                    }
    23                                               
    24                                                    coverpoint cov_item.rst_n {
    25                                                      bins deasserted = {1};
    26                                                      bins asserted = {0};
    27                                                    }
    28                                               
    29                                                    coverpoint cov_item.MISO {
    30                                                      bins low = {0};
    31                                                      bins high = {1};
    32                                                    }
    33                                               
    34                                                   
    35                                               
    36                                                     
    37                                                   endgroup : cg
    38                                               
    39                                                   function new(string name = "SPI_wrapper_coverage", uvm_component parent = null);
    40              1                          1           super.new(name, parent);
    41              1                          1           cg = new();
    42                                                   endfunction
    43                                               
    44                                                   function void build_phase(uvm_phase phase);
    45              1                          1           super.build_phase(phase);
    46              1                          1           cov_export = new("cov_export", this);
    47              1                          1           cov_fifo   = new("cov_fifo", this);
    48                                                   endfunction
    49                                                   function void connect_phase(uvm_phase phase);
    50              1                          1           super.connect_phase(phase);
    51              1                          1           cov_export.connect(cov_fifo.analysis_export);
    52                                                   endfunction
    53                                               
    54                                                   task run_phase(uvm_phase phase);
    55              1                          1           forever begin
    56              1                       1504             cov_fifo.get(cov_item);
    57              1                       1503             cg.sample();


=================================================================================
=== Instance: /SPI_wrapper_scoreboard_pkg
=== Design Unit: work.SPI_wrapper_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         2         4    33.33%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_scoreboard.sv
------------------------------------IF Branch------------------------------------
    36                                      1503     Count coming in to IF
    36              1                    ***0***           if (tx.MISO !== tx.MISO_ref) begin
    38              1                       1503           end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***             `uvm_error("SCOREBOARD", $sformatf("Mismatch detected! MISO=%0d, Expected MISO_ref=%0d", tx.MISO, tx.MISO_ref))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                      1503     Count coming in to IF
    39              1                       1503             `uvm_info("SCOREBOARD", "Match confirmed between MISO and MISO_ref", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_scoreboard_pkg --

  File SPI_wrapper_scoreboard.sv
----------------Focused Condition View-------------------
Line       36 Item    1  (tx.MISO !== tx.MISO_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (tx.MISO !== tx.MISO_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (tx.MISO !== tx.MISO_ref)_0  -                             
  Row   2:    ***0***  (tx.MISO !== tx.MISO_ref)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_scoreboard.sv
    1                                                package SPI_wrapper_scoreboard_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_scoreboard extends uvm_scoreboard;
    7               1                    ***0***         `uvm_component_utils(SPI_wrapper_scoreboard)
    7               2                    ***0***     
    7               3                          2     
    8                                                    uvm_analysis_port#(SPI_wrapper_seq_item) sb_export;
    9                                                    uvm_tlm_analysis_fifo#(SPI_wrapper_seq_item) sb_fifo;
    10                                                   SPI_wrapper_seq_item received;
    11                                               
    12                                                   function new(string name = "SPI_wrapper_scoreboard", uvm_component parent = null);
    13              1                          1           super.new(name, parent);
    14                                                   endfunction
    15                                               
    16                                                   function void build_phase(uvm_phase phase);
    17              1                          1           super.build_phase(phase);
    18              1                          1           sb_export = new("sb_export", this);
    19              1                          1           sb_fifo   = new("sb_fifo", this);
    20                                                   endfunction
    21                                                    function void connect_phase(uvm_phase phase);
    22              1                          1           super.connect_phase(phase);
    23              1                          1           sb_export.connect(sb_fifo.analysis_export);
    24                                                   endfunction
    25                                               
    26                                                   task run_phase(uvm_phase phase);
    27              1                          1           forever begin
    28              1                       1504             sb_fifo.get(received);
    29              1                       1503             golden_model(received);
    30                                                     end
    31                                                   endtask
    32                                               
    33                                                   // TODO: Implement golden_model tailored to your DUT's expected behavior
    34                                                   task automatic golden_model(input SPI_wrapper_seq_item tx);
    35                                                     // Example: simple pass-through model (replace with actual model logic)
    36                                                     if (tx.MISO !== tx.MISO_ref) begin
    37              1                    ***0***             `uvm_error("SCOREBOARD", $sformatf("Mismatch detected! MISO=%0d, Expected MISO_ref=%0d", tx.MISO, tx.MISO_ref))
    38                                                     end else begin
    39              1                       1503             `uvm_info("SCOREBOARD", "Match confirmed between MISO and MISO_ref", UVM_LOW)


=================================================================================
=== Instance: /SPI_wrapper_sequencer_pkg
=== Design Unit: work.SPI_wrapper_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_sequencer.sv
    1                                                package SPI_wrapper_sequencer_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_sequencer extends uvm_sequencer#(SPI_wrapper_seq_item);
    7               1                    ***0***         `uvm_component_utils(SPI_wrapper_sequencer)
    7               2                    ***0***     
    7               3                          2     
    8                                                    function new(string name = "SPI_wrapper_sequencer", uvm_component parent = null);
    9               1                          1           super.new(name, parent);


=================================================================================
=== Instance: /SPI_wrapper_monitor_pkg
=== Design Unit: work.SPI_wrapper_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_monitor.sv
------------------------------------IF Branch------------------------------------
    31                                      1503     Count coming in to IF
    31              1                       1503             `uvm_info("MONITOR", $sformatf("Observed: %s", tx.convert2string()), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        14         2    87.50%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_monitor.sv
    1                                                package SPI_wrapper_monitor_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                  class SPI_wrapper_monitor extends uvm_monitor;
    7               1                    ***0***         `uvm_component_utils(SPI_wrapper_monitor)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    virtual SPI_wrapper_if vif;
    10                                                   SPI_wrapper_seq_item tx;
    11                                                   uvm_analysis_port#(SPI_wrapper_seq_item) mon_ap;
    12                                               
    13                                                   function new(string name = "SPI_wrapper_monitor", uvm_component parent = null);
    14              1                          1           super.new(name, parent);
    15                                                   endfunction
    16                                               function void build_phase(uvm_phase phase);
    17              1                          1          super.build_phase(phase);
    18              1                          1             mon_ap=new("mon_ap",this);
    19                                                   endfunction   
    20                                                   task run_phase(uvm_phase phase);
    21                                                     
    22              1                          1           forever begin
    23              1                       1504             tx = SPI_wrapper_seq_item::type_id::create("tx");
    24              1                       1504             @(negedge vif.clk);
    25                                                       // TODO: sample DUT outputs and fill tx fields
    26              1                       1503             tx.MOSI       = vif.MOSI;
    27              1                       1503             tx.SS_n      = vif.SS_n;
    28              1                       1503             tx.rst_n    = vif.rst_n;
    29              1                       1503             tx.MISO      = vif.MISO;
    30              1                       1503             tx.MISO_ref  = vif.MISO_ref;
    31              1                       1503             `uvm_info("MONITOR", $sformatf("Observed: %s", tx.convert2string()), UVM_LOW)
    32              1                       1503             mon_ap.write(tx);


=================================================================================
=== Instance: /SPI_wrapper_config_pkg
=== Design Unit: work.SPI_wrapper_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_config.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_wrapper_config)
    7               4                    ***0***         `uvm_object_utils(SPI_wrapper_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_config_pkg --

  File SPI_wrapper_config.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_config.sv
    1                                                package SPI_wrapper_config_pkg;
    2                                                
    3                                                  import uvm_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class SPI_wrapper_config extends uvm_object;
    7               1                    ***0***         `uvm_object_utils(SPI_wrapper_config)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                    // TODO: Add your virtual interface handle(s) here
    10                                                   // Example:
    11                                                    virtual SPI_wrapper_if SPI_wrappervif;
    12                                                   // TODO: Add other config fields (e.g. is_active, clock_period, time_scale...)
    13                                                   uvm_active_passive_enum is_active;
    14                                               
    15                                                   function new (string name = "SPI_wrapper_config");
    16              1                          1           super.new(name);


=================================================================================
=== Instance: /SPI_wrapper_driver_pkg
=== Design Unit: work.SPI_wrapper_driver_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_driver.sv
    1                                                package SPI_wrapper_driver_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_seq_item_pkg::*;
    5                                                  import SPI_wrapper_config_pkg::*;
    6                                                
    7                                                  class SPI_wrapper_driver extends uvm_driver#(SPI_wrapper_seq_item);
    8               1                    ***0***         `uvm_component_utils(SPI_wrapper_driver)
    8               2                    ***0***     
    8               3                          2     
    9                                                    virtual SPI_wrapper_if vif;
    10                                                   SPI_wrapper_seq_item tx;
    11                                               
    12                                                   function new(string name = "SPI_wrapper_driver", uvm_component parent = null);
    13              1                          1           super.new(name, parent);
    14                                                   endfunction
    15                                               
    16                                                   task run_phase(uvm_phase phase);
    17                                                     
    18              1                          1           forever begin
    19              1                       1504             seq_item_port.get_next_item(tx);
    20                                                       // TODO: Drive DUT signals using tx fields
    21              1                       1503             vif.rst_n      = tx.rst_n;
    22              1                       1503             vif.SS_n       = tx.SS_n;
    23              1                       1503             vif.MOSI       = tx.MOSI;
    24              1                       1503             @(negedge vif.clk);
    25              1                       1503             seq_item_port.item_done();


=================================================================================
=== Instance: /SPI_wrapper_agent_pkg
=== Design Unit: work.SPI_wrapper_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_agent.sv
------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***           if (!uvm_config_db#(SPI_wrapper_config)::get(this, "", "CFG", cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***             `uvm_fatal("CFG_NOT_FOUND", "You must set the CFG before building the agent")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                          1           if (cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                          1           if (cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_agent.sv
    1                                                package SPI_wrapper_agent_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_config_pkg::*;
    5                                                  import SPI_wrapper_driver_pkg::*;
    6                                                  import SPI_wrapper_monitor_pkg::*;
    7                                                  import SPI_wrapper_sequencer_pkg::*;
    8                                                  import SPI_wrapper_seq_item_pkg::*;
    9                                                
    10                                                 class SPI_wrapper_agent extends uvm_agent;
    11              1                    ***0***         `uvm_component_utils(SPI_wrapper_agent)
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                   SPI_wrapper_config cfg;
    14                                                   SPI_wrapper_driver drv;
    15                                                   SPI_wrapper_sequencer sqr;
    16                                                   SPI_wrapper_monitor mon;
    17                                                   uvm_analysis_port#(SPI_wrapper_seq_item) agt_ap;
    18                                               
    19                                                   function new(string name = "SPI_wrapper_agent", uvm_component parent = null);
    20              1                          1           super.new(name, parent);
    21                                                   endfunction
    22                                               
    23                                                   function void build_phase(uvm_phase phase);
    24              1                          1           super.build_phase(phase);
    25                                                     if (!uvm_config_db#(SPI_wrapper_config)::get(this, "", "CFG", cfg))
    26              1                    ***0***             `uvm_fatal("CFG_NOT_FOUND", "You must set the CFG before building the agent")
    27                                               
    28                                                     if (cfg.is_active == UVM_ACTIVE) begin
    29              1                          1             drv = SPI_wrapper_driver::type_id::create("drv", this);
    30              1                          1             sqr = SPI_wrapper_sequencer::type_id::create("sqr", this);
    31                                                     end
    32              1                          1           mon = SPI_wrapper_monitor::type_id::create("mon", this);
    33              1                          1           agt_ap = new("agt_ap", this);
    34                                                   endfunction
    35                                               
    36                                                   function void connect_phase(uvm_phase phase);
    37              1                          1           super.connect_phase(phase);
    38                                                     if (cfg.is_active == UVM_ACTIVE) begin
    39              1                          1             drv.seq_item_port.connect(sqr.seq_item_export);
    40                                                       // TODO: set driver's virtual interface
    41              1                          1             drv.vif = cfg.SPI_wrappervif;
    42                                                     end
    43                                                     // TODO: connect monitor vif
    44              1                          1           mon.vif = cfg.SPI_wrappervif;
    45              1                          1           mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /SPI_wrapper_env_pkg
=== Design Unit: work.SPI_wrapper_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_env.sv
    1                                                package SPI_wrapper_env_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import SPI_wrapper_agent_pkg::*;
    5                                                  import SPI_wrapper_scoreboard_pkg::*;
    6                                                  import SPI_wrapper_coverage_pkg::*;
    7                                                
    8                                                  class SPI_wrapper_env extends uvm_env;
    9               1                    ***0***         `uvm_component_utils(SPI_wrapper_env)
    9               2                    ***0***     
    9               3                          2     
    10                                                   SPI_wrapper_agent agt;
    11                                                   SPI_wrapper_scoreboard sb;
    12                                                   SPI_wrapper_coverage cov;
    13                                               
    14                                                   function new(string name = "SPI_wrapper_env", uvm_component parent = null);
    15              1                          1           super.new(name, parent);
    16                                                   endfunction
    17                                               
    18                                                   function void build_phase(uvm_phase phase);
    19              1                          1           super.build_phase(phase);
    20              1                          1           agt = SPI_wrapper_agent::type_id::create("agt", this);
    21              1                          1           sb  = SPI_wrapper_scoreboard::type_id::create("sb", this);
    22              1                          1           cov = SPI_wrapper_coverage::type_id::create("cov", this);
    23                                                   endfunction
    24                                               
    25                                                   function void connect_phase(uvm_phase phase);
    26              1                          1           super.connect_phase(phase);
    27              1                          1           agt.agt_ap.connect(sb.sb_export);
    28              1                          1           agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /SPI_wrapper_test_pkg
=== Design Unit: work.SPI_wrapper_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18         6        12    33.33%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_test.sv
------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                    ***0***           if(!uvm_config_db#(virtual SPI_wrapper_if)::get(this, "", "SPI_wrapper_if", cfg.SPI_wrappervif))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***             `uvm_fatal("VIF_NOT_FOUND", "You must set the VIF before building the agent")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                    ***0***            if(!uvm_config_db#(virtual SPI_slave_if)::get(this, "", "SPI_slave_if", slave_cfg.SPI_slavevif))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              1                    ***0***             `uvm_fatal("VIF_NOT_FOUND", "You must set the VIF before building the agent")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                         1     Count coming in to IF
    60              1                    ***0***             if(!uvm_config_db#(virtual RAM_if)::get(this, "", "RAM_if", ram_cfg.RAMvif))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              1                    ***0***               `uvm_fatal("VIF_NOT_FOUND", "You must set the VIF before building the agent")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                         1     Count coming in to IF
    79              1                          1           `uvm_info("RUN_PHASE", "Starting reset sequence", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    82                                         1     Count coming in to IF
    82              1                          1           `uvm_info("RUN_PHASE", "Starting main sequence", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              1                          1           `uvm_info("RUN_PHASE", "Test finished", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      35        30         5    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_test.sv
    1                                                package SPI_wrapper_test_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                
    5                                                  import SPI_wrapper_env_pkg::*;
    6                                                  import SPI_wrapper_agent_pkg::*;
    7                                                  import SPI_wrapper_config_pkg::*;
    8                                                  
    9                                                  import SPI_slave_env_pkg::*;
    10                                                 import SPI_slave_agent_pkg::*;
    11                                                 import SPI_slave_config_pkg::*;
    12                                               
    13                                                 import RAM_env_pkg::*;
    14                                                 import RAM_agent_pkg::*;
    15                                                 import RAM_config_pkg::*;
    16                                               
    17                                               
    18                                               
    19                                                 
    20                                                 import SPI_wrapper_seq_item_pkg::*;
    21                                                 import SPI_wrapper_wr_rd_seq_pkg::*;
    22                                                 import SPI_wrapper_wr_only_seq_pkg::*;
    23                                                 import SPI_wrapper_rd_only_seq_pkg::*;
    24                                                 import SPI_wrapper_rst_seq_pkg::*;
    25                                               
    26                                                 class SPI_wrapper_test extends uvm_test;
    27              1                    ***0***         `uvm_component_utils(SPI_wrapper_test)
    27              2                    ***0***     
    27              3                          4     
    28                                               
    29                                                   SPI_wrapper_env env;
    30                                                   SPI_wrapper_config cfg;
    31                                               
    32                                                   SPI_slave_env slave_env;
    33                                                   SPI_slave_config slave_cfg;
    34                                                   RAM_env ram_env;
    35                                                   RAM_config ram_cfg;
    36                                               
    37                                                   SPI_wrapper_wr_rd_seq wr_rd_seq;
    38                                                   SPI_wrapper_wr_only_seq wr_only_seq;
    39                                                   SPI_wrapper_rd_only_seq rd_only_seq;
    40                                                   SPI_wrapper_rst_seq rst_seq;
    41                                               
    42                                                   function new(string name = "SPI_wrapper_test", uvm_component parent = null);
    43              1                          1           super.new(name, parent);
    44                                                   endfunction
    45                                               
    46                                                   function void build_phase(uvm_phase phase);
    47              1                          1           super.build_phase(phase);
    48              1                          1           env = SPI_wrapper_env::type_id::create("env", this);
    49              1                          1           cfg = SPI_wrapper_config::type_id::create("cfg");
    50              1                          1           slave_env = SPI_slave_env::type_id::create("slave_env", this);
    51              1                          1           slave_cfg = SPI_slave_config::type_id::create("slave_cfg");
    52              1                          1           ram_env = RAM_env::type_id::create("ram_env", this);
    53              1                          1           ram_cfg = RAM_config::type_id::create("ram_cfg");
    54                                                     if(!uvm_config_db#(virtual SPI_wrapper_if)::get(this, "", "SPI_wrapper_if", cfg.SPI_wrappervif))begin
    55              1                    ***0***             `uvm_fatal("VIF_NOT_FOUND", "You must set the VIF before building the agent")
    56                                                      end
    57                                                      if(!uvm_config_db#(virtual SPI_slave_if)::get(this, "", "SPI_slave_if", slave_cfg.SPI_slavevif))begin
    58              1                    ***0***             `uvm_fatal("VIF_NOT_FOUND", "You must set the VIF before building the agent")
    59                                                      end
    60                                                       if(!uvm_config_db#(virtual RAM_if)::get(this, "", "RAM_if", ram_cfg.RAMvif))begin
    61              1                    ***0***               `uvm_fatal("VIF_NOT_FOUND", "You must set the VIF before building the agent")
    62                                                       end
    63                                               
    64                                                      
    65              1                          1           cfg.is_active = UVM_ACTIVE;
    66              1                          1           slave_cfg.is_active = UVM_PASSIVE;
    67              1                          1           ram_cfg.is_active = UVM_PASSIVE;
    68              1                          1           uvm_config_db#(SPI_wrapper_config)::set(this, "*", "CFG", cfg);
    69              1                          1           uvm_config_db#(SPI_slave_config)::set(this, "*", "CFG", slave_cfg);
    70              1                          1           uvm_config_db#(RAM_config)::set(this, "*", "CFG", ram_cfg);
    71              1                          1           rst_seq  = SPI_wrapper_rst_seq::type_id::create("rst_seq");
    72              1                          1           wr_rd_seq = SPI_wrapper_wr_rd_seq::type_id::create("wr_rd_seq");
    73              1                          1           wr_only_seq = SPI_wrapper_wr_only_seq::type_id::create("wr_only_seq");
    74              1                          1           rd_only_seq = SPI_wrapper_rd_only_seq::type_id::create("rd_only_seq");
    75                                                   endfunction
    76                                               
    77                                                   task run_phase(uvm_phase phase);
    78              1                          1           phase.raise_objection(this);
    79              1                          1           `uvm_info("RUN_PHASE", "Starting reset sequence", UVM_LOW)
    80              1                          1           rst_seq.start(env.agt.sqr);
    81                                               
    82              1                          1           `uvm_info("RUN_PHASE", "Starting main sequence", UVM_LOW)
    83                                                    
    84                                                     
    85              1                          1           wr_only_seq.start(env.agt.sqr);
    86              1                          1           rst_seq.start(env.agt.sqr);
    87              1                          1           rd_only_seq.start(env.agt.sqr); 
    88              1                          1           rst_seq.start(env.agt.sqr);
    89              1                          1           wr_rd_seq.start(env.agt.sqr);
    90                                                    
    91              1                          1           `uvm_info("RUN_PHASE", "Test finished", UVM_LOW)
    92              1                          1           phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cg                77.77%        100          -    Uncovered            
    covered/total bins:                                    12         14          -                      
    missing/total bins:                                     2         14          -                      
    % Hit:                                             85.71%        100          -                      
    Coverpoint din_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint din_trans                               66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_rx_din                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_tx_din                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          1          -                      
        missing/total bins:                                 1          1          -                      
        % Hit:                                          0.00%        100          -                      
 Covergroup instance \/RAM_coverage_pkg::RAM_coverage::cg  
                                                       77.77%        100          -    Uncovered            
    covered/total bins:                                    12         14          -                      
    missing/total bins:                                     2         14          -                      
    % Hit:                                             85.71%        100          -                      
    Coverpoint din_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin val0                                          389          1          -    Covered              
        bin val1                                          354          1          -    Covered              
        bin val2                                          580          1          -    Covered              
        bin val3                                          180          1          -    Covered              
    Coverpoint din_trans                               66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        bin wr_d_after_wr_addr                             16          1          -    Covered              
        bin rd_d_after_rd_addr                             18          1          -    Covered              
        bin trans_all                                       0          1          -    ZERO                 
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin valid                                         153          1          -    Covered              
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin valid                                         359          1          -    Covered              
    Cross cross_rx_din                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <val3,valid>                               17          1          -    Covered              
            bin <val2,valid>                               45          1          -    Covered              
            bin <val1,valid>                               48          1          -    Covered              
            bin <val0,valid>                               43          1          -    Covered              
    Cross cross_tx_din                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          1          -                      
        missing/total bins:                                 1          1          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_read_data                                0          1          -    ZERO                 
 TYPE /SPI_slave_coverage_pkg/SPI_slave_coverage/cg 
                                                       70.00%        100          -    Uncovered            
    covered/total bins:                                    10         16          -                      
    missing/total bins:                                     6         16          -                      
    % Hit:                                             62.50%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cp                                 25.00%        100          -    Uncovered            
        covered/total bins:                                 1          4          -                      
        missing/total bins:                                 3          4          -                      
        % Hit:                                         25.00%        100          -                      
    Coverpoint SSN_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross SSN_MOSI_cross                               25.00%        100          -    Uncovered            
        covered/total bins:                                 1          4          -                      
        missing/total bins:                                 3          4          -                      
        % Hit:                                         25.00%        100          -                      
 Covergroup instance \/SPI_slave_coverage_pkg::SPI_slave_coverage::cg  
                                                       70.00%        100          -    Uncovered            
    covered/total bins:                                    10         16          -                      
    missing/total bins:                                     6         16          -                      
    % Hit:                                             62.50%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       389          1          -    Covered              
        bin auto[1]                                       354          1          -    Covered              
        bin auto[2]                                       580          1          -    Covered              
        bin auto[3]                                       180          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin Write_bin_trans                                88          1          -    Covered              
        bin Read_bin_trans                                 16          1          -    Covered              
    Coverpoint MOSI_cp                                 25.00%        100          -    Uncovered            
        covered/total bins:                                 1          4          -                      
        missing/total bins:                                 3          4          -                      
        % Hit:                                         25.00%        100          -                      
        bin write_addr                                   1503          1          -    Covered              
        bin write_data                                      0          1          -    ZERO                 
        bin read_addr                                       0          1          -    ZERO                 
        bin read_data                                       0          1          -    ZERO                 
        illegal_bin invalid_cmds                            0                     -    ZERO                 
    Coverpoint SSN_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                          117          1          -    Covered              
        bin low                                          1386          1          -    Covered              
    Cross SSN_MOSI_cross                               25.00%        100          -    Uncovered            
        covered/total bins:                                 1          4          -                      
        missing/total bins:                                 3          4          -                      
        % Hit:                                         25.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_addr_valid                         1386          1          -    Covered              
            bin write_data_valid                            0          1          -    ZERO                 
            bin read_addr_valid                             0          1          -    ZERO                 
            bin read_data_valid                             0          1          -    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin irrelevant                         117                     -    Occurred             
 TYPE /SPI_wrapper_coverage_pkg/SPI_wrapper_coverage/cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     8          8          -                      
    missing/total bins:                                     0          8          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin low                                          1012          1          -    Covered              
        bin high                                          491          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin inactive                                      117          1          -    Covered              
        bin active                                       1386          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin deasserted                                   1485          1          -    Covered              
        bin asserted                                       18          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin low                                          1350          1          -    Covered              
        bin high                                          153          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 82.59%  COVERGROUP TYPES: 3

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/reset_a     SPI_wrapper.sv(22)                 0          1
/top/DUT/SLAVE_instance/assert__2
                     SPI_slave.sv(154)                  0          1
/top/DUT/SLAVE_instance/assert__1
                     SPI_slave.sv(149)                  0          1
/top/DUT/SLAVE_instance/assert__0
                     SPI_slave.sv(144)                  0          1
/top/DUT/SLAVE_instance/assert_rst_a
                     SPI_slave.sv(138)                  0          1
/top/DUT/SLAVE_instance/write_add_a
                     SPI_slave.sv(164)                  0          1
/top/DUT/SLAVE_instance/write_data_a
                     SPI_slave.sv(173)                  0          1
/top/DUT/SLAVE_instance/read_add_a
                     SPI_slave.sv(182)                  0          1
/top/DUT/SLAVE_instance/read_data_a
                     SPI_slave.sv(190)                  0          1
/top/DUT/inst_sva/MISO_stable_a
                     SPI_wrapper_sva.sv(11)             0          1
/SPI_wrapper_rd_only_seq_pkg/SPI_wrapper_rd_only_seq/body/#ublk#130736839#15/immed__22
                     SPI_wrapper_rd_only_seq.sv(22)
                                                        0          1
/SPI_wrapper_wr_only_seq_pkg/SPI_wrapper_wr_only_seq/body/#ublk#130738215#15/immed__22
                     SPI_wrapper_wr_only_seq.sv(22)
                                                        0          1
/SPI_wrapper_wr_rd_seq_pkg/SPI_wrapper_wr_rd_seq/body/#ublk#127550407#15/immed__22
                     SPI_wrapper_wr_rd_seq.sv(22)
                                                        0          1

Total Coverage By Instance (filtered view): 80.61%

