<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: SAM Direct Memory Access Controller Driver (DMAC)</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">SAM Direct Memory Access Controller Driver (DMAC)</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__descriptor__config.html">dma_descriptor_config</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__events__config.html">dma_events_config</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__resource__config.html">dma_resource_config</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__resource.html">dma_resource</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga1593e5705a2d54bf599da39018c2e85f">DMA_INVALID_CHANNEL</a>&#160;&#160;&#160;0xff</td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga23b73c0601b7f7031200ccf7a11f17cb">dma_callback_t</a> )(struct <a class="el" href="structdma__resource.html">dma_resource</a> *const resource)</td></tr>
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga878c7ba416706b4e17d1485335195d4d">dma_priority_level</a> { <a class="el" href="group__asfdoc__sam0__dma__group.html#gga878c7ba416706b4e17d1485335195d4da8c6d46fb0e8e2a823d33efd1f9445810">DMA_PRIORITY_LEVEL_0</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga878c7ba416706b4e17d1485335195d4da9400a2055c3c6200cfd704f04b51d3ca">DMA_PRIORITY_LEVEL_1</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga878c7ba416706b4e17d1485335195d4daf78c2cd459913b9d24f786e28c51480c">DMA_PRIORITY_LEVEL_2</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga878c7ba416706b4e17d1485335195d4dadf0a452ac155ef1de6348c765a618c42">DMA_PRIORITY_LEVEL_3</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga50787a2135af10ef204989a2eca2f8da">dma_event_input_action</a> { <br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__dma__group.html#gga50787a2135af10ef204989a2eca2f8daa0a029bd462bebc6f6cf9a30f563a6bad">DMA_EVENT_INPUT_NOACT</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga50787a2135af10ef204989a2eca2f8daa68bb1798eb9acbf82c47c02d25b19acd">DMA_EVENT_INPUT_TRIG</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga50787a2135af10ef204989a2eca2f8daa5d6761bc199e012cf2b98e5131c0f863">DMA_EVENT_INPUT_CTRIG</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga50787a2135af10ef204989a2eca2f8daa7bbc92d27efb4d3624bb348969ae0602">DMA_EVENT_INPUT_CBLOCK</a>, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__dma__group.html#gga50787a2135af10ef204989a2eca2f8daafb2d91c5ce2e16beea071c79c5f3081c">DMA_EVENT_INPUT_SUSPEND</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga50787a2135af10ef204989a2eca2f8daa7e680b365b3c5df8354cddcfed5b27f1">DMA_EVENT_INPUT_RESUME</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga50787a2135af10ef204989a2eca2f8daa233bcb147aeaa6885b3a56365c4e45f4">DMA_EVENT_INPUT_SSKIP</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga32499dde8d086313e14271a5f71387a3">dma_address_increment_stepsize</a> { <br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__dma__group.html#gga32499dde8d086313e14271a5f71387a3ac59eebaae920a4b1a3dc137302b8ccda">DMA_ADDRESS_INCREMENT_STEP_SIZE_1</a> =  0, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga32499dde8d086313e14271a5f71387a3acdbf4e8ded785c8b6fa169262345d826">DMA_ADDRESS_INCREMENT_STEP_SIZE_2</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga32499dde8d086313e14271a5f71387a3a41621e913a27095efb54935369882603">DMA_ADDRESS_INCREMENT_STEP_SIZE_4</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga32499dde8d086313e14271a5f71387a3a38a3bdd513d3b39e5d0ce4165a43d07a">DMA_ADDRESS_INCREMENT_STEP_SIZE_8</a>, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__dma__group.html#gga32499dde8d086313e14271a5f71387a3ad74d0a2af39796d63bcf4e451c88066c">DMA_ADDRESS_INCREMENT_STEP_SIZE_16</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga32499dde8d086313e14271a5f71387a3acc46092c27f7c8744daf791bb569870d">DMA_ADDRESS_INCREMENT_STEP_SIZE_32</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga32499dde8d086313e14271a5f71387a3a0d321dbe4fbfa8aa473b66883d320ac1">DMA_ADDRESS_INCREMENT_STEP_SIZE_64</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga32499dde8d086313e14271a5f71387a3aacef4e2317c008612efd8d1291a7b352">DMA_ADDRESS_INCREMENT_STEP_SIZE_128</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga2635e8f47abaa1c52bce61445851d8d4">dma_step_selection</a> { <a class="el" href="group__asfdoc__sam0__dma__group.html#gga2635e8f47abaa1c52bce61445851d8d4a41ab157c967a0d7ecbc66dd0344f05f1">DMA_STEPSEL_DST</a> =  0, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga2635e8f47abaa1c52bce61445851d8d4ae32d908034c2102a9c785b1d2ad87067">DMA_STEPSEL_SRC</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga6f84d28afb31e513c29c2e9da1d0120d">dma_beat_size</a> { <a class="el" href="group__asfdoc__sam0__dma__group.html#gga6f84d28afb31e513c29c2e9da1d0120dafd321522455a54f59f5a4168c62c8558">DMA_BEAT_SIZE_BYTE</a> =  0, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga6f84d28afb31e513c29c2e9da1d0120dab79be202b39b04f652696982c93963f3">DMA_BEAT_SIZE_HWORD</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga6f84d28afb31e513c29c2e9da1d0120dacce3d2a2b202bf31ddc5bdd7b5c3028a">DMA_BEAT_SIZE_WORD</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga31ab63d65af87361e500fff3fe03f722">dma_block_action</a> { <a class="el" href="group__asfdoc__sam0__dma__group.html#gga31ab63d65af87361e500fff3fe03f722a781de6bc203827346700c2dd142da600">DMA_BLOCK_ACTION_NOACT</a> =  0, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga31ab63d65af87361e500fff3fe03f722a8f95656f5991b2372fdb90f821982d7d">DMA_BLOCK_ACTION_INT</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga31ab63d65af87361e500fff3fe03f722a29908d5a9064a58bf72b5efb4e053edf">DMA_BLOCK_ACTION_SUSPEND</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga31ab63d65af87361e500fff3fe03f722a9e9b3ee8f86c74ce37036be344711364">DMA_BLOCK_ACTION_BOTH</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#gaebf9692c7c0af39d5d2e137487baa1d7">dma_event_output_selection</a> { <a class="el" href="group__asfdoc__sam0__dma__group.html#ggaebf9692c7c0af39d5d2e137487baa1d7aa6b7160c2c889977128cea6ca2c6a77f">DMA_EVENT_OUTPUT_DISABLE</a> =  0, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#ggaebf9692c7c0af39d5d2e137487baa1d7a0fde049d9afdb25030b7e667c6bec7c7">DMA_EVENT_OUTPUT_BLOCK</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#ggaebf9692c7c0af39d5d2e137487baa1d7a3756263dcd33a7d67a8ed1de97a9cb31">DMA_EVENT_OUTPUT_RESERVED</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#ggaebf9692c7c0af39d5d2e137487baa1d7ac55ed4b0d4af31022c24df4d9ccbc576">DMA_EVENT_OUTPUT_BEAT</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#gaabc43583fb52cd9480c59db897f78c23">dma_transfer_trigger_action</a> { <a class="el" href="group__asfdoc__sam0__dma__group.html#ggaabc43583fb52cd9480c59db897f78c23af8fbe26d27aff578921e9fa486704258">DMA_TRIGGER_ACTON_BLOCK</a> =  DMAC_CHCTRLB_TRIGACT_BLOCK_Val, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#ggaabc43583fb52cd9480c59db897f78c23a25b07b0447e8860f173f6f5f9d2cb31f">DMA_TRIGGER_ACTON_BEAT</a> =  DMAC_CHCTRLB_TRIGACT_BEAT_Val, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#ggaabc43583fb52cd9480c59db897f78c23aa5fc4013552338a0b763fd359ea6cfc1">DMA_TRIGGER_ACTON_TRANSACTION</a> =  DMAC_CHCTRLB_TRIGACT_TRANSACTION_Val
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga044a5044a2ccdac91a29c8207219d577">dma_callback_type</a> { <a class="el" href="group__asfdoc__sam0__dma__group.html#gga044a5044a2ccdac91a29c8207219d577a9b2cc1fdd9fda5e4fff165bb232b8840">DMA_CALLBACK_TRANSFER_ERROR</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga044a5044a2ccdac91a29c8207219d577ae3c312bb398675686bf5c0a26a06fda3">DMA_CALLBACK_TRANSFER_DONE</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga044a5044a2ccdac91a29c8207219d577a79818e92ef128101984df8b95e61c776">DMA_CALLBACK_CHANNEL_SUSPEND</a>, 
<a class="el" href="group__asfdoc__sam0__dma__group.html#gga044a5044a2ccdac91a29c8207219d577a1b92d572f1f4199d5f981887508e9e77">DMA_CALLBACK_N</a>
 }</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c3c4642fbdb3ef376e44f837925485b"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_get_config_defaults" ref="ga3c3c4642fbdb3ef376e44f837925485b" args="(struct dma_resource_config *config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>dma_get_config_defaults</b> (struct <a class="el" href="structdma__resource__config.html">dma_resource_config</a> *config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a9571c394d78b283fa5882f25e8514c"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_allocate" ref="ga3a9571c394d78b283fa5882f25e8514c" args="(struct dma_resource *resource, struct dma_resource_config *config)" -->
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dma_allocate</b> (struct <a class="el" href="structdma__resource.html">dma_resource</a> *resource, struct <a class="el" href="structdma__resource__config.html">dma_resource_config</a> *config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3bd0ef7a379afe974334967a34335893"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_free" ref="ga3bd0ef7a379afe974334967a34335893" args="(struct dma_resource *resource)" -->
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dma_free</b> (struct <a class="el" href="structdma__resource.html">dma_resource</a> *resource)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad22dec473a6ff914d43ad388c89ad503"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_start_transfer_job" ref="gad22dec473a6ff914d43ad388c89ad503" args="(struct dma_resource *resource)" -->
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dma_start_transfer_job</b> (struct <a class="el" href="structdma__resource.html">dma_resource</a> *resource)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa85cb1ed7138d1d7c2e5604ce5146e9"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_abort_job" ref="gaaa85cb1ed7138d1d7c2e5604ce5146e9" args="(struct dma_resource *resource)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>dma_abort_job</b> (struct <a class="el" href="structdma__resource.html">dma_resource</a> *resource)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga665b304e17164871d81e8053256b56c8"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_suspend_job" ref="ga665b304e17164871d81e8053256b56c8" args="(struct dma_resource *resource)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>dma_suspend_job</b> (struct <a class="el" href="structdma__resource.html">dma_resource</a> *resource)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a43e0e84ff4e54baea31ff1ded48bcc"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_resume_job" ref="ga6a43e0e84ff4e54baea31ff1ded48bcc" args="(struct dma_resource *resource)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>dma_resume_job</b> (struct <a class="el" href="structdma__resource.html">dma_resource</a> *resource)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab352e2b1c9a07f13125e80142149fe8c"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_descriptor_create" ref="gab352e2b1c9a07f13125e80142149fe8c" args="(DmacDescriptor *descriptor, struct dma_descriptor_config *config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>dma_descriptor_create</b> (<a class="el" href="struct_dmac_descriptor.html">DmacDescriptor</a> *descriptor, struct <a class="el" href="structdma__descriptor__config.html">dma_descriptor_config</a> *config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55699ba1bd73a8f5f7a45982de1be7a5"></a><!-- doxytag: member="asfdoc_sam0_dma_group::dma_add_descriptor" ref="ga55699ba1bd73a8f5f7a45982de1be7a5" args="(struct dma_resource *resource, DmacDescriptor *descriptor)" -->
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dma_add_descriptor</b> (struct <a class="el" href="structdma__resource.html">dma_resource</a> *resource, <a class="el" href="struct_dmac_descriptor.html">DmacDescriptor</a> *descriptor)</td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_dmac_descriptor.html">DmacDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__dma__group.html#ga080cfd8f1a2e980f88d7517d7a3cc7d1">descriptor_section</a> [CONF_MAX_USED_CHANNEL_NUM]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9520865b983d3ef22412a1e4c3b7539a"></a><!-- doxytag: member="asfdoc_sam0_dma_group::g_chan_interrupt_flag" ref="ga9520865b983d3ef22412a1e4c3b7539a" args="[CONF_MAX_USED_CHANNEL_NUM]" -->
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>g_chan_interrupt_flag</b> [CONF_MAX_USED_CHANNEL_NUM]</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<p>This driver for Atmel&reg; | SMART SAM devices provides an interface for the configuration and management of the Direct Memory Access Controller(DMAC) module within the device. The DMAC can transfer data between memories and peripherals, and thus off-load these tasks from the CPU. The module supports peripheral to peripheral, peripheral to memory, memory to peripheral, and memory to memory transfers.</p>
<p>The following peripherals are used by the DMAC Driver:</p>
<ul>
<li>DMAC (Direct Memory Access Controller)</li>
</ul>
<p>The following devices can use this module:</p>
<ul>
<li>Atmel | SMART SAM D21</li>
<li>Atmel | SMART SAM R21</li>
<li>Atmel | SMART SAM D10/D11</li>
<li>Atmel | SMART SAM L21</li>
<li>Atmel | SMART SAM DAx</li>
<li>Atmel | SMART SAM C20/C21</li>
</ul>
<p>The outline of this documentation is as follows:</p>
<ul>
<li><a class="el" href="group__asfdoc__sam0__dma__group.html#asfdoc_sam0_dma_prerequisites">Prerequisites</a></li>
<li><a class="el" href="group__asfdoc__sam0__dma__group.html#asfdoc_sam0_dma_module_overview">Module Overview</a></li>
<li><a class="el" href="group__asfdoc__sam0__dma__group.html#asfdoc_sam0_dma_special_considerations">Special Considerations</a></li>
<li><a class="el" href="group__asfdoc__sam0__dma__group.html#asfdoc_sam0_dma_extra_info">Extra Information</a></li>
<li><a class="el" href="group__asfdoc__sam0__dma__group.html#asfdoc_sam0_dma_examples">Examples</a></li>
<li><a class="el" href="group__asfdoc__sam0__dma__group.html#asfdoc_sam0_dma_api_overview">API Overview</a></li>
</ul>
<h2><a class="anchor" id="asfdoc_sam0_dma_prerequisites"></a>
Prerequisites</h2>
<p>There are no prerequisites for this module.</p>
<h2><a class="anchor" id="asfdoc_sam0_dma_module_overview"></a>
Module Overview</h2>
<p>SAM devices with DMAC enables high data transfer rates with minimum CPU intervention and frees up CPU time. With access to all peripherals, the DMAC can handle automatic transfer of data to/from modules. It supports static and incremental addressing for both source and destination.</p>
<p>The DMAC when used with Event System or peripheral triggers, provides a considerable advantage by reducing the power consumption and performing data transfer in the background. For example if the ADC is configured to generate an event, it can trigger the DMAC to transfer the data into another peripheral or into SRAM. The CPU can remain in sleep during this time to reduce power consumption.</p>
<table class="doxtable">
<tr>
<th>Device </th><th>Dma channel number  </th></tr>
<tr>
<td>SAMD21/R21/C20/C21 </td><td>12  </td></tr>
<tr>
<td>SAMD10/D11 </td><td>6  </td></tr>
<tr>
<td>SAML21 </td><td>16  </td></tr>
</table>
<p>The DMA channel operation can be suspended at any time by software, by events from event system, or after selectable descriptor execution. The operation can be resumed by software or by events from event system. The DMAC driver for SAM supports four types of transfers such as peripheral to peripheral, peripheral to memory, memory to peripheral, and memory to memory.</p>
<p>The basic transfer unit is a beat which is defined as a single bus access. There can be multiple beats in a single block transfer and multiple block transfers in a DMA transaction. DMA transfer is based on descriptors, which holds transfer properties such as the source and destination addresses, transfer counter, and other additional transfer control information. The descriptors can be static or linked. When static, a single block transfer is performed. When linked, a number of transfer descriptors can be used to enable multiple block transfers within a single DMA transaction.</p>
<p>The implementation of the DMA driver is based on the idea that DMA channel is a finite resource of entities with the same abilities. A DMA channel resource is able to move a defined set of data from a source address to destination address triggered by a transfer trigger. On the SAM devices there are 12 DMA resources available for allocation. Each of these DMA resources can trigger interrupt callback routines and peripheral events. The other main features are</p>
<ul>
<li>Selectable transfer trigger source<ul>
<li>Software</li>
<li>Event System</li>
<li>Peripheral</li>
</ul>
</li>
<li>Event input and output is supported for the four lower channels</li>
<li>Four level channel priority</li>
<li>Optional interrupt generation on transfer complete, channel error or channel suspend</li>
<li>Supports multi-buffer or circular buffer mode by linking multiple descriptors</li>
<li>Beat size configurable as 8-bit, 16-bit, or 32-bit</li>
</ul>
<p>A simplified block diagram of the DMA Resource can be seen in <a class="el" href="group__asfdoc__sam0__dma__group.html#asfdoc_sam0_dma_module_block_diagram">the figure below</a>.</p>
<p><a class="anchor" id="asfdoc_sam0_dma_module_block_diagram"></a> </p>
<div align="center">
</div>
<h3><a class="anchor" id="asfdoc_sam0_dma_features"></a>
Driver Feature Macro Definition</h3>
<table class="doxtable">
<tr>
<th>Driver Feature Macro </th><th>Supported devices  </th></tr>
<tr>
<td>FEATURE_DMA_CHANNEL_STANDBY </td><td>SAML21/C20/C21  </td></tr>
</table>
<dl class="note"><dt><b>Note:</b></dt><dd>The specific features are only available in the driver when the selected device supports those features.</dd></dl>
<h3><a class="anchor" id="asfdoc_sam0_dma_module_overview_dma_transf_term"></a>
Terminology Used in DMAC Transfers</h3>
<table  border="0" cellborder="1" cellspacing="0">
<tr>
<th>Name  </th><th>Description   </th></tr>
<tr>
<td>Beat  </td><td>It is a single bus access by the DMAC. Configurable as 8-bit, 16-bit, or 32-bit   </td></tr>
<tr>
<td>Burst  </td><td>It is a transfer of n-beats (n=1,4,8,16). For the DMAC module in SAM, the burst size is one beat. Arbitration takes place each time a burst transfer is completed   </td></tr>
<tr>
<td>Block transfer  </td><td>A single block transfer is a configurable number of (1 to 64k) beat transfers   </td></tr>
</table>
<h3><a class="anchor" id="asfdoc_sam0_dma_module_overview_dma_channels"></a>
DMA Channels</h3>
<p>The DMAC in each device consists of several DMA channels, which along with the transfer descriptors defines the data transfer properties.</p>
<ul>
<li>The transfer control descriptor defines the source and destination addresses, source and destination address increment settings, the block transfer count and event output condition selection</li>
<li>Dedicated channel registers control the peripheral trigger source, trigger mode settings, event input actions, and channel priority level settings</li>
</ul>
<p>With a successful DMA resource allocation, a dedicated DMA channel will be assigned. The channel will be occupied until the DMA resource is freed. A DMA resource handle is used to identify the specific DMA resource. When there are multiple channels with active requests, the arbiter prioritizes the channels requesting access to the bus.</p>
<h3><a class="anchor" id="asfdoc_sam0_dma_module_overview_dma_trigger"></a>
DMA Triggers</h3>
<p>DMA transfer can be started only when a DMA transfer request is acknowledged/granted by the arbiter. A transfer request can be triggered from software, peripheral, or an event. There are dedicated source trigger selections for each DMA channel usage.</p>
<h3><a class="anchor" id="asfdoc_sam0_dma_module_overview_dma_transfer_descriptor"></a>
DMA Transfer Descriptor</h3>
<p>The transfer descriptor resides in the SRAM and defines these channel properties. </p>
<table  border="0" cellborder="1" cellspacing="0">
<tr>
<th>Field name  </th><th>Field width   </th></tr>
<tr>
<td>Descriptor Next Address  </td><td>32 bits   </td></tr>
<tr>
<td>Destination Address  </td><td>32 bits   </td></tr>
<tr>
<td>Source Address  </td><td>32 bits   </td></tr>
<tr>
<td>Block Transfer Counter  </td><td>16 bits   </td></tr>
<tr>
<td>Block Transfer Control  </td><td>16 bits   </td></tr>
</table>
<p>Before starting a transfer, at least one descriptor should be configured. After a successful allocation of a DMA channel, the transfer descriptor can be added with a call to dma_add_descriptor(). If there is a transfer descriptor already allocated to the DMA resource, the descriptor will be linked to the next descriptor address.</p>
<h3><a class="anchor" id="asfdoc_sam0_dma_module_overview_dma_output"></a>
DMA Interrupts/Events</h3>
<p>Both an interrupt callback and an peripheral event can be triggered by the DMA transfer. Three types of callbacks are supported by the DMA driver: transfer complete, channel suspend, and transfer error. Each of these callback types can be registered and enabled for each channel independently through the DMA driver API.</p>
<p>The DMAC module can also generate events on transfer complete. Event generation is enabled through the DMA channel, event channel configuration, and event user multiplexing is done through the events driver.</p>
<p>The DMAC can generate events in the below cases:</p>
<ul>
<li>When a block transfer is complete</li>
</ul>
<ul>
<li>When each beat transfer within a block transfer is complete</li>
</ul>
<h2><a class="anchor" id="asfdoc_sam0_dma_special_considerations"></a>
Special Considerations</h2>
<p>There are no special considerations for this module.</p>
<h2><a class="anchor" id="asfdoc_sam0_dma_extra_info"></a>
Extra Information</h2>
<p>For extra information, see <a class="el" href="asfdoc_sam0_dma_extra.html">Extra Information for DMAC Driver</a>. This includes:</p>
<ul>
<li><a class="el" href="asfdoc_sam0_dma_extra.html#asfdoc_sam0_dma_extra_acronyms">Acronyms</a></li>
<li><a class="el" href="asfdoc_sam0_dma_extra.html#asfdoc_sam0_dma_extra_dependencies">Dependencies</a></li>
<li><a class="el" href="asfdoc_sam0_dma_extra.html#asfdoc_sam0_dma_extra_errata">Errata</a></li>
<li><a class="el" href="asfdoc_sam0_dma_extra.html#asfdoc_sam0_dma_extra_history">Module History</a></li>
</ul>
<h2><a class="anchor" id="asfdoc_sam0_dma_examples"></a>
Examples</h2>
<p>For a list of examples related to this driver, see <a class="el" href="asfdoc_sam0_dma_exqsg.html">Examples for DMAC Driver</a>.</p>
<h2><a class="anchor" id="asfdoc_sam0_dma_api_overview"></a>
API Overview</h2>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga1593e5705a2d54bf599da39018c2e85f"></a><!-- doxytag: member="dma.h::DMA_INVALID_CHANNEL" ref="ga1593e5705a2d54bf599da39018c2e85f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__asfdoc__sam0__dma__group.html#ga1593e5705a2d54bf599da39018c2e85f">DMA_INVALID_CHANNEL</a>&#160;&#160;&#160;0xff</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA invalid channel number. </p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="ga23b73c0601b7f7031200ccf7a11f17cb"></a><!-- doxytag: member="dma.h::dma_callback_t" ref="ga23b73c0601b7f7031200ccf7a11f17cb" args=")(struct dma_resource *const resource)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* <a class="el" href="group__asfdoc__sam0__dma__group.html#ga23b73c0601b7f7031200ccf7a11f17cb">dma_callback_t</a>)(struct <a class="el" href="structdma__resource.html">dma_resource</a> *const resource)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type definition for a DMA resource callback function. </p>

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ga32499dde8d086313e14271a5f71387a3"></a><!-- doxytag: member="dma.h::dma_address_increment_stepsize" ref="ga32499dde8d086313e14271a5f71387a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#ga32499dde8d086313e14271a5f71387a3">dma_address_increment_stepsize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address increment step size. These bits select the address increment step size. The setting apply to source or destination address, depending on STEPSEL setting. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga32499dde8d086313e14271a5f71387a3ac59eebaae920a4b1a3dc137302b8ccda"></a><!-- doxytag: member="DMA_ADDRESS_INCREMENT_STEP_SIZE_1" ref="gga32499dde8d086313e14271a5f71387a3ac59eebaae920a4b1a3dc137302b8ccda" args="" -->DMA_ADDRESS_INCREMENT_STEP_SIZE_1</em>&nbsp;</td><td>
<p>The address is incremented by (beat size * 1). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga32499dde8d086313e14271a5f71387a3acdbf4e8ded785c8b6fa169262345d826"></a><!-- doxytag: member="DMA_ADDRESS_INCREMENT_STEP_SIZE_2" ref="gga32499dde8d086313e14271a5f71387a3acdbf4e8ded785c8b6fa169262345d826" args="" -->DMA_ADDRESS_INCREMENT_STEP_SIZE_2</em>&nbsp;</td><td>
<p>The address is incremented by (beat size * 2). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga32499dde8d086313e14271a5f71387a3a41621e913a27095efb54935369882603"></a><!-- doxytag: member="DMA_ADDRESS_INCREMENT_STEP_SIZE_4" ref="gga32499dde8d086313e14271a5f71387a3a41621e913a27095efb54935369882603" args="" -->DMA_ADDRESS_INCREMENT_STEP_SIZE_4</em>&nbsp;</td><td>
<p>The address is incremented by (beat size * 4). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga32499dde8d086313e14271a5f71387a3a38a3bdd513d3b39e5d0ce4165a43d07a"></a><!-- doxytag: member="DMA_ADDRESS_INCREMENT_STEP_SIZE_8" ref="gga32499dde8d086313e14271a5f71387a3a38a3bdd513d3b39e5d0ce4165a43d07a" args="" -->DMA_ADDRESS_INCREMENT_STEP_SIZE_8</em>&nbsp;</td><td>
<p>The address is incremented by (beat size * 8). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga32499dde8d086313e14271a5f71387a3ad74d0a2af39796d63bcf4e451c88066c"></a><!-- doxytag: member="DMA_ADDRESS_INCREMENT_STEP_SIZE_16" ref="gga32499dde8d086313e14271a5f71387a3ad74d0a2af39796d63bcf4e451c88066c" args="" -->DMA_ADDRESS_INCREMENT_STEP_SIZE_16</em>&nbsp;</td><td>
<p>The address is incremented by (beat size * 16). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga32499dde8d086313e14271a5f71387a3acc46092c27f7c8744daf791bb569870d"></a><!-- doxytag: member="DMA_ADDRESS_INCREMENT_STEP_SIZE_32" ref="gga32499dde8d086313e14271a5f71387a3acc46092c27f7c8744daf791bb569870d" args="" -->DMA_ADDRESS_INCREMENT_STEP_SIZE_32</em>&nbsp;</td><td>
<p>The address is incremented by (beat size * 32). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga32499dde8d086313e14271a5f71387a3a0d321dbe4fbfa8aa473b66883d320ac1"></a><!-- doxytag: member="DMA_ADDRESS_INCREMENT_STEP_SIZE_64" ref="gga32499dde8d086313e14271a5f71387a3a0d321dbe4fbfa8aa473b66883d320ac1" args="" -->DMA_ADDRESS_INCREMENT_STEP_SIZE_64</em>&nbsp;</td><td>
<p>The address is incremented by (beat size * 64). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga32499dde8d086313e14271a5f71387a3aacef4e2317c008612efd8d1291a7b352"></a><!-- doxytag: member="DMA_ADDRESS_INCREMENT_STEP_SIZE_128" ref="gga32499dde8d086313e14271a5f71387a3aacef4e2317c008612efd8d1291a7b352" args="" -->DMA_ADDRESS_INCREMENT_STEP_SIZE_128</em>&nbsp;</td><td>
<p>The address is incremented by (beat size * 128). </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6f84d28afb31e513c29c2e9da1d0120d"></a><!-- doxytag: member="dma.h::dma_beat_size" ref="ga6f84d28afb31e513c29c2e9da1d0120d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#ga6f84d28afb31e513c29c2e9da1d0120d">dma_beat_size</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The basic transfer unit in DMAC is a beat, which is defined as a single bus access. Its size is configurable and applies to both read and write. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga6f84d28afb31e513c29c2e9da1d0120dafd321522455a54f59f5a4168c62c8558"></a><!-- doxytag: member="DMA_BEAT_SIZE_BYTE" ref="gga6f84d28afb31e513c29c2e9da1d0120dafd321522455a54f59f5a4168c62c8558" args="" -->DMA_BEAT_SIZE_BYTE</em>&nbsp;</td><td>
<p>8-bit access. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6f84d28afb31e513c29c2e9da1d0120dab79be202b39b04f652696982c93963f3"></a><!-- doxytag: member="DMA_BEAT_SIZE_HWORD" ref="gga6f84d28afb31e513c29c2e9da1d0120dab79be202b39b04f652696982c93963f3" args="" -->DMA_BEAT_SIZE_HWORD</em>&nbsp;</td><td>
<p>16-bit access. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6f84d28afb31e513c29c2e9da1d0120dacce3d2a2b202bf31ddc5bdd7b5c3028a"></a><!-- doxytag: member="DMA_BEAT_SIZE_WORD" ref="gga6f84d28afb31e513c29c2e9da1d0120dacce3d2a2b202bf31ddc5bdd7b5c3028a" args="" -->DMA_BEAT_SIZE_WORD</em>&nbsp;</td><td>
<p>32-bit access. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga31ab63d65af87361e500fff3fe03f722"></a><!-- doxytag: member="dma.h::dma_block_action" ref="ga31ab63d65af87361e500fff3fe03f722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#ga31ab63d65af87361e500fff3fe03f722">dma_block_action</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Block action definitions. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga31ab63d65af87361e500fff3fe03f722a781de6bc203827346700c2dd142da600"></a><!-- doxytag: member="DMA_BLOCK_ACTION_NOACT" ref="gga31ab63d65af87361e500fff3fe03f722a781de6bc203827346700c2dd142da600" args="" -->DMA_BLOCK_ACTION_NOACT</em>&nbsp;</td><td>
<p>No action. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga31ab63d65af87361e500fff3fe03f722a8f95656f5991b2372fdb90f821982d7d"></a><!-- doxytag: member="DMA_BLOCK_ACTION_INT" ref="gga31ab63d65af87361e500fff3fe03f722a8f95656f5991b2372fdb90f821982d7d" args="" -->DMA_BLOCK_ACTION_INT</em>&nbsp;</td><td>
<p>Channel in normal operation and sets transfer complete interrupt flag after block transfer. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga31ab63d65af87361e500fff3fe03f722a29908d5a9064a58bf72b5efb4e053edf"></a><!-- doxytag: member="DMA_BLOCK_ACTION_SUSPEND" ref="gga31ab63d65af87361e500fff3fe03f722a29908d5a9064a58bf72b5efb4e053edf" args="" -->DMA_BLOCK_ACTION_SUSPEND</em>&nbsp;</td><td>
<p>Trigger channel suspend after block transfer and sets channel suspend interrupt flag once the channel is suspended. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga31ab63d65af87361e500fff3fe03f722a9e9b3ee8f86c74ce37036be344711364"></a><!-- doxytag: member="DMA_BLOCK_ACTION_BOTH" ref="gga31ab63d65af87361e500fff3fe03f722a9e9b3ee8f86c74ce37036be344711364" args="" -->DMA_BLOCK_ACTION_BOTH</em>&nbsp;</td><td>
<p>Sets transfer complete interrupt flag after a block transfer and trigger channel suspend. The channel suspend interrupt flag will be set once the channel is suspended. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga044a5044a2ccdac91a29c8207219d577"></a><!-- doxytag: member="dma.h::dma_callback_type" ref="ga044a5044a2ccdac91a29c8207219d577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#ga044a5044a2ccdac91a29c8207219d577">dma_callback_type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Callback types for DMA callback driver. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga044a5044a2ccdac91a29c8207219d577a9b2cc1fdd9fda5e4fff165bb232b8840"></a><!-- doxytag: member="DMA_CALLBACK_TRANSFER_ERROR" ref="gga044a5044a2ccdac91a29c8207219d577a9b2cc1fdd9fda5e4fff165bb232b8840" args="" -->DMA_CALLBACK_TRANSFER_ERROR</em>&nbsp;</td><td>
<p>Callback for any of transfer errors. A transfer error is flagged if a bus error is detected during an AHB access or when the DMAC fetches an invalid descriptor. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga044a5044a2ccdac91a29c8207219d577ae3c312bb398675686bf5c0a26a06fda3"></a><!-- doxytag: member="DMA_CALLBACK_TRANSFER_DONE" ref="gga044a5044a2ccdac91a29c8207219d577ae3c312bb398675686bf5c0a26a06fda3" args="" -->DMA_CALLBACK_TRANSFER_DONE</em>&nbsp;</td><td>
<p>Callback for transfer complete. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga044a5044a2ccdac91a29c8207219d577a79818e92ef128101984df8b95e61c776"></a><!-- doxytag: member="DMA_CALLBACK_CHANNEL_SUSPEND" ref="gga044a5044a2ccdac91a29c8207219d577a79818e92ef128101984df8b95e61c776" args="" -->DMA_CALLBACK_CHANNEL_SUSPEND</em>&nbsp;</td><td>
<p>Callback for channel suspend. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga044a5044a2ccdac91a29c8207219d577a1b92d572f1f4199d5f981887508e9e77"></a><!-- doxytag: member="DMA_CALLBACK_N" ref="gga044a5044a2ccdac91a29c8207219d577a1b92d572f1f4199d5f981887508e9e77" args="" -->DMA_CALLBACK_N</em>&nbsp;</td><td>
<p>Number of available callbacks. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga50787a2135af10ef204989a2eca2f8da"></a><!-- doxytag: member="dma.h::dma_event_input_action" ref="ga50787a2135af10ef204989a2eca2f8da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#ga50787a2135af10ef204989a2eca2f8da">dma_event_input_action</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA input actions. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga50787a2135af10ef204989a2eca2f8daa0a029bd462bebc6f6cf9a30f563a6bad"></a><!-- doxytag: member="DMA_EVENT_INPUT_NOACT" ref="gga50787a2135af10ef204989a2eca2f8daa0a029bd462bebc6f6cf9a30f563a6bad" args="" -->DMA_EVENT_INPUT_NOACT</em>&nbsp;</td><td>
<p>No action. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50787a2135af10ef204989a2eca2f8daa68bb1798eb9acbf82c47c02d25b19acd"></a><!-- doxytag: member="DMA_EVENT_INPUT_TRIG" ref="gga50787a2135af10ef204989a2eca2f8daa68bb1798eb9acbf82c47c02d25b19acd" args="" -->DMA_EVENT_INPUT_TRIG</em>&nbsp;</td><td>
<p>Normal transfer and periodic transfer trigger. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50787a2135af10ef204989a2eca2f8daa5d6761bc199e012cf2b98e5131c0f863"></a><!-- doxytag: member="DMA_EVENT_INPUT_CTRIG" ref="gga50787a2135af10ef204989a2eca2f8daa5d6761bc199e012cf2b98e5131c0f863" args="" -->DMA_EVENT_INPUT_CTRIG</em>&nbsp;</td><td>
<p>Conditional transfer trigger. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50787a2135af10ef204989a2eca2f8daa7bbc92d27efb4d3624bb348969ae0602"></a><!-- doxytag: member="DMA_EVENT_INPUT_CBLOCK" ref="gga50787a2135af10ef204989a2eca2f8daa7bbc92d27efb4d3624bb348969ae0602" args="" -->DMA_EVENT_INPUT_CBLOCK</em>&nbsp;</td><td>
<p>Conditional block transfer. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50787a2135af10ef204989a2eca2f8daafb2d91c5ce2e16beea071c79c5f3081c"></a><!-- doxytag: member="DMA_EVENT_INPUT_SUSPEND" ref="gga50787a2135af10ef204989a2eca2f8daafb2d91c5ce2e16beea071c79c5f3081c" args="" -->DMA_EVENT_INPUT_SUSPEND</em>&nbsp;</td><td>
<p>Channel suspend operation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50787a2135af10ef204989a2eca2f8daa7e680b365b3c5df8354cddcfed5b27f1"></a><!-- doxytag: member="DMA_EVENT_INPUT_RESUME" ref="gga50787a2135af10ef204989a2eca2f8daa7e680b365b3c5df8354cddcfed5b27f1" args="" -->DMA_EVENT_INPUT_RESUME</em>&nbsp;</td><td>
<p>Channel resume operation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50787a2135af10ef204989a2eca2f8daa233bcb147aeaa6885b3a56365c4e45f4"></a><!-- doxytag: member="DMA_EVENT_INPUT_SSKIP" ref="gga50787a2135af10ef204989a2eca2f8daa233bcb147aeaa6885b3a56365c4e45f4" args="" -->DMA_EVENT_INPUT_SSKIP</em>&nbsp;</td><td>
<p>Skip next block suspend action. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gaebf9692c7c0af39d5d2e137487baa1d7"></a><!-- doxytag: member="dma.h::dma_event_output_selection" ref="gaebf9692c7c0af39d5d2e137487baa1d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#gaebf9692c7c0af39d5d2e137487baa1d7">dma_event_output_selection</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event output selection. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaebf9692c7c0af39d5d2e137487baa1d7aa6b7160c2c889977128cea6ca2c6a77f"></a><!-- doxytag: member="DMA_EVENT_OUTPUT_DISABLE" ref="ggaebf9692c7c0af39d5d2e137487baa1d7aa6b7160c2c889977128cea6ca2c6a77f" args="" -->DMA_EVENT_OUTPUT_DISABLE</em>&nbsp;</td><td>
<p>Event generation disable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaebf9692c7c0af39d5d2e137487baa1d7a0fde049d9afdb25030b7e667c6bec7c7"></a><!-- doxytag: member="DMA_EVENT_OUTPUT_BLOCK" ref="ggaebf9692c7c0af39d5d2e137487baa1d7a0fde049d9afdb25030b7e667c6bec7c7" args="" -->DMA_EVENT_OUTPUT_BLOCK</em>&nbsp;</td><td>
<p>Event strobe when block transfer complete. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaebf9692c7c0af39d5d2e137487baa1d7a3756263dcd33a7d67a8ed1de97a9cb31"></a><!-- doxytag: member="DMA_EVENT_OUTPUT_RESERVED" ref="ggaebf9692c7c0af39d5d2e137487baa1d7a3756263dcd33a7d67a8ed1de97a9cb31" args="" -->DMA_EVENT_OUTPUT_RESERVED</em>&nbsp;</td><td>
<p>Event output reserved. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaebf9692c7c0af39d5d2e137487baa1d7ac55ed4b0d4af31022c24df4d9ccbc576"></a><!-- doxytag: member="DMA_EVENT_OUTPUT_BEAT" ref="ggaebf9692c7c0af39d5d2e137487baa1d7ac55ed4b0d4af31022c24df4d9ccbc576" args="" -->DMA_EVENT_OUTPUT_BEAT</em>&nbsp;</td><td>
<p>Event strobe when beat transfer complete. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga878c7ba416706b4e17d1485335195d4d"></a><!-- doxytag: member="dma.h::dma_priority_level" ref="ga878c7ba416706b4e17d1485335195d4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#ga878c7ba416706b4e17d1485335195d4d">dma_priority_level</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA priority level. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga878c7ba416706b4e17d1485335195d4da8c6d46fb0e8e2a823d33efd1f9445810"></a><!-- doxytag: member="DMA_PRIORITY_LEVEL_0" ref="gga878c7ba416706b4e17d1485335195d4da8c6d46fb0e8e2a823d33efd1f9445810" args="" -->DMA_PRIORITY_LEVEL_0</em>&nbsp;</td><td>
<p>Priority level 0. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga878c7ba416706b4e17d1485335195d4da9400a2055c3c6200cfd704f04b51d3ca"></a><!-- doxytag: member="DMA_PRIORITY_LEVEL_1" ref="gga878c7ba416706b4e17d1485335195d4da9400a2055c3c6200cfd704f04b51d3ca" args="" -->DMA_PRIORITY_LEVEL_1</em>&nbsp;</td><td>
<p>Priority level 1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga878c7ba416706b4e17d1485335195d4daf78c2cd459913b9d24f786e28c51480c"></a><!-- doxytag: member="DMA_PRIORITY_LEVEL_2" ref="gga878c7ba416706b4e17d1485335195d4daf78c2cd459913b9d24f786e28c51480c" args="" -->DMA_PRIORITY_LEVEL_2</em>&nbsp;</td><td>
<p>Priority level 2. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga878c7ba416706b4e17d1485335195d4dadf0a452ac155ef1de6348c765a618c42"></a><!-- doxytag: member="DMA_PRIORITY_LEVEL_3" ref="gga878c7ba416706b4e17d1485335195d4dadf0a452ac155ef1de6348c765a618c42" args="" -->DMA_PRIORITY_LEVEL_3</em>&nbsp;</td><td>
<p>Priority level 3. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2635e8f47abaa1c52bce61445851d8d4"></a><!-- doxytag: member="dma.h::dma_step_selection" ref="ga2635e8f47abaa1c52bce61445851d8d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#ga2635e8f47abaa1c52bce61445851d8d4">dma_step_selection</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA step selection. This bit determines whether the step size setting is applied to source or destination address. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga2635e8f47abaa1c52bce61445851d8d4a41ab157c967a0d7ecbc66dd0344f05f1"></a><!-- doxytag: member="DMA_STEPSEL_DST" ref="gga2635e8f47abaa1c52bce61445851d8d4a41ab157c967a0d7ecbc66dd0344f05f1" args="" -->DMA_STEPSEL_DST</em>&nbsp;</td><td>
<p>Step size settings apply to the destination address. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga2635e8f47abaa1c52bce61445851d8d4ae32d908034c2102a9c785b1d2ad87067"></a><!-- doxytag: member="DMA_STEPSEL_SRC" ref="gga2635e8f47abaa1c52bce61445851d8d4ae32d908034c2102a9c785b1d2ad87067" args="" -->DMA_STEPSEL_SRC</em>&nbsp;</td><td>
<p>Step size settings apply to the source address. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gaabc43583fb52cd9480c59db897f78c23"></a><!-- doxytag: member="dma.h::dma_transfer_trigger_action" ref="gaabc43583fb52cd9480c59db897f78c23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__dma__group.html#gaabc43583fb52cd9480c59db897f78c23">dma_transfer_trigger_action</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA trigger action type. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaabc43583fb52cd9480c59db897f78c23af8fbe26d27aff578921e9fa486704258"></a><!-- doxytag: member="DMA_TRIGGER_ACTON_BLOCK" ref="ggaabc43583fb52cd9480c59db897f78c23af8fbe26d27aff578921e9fa486704258" args="" -->DMA_TRIGGER_ACTON_BLOCK</em>&nbsp;</td><td>
<p>Perform a block transfer when triggered. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaabc43583fb52cd9480c59db897f78c23a25b07b0447e8860f173f6f5f9d2cb31f"></a><!-- doxytag: member="DMA_TRIGGER_ACTON_BEAT" ref="ggaabc43583fb52cd9480c59db897f78c23a25b07b0447e8860f173f6f5f9d2cb31f" args="" -->DMA_TRIGGER_ACTON_BEAT</em>&nbsp;</td><td>
<p>Perform a beat transfer when triggered. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaabc43583fb52cd9480c59db897f78c23aa5fc4013552338a0b763fd359ea6cfc1"></a><!-- doxytag: member="DMA_TRIGGER_ACTON_TRANSACTION" ref="ggaabc43583fb52cd9480c59db897f78c23aa5fc4013552338a0b763fd359ea6cfc1" args="" -->DMA_TRIGGER_ACTON_TRANSACTION</em>&nbsp;</td><td>
<p>Perform a transaction when triggered. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="ga080cfd8f1a2e980f88d7517d7a3cc7d1"></a><!-- doxytag: member="dma.h::descriptor_section" ref="ga080cfd8f1a2e980f88d7517d7a3cc7d1" args="[CONF_MAX_USED_CHANNEL_NUM]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_dmac_descriptor.html">DmacDescriptor</a> <a class="el" href="group__asfdoc__sam0__dma__group.html#ga080cfd8f1a2e980f88d7517d7a3cc7d1">descriptor_section</a>[CONF_MAX_USED_CHANNEL_NUM]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ExInitial description section. </p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:13 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
