{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483106973953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483106973953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 22:09:33 2016 " "Processing started: Fri Dec 30 22:09:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483106973953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106973953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fapio -c fapio " "Command: quartus_map --read_settings_files=on --write_settings_files=off fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106973953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483106974438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483106974438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4to16 " "Found entity 1: decoder_4to16" {  } { { "decoder_4to16.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483106991655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fapio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fapio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fapio " "Found entity 1: fapio" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483106991655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch4.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch4 " "Found entity 1: dlatch4" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483106991671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch8.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch8 " "Found entity 1: dlatch8" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483106991671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fapio " "Elaborating entity \"fapio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPU_WAIT " "Pin \"CPU_WAIT\" is missing source" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 360 -296 -120 376 "CPU_WAIT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DEBUG_LED1 " "Pin \"DEBUG_LED1\" is missing source" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 648 -216 -40 664 "DEBUG_LED1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DEBUG_LED2 " "Pin \"DEBUG_LED2\" is missing source" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 688 -216 -40 704 "DEBUG_LED2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_CLK " "Pin \"CPU_CLK\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 168 -304 -128 184 "CPU_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_BUSACK " "Pin \"CPU_BUSACK\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 200 -304 -128 216 "CPU_BUSACK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_MREQ " "Pin \"CPU_MREQ\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 232 -304 -128 248 "CPU_MREQ" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK50 " "Pin \"CLK50\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 296 -304 -128 312 "CLK50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_INTI " "Pin \"CPU_INTI\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 392 -416 -248 408 "CPU_INTI" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlatch8 dlatch8:Z80_INT_LATCH " "Elaborating entity \"dlatch8\" for hierarchy \"dlatch8:Z80_INT_LATCH\"" {  } { { "fapio.bdf" "Z80_INT_LATCH" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { -120 920 1080 -8 "Z80_INT_LATCH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch8.v(13) " "Verilog HDL Always Construct warning at dlatch8.v(13): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch8.v(17) " "Verilog HDL Always Construct warning at dlatch8.v(17): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch8.v(18) " "Verilog HDL Always Construct warning at dlatch8.v(18): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch8.v(27) " "Verilog HDL Always Construct warning at dlatch8.v(27): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_internal dlatch8.v(10) " "Verilog HDL Always Construct warning at dlatch8.v(10): inferring latch(es) for variable \"q_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[0\] dlatch8.v(10) " "Inferred latch for \"q_internal\[0\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[1\] dlatch8.v(10) " "Inferred latch for \"q_internal\[1\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[2\] dlatch8.v(10) " "Inferred latch for \"q_internal\[2\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[3\] dlatch8.v(10) " "Inferred latch for \"q_internal\[3\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[4\] dlatch8.v(10) " "Inferred latch for \"q_internal\[4\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[5\] dlatch8.v(10) " "Inferred latch for \"q_internal\[5\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[6\] dlatch8.v(10) " "Inferred latch for \"q_internal\[6\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[7\] dlatch8.v(10) " "Inferred latch for \"q_internal\[7\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 decoder_4to16:inst12 " "Elaborating entity \"decoder_4to16\" for hierarchy \"decoder_4to16:inst12\"" {  } { { "fapio.bdf" "inst12" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 184 448 680 264 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483106991702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlatch4 dlatch4:PORT_WRITE_ADDRESS_LATCH " "Elaborating entity \"dlatch4\" for hierarchy \"dlatch4:PORT_WRITE_ADDRESS_LATCH\"" {  } { { "fapio.bdf" "PORT_WRITE_ADDRESS_LATCH" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 264 920 1080 376 "PORT_WRITE_ADDRESS_LATCH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch4.v(13) " "Verilog HDL Always Construct warning at dlatch4.v(13): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch4.v(17) " "Verilog HDL Always Construct warning at dlatch4.v(17): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch4.v(18) " "Verilog HDL Always Construct warning at dlatch4.v(18): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch4.v(27) " "Verilog HDL Always Construct warning at dlatch4.v(27): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_internal dlatch4.v(10) " "Verilog HDL Always Construct warning at dlatch4.v(10): inferring latch(es) for variable \"q_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[0\] dlatch4.v(10) " "Inferred latch for \"q_internal\[0\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[1\] dlatch4.v(10) " "Inferred latch for \"q_internal\[1\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[2\] dlatch4.v(10) " "Inferred latch for \"q_internal\[2\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[3\] dlatch4.v(10) " "Inferred latch for \"q_internal\[3\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106991717 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_WAIT GND " "Pin \"CPU_WAIT\" is stuck at GND" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 360 -296 -120 376 "CPU_WAIT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483106992311 "|fapio|CPU_WAIT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_LED1 GND " "Pin \"DEBUG_LED1\" is stuck at GND" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 648 -216 -40 664 "DEBUG_LED1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483106992311 "|fapio|DEBUG_LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_LED2 GND " "Pin \"DEBUG_LED2\" is stuck at GND" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 688 -216 -40 704 "DEBUG_LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483106992311 "|fapio|DEBUG_LED2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1483106992311 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[15\] " "No output dependent on input pin \"CPU_ADDR\[15\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[14\] " "No output dependent on input pin \"CPU_ADDR\[14\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[13\] " "No output dependent on input pin \"CPU_ADDR\[13\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[12\] " "No output dependent on input pin \"CPU_ADDR\[12\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[11\] " "No output dependent on input pin \"CPU_ADDR\[11\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[10\] " "No output dependent on input pin \"CPU_ADDR\[10\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[9\] " "No output dependent on input pin \"CPU_ADDR\[9\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[8\] " "No output dependent on input pin \"CPU_ADDR\[8\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[7\] " "No output dependent on input pin \"CPU_ADDR\[7\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[6\] " "No output dependent on input pin \"CPU_ADDR\[6\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[5\] " "No output dependent on input pin \"CPU_ADDR\[5\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[4\] " "No output dependent on input pin \"CPU_ADDR\[4\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_CLK " "No output dependent on input pin \"CPU_CLK\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 168 -304 -128 184 "CPU_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_BUSACK " "No output dependent on input pin \"CPU_BUSACK\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 200 -304 -128 216 "CPU_BUSACK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_BUSACK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_MREQ " "No output dependent on input pin \"CPU_MREQ\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 232 -304 -128 248 "CPU_MREQ" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_MREQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK50 " "No output dependent on input pin \"CLK50\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 296 -304 -128 312 "CLK50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CLK50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_INTI " "No output dependent on input pin \"CPU_INTI\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 392 -416 -248 408 "CPU_INTI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1483106992530 "|fapio|CPU_INTI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1483106992530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483106992530 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483106992530 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1483106992530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483106992530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483106992530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483106992686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 22:09:52 2016 " "Processing ended: Fri Dec 30 22:09:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483106992686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483106992686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483106992686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483106992686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1483106994232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483106994238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 22:09:53 2016 " "Processing started: Fri Dec 30 22:09:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483106994238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483106994238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fapio -c fapio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483106994239 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483106994391 ""}
{ "Info" "0" "" "Project  = fapio" {  } {  } 0 0 "Project  = fapio" 0 0 "Fitter" 0 0 1483106994392 ""}
{ "Info" "0" "" "Revision = fapio" {  } {  } 0 0 "Revision = fapio" 0 0 "Fitter" 0 0 1483106994392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1483106994478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1483106994479 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fapio EPM570T100C5 " "Selected device EPM570T100C5 for design \"fapio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483106994482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483106994561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483106994561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483106994608 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483106994624 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483106994733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483106994733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483106994733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483106994733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483106994733 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1483106994733 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DEV_OE~ 43 " "Pin ~DEV_OE~ is reserved at location 43" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~DEV_OE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/" { { 0 { 0 ""} 0 1100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483106994733 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1483106994733 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "148 " "TimeQuest Timing Analyzer is analyzing 148 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1483106994843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fapio.sdc " "Synopsys Design Constraints File file not found: 'fapio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483106994843 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483106994843 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1483106994843 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1483106994843 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483106994843 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483106994843 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CPU_IORQ " "   1.000     CPU_IORQ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483106994843 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 STM32_INTVECT_LOAD_H " "   1.000 STM32_INTVECT_LOAD_H" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483106994843 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 STM32_LATCH16 " "   1.000 STM32_LATCH16" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483106994843 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1483106994843 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483106994858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483106994858 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1483106994858 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst2 Global clock " "Automatically promoted some destinations of signal \"inst2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "STM32_IOWR_INT_L " "Destination \"STM32_IOWR_INT_L\" may be non-global or may not use global clock" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 64 144 320 80 "STM32_IOWR_INT_L" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1483106994874 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IOWR_LED " "Destination \"IOWR_LED\" may be non-global or may not use global clock" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { -136 144 320 -120 "IOWR_LED" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1483106994874 ""}  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 48 -56 8 96 "inst2" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1483106994874 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "decoder_4to16:inst12\|decoder_out\[0\]~0 Global clock " "Automatically promoted signal \"decoder_4to16:inst12\|decoder_out\[0\]~0\" to use Global clock" {  } { { "decoder_4to16.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/decoder_4to16.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1483106994874 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "decoder_4to16:inst12\|decoder_out\[10\]~10 Global clock " "Automatically promoted signal \"decoder_4to16:inst12\|decoder_out\[10\]~10\" to use Global clock" {  } { { "decoder_4to16.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/decoder_4to16.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1483106994874 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "decoder_4to16:inst12\|decoder_out\[11\]~11 Global clock " "Automatically promoted signal \"decoder_4to16:inst12\|decoder_out\[11\]~11\" to use Global clock" {  } { { "decoder_4to16.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/decoder_4to16.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1483106994874 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1483106994874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1483106994874 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1483106994905 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1483106994905 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1483106994905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1483106994905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483106994905 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483106994952 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1483106994968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483106995108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483106995327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483106995327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483106995483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483106995483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483106995561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1483106995811 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483106995811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1483106996264 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1483106996264 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483106996264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483106996264 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1483106996280 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483106996280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/output_files/fapio.fit.smsg " "Generated suppressed messages file C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/output_files/fapio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483106996421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483106996499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 22:09:56 2016 " "Processing ended: Fri Dec 30 22:09:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483106996499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483106996499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483106996499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483106996499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483106997733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483106997749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 22:09:57 2016 " "Processing started: Fri Dec 30 22:09:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483106997749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483106997749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fapio -c fapio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483106997749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1483106998108 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1483106998171 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483106998186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483106998389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 22:09:58 2016 " "Processing ended: Fri Dec 30 22:09:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483106998389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483106998389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483106998389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483106998389 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1483106999077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483106999874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483106999874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 22:09:59 2016 " "Processing started: Fri Dec 30 22:09:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483106999874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483106999874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fapio -c fapio " "Command: quartus_sta fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483106999874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1483107000030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107000186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107000186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107000280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107000280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107000383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107000977 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "148 " "TimeQuest Timing Analyzer is analyzing 148 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001024 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fapio.sdc " "Synopsys Design Constraints File file not found: 'fapio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001055 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001055 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_IORQ CPU_IORQ " "create_clock -period 1.000 -name CPU_IORQ CPU_IORQ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483107001071 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STM32_LATCH16 STM32_LATCH16 " "create_clock -period 1.000 -name STM32_LATCH16 STM32_LATCH16" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483107001071 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STM32_INTVECT_LOAD_H STM32_INTVECT_LOAD_H " "create_clock -period 1.000 -name STM32_INTVECT_LOAD_H STM32_INTVECT_LOAD_H" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483107001071 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001071 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1483107001071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001087 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1483107001087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001118 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483107001133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483107001133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CPU_IORQ  " "   -2.289              -2.289 CPU_IORQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483107001133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 STM32_INTVECT_LOAD_H  " "   -2.289              -2.289 STM32_INTVECT_LOAD_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483107001133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 STM32_LATCH16  " "   -2.289              -2.289 STM32_LATCH16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483107001133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001133 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001133 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001149 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483107001212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 22:10:01 2016 " "Processing ended: Fri Dec 30 22:10:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483107001212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483107001212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483107001212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001212 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483107001868 ""}
