#
# This is an STM32F429 discovery board with a single STM32F429ZI chip.
# http://www.st.com/web/catalog/tools/FM116/SC959/SS1532/PF259090
#

#source [find interface/ftdi/minimodule.cfg]
source ftdi_lattice.cfg
source [find target/swj-dp.tcl]
source [find mem_helper.tcl]
#source [find target/stm32f4x.cfg]

transport select jtag

reset_config srst_nogate

proc init_reset {mode} {
	sleep 500
	runtest 10
	sleep 500

        # Execute default init_reset{mode}
	jtag arp_init
	sleep 500
        jtag arp_init-reset
}

proc jrc_reset {tap} {
	# Set GPIO0 to output
	#set read [expr (9 + ($port - 1) * 3)]
	irscan $tap 0xD -endstate IRPAUSE
	drscan $tap 8 0x01 -endstate DRPAUSE

	# Set GPIO0 to low
	irscan $tap 0xE -endstate IRPAUSE
	drscan $tap 8 0x00

	# Set GPIO0 to high
	irscan $tap 0xE -endstate IRPAUSE
	drscan $tap 8 0x01
}

proc jrc_tapenable {tap port} {
	jrc_reset $tap
	irscan $tap 8 -endstate IRPAUSE
	drscan $tap 8 $port -endstate RUN/IDLE
	runtest 5
}


#KHz
adapter speed 1

#jtag newtap arm0 bs -irlen 4 -expected-id 0x4ba00477 -disable
#jtag newtap stm32g4x cpu -irlen 5 -expected-id 0x16469041 -disable
#jtag newtap tap0 jrc -irlen 8 -expected-id 0x413bd043



#jtag configure tap0.jrc -event setup "jtag tapenable tap0.jrc"

#source /home/julien/Documents/git/3rd/openocd-code/tcl/target/$_CHIPNAME.cfg
#

set _CHIPNAME stm32g4x
set _CPUTAPID 0x4ba00477
set _TARGETNAME $_CHIPNAME.cpu

#jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID -disable
swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID -disable
dap create $_CHIPNAME.dap -chain-position $_TARGETNAME

jtag newtap $_CHIPNAME bs -irlen 5 -expected-id 0x16469041 -disable
jtag newtap tap0 jrc -irlen 8 -expected-id 0x413bd043

jtag configure stm32g4x.cpu -event tap-enable "jrc_tapenable tap0.jrc 2"
jtag configure stm32g4x.cpu -event tap-disable "jrc_tapenable tap0.jrc 0"
jtag configure tap0.jrc -event setup "jtag tapenable stm32g4x.cpu"
jtag configure tap0.jrc -event post-reset "runtest 10"

target create $_TARGETNAME cortex_m -endian little -dap $_CHIPNAME.dap

$_TARGETNAME configure -event "reset-assert" {
	jrc_reset 2
}

set _WORKAREASIZE 0x4000
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0

set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32l4x 0 0 0 0 $_TARGETNAME

jtag_ntrst_delay 100

$_TARGETNAME configure -event reset-init {
	# CPU comes out of reset with HSION | HSIRDY.
	# Use HSI 16 MHz clock, compliant even with VOS == 2.
	# 1 WS compliant with VOS == 2 and 16 MHz.
	mmw 0x40022000 0x00000001 0x0000000E	;# FLASH_ACR: Latency = 1
	mmw 0x40021000 0x00000100 0x00000000	;# RCC_CR |= HSION
	mmw 0x40021008 0x00000001 0x00000002	;# RCC_CFGR: SW=HSI16
}

$_TARGETNAME configure -event reset-start {
	# Reset clock is HSI (16 MHz)
	adapter speed 1
}

$_TARGETNAME configure -event examine-end {
	# DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
	mmw 0xE0042004 0x00000007 0

	# Stop watchdog counters during halt
	# DBGMCU_APB1_FZR1 |= DBG_IWDG_STOP | DBG_WWDG_STOP
	mmw 0xE0042008 0x00001800 0
}

$_TARGETNAME configure -event trace-config {
	# Set TRACE_IOEN; TRACE_MODE is set to async; when using sync
	# change this value accordingly to configure trace pins
	# assignment
	mmw 0xE0042004 0x00000020 0
}

# Info : JTAG tap: auto0.tap tap/device found: 0x4ba00477 (mfg: 0x23b (ARM Ltd.), part: 0xba00, ver: 0x4)
# Info : JTAG tap: auto1.tap tap/device found: 0x06413041 (mfg: 0x020 (STMicroelectronics), part: 0x6413, ver: 0x0)
# Info : JTAG tap: auto2.tap tap/device found: 0x413bd043 (mfg: 0x021 (Lattice Semi.), part: 0x13bd, ver: 0x4) 
