# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB3_audio_controller.srcs/sim_1/new/tb_volume_controller.vhd" \

# Do not sort compile order
nosort
