`include "register_file_if.vh"
`include "cpu_types_pkg.vh"

module register_file {
	input logic CLOCK_50,
	input logic nrst,
	register_file_if.rf rfif	
};

   logic [31:0]     registers [31:0];
   
   always_ff(posedge CLOCK_50)
     begin
	if(!nrst)
          begin
	     registers = {default:0}
	  end
	else
	  begin
	     if(rfif.WEN)
	       begin
		  rfif.wsel = registers[rfif.wdat];		  
	       end

	     rfif.rsel1 = registers[rfif.rdat1];
	     rfif.rsel2 = registers[rfif.rdat2];     
	  end
     end

	
