# FPGA emulator configuration file
#
# Initialise registers using:
# address=<register address> value=<register value>
#
# Set fpga emulator specific settings via the emu.* variables:
# emu.debug - set debug level in emulator
# emu.log - specify logging filename/path
# emu.names - specify config file containing definitions of register field names, address, bit allocation
#


# Set fpga version register
address=0x0100 value=0x0001

emu.log = log/fpga-emu.log
# emu.logEnable = true
emu.debug = 0
emu.names = etna-regs.cfg

## Mod abs
address=0x40300 value=0x0000
address=0x41300 value=0x0000
#field=sfpModAbs[0] value=1
#field=sfpModAbs[1] value=1

# Status & SPI done
address=0x2 value=0x0180
address=0x4 value=0x0180

# Feature bits
address=0x00140 value=0x0014
address=0x00142 value=0x97bf
address=0x00144 value=0x004f

# Sizes
field=FpgaFibres value=2
field=FpgaTxAntennas value=2
field=FpgaRxAntennas value=2
field=FpgaDlCarriers value=8
field=FpgaUlCarriers value=8
field=NumDlRfChains value=5
field=NumUlRfChains value=5
field=DlTunerClocksPerSample value=8
field=UlTunerClocksPerSample value=4
field=dlTunerNcoBits value=23
field=ulTunerNcoBits value=23

## Alarms
field=popAlarm[0] value=0
field=popAlarm[1] value=0
field=popAlarm[2] value=0
field=popAlarm[3] value=0
field=tx2PllLockAlarm value=0
field=rx2PllLockAlarm value=0
field=sfp0PllLockAlarm value=0
field=sfp1PllLockAlarm value=0
field=txPllLockAlarm value=0
field=rxPllLockAlarm value=0
field=dpdPllLockAlarm value=0
field=srlAlarm[0] value=0
field=srlAlarm[1] value=0
field=srlAlarm[2] value=0
field=srlAlarm[3] value=0
field=lowPowerAlarm[0] value=0
field=lowPowerAlarm[1] value=0
field=lowPowerAlarm[2] value=0
field=lowPowerAlarm[3] value=0
field=highPowerAlarm[0] value=0
field=highPowerAlarm[1] value=0
field=highPowerAlarm[2] value=0
field=highPowerAlarm[3] value=0
field=shutdownAlarm[0] value=0
field=shutdownAlarm[1] value=0
field=shutdownAlarm[2] value=0
field=shutdownAlarm[3] value=0


## Lock
address=0x0000C value=0xFFFF


## SPI
field=spi0ReadDataLo value=0x1234
field=spi0ReadDataHi value=0x5678
field=spi1ReadDataLo value=0x1234
field=spi1ReadDataHi value=0x5678
field=spi0CompleteAlarm value=1
field=spi1CompleteAlarm value=1

## Waveforms
field=masterPlaybackEnable=0
field=masterCaptureEnable=0
field=dpdadcCaptureDone value=1
field=dpdadcCaptureDepth value=2

field=waveformModulePresent[0] value=1
field=waveformModulePresent[1] value=1
field=waveformModulePresent[2] value=1
field=waveformModulePresent[3] value=1
field=waveformModulePresent[4] value=1
field=waveformModulePresent[5] value=1
field=waveformModulePresent[6] value=1
field=waveformModulePresent[7] value=1
field=waveformModulePresent[8] value=1
field=waveformModulePresent[9] value=1
field=waveformModulePresent[10] value=1
field=waveformModulePresent[11] value=1
field=waveformModulePresent[12] value=0
field=waveformModulePresent[13] value=0
field=waveformModulePresent[14] value=0
field=waveformModulePresent[15] value=0
field=waveformModulePresent[16] value=0
field=waveformModulePresent[17] value=0
field=waveformModulePresent[18] value=0
field=waveformModulePresent[19] value=0
field=waveformModulePresent[20] value=0
field=waveformModulePresent[21] value=0

field=waveformModuleType[0] value=1
field=waveformModuleType[1] value=1
field=waveformModuleType[2] value=0
field=waveformModuleType[3] value=0
field=waveformModuleType[4] value=1
field=waveformModuleType[5] value=1
field=waveformModuleType[6] value=0
field=waveformModuleType[7] value=0
field=waveformModuleType[8] value=1
field=waveformModuleType[9] value=1
field=waveformModuleType[10] value=0
field=waveformModuleType[11] value=0
field=waveformModuleType[12] value=1
field=waveformModuleType[13] value=1
field=waveformModuleType[14] value=0
field=waveformModuleType[15] value=0
field=waveformModuleType[16] value=1
field=waveformModuleType[17] value=1
field=waveformModuleType[18] value=0
field=waveformModuleType[19] value=0
field=waveformModuleType[20] value=1
field=waveformModuleType[21] value=1


# Stream sync
field=dlSync[0] value=1
field=dlSync[1] value=1
field=dlSync[2] value=1
field=dlSync[3] value=1
field=dlSync[4] value=1
field=dlSync[5] value=1
field=dlSync[6] value=1
field=dlSync[7] value=1
field=ulSync[0] value=1
field=ulSync[1] value=1
field=ulSync[2] value=1
field=ulSync[3] value=1
field=ulSync[4] value=1
field=ulSync[5] value=1
field=ulSync[6] value=1
field=ulSync[7] value=1

## Antennas

# Ant 0
field=AntennaProcDelay[0] value=4660
field=txNumTaps[0] value=24
field=txNumCoeffBits[0] value=15
field=rxNumTaps[0] value=24
field=rxNumCoeffBits[0] value=15
field=rxadcCaptureDone[0] value=1
field=rxadcCapture1KDepth[0] value=128
field=rxIbwMhz[0] value=100
field=txIbwMhz[0] value=100
field=rxMmcmDoneBit value=1
field=rxWideRssiLo[0] value=3
field=rxWideRssiHi[0] value=4
field=wideRssiRxFeAtten[0] value=0
field=spi_rx_if_atten_done value=1
field=spi_rx_rf_atten_done value=1
field=srxAttenDone[0] value=1
# Ant 1
field=AntennaProcDelay[1] value=4671
field=txNumTaps[1] value=24
field=txNumCoeffBits[1] value=15
field=rxNumTaps[1] value=24
field=rxNumCoeffBits[1] value=15
field=rxadcCaptureDone[1] value=1
field=rxadcCapture1KDepth[1] value=64
field=rxIbwMhz[1] value=100
field=txIbwMhz[1] value=100
field=rxWideRssiLo[1] value=4
field=rxWideRssiHi[1] value=5
field=wideRssiRxFeAtten[1] value=1
field=srxAttenDone[1] value=1
# Ant 2
field=rxIbwMhz[2] value=200
field=txIbwMhz[2] value=200
field=rxWideRssiLo[2] value=5
field=rxWideRssiHi[2] value=6
field=wideRssiRxFeAtten[2] value=2
field=srxAttenDone[2] value=1
# Ant 3
field=rxIbwMhz[3] value=400
field=txIbwMhz[3] value=400
field=rxWideRssiLo[3] value=6
field=rxWideRssiHi[3] value=7
field=wideRssiRxFeAtten[3] value=3
field=srxAttenDone[3] value=1

# ORx channels
field=rxIbwMhz[4] value=400
field=rxIbwMhz[5] value=400

field=RFSoC_ADC_Block_ID[0] value=0
field=RFSoC_ADC_Block_ID[1] value=1
field=RFSoC_ADC_Block_ID[2] value=0
field=RFSoC_ADC_Block_ID[3] value=1
field=RFSoC_ADC_Block_ID[4] value=0
field=RFSoC_ADC_Block_ID[5] value=1
field=RFSoC_ADC_Tile_ID[0] value=0
field=RFSoC_ADC_Tile_ID[1] value=0
field=RFSoC_ADC_Tile_ID[2] value=1
field=RFSoC_ADC_Tile_ID[3] value=1
field=RFSoC_ADC_Tile_ID[4] value=2
field=RFSoC_ADC_Tile_ID[5] value=2
field=RFSoC_DAC_Block_ID[0] value=0
field=RFSoC_DAC_Block_ID[1] value=1
field=RFSoC_DAC_Block_ID[2] value=2
field=RFSoC_DAC_Block_ID[3] value=3
field=RFSoC_DAC_Block_ID[4] value=0
field=RFSoC_DAC_Block_ID[5] value=1
field=RFSoC_DAC_Tile_ID[0] value=0
field=RFSoC_DAC_Tile_ID[1] value=0
field=RFSoC_DAC_Tile_ID[2] value=0
field=RFSoC_DAC_Tile_ID[3] value=0
field=RFSoC_DAC_Tile_ID[4] value=1
field=RFSoC_DAC_Tile_ID[5] value=1

# System
field=rssiVersion value=2
field=rssiDone value=1
field=rssiDutyCycleCountLo value=0x6000
field=rssiDutyCycleCountHi value=0x9
field=rssiRxFeAtten value=2
field=rssiAdcResultLo value=2
field=rssiAdcResultHi value=3
field=measurementDone value=1

# Srx Power measurement
field=srxPowerRssiFwdLo[0] value=0x11
field=srxPowerRssiFwdHi[0] value=0x12
field=srxPowerRssiRevLo[0] value=0x13
field=srxPowerRssiRevHi[0] value=0x14
field=srxPowerTssiFwd[0] value=0x15
field=srxPowerTssiRev[0] value=0x16

field=srxPowerRssiFwdLo[1] value=0x21
field=srxPowerRssiFwdHi[1] value=0x22
field=srxPowerRssiRevLo[1] value=0x23
field=srxPowerRssiRevHi[1] value=0x24
field=srxPowerTssiFwd[1] value=0x25
field=srxPowerTssiRev[1] value=0x26

field=srxPowerRssiFwdLo[2] value=0x31
field=srxPowerRssiFwdHi[2] value=0x32
field=srxPowerRssiRevLo[2] value=0x33
field=srxPowerRssiRevHi[2] value=0x34
field=srxPowerTssiFwd[2] value=0x35
field=srxPowerTssiRev[2] value=0x36

field=srxPowerRssiFwdLo[3] value=0x41
field=srxPowerRssiFwdHi[3] value=0x42
field=srxPowerRssiRevLo[3] value=0x43
field=srxPowerRssiRevHi[3] value=0x44
field=srxPowerTssiFwd[3] value=0x45
field=srxPowerTssiRev[3] value=0x46

field=Sync_GpsTickLock_Bit value=1

## Fibres
field=xilinxCoreMajorRevision[0] value=0x06
field=xilinxCoreMinorRevision[0] value=0x01
field=xilinxCoreMajorRevision[1] value=0x06
field=xilinxCoreMinorRevision[1] value=0x01

# Fibre 0
field=DlFibreIqStreams[0] value=3
field=UlFibreIqStreams[0] value=3

# OBSAI Fibre status register
#
#0x30 	Sfp_Los 	0 	R 	Asserted when there is no received optical signal detected.
#0x30 	Los_Defect 	1 	R 	Asserted when receiver cannot decode valid data bytes.
#0x30 	Mframe_Sync 	2 	R 	Asserted when RP3 frame timing has been recovered.
#0x30 	Tx_Sync 	3 	R 	Asserted when the transmitter state machine reached the FRAME_TX state.
#0x30 	Sync_Status 	7..4 	R 	Indicates the receiver state. 0x8=>UNSYNC, 0x4=>WAIT_FOR_K28.7_IDLES, 0x2=>WAIT_FOR_FRAME_SYNC_T, 0x1=>FRAME_SYNC.
#0x30 	An_Status 	10..8 	R 	Indicates the result of auto-negotiation process. 000=>0.768, 001=>1.536, 010=>3.072, 100=>6.144, 111=>Failed.
#0x30 	An_Complete 	11 	R 	Asserted when auto-negotiation process has completed.
#0x30 	Sync_Stat_Change 	12 	R 	Not used.
#
# States
#
# An_Comlpete  An_Status  Sync_Status  Tx_Sync  Mframe_Sync  Los_Defect  Sfp_Los
# 11           10..8      7..4         3        2            1           0
# -----------------------------------------------------------------------------------
# 0            111        1000         0        0            1           1        Disconnected						0x0783
# 0            111        1000         0        0            1           0        Connected							0x0782
# 0            111        1000         0        0            0           0        Connected	UNSYNC					0x0780
# 1            010        1000         0        0            0           0        Connected	An						0x0a80
# 1            010        0100         0        0            0           0        Connected	WAIT_FOR_K28.7_IDLES	0x0a40
# 1            010        0010         0        0            0           0        Connected	WAIT_FOR_FRAME_SYNC_T	0x0a20
# 1            010        0001         0        1            0           0        Connected	FRAME_SYNC				0x0a14
# 1            010        0001         1        1            0           0        Running                			0x0a1c
#
address=0x40030 value=0x0783

# CPRI Fibre status register
#
#0x20C 	Stat_Code 	3..0 	R 	N/A 	The current state of the core. Notable states are 0x0 (which indicates the core is in reset), 0x1 (which indicates that sync has begun and is failing due to LOS or LOF conditions), and 0xF (which indicates the core is fully operational).
#0x20C 	Stat_Alarm 	7 	R 	N/A 	High if the SDI or Reset bits are set, if the local LOS, LOF, or RAI bits are set, or if the remote LOS, LOF, or RAI bits are set.
#0x20C 	MGT_PLL_Lock 	8 	R 	N/A 	High if the MGT PLL is locked.
#0x20C 	MGT_Tx_Clock_Lock 	9 	R 	N/A 	High if the MGT Tx clock generation is locked.
#0x20C 	MGT_Rx_Clock_Lock 	10 	R 	N/A 	High if the MGT Rx clock generation is locked. In the case where there is no Rx clock generation circuitry, the MGT_PLL_Lock will be used.
#0x20C 	SFP_LOS 	11 	R 	N/A 	High if the LOS signal from the SFP is active.
#0x20C 	LOS 	12 	R 	N/A 	High if the CPRI core has found a Loss Of Signal condition. This occurs if there is a loss of light from the SFP or if 16 8B/10B errors occur within a hyperframe.
#0x20C 	LOF 	13 	R 	N/A 	High if the CPRI core has found a Loss Of Frame condition. This occurs if the CPRI core cannot achieve or loses hyperframe sync.
#
address=0x4020c value=0x3880

field=R21Lo[0] value=15580
field=R21Hi[0] value=0
field=CDCFIFODelay[0] value=13089
field=BarrelShift[0] value=19
field=Framediff[0] value=384399
field=FramediffAdjust[0] value=384380


# Fibre control - disable Tx
address=0x40010 value=0x4806


# Fibre 1
field=DlFibreIqStreams[1] value=3
field=UlFibreIqStreams[1] value=3


# OBSAI Fibre status register
#
#0x30 	Sfp_Los 	0 	R 	Asserted when there is no received optical signal detected.
#0x30 	Los_Defect 	1 	R 	Asserted when receiver cannot decode valid data bytes.
#0x30 	Mframe_Sync 	2 	R 	Asserted when RP3 frame timing has been recovered.
#0x30 	Tx_Sync 	3 	R 	Asserted when the transmitter state machine reached the FRAME_TX state.
#0x30 	Sync_Status 	7..4 	R 	Indicates the receiver state. 0x8=>UNSYNC, 0x4=>WAIT_FOR_K28.7_IDLES, 0x2=>WAIT_FOR_FRAME_SYNC_T, 0x1=>FRAME_SYNC.
#0x30 	An_Status 	10..8 	R 	Indicates the result of auto-negotiation process. 000=>0.768, 001=>1.536, 010=>3.072, 100=>6.144, 111=>Failed.
#0x30 	An_Complete 	11 	R 	Asserted when auto-negotiation process has completed.
#0x30 	Sync_Stat_Change 	12 	R 	Not used.
#
# States
#
# An_Comlpete  An_Status  Sync_Status  Tx_Sync  Mframe_Sync  Los_Defect  Sfp_Los
# 11           10..8      7..4         3        2            1           0
# -----------------------------------------------------------------------------------
# 0            111        1000         0        0            1           1        Disconnected						0x0783
# 0            111        1000         0        0            1           0        Connected							0x0782
# 0            111        1000         0        0            0           0        Connected	UNSYNC					0x0780
# 1            010        1000         0        0            0           0        Connected	An						0x0a80
# 1            010        0100         0        0            0           0        Connected	WAIT_FOR_K28.7_IDLES	0x0a40
# 1            010        0010         0        0            0           0        Connected	WAIT_FOR_FRAME_SYNC_T	0x0a20
# 1            010        0001         0        1            0           0        Connected	FRAME_SYNC				0x0a14
# 1            010        0001         1        1            0           0        Running                			0x0a1c
#
address=0x41030 value=0x0783

# CPRI Fibre status register
#
#0x20C 	Stat_Code 	3..0 	R 	N/A 	The current state of the core. Notable states are 0x0 (which indicates the core is in reset), 0x1 (which indicates that sync has begun and is failing due to LOS or LOF conditions), and 0xF (which indicates the core is fully operational).
#0x20C 	Stat_Alarm 	7 	R 	N/A 	High if the SDI or Reset bits are set, if the local LOS, LOF, or RAI bits are set, or if the remote LOS, LOF, or RAI bits are set.
#0x20C 	MGT_PLL_Lock 	8 	R 	N/A 	High if the MGT PLL is locked.
#0x20C 	MGT_Tx_Clock_Lock 	9 	R 	N/A 	High if the MGT Tx clock generation is locked.
#0x20C 	MGT_Rx_Clock_Lock 	10 	R 	N/A 	High if the MGT Rx clock generation is locked. In the case where there is no Rx clock generation circuitry, the MGT_PLL_Lock will be used.
#0x20C 	SFP_LOS 	11 	R 	N/A 	High if the LOS signal from the SFP is active.
#0x20C 	LOS 	12 	R 	N/A 	High if the CPRI core has found a Loss Of Signal condition. This occurs if there is a loss of light from the SFP or if 16 8B/10B errors occur within a hyperframe.
#0x20C 	LOF 	13 	R 	N/A 	High if the CPRI core has found a Loss Of Frame condition. This occurs if the CPRI core cannot achieve or loses hyperframe sync.
#
address=0x4120c value=0x3880

field=R21Lo[1] value=17580
field=R21Hi[1] value=0
field=CDCFIFODelay[1] value=13091
field=BarrelShift[1] value=20
field=Framediff[1] value=384396
field=FramediffAdjust[1] value=384375


# Fibre control - disable Tx
address=0x41010 value=0x4806


## Chains

# Chain 0
field=DlType[0] value=13
field=DlIqStreams[0] value=2
field=ResultingDlProcessing[0] value=4667
field=UlType[0] value=13
field=UlIqStreams[0] value=2
field=ResultingUlProcessing[0] value=4655

# Chain 1
field=DlType[1] value=12
field=DlIqStreams[1] value=2
field=ResultingDlProcessing[1] value=4684
field=UlType[1] value=12
field=UlIqStreams[1] value=2
field=ResultingUlProcessing[1] value=4672

# Chain 2
field=DlType[2] value=5
field=DlIqStreams[2] value=2
field=ResultingDlProcessing[2] value=4701
field=UlType[2] value=5
field=UlIqStreams[2] value=2
field=ResultingUlProcessing[2] value=4689


# Chain 3
field=DlType[3] value=17
field=DlIqStreams[3] value=2
field=ResultingDlProcessing[3] value=4100
field=UlType[3] value=17
field=UlIqStreams[3] value=2
field=ResultingUlProcessing[3] value=4100

# Chain 4
field=DlType[4] value=18
field=DlIqStreams[4] value=2
field=ResultingDlProcessing[4] value=4684
field=UlType[4] value=18
field=UlIqStreams[4] value=2
field=ResultingUlProcessing[4] value=4672


## ## Fibre IQ Stream

# Fibre 0
field=FibrePath[0] value=0
field=FibreIQType[0] value=1
field=FibreIQStream[0] value=0
field=UlDelayActual[0] value=1229

field=FibrePath[1] value=0
field=FibreIQType[1] value=1
field=FibreIQStream[1] value=1
field=UlDelayActual[1] value=1230

field=FibrePath[2] value=0
field=FibreIQType[2] value=1
field=FibreIQStream[2] value=2
field=UlDelayActual[2] value=1231

field=FibrePath[3] value=0
field=FibreIQType[3] value=1
field=FibreIQStream[3] value=3
field=UlDelayActual[3] value=1232

field=FibrePath[4] value=0
field=FibreIQType[4] value=1
field=FibreIQStream[4] value=4
field=UlDelayActual[4] value=1233

field=FibrePath[5] value=0
field=FibreIQType[5] value=1
field=FibreIQStream[5] value=5
field=UlDelayActual[5] value=1234

# Fibre 1
field=FibrePath[6] value=1
field=FibreIQType[6] value=1
field=FibreIQStream[6] value=0
field=UlDelayActual[6] value=1235

field=FibrePath[7] value=1
field=FibreIQType[7] value=1
field=FibreIQStream[7] value=1
field=UlDelayActual[7] value=1236

field=FibrePath[8] value=1
field=FibreIQType[8] value=1
field=FibreIQStream[8] value=2
field=UlDelayActual[8] value=1237

field=FibrePath[9] value=1
field=FibreIQType[9] value=1
field=FibreIQStream[9] value=3
field=UlDelayActual[9] value=1238

field=FibrePath[10] value=1
field=FibreIQType[10] value=1
field=FibreIQStream[10] value=4
field=UlDelayActual[10] value=1239

field=FibrePath[11] value=1
field=FibreIQType[11] value=1
field=FibreIQStream[11] value=5
field=UlDelayActual[11] value=1240

## ## RF Chain IQ Stream

# Chain 0 - DL (0 .. 1)
field=DlRfChainPath[0] value=0
field=DlRfChainType[0] value=4
field=DlRfChainAntPort[0] value=1
field=DlRfChainIqStream[0] value=0
field=DLSampBufSize[0] value=1
field=ULSampBufSize[0] value=2
field=DLTSSI[0] value=3
field=ULRSSIHi[0] value=0
field=ULRSSILo[0] value=4
field=DlRfChainPath[1] value=0
field=DlRfChainType[1] value=4
field=DlRfChainAntPort[1] value=2
field=DlRfChainIqStream[1] value=1
field=DLSampBufSize[1] value=1
field=ULSampBufSize[1] value=2
field=DLTSSI[1] value=5
field=ULRSSIHi[1] value=1
field=ULRSSILo[1] value=7

# Chain 0 - UL (0 .. 1)
field=UlRfChainPath[0] value=0
field=UlRfChainType[0] value=4
field=UlRfChainAntPort[0] value=1
field=UlRfChainIqStream[0] value=0
field=UlRfChainPath[1] value=0
field=UlRfChainType[1] value=4
field=UlRfChainAntPort[1] value=2
field=UlRfChainIqStream[1] value=1

# Chain 1 - DL (2 .. 3)
field=DlRfChainPath[2] value=1
field=DlRfChainType[2] value=4
field=DlRfChainAntPort[2] value=1
field=DlRfChainIqStream[2] value=0
field=DLSampBufSize[2] value=1
field=ULSampBufSize[2] value=2
field=DLTSSI[2] value=7
field=ULRSSIHi[2] value=2
field=ULRSSILo[2] value=10
field=DlRfChainPath[3] value=1
field=DlRfChainType[3] value=4
field=DlRfChainAntPort[3] value=2
field=DlRfChainIqStream[3] value=1
field=DLSampBufSize[3] value=1
field=ULSampBufSize[3] value=2
field=DLTSSI[3] value=9
field=ULRSSIHi[3] value=3
field=ULRSSILo[3] value=13

# Chain 1 - UL (2 .. 3)
field=UlRfChainPath[2] value=1
field=UlRfChainType[2] value=4
field=UlRfChainAntPort[2] value=1
field=UlRfChainIqStream[2] value=0
field=UlRfChainPath[3] value=1
field=UlRfChainType[3] value=4
field=UlRfChainAntPort[3] value=2
field=UlRfChainIqStream[3] value=1

# Chain 2 - DL (4 .. 5)
field=DlRfChainPath[4] value=2
field=DlRfChainType[4] value=5
field=DlRfChainAntPort[4] value=1
field=DlRfChainIqStream[4] value=0
field=DLSampBufSize[4] value=1
field=ULSampBufSize[4] value=2
field=DLTSSI[4] value=11
field=ULRSSIHi[4] value=4
field=ULRSSILo[4] value=16
field=DlRfChainPath[5] value=2
field=DlRfChainType[5] value=5
field=DlRfChainAntPort[5] value=2
field=DlRfChainIqStream[5] value=1
field=DLSampBufSize[5] value=1
field=ULSampBufSize[5] value=2
field=DLTSSI[5] value=13
field=ULRSSIHi[5] value=5
field=ULRSSILo[5] value=19

# Chain 2 - UL (4 .. 5)
field=UlRfChainPath[4] value=2
field=UlRfChainType[4] value=5
field=UlRfChainAntPort[4] value=1
field=UlRfChainIqStream[4] value=0
field=UlRfChainPath[5] value=2
field=UlRfChainType[5] value=5
field=UlRfChainAntPort[5] value=2
field=UlRfChainIqStream[5] value=1

# Chain 3 - DL (6 .. 7)
field=DlRfChainPath[6] value=2
field=DlRfChainType[6] value=5
field=DlRfChainAntPort[6] value=1
field=DlRfChainIqStream[6] value=0
field=DLSampBufSize[6] value=1
field=ULSampBufSize[6] value=2
field=DLTSSI[6] value=11
field=ULRSSIHi[6] value=4
field=ULRSSILo[6] value=16
field=DlRfChainPath[7] value=2
field=DlRfChainType[7] value=5
field=DlRfChainAntPort[7] value=2
field=DlRfChainIqStream[7] value=1
field=DLSampBufSize[7] value=1
field=ULSampBufSize[7] value=2
field=DLTSSI[7] value=13
field=ULRSSIHi[7] value=5
field=ULRSSILo[7] value=19

# Chain 3 - UL (6 .. 7)
field=UlRfChainPath[6] value=2
field=UlRfChainType[6] value=5
field=UlRfChainAntPort[6] value=1
field=UlRfChainIqStream[6] value=0
field=UlRfChainPath[7] value=2
field=UlRfChainType[7] value=5
field=UlRfChainAntPort[7] value=2
field=UlRfChainIqStream[7] value=1

# Chain 4 - DL (8 .. 9)
field=DlRfChainPath[8] value=2
field=DlRfChainType[8] value=5
field=DlRfChainAntPort[8] value=1
field=DlRfChainIqStream[8] value=0
field=DLSampBufSize[8] value=1
field=ULSampBufSize[8] value=2
field=DLTSSI[8] value=11
field=ULRSSIHi[8] value=4
field=ULRSSILo[8] value=16
field=DlRfChainPath[9] value=2
field=DlRfChainType[9] value=5
field=DlRfChainAntPort[9] value=2
field=DlRfChainIqStream[9] value=1
field=DLSampBufSize[9] value=1
field=ULSampBufSize[9] value=2
field=DLTSSI[9] value=13
field=ULRSSIHi[9] value=5
field=ULRSSILo[9] value=19

# Chain 4 - UL (8 .. 9)
field=UlRfChainPath[8] value=2
field=UlRfChainType[8] value=5
field=UlRfChainAntPort[8] value=1
field=UlRfChainIqStream[8] value=0
field=UlRfChainPath[9] value=2
field=UlRfChainType[9] value=5
field=UlRfChainAntPort[9] value=2
field=UlRfChainIqStream[9] value=1



## CFR settings (read from ETNA)
field=CfrStages value=3
field=cfrMaxCpgs value=4

field=fsDiv[0] value=2
field=numOfCpgs[0] value=4
field=peakDetWindow[0] value=0x001e
field=numOfPoints[0] value=0x00f7

field=fsDiv[1] value=2
field=numOfCpgs[1] value=2
field=peakDetWindow[1] value=0x000a
field=numOfPoints[1] value=0x00f7

field=fsDiv[2] value=1
field=numOfCpgs[2] value=4
field=peakDetWindow[2] value=0x000a
field=numOfPoints[2] value=0x01ed
