Analysis & Synthesis report for vgaHdmi
Wed Nov 22 01:59:11 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 22 01:59:11 2023              ;
; Quartus Prime Version       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name               ; vgaHdmi                                        ;
; Top-level Entity Name       ; TopModule                                      ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; TopModule          ; vgaHdmi            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 1                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------+----------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |TopModule|ROM_1p_13a_32g:ROM ; src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_13a_32g/ROM_1p_13a_32g.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------+----------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Nov 22 01:59:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgaHdmi -c vgaHdmi
Warning (12473): User specified to use only one processors but 4 processors were detected which could be used to decrease run time.
Info (12021): Found 1 design units, including 1 entities, in source file src/TopModule.sv
    Info (12023): Found entity 1: TopModule File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/Test_TopModule.sv
    Info (12023): Found entity 1: Test_TopModule File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Test_TopModule.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/Comparators/Equal_N.sv
    Info (12023): Found entity 1: Equal_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Comparators/Equal_with_enabler_N.sv
    Info (12023): Found entity 1: Equal_with_enabler_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Complements/A1_N.sv
    Info (12023): Found entity 1: A1_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Complements/A1_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_3x8.sv
    Info (12023): Found entity 1: Decoder_3x8 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_3x8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_N.sv
    Info (12023): Found entity 1: Decoder_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_3x8.sv
    Info (12023): Found entity 1: Decoder_with_enabler_3x8 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_3x8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_N.sv
    Info (12023): Found entity 1: Decoder_with_enabler_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_15x4.sv
    Info (12023): Found entity 1: Encoder_15x4 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_5x3.sv
    Info (12023): Found entity 1: Encoder_5x3 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_N.sv
    Info (12023): Found entity 1: Test_Decoder_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_with_enabler_N.sv
    Info (12023): Found entity 1: Test_Decoder_with_enabler_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Display/pixelPrinter.sv
    Info (12023): Found entity 1: pixelPrinter File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Display/vgaHdmi.v
    Info (12023): Found entity 1: vgaHdmi File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/vgaHdmi.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file src/Enablers/Enabler_N.sv
    Info (12023): Found entity 1: Enabler_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Enablers/Enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_Tri_Latch_vP.sv
    Info (12023): Found entity 1: DFF_Tri_Latch_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_Tri_Latch_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vN.sv
    Info (12023): Found entity 1: DFF_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vP.sv
    Info (12023): Found entity 1: DFF_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Flip Flops/Test_DFF_Tri_Latch_vP.sv
    Info (12023): Found entity 1: Test_DFF_Tri_Latch_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/Test_DFF_Tri_Latch_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Handlers/Exception.sv
    Info (12023): Found entity 1: Exception File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Handlers/Exception.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c/I2C_HDMI_Config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c/I2C_WRITE_WDATA.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Absolute_N.sv
    Info (12023): Found entity 1: Absolute_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Absolute_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_N.sv
    Info (12023): Found entity 1: Adder_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_Subtractor_N.sv
    Info (12023): Found entity 1: Adder_Subtractor_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carries_N.sv
    Info (12023): Found entity 1: Adder_with_carries_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carries_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carry_in_N.sv
    Info (12023): Found entity 1: Adder_with_carry_in_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carry_in_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_N.sv
    Info (12023): Found entity 1: SLT_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_U_N.sv
    Info (12023): Found entity 1: SLT_U_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_U_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Test_Adder_N.sv
    Info (12023): Found entity 1: Test_Adder_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Test_Adder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_MxN.sv
    Info (12023): Found entity 1: Multiplexer_MxN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_MxN.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_with_enabler_MxN.sv
    Info (12023): Found entity 1: Multiplexer_with_enabler_MxN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_with_enabler_MxN.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_MxN.sv
    Info (12023): Found entity 1: Test_Multiplexer_MxN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_MxN.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv
    Info (12023): Found entity 1: Test_Multiplexer_with_enabler_MxN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_25.v
    Info (12023): Found entity 1: pll_25 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_25/pll_25_0002.v
    Info (12023): Found entity 1: pll_25_0002 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vN.sv
    Info (12023): Found entity 1: Register_N_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vP.sv
    Info (12023): Found entity 1: Register_N_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Register_N_with_enabler_vP.sv
    Info (12023): Found entity 1: Register_N_with_enabler_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_with_enabler_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_vP.sv
    Info (12023): Found entity 1: Test_Register_N_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_with_enabler_vP.sv
    Info (12023): Found entity 1: Test_Register_N_with_enabler_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_with_enabler_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/ALU_decoder_RV32I.sv
    Info (12023): Found entity 1: ALU_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/ALU_RV32I.sv
    Info (12023): Found entity 1: ALU_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Branch_condition_decoder_RV32I.sv
    Info (12023): Found entity 1: Branch_condition_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Branch_condition_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Comparator_RV32I.sv
    Info (12023): Found entity 1: Comparator_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Comparison_unit_RV32I.sv
    Info (12023): Found entity 1: Comparison_unit_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Decode_stage.sv
    Info (12023): Found entity 1: Decode_stage File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Decoder_f7_RV32I.sv
    Info (12023): Found entity 1: Decoder_f7_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decoder_f7_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Execute_stage.sv
    Info (12023): Found entity 1: Execute_stage File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Fetch_stage.sv
    Info (12023): Found entity 1: Fetch_stage File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Hazard_unit_RV32I.sv
    Info (12023): Found entity 1: Hazard_unit_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Input_byte_handler_RV32I.sv
    Info (12023): Found entity 1: Input_byte_handler_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Input_byte_handler_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_decoder_RV32I.sv
    Info (12023): Found entity 1: Instruction_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_splitter_RV32I.sv
    Info (12023): Found entity 1: Instruction_splitter_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_splitter_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Load_store_width_decoder_RV32I.sv
    Info (12023): Found entity 1: Load_store_width_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Main_decoder.sv
    Info (12023): Found entity 1: Main_decoder File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/MT_FSM.sv
    Info (12023): Found entity 1: MT_FSM File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Output_byte_handler_RV32I.sv
    Info (12023): Found entity 1: Output_byte_handler_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Output_byte_handler_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/PC_RV32I_N_vP.sv
    Info (12023): Found entity 1: PC_RV32I_N_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/PC_RV32I_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_decode_vP.sv
    Info (12023): Found entity 1: Pipe_decode_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_decode_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_execute_vP.sv
    Info (12023): Found entity 1: Pipe_execute_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_execute_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_memory_vP.sv
    Info (12023): Found entity 1: Pipe_memory_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_memory_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_writeback_vP.sv
    Info (12023): Found entity 1: Pipe_writeback_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_writeback_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_32x32_vN.sv
    Info (12023): Found entity 1: Regfile_32x32_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_32x32_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_file_32x32_vN.sv
    Info (12023): Found entity 1: Regfile_file_32x32_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_file_32x32_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_vector_32x128_vN.sv
    Info (12023): Found entity 1: Regfile_vector_32x128_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_vector_32x128_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Rerouting_decoder_RV32I.sv
    Info (12023): Found entity 1: Rerouting_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Rerouting_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Result_source_decoder_RV32I.sv
    Info (12023): Found entity 1: Result_source_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Result_source_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Router_RV32I.sv
    Info (12023): Found entity 1: Router_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Router_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/RV32I.sv
    Info (12023): Found entity 1: RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/RV32I_Harvard.sv
    Info (12023): Found entity 1: RV32I_Harvard File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Sign_extend_RV32I.sv
    Info (12023): Found entity 1: Sign_extend_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Test_Pipe_Decoder_vP.sv
    Info (12023): Found entity 1: Test_Pipe_Decoder_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_Pipe_Decoder_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Test_RV32I_Harvard.sv
    Info (12023): Found entity 1: Test_RV32I_Harvard File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_RV32I_Harvard.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/VALU_4xN.sv
    Info (12023): Found entity 1: VALU_4xN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v
    Info (12023): Found entity 1: RAM_2rwp_15a_8b_8g_from_file File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_2rwp_15a_8b_8g_from_file/RAM_2rwp_15a_8b_8g_from_file.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv
    Info (12023): Found entity 1: Address_offset_16_byte File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Address_offset_16_byte.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_byte_N.sv
    Info (12023): Found entity 1: Circular_shifter_left_byte_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_byte_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_N_byte_test.sv
    Info (12023): Found entity 1: Circular_shifter_left_N_byte_test File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_left_N_byte_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_byte_N.sv
    Info (12023): Found entity 1: Circular_shifter_right_byte_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_byte_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_N_byte_test.sv
    Info (12023): Found entity 1: Circular_shifter_right_N_byte_test File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/Circular_shifter_right_N_byte_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv
    Info (12023): Found entity 1: RAM_1rwp_1rp_19a_128b_8g File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1rwp_1rp_19a_128b_8g/RAM_1rwp_1rp_19a_128b_8g.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v
    Info (12023): Found entity 1: ROM_1p_32w_8a_32b File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_13a_32g/ROM_1p_13a_32g.v
    Info (12023): Found entity 1: ROM_1p_13a_32g File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_13a_32g/ROM_1p_13a_32g.v Line: 40
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Info (12128): Elaborating entity "RV32I" for hierarchy "RV32I:RV" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 100
Info (12128): Elaborating entity "Fetch_stage" for hierarchy "RV32I:RV|Fetch_stage:FS" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 196
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_PC_source" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 33
Info (12128): Elaborating entity "Register_N_with_enabler_vP" for hierarchy "RV32I:RV|Fetch_stage:FS|Register_N_with_enabler_vP:PC" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 45
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_prediction" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 53
Info (12128): Elaborating entity "Adder_N" for hierarchy "RV32I:RV|Fetch_stage:FS|Adder_N:adder_pc_plus_4" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 61
Info (12128): Elaborating entity "Pipe_decode_vP" for hierarchy "RV32I:RV|Pipe_decode_vP:PD" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 216
Info (12128): Elaborating entity "Decode_stage" for hierarchy "RV32I:RV|Decode_stage:DS" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 267
Info (12128): Elaborating entity "Instruction_splitter_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Instruction_splitter_RV32I:instruction_splitter" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 82
Info (12128): Elaborating entity "Main_decoder" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 113
Info (12128): Elaborating entity "Instruction_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Instruction_decoder_RV32I:id" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 77
Info (12128): Elaborating entity "Decoder_N" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_N:dec_f3" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 83
Info (12128): Elaborating entity "Decoder_f7_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_f7_RV32I:dec_f7" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 94
Info (12128): Elaborating entity "Result_source_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Result_source_decoder_RV32I:rsd" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 108
Info (12128): Elaborating entity "Load_store_width_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 119
Info (12128): Elaborating entity "Encoder_5x3" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd|Encoder_5x3:enc" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv Line: 35
Info (10264): Verilog HDL Case Statement information at Encoder_5x3.sv(11): all case item expressions in this case statement are onehot File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv Line: 11
Info (12128): Elaborating entity "ALU_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 138
Info (12128): Elaborating entity "Encoder_15x4" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec|Encoder_15x4:cod" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv Line: 40
Info (10264): Verilog HDL Case Statement information at Encoder_15x4.sv(11): all case item expressions in this case statement are onehot File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv Line: 11
Info (12128): Elaborating entity "Branch_condition_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Branch_condition_decoder_RV32I:bcd" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 146
Info (12128): Elaborating entity "Rerouting_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Rerouting_decoder_RV32I:Rerouting_dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 184
Info (12128): Elaborating entity "Sign_extend_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 122
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv Line: 40
Info (12128): Elaborating entity "Regfile_32x32_vN" for hierarchy "RV32I:RV|Decode_stage:DS|Regfile_32x32_vN:scalar_reg_file" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 145
Info (12128): Elaborating entity "Regfile_vector_32x128_vN" for hierarchy "RV32I:RV|Decode_stage:DS|Regfile_vector_32x128_vN:vector_reg_file" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 160
Info (12128): Elaborating entity "Pipe_execute_vP" for hierarchy "RV32I:RV|Pipe_execute_vP:PE" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 349
Info (12128): Elaborating entity "Execute_stage" for hierarchy "RV32I:RV|Execute_stage:ES" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 389
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 62
Info (12128): Elaborating entity "Comparison_unit_RV32I" for hierarchy "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 82
Info (12128): Elaborating entity "Comparator_RV32I" for hierarchy "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv Line: 22
Info (12128): Elaborating entity "Adder_with_carries_N" for hierarchy "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp|Adder_with_carries_N:add" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv Line: 16
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Multiplexer_MxN:mux_" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv Line: 30
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 97
Info (12128): Elaborating entity "VALU_4xN" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 120
Info (12128): Elaborating entity "ALU_RV32I" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv Line: 24
Info (12128): Elaborating entity "Adder_Subtractor_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 10
Info (12128): Elaborating entity "A1_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|A1_N:a1" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv Line: 10
Info (12128): Elaborating entity "Adder_with_carry_in_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv Line: 11
Info (12128): Elaborating entity "SLT_U_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 17
Info (12128): Elaborating entity "Absolute_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 24
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Multiplexer_MxN:mux" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 49
Info (12128): Elaborating entity "Router_RV32I" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv Line: 61
Info (12128): Elaborating entity "Decoder_N" for hierarchy "RV32I:RV|Decoder_N:dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 398
Info (12128): Elaborating entity "Pipe_memory_vP" for hierarchy "RV32I:RV|Pipe_memory_vP:PM" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 448
Info (12128): Elaborating entity "Output_byte_handler_RV32I" for hierarchy "RV32I:RV|Output_byte_handler_RV32I:OBH" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 463
Info (12128): Elaborating entity "Input_byte_handler_RV32I" for hierarchy "RV32I:RV|Input_byte_handler_RV32I:IBH" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 471
Info (12128): Elaborating entity "Pipe_writeback_vP" for hierarchy "RV32I:RV|Pipe_writeback_vP:PW" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 515
Info (12128): Elaborating entity "Hazard_unit_RV32I" for hierarchy "RV32I:RV|Hazard_unit_RV32I:HU" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 561
Info (12128): Elaborating entity "Exception" for hierarchy "RV32I:RV|Hazard_unit_RV32I:HU|Exception:ex_r1" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv Line: 70
Info (12128): Elaborating entity "MT_FSM" for hierarchy "MT_FSM:FSM" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 110
Info (12128): Elaborating entity "Register_N_vP" for hierarchy "MT_FSM:FSM|Register_N_vP:regn" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv Line: 22
Info (12128): Elaborating entity "ROM_1p_13a_32g" for hierarchy "ROM_1p_13a_32g:ROM" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 117
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_1p_13a_32g:ROM|altsyncram:altsyncram_component" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_13a_32g/ROM_1p_13a_32g.v Line: 83
Info (12130): Elaborated megafunction instantiation "ROM_1p_13a_32g:ROM|altsyncram:altsyncram_component" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_13a_32g/ROM_1p_13a_32g.v Line: 83
Info (12133): Instantiated megafunction "ROM_1p_13a_32g:ROM|altsyncram:altsyncram_component" with the following parameter: File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_13a_32g/ROM_1p_13a_32g.v Line: 83
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/icosahedron.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ujo1.tdf
    Info (12023): Found entity 1: altsyncram_ujo1 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ujo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ujo1" for hierarchy "ROM_1p_13a_32g:ROM|altsyncram:altsyncram_component|altsyncram_ujo1:auto_generated" File: /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (113012): Address at line 263 exceeds the specified depth (256) in the Memory Initialization File "icosahedron.mif" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/icosahedron.mif Line: 263
Error (113000): Memory Initialization File or Hexadecimal (Intel-Format) File "icosahedron.mif" contains illegal syntax at line 263 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/icosahedron.mif Line: 263
Error (127000): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/icosahedron.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format. File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_13a_32g/ROM_1p_13a_32g.v Line: 83
Error (12152): Can't elaborate user hierarchy "ROM_1p_13a_32g:ROM|altsyncram:altsyncram_component|altsyncram_ujo1:auto_generated" File: /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 527 megabytes
    Error: Processing ended: Wed Nov 22 01:59:11 2023
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:27


