m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vmult4
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1754878777
!i10b 1
!s100 oaIcJoLlfcU[gY]^ELzdD3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ik8Q0zY5[K=TajLBX:o02Z3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier
w1754875886
8C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/4mult.sv
FC:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/4mult.sv
!i122 12
L0 2 17
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1754878777.000000
!s107 C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/4mult.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/4mult.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vtb_mult4
R0
R1
!i10b 1
!s100 WR`]6zdQmbXZA]9IQhhmU0
R2
IPZf8EC[PF8VLedJMi;<OW0
R3
S1
R4
w1754877100
8C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/tb_4mult.sv
FC:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/tb_4mult.sv
!i122 13
L0 3 27
R5
r1
!s85 0
31
R6
!s107 C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/tb_4mult.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/tb_4mult.sv|
!i113 1
R7
R8
vtop_mult4
R0
R1
!i10b 1
!s100 N?5iZ8^WCVb127k>7]iZc1
R2
IJgAU8BJJQMz;H4;g6N0g>2
R3
S1
R4
w1754876774
8C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/top_mult4.sv
FC:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/top_mult4.sv
!i122 14
L0 1 53
R5
r1
!s85 0
31
R6
!s107 C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/top_mult4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/Q2_4Bit_Multiplier/top_mult4.sv|
!i113 1
R7
R8
