SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE device xc5vlx20t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff323
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory Y:/dragon_firmware/ipcore_dir/
SET_PREFERENCE workingdirectory Y:/dragon_firmware/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory Y:/dragon_firmware/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory Y:/dragon_firmware/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Advanced
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name endpoint_blk_plus_v1_14
SET_PARAMETER Lane_Width X1
SET_PARAMETER Interface_Freq 62.5_default
SET_PARAMETER Reference_Freq 100
SET_PARAMETER Vendor_ID 10EE
SET_PARAMETER Device_ID 0007
SET_PARAMETER Revision_ID 00
SET_PARAMETER Subsystem_Vendor_ID 10EE
SET_PARAMETER Subsystem_ID 0007
SET_PARAMETER Class_Code_Base 05
SET_PARAMETER Class_Code_Sub 00
SET_PARAMETER Class_Code_Interface 00
SET_PARAMETER Class_Code_Value 050000
SET_PARAMETER Cardbus_CIS_Pointer 00000000
SET_PARAMETER Bar0_Enabled true
SET_PARAMETER Bar0_Type Memory
SET_PARAMETER Bar0_64bit true
SET_PARAMETER Bar0_Prefetchable false
SET_PARAMETER Bar0_Scale Kilobytes
SET_PARAMETER Bar0_Size 2
SET_PARAMETER Bar0_Value FFFFF804
SET_PARAMETER Bar1_Enabled false
SET_PARAMETER Bar1_Type IO
SET_PARAMETER Bar1_64bit false
SET_PARAMETER Bar1_Prefetchable false
SET_PARAMETER Bar1_Scale Kilobytes
SET_PARAMETER Bar1_Size 64
SET_PARAMETER Bar1_Value FFFFFFFF
SET_PARAMETER Bar2_Enabled true
SET_PARAMETER Bar2_Type Memory
SET_PARAMETER Bar2_64bit false
SET_PARAMETER Bar2_Prefetchable false
SET_PARAMETER Bar2_Scale Kilobytes
SET_PARAMETER Bar2_Size 2
SET_PARAMETER Bar2_Value FFFFF800
SET_PARAMETER Bar3_Enabled false
SET_PARAMETER Bar3_Type IO
SET_PARAMETER Bar3_64bit false
SET_PARAMETER Bar3_Prefetchable false
SET_PARAMETER Bar3_Scale Kilobytes
SET_PARAMETER Bar3_Size 64
SET_PARAMETER Bar3_Value 00000000
SET_PARAMETER Bar4_Enabled false
SET_PARAMETER Bar4_Type IO
SET_PARAMETER Bar4_64bit false
SET_PARAMETER Bar4_Prefetchable false
SET_PARAMETER Bar4_Scale Kilobytes
SET_PARAMETER Bar4_Size 64
SET_PARAMETER Bar4_Value 00000000
SET_PARAMETER Bar5_Enabled false
SET_PARAMETER Bar5_Type IO
SET_PARAMETER Bar5_Prefetchable false
SET_PARAMETER Bar5_Scale Kilobytes
SET_PARAMETER Bar5_Size 64
SET_PARAMETER Bar5_Value 00000000
SET_PARAMETER Expansion_Rom_Enabled true
SET_PARAMETER Expansion_Rom_Scale Megabytes
SET_PARAMETER Expansion_Rom_Size 1
SET_PARAMETER Expansion_Rom_Bar FFF00001
SET_PARAMETER Capability_Version 1
SET_PARAMETER Device_Port_Type PCI_Express_Endpoint_device
SET_PARAMETER Capabilities_Register 0001
SET_PARAMETER Max_Payload_Size 128_bytes
SET_PARAMETER Acceptable_L0_Latency No_limit
SET_PARAMETER Acceptable_L1_Latency No_limit
SET_PARAMETER Device_Capabilities_Register 00000FC0
SET_PARAMETER Maximum_Link_Speed 1
SET_PARAMETER Maximum_Link_Width 1
SET_PARAMETER Enable_ASPM_L1_Support false
SET_PARAMETER Link_Capabilities_Register 0003F411
SET_PARAMETER Enable_Slot_Clock_Cfg true
SET_PARAMETER MSI 1_vector
SET_PARAMETER Trim_TLP_Digest false
SET_PARAMETER Advanced_Flow_Control_Credit None
SET_PARAMETER Force_No_Scrambling false
SET_PARAMETER TX_DIFF_BOOST true
SET_PARAMETER TX_BUF_DIFF_CTRL 800
SET_PARAMETER TX_DIFF_CTRL 800
SET_PARAMETER TX_PRE_EMPHASIS 52
SET_PARAMETER GT_Debug_Ports false
SET_PARAMETER Device_Specific_Initialization false
SET_PARAMETER D1_Support false
SET_PARAMETER D2_Support false
SET_PARAMETER D0_PME_Support false
SET_PARAMETER D1_PME_Support false
SET_PARAMETER D2_PME_Support false
SET_PARAMETER D3hot_PME_Support false
SET_PARAMETER D3cold_PME_Support false
SET_PARAMETER AUX_Max_Current 0mA
SET_PARAMETER D0_Power_Consumed 0
SET_PARAMETER D1_Power_Consumed 0
SET_PARAMETER D2_Power_Consumed 0
SET_PARAMETER D3_Power_Consumed 0
SET_PARAMETER D0_Power_Consumed_Factor 0
SET_PARAMETER D1_Power_Consumed_Factor 0
SET_PARAMETER D2_Power_Consumed_Factor 0
SET_PARAMETER D3_Power_Consumed_Factor 0
SET_PARAMETER D0_Power_Dissipated 0
SET_PARAMETER D1_Power_Dissipated 0
SET_PARAMETER D2_Power_Dissipated 0
SET_PARAMETER D3_Power_Dissipated 0
SET_PARAMETER D0_Power_Dissipated_Factor 0
SET_PARAMETER D1_Power_Dissipated_Factor 0
SET_PARAMETER D2_Power_Dissipated_Factor 0
SET_PARAMETER D3_Power_Dissipated_Factor 0
SET_SIM_PARAMETER c_component_name endpoint_blk_plus_v1_14
SET_CORE_NAME Endpoint Block Plus for PCI Express
SET_CORE_VERSION 1.14
SET_CORE_VLNV xilinx.com:ip:pcie_blk_plus:1.14
SET_CORE_CLASS com.xilinx.ip.pcie_blk_plus_v1_14.pcie_blk_plus_v1_14
SET_CORE_PATH C:/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_blk_plus_v1_14
SET_CORE_GUIPATH C:/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_blk_plus_v1_14/gui/pcie_blk_plus_v1_14.tcl
SET_CORE_DATASHEET C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pcie_blk_plus_v1_14\doc\pcie_blk_plus_ds551.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pcie_blk_plus_v1_14\doc\pcie_blk_plus_gsg343.pdf><pcie_blk_plus_gsg343.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pcie_blk_plus_v1_14\doc\pcie_blk_plus_ug341.pdf><pcie_blk_plus_ug341.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pcie_blk_plus_v1_14\doc\pcie_blk_plus_ds551.pdf><pcie_blk_plus_ds551.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pcie_blk_plus_v1_14\doc\pcie_blk_plus_v1_14_vinfo.html><pcie_blk_plus_v1_14_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pcie_blk_plus_v1_14\doc\pcie_blk_plus_readme.txt><pcie_blk_plus_readme.txt>
