<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <p/>
        <h1 align="center">Power Report for design BaseDesign with the following settings:</h1>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Vendor:</td>
                <td>Microchip Technology Inc.</td>
            </tr>
            <tr>
                <td>Program:</td>
                <td>Microchip Libero Software, Release 2025.2 (Version 2025.2.0.14)</td>
            </tr>
            <tr>
                <td/>
                <td>Copyright (C) 1989-</td>
            </tr>
            <tr>
                <td>Date:</td>
                <td>Sun Jan 18 01:02:54 2026</td>
            </tr>
            <tr>
                <td>Version:</td>
                <td>3.0</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design:</td>
                <td>BaseDesign</td>
            </tr>
            <tr>
                <td>Family:</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die:</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package:</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Temperature Range:</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Voltage Range:</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Operating Conditions:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Operating Mode:</td>
                <td>Active</td>
            </tr>
            <tr>
                <td>Process:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Data Source:</td>
                <td>Production</td>
            </tr>
        </table>
        <p/>
        <h2>Power Summary</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Total Power</td>
                <td>   127.408</td>
                <td>    100.0%</td>
            </tr>
            <tr>
                <td>Static Power</td>
                <td>    83.152</td>
                <td>     65.3%</td>
            </tr>
            <tr>
                <td>Dynamic Power</td>
                <td>    44.256</td>
                <td>     34.7%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Rail</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Voltage (V)</th>
                <th>Current (mA)</th>
            </tr>
            <tr>
                <td>Rail VDD</td>
                <td>   105.902</td>
                <td>     1.000</td>
                <td>   105.902</td>
            </tr>
            <tr>
                <td>Rail VDD18</td>
                <td>     0.540</td>
                <td>     1.800</td>
                <td>     0.300</td>
            </tr>
            <tr>
                <td>Rail VDDI 1.8</td>
                <td>     0.465</td>
                <td>     1.800</td>
                <td>     0.258</td>
            </tr>
            <tr>
                <td>Rail VDD25</td>
                <td>    20.500</td>
                <td>     2.500</td>
                <td>     8.200</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Clock</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y (clocks)</td>
                <td>     0.039</td>
                <td>      0.1%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y (register outputs)</td>
                <td>     0.014</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y (combinational outputs)</td>
                <td>     0.063</td>
                <td>      0.2%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_SEC_0:UDRCK (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_SEC_0:UDRCK (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_SEC_0:UDRCK (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_SEC_0:UDRCK (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_SEC_0:UDRCK (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REF_CLK (clocks)</td>
                <td>     0.221</td>
                <td>      0.7%</td>
            </tr>
            <tr>
                <td>REF_CLK (register outputs)</td>
                <td>     0.002</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REF_CLK (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REF_CLK (combinational outputs)</td>
                <td>     0.002</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REF_CLK (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (clocks)</td>
                <td>    14.093</td>
                <td>     42.6%</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (register outputs)</td>
                <td>     5.256</td>
                <td>     15.9%</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (combinational outputs)</td>
                <td>    13.422</td>
                <td>     40.5%</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Type</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Type Net</td>
                <td>    15.126</td>
                <td>     11.9%</td>
            </tr>
            <tr>
                <td>Type Gate</td>
                <td>    15.183</td>
                <td>     11.9%</td>
            </tr>
            <tr>
                <td>Type I/O</td>
                <td>     0.586</td>
                <td>      0.5%</td>
            </tr>
            <tr>
                <td>Type Memory</td>
                <td>    12.380</td>
                <td>      9.7%</td>
            </tr>
            <tr>
                <td>Type Core Static</td>
                <td>    82.702</td>
                <td>     64.9%</td>
            </tr>
            <tr>
                <td>Type Other Rails Static</td>
                <td>     0.450</td>
                <td>      0.4%</td>
            </tr>
            <tr>
                <td>Type DSP</td>
                <td>     0.981</td>
                <td>      0.8%</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
