0.7
2020.2
Nov 18 2020
09:47:47
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.sim/sim_1/behav/xsim/glbl.v,1605673890,verilog,,,,glbl,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/driver.sv,1716714769,verilog,,,D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/transaction.sv;D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/interface.sv,,,,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/environment.sv,1716728993,verilog,,,D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/interface.sv;D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/transaction.sv;D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/generator.sv;D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/driver.sv;D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/monitor.sv;D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/scoreboard.sv,,,,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/generator.sv,1716708048,verilog,,,D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/transaction.sv,,,,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/interface.sv,1716708046,systemVerilog,D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/tb_fifo.sv,D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/tb_fifo.sv,,$unit_interface_sv;clk_interface,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/monitor.sv,1716718768,verilog,,,D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/interface.sv;D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/transaction.sv,,,,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/scoreboard.sv,1716728951,verilog,,,D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/transaction.sv;D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/interface.sv,,,,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/tb_fifo.sv,1716715306,systemVerilog,,,D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/environment.sv,tb_clock,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sim_1/imports/new/transaction.sv,1716714785,verilog,,,,,,,,,,,,
D:/ish/verilog/vivadoWS/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification/240525_prj_clock_sv_verification.srcs/sources_1/new/clock.v,1716715743,verilog,,,,clock;prjClock,,uvm,,,,,,
