// Seed: 2572060294
module module_0 ();
  logic [7:0] id_1;
  assign module_1.type_2 = 0;
  reg id_2 = 1;
  logic [7:0] id_3;
  always id_2 <= id_3[1] - 1;
  wire id_5;
  assign id_4 = id_3;
  assign id_1 = id_3;
  wire id_6;
endmodule
module module_1 (
    input  logic   id_0,
    output logic   id_1,
    input  supply1 id_2
);
  assign id_1 = id_0;
  always #1
    if (1'h0) begin : LABEL_0
      id_1 <= 1;
    end
  assign id_1 = 1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
