.include "macros.inc"
.section .rodata  # 0x804732E0 - 0x8049E220
.balign 8
lbl_80479910:
	.asciz "\nMetroTRK Option : SerialIO - "
.balign 4
lbl_80479930:
	.asciz "Enable\n"
.balign 4
lbl_80479938:
	.asciz "Disable\n"
.balign 4
lbl_80479944:
	.asciz "DoContinue\n"
.balign 4
lbl_80479950:
	.asciz "DoFlushCache unimplemented!!!\n"
.balign 4
lbl_80479970:
	.asciz "SendACK : Calling MessageSend\n"
.balign 4
lbl_80479990:
	.asciz "MessageSend err : %ld\n"
.balign 4
lbl_804799A8:
	.asciz "DoReadRegisters : Buffer length 0x%08x\n"
.balign 4
lbl_804799D0:
	.asciz "DoReadRegisters : Error reading  default regs 0x%08x\n"
.balign 4
lbl_80479A08:
	.asciz "DoReadRegisters : Error FP regs 0x%08x\n"
.balign 4
lbl_80479A30:
	.asciz "DoReadRegisters : Error extended1 regs 0x%08x\n"
.balign 4
lbl_80479A60:
	.asciz "DoReadRegisters : Error extended2 regs 0x%08x\n"
.balign 4
lbl_80479A90:
	.asciz "WriteMemory (0x%02x) : 0x%08x 0x%08x 0x%08x\n"
.balign 4
lbl_80479AC0:
	.asciz "ReadMemory (0x%02x) : 0x%08x 0x%08x 0x%08x\n"
.balign 4
lbl_80479AEC:
	.asciz "%02x "
.balign 4
lbl_80479AF4:
	.asciz "\n"

.section .data, "wa"  # 0x8049E220 - 0x804EFC20
.balign 8
lbl_804A6878:
	.4byte .L_800BD0A8
	.4byte .L_800BD0C8
	.4byte .L_800BD0A0
	.4byte .L_800BD0C8
	.4byte .L_800BD0B0
	.4byte .L_800BD0B8
	.4byte .L_800BD0C0
lbl_804A6894:
	.4byte .L_800BD2EC
	.4byte .L_800BD30C
	.4byte .L_800BD2E4
	.4byte .L_800BD30C
	.4byte .L_800BD2F4
	.4byte .L_800BD2FC
	.4byte .L_800BD304

.section .bss  # 0x804EFC20 - 0x8051467C
.balign 8
.global IsTRKConnected
IsTRKConnected:
	.skip 0x4

.section .text, "ax"  # 0x800056C0 - 0x80472F00
.global TRKDoSetOption
TRKDoSetOption:
/* 800BC584 000B94C4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800BC588 000B94C8  7C 08 02 A6 */	mflr r0
/* 800BC58C 000B94CC  3C 80 80 48 */	lis r4, lbl_80479910@ha
/* 800BC590 000B94D0  90 01 00 54 */	stw r0, 0x54(r1)
/* 800BC594 000B94D4  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 800BC598 000B94D8  3B E4 99 10 */	addi r31, r4, lbl_80479910@l
/* 800BC59C 000B94DC  93 C1 00 48 */	stw r30, 0x48(r1)
/* 800BC5A0 000B94E0  88 03 00 18 */	lbz r0, 0x18(r3)
/* 800BC5A4 000B94E4  8B C3 00 1C */	lbz r30, 0x1c(r3)
/* 800BC5A8 000B94E8  28 00 00 01 */	cmplwi r0, 1
/* 800BC5AC 000B94EC  40 82 00 30 */	bne .L_800BC5DC
/* 800BC5B0 000B94F0  38 7F 00 00 */	addi r3, r31, 0
/* 800BC5B4 000B94F4  4B FF FD D1 */	bl usr_puts_serial
/* 800BC5B8 000B94F8  28 1E 00 00 */	cmplwi r30, 0
/* 800BC5BC 000B94FC  41 82 00 10 */	beq .L_800BC5CC
/* 800BC5C0 000B9500  38 7F 00 20 */	addi r3, r31, 0x20
/* 800BC5C4 000B9504  4B FF FD C1 */	bl usr_puts_serial
/* 800BC5C8 000B9508  48 00 00 0C */	b .L_800BC5D4
.L_800BC5CC:
/* 800BC5CC 000B950C  38 7F 00 28 */	addi r3, r31, 0x28
/* 800BC5D0 000B9510  4B FF FD B5 */	bl usr_puts_serial
.L_800BC5D4:
/* 800BC5D4 000B9514  7F C3 F3 78 */	mr r3, r30
/* 800BC5D8 000B9518  48 00 44 29 */	bl SetUseSerialIO
.L_800BC5DC:
/* 800BC5DC 000B951C  38 61 00 08 */	addi r3, r1, 8
/* 800BC5E0 000B9520  38 80 00 00 */	li r4, 0
/* 800BC5E4 000B9524  38 A0 00 40 */	li r5, 0x40
/* 800BC5E8 000B9528  4B F4 8A CD */	bl memset
/* 800BC5EC 000B952C  38 60 00 80 */	li r3, 0x80
/* 800BC5F0 000B9530  38 A0 00 40 */	li r5, 0x40
/* 800BC5F4 000B9534  38 00 00 00 */	li r0, 0
/* 800BC5F8 000B9538  98 61 00 0C */	stb r3, 0xc(r1)
/* 800BC5FC 000B953C  38 61 00 08 */	addi r3, r1, 8
/* 800BC600 000B9540  38 80 00 40 */	li r4, 0x40
/* 800BC604 000B9544  90 A1 00 08 */	stw r5, 8(r1)
/* 800BC608 000B9548  98 01 00 10 */	stb r0, 0x10(r1)
/* 800BC60C 000B954C  48 00 3F CD */	bl TRKWriteUARTN
/* 800BC610 000B9550  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800BC614 000B9554  38 60 00 00 */	li r3, 0
/* 800BC618 000B9558  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 800BC61C 000B955C  83 C1 00 48 */	lwz r30, 0x48(r1)
/* 800BC620 000B9560  7C 08 03 A6 */	mtlr r0
/* 800BC624 000B9564  38 21 00 50 */	addi r1, r1, 0x50
/* 800BC628 000B9568  4E 80 00 20 */	blr 

.global TRKDoStop
TRKDoStop:
/* 800BC62C 000B956C  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800BC630 000B9570  7C 08 02 A6 */	mflr r0
/* 800BC634 000B9574  90 01 00 54 */	stw r0, 0x54(r1)
/* 800BC638 000B9578  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 800BC63C 000B957C  48 00 1D 1D */	bl TRKTargetStop
/* 800BC640 000B9580  2C 03 07 04 */	cmpwi r3, 0x704
/* 800BC644 000B9584  41 82 00 2C */	beq .L_800BC670
/* 800BC648 000B9588  40 80 00 10 */	bge .L_800BC658
/* 800BC64C 000B958C  2C 03 00 00 */	cmpwi r3, 0
/* 800BC650 000B9590  41 82 00 18 */	beq .L_800BC668
/* 800BC654 000B9594  48 00 00 34 */	b .L_800BC688
.L_800BC658:
/* 800BC658 000B9598  2C 03 07 06 */	cmpwi r3, 0x706
/* 800BC65C 000B959C  41 82 00 24 */	beq .L_800BC680
/* 800BC660 000B95A0  40 80 00 28 */	bge .L_800BC688
/* 800BC664 000B95A4  48 00 00 14 */	b .L_800BC678
.L_800BC668:
/* 800BC668 000B95A8  3B E0 00 00 */	li r31, 0
/* 800BC66C 000B95AC  48 00 00 20 */	b .L_800BC68C
.L_800BC670:
/* 800BC670 000B95B0  3B E0 00 21 */	li r31, 0x21
/* 800BC674 000B95B4  48 00 00 18 */	b .L_800BC68C
.L_800BC678:
/* 800BC678 000B95B8  3B E0 00 22 */	li r31, 0x22
/* 800BC67C 000B95BC  48 00 00 10 */	b .L_800BC68C
.L_800BC680:
/* 800BC680 000B95C0  3B E0 00 20 */	li r31, 0x20
/* 800BC684 000B95C4  48 00 00 08 */	b .L_800BC68C
.L_800BC688:
/* 800BC688 000B95C8  3B E0 00 01 */	li r31, 1
.L_800BC68C:
/* 800BC68C 000B95CC  38 61 00 08 */	addi r3, r1, 8
/* 800BC690 000B95D0  38 80 00 00 */	li r4, 0
/* 800BC694 000B95D4  38 A0 00 40 */	li r5, 0x40
/* 800BC698 000B95D8  4B F4 8A 1D */	bl memset
/* 800BC69C 000B95DC  38 60 00 80 */	li r3, 0x80
/* 800BC6A0 000B95E0  38 00 00 40 */	li r0, 0x40
/* 800BC6A4 000B95E4  98 61 00 0C */	stb r3, 0xc(r1)
/* 800BC6A8 000B95E8  38 61 00 08 */	addi r3, r1, 8
/* 800BC6AC 000B95EC  38 80 00 40 */	li r4, 0x40
/* 800BC6B0 000B95F0  90 01 00 08 */	stw r0, 8(r1)
/* 800BC6B4 000B95F4  9B E1 00 10 */	stb r31, 0x10(r1)
/* 800BC6B8 000B95F8  48 00 3F 21 */	bl TRKWriteUARTN
/* 800BC6BC 000B95FC  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800BC6C0 000B9600  38 60 00 00 */	li r3, 0
/* 800BC6C4 000B9604  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 800BC6C8 000B9608  7C 08 03 A6 */	mtlr r0
/* 800BC6CC 000B960C  38 21 00 50 */	addi r1, r1, 0x50
/* 800BC6D0 000B9610  4E 80 00 20 */	blr 

.global TRKDoStep
TRKDoStep:
/* 800BC6D4 000B9614  94 21 FE A0 */	stwu r1, -0x160(r1)
/* 800BC6D8 000B9618  7C 08 02 A6 */	mflr r0
/* 800BC6DC 000B961C  38 80 00 00 */	li r4, 0
/* 800BC6E0 000B9620  90 01 01 64 */	stw r0, 0x164(r1)
/* 800BC6E4 000B9624  BF 61 01 4C */	stmw r27, 0x14c(r1)
/* 800BC6E8 000B9628  7C 7B 1B 78 */	mr r27, r3
/* 800BC6EC 000B962C  4B FF F7 A1 */	bl TRKSetBufferPosition
/* 800BC6F0 000B9630  8B FB 00 18 */	lbz r31, 0x18(r27)
/* 800BC6F4 000B9634  83 BB 00 20 */	lwz r29, 0x20(r27)
/* 800BC6F8 000B9638  2C 1F 00 10 */	cmpwi r31, 0x10
/* 800BC6FC 000B963C  83 9B 00 24 */	lwz r28, 0x24(r27)
/* 800BC700 000B9640  41 82 00 2C */	beq .L_800BC72C
/* 800BC704 000B9644  40 80 00 1C */	bge .L_800BC720
/* 800BC708 000B9648  2C 1F 00 01 */	cmpwi r31, 1
/* 800BC70C 000B964C  41 82 00 68 */	beq .L_800BC774
/* 800BC710 000B9650  40 80 00 B4 */	bge .L_800BC7C4
/* 800BC714 000B9654  2C 1F 00 00 */	cmpwi r31, 0
/* 800BC718 000B9658  40 80 00 14 */	bge .L_800BC72C
/* 800BC71C 000B965C  48 00 00 A8 */	b .L_800BC7C4
.L_800BC720:
/* 800BC720 000B9660  2C 1F 00 12 */	cmpwi r31, 0x12
/* 800BC724 000B9664  40 80 00 A0 */	bge .L_800BC7C4
/* 800BC728 000B9668  48 00 00 4C */	b .L_800BC774
.L_800BC72C:
/* 800BC72C 000B966C  8B DB 00 1C */	lbz r30, 0x1c(r27)
/* 800BC730 000B9670  28 1E 00 01 */	cmplwi r30, 1
/* 800BC734 000B9674  40 80 00 CC */	bge .L_800BC800
/* 800BC738 000B9678  38 61 01 08 */	addi r3, r1, 0x108
/* 800BC73C 000B967C  38 80 00 00 */	li r4, 0
/* 800BC740 000B9680  38 A0 00 40 */	li r5, 0x40
/* 800BC744 000B9684  4B F4 89 71 */	bl memset
/* 800BC748 000B9688  38 60 00 80 */	li r3, 0x80
/* 800BC74C 000B968C  38 A0 00 40 */	li r5, 0x40
/* 800BC750 000B9690  38 00 00 11 */	li r0, 0x11
/* 800BC754 000B9694  98 61 01 0C */	stb r3, 0x10c(r1)
/* 800BC758 000B9698  38 61 01 08 */	addi r3, r1, 0x108
/* 800BC75C 000B969C  38 80 00 40 */	li r4, 0x40
/* 800BC760 000B96A0  90 A1 01 08 */	stw r5, 0x108(r1)
/* 800BC764 000B96A4  98 01 01 10 */	stb r0, 0x110(r1)
/* 800BC768 000B96A8  48 00 3E 71 */	bl TRKWriteUARTN
/* 800BC76C 000B96AC  38 60 00 00 */	li r3, 0
/* 800BC770 000B96B0  48 00 01 70 */	b .L_800BC8E0
.L_800BC774:
/* 800BC774 000B96B4  48 00 1E 1D */	bl TRKTargetGetPC
/* 800BC778 000B96B8  7C 03 E8 40 */	cmplw r3, r29
/* 800BC77C 000B96BC  41 80 00 0C */	blt .L_800BC788
/* 800BC780 000B96C0  7C 03 E0 40 */	cmplw r3, r28
/* 800BC784 000B96C4  40 81 00 7C */	ble .L_800BC800
.L_800BC788:
/* 800BC788 000B96C8  38 61 00 C8 */	addi r3, r1, 0xc8
/* 800BC78C 000B96CC  38 80 00 00 */	li r4, 0
/* 800BC790 000B96D0  38 A0 00 40 */	li r5, 0x40
/* 800BC794 000B96D4  4B F4 89 21 */	bl memset
/* 800BC798 000B96D8  38 60 00 80 */	li r3, 0x80
/* 800BC79C 000B96DC  38 A0 00 40 */	li r5, 0x40
/* 800BC7A0 000B96E0  38 00 00 11 */	li r0, 0x11
/* 800BC7A4 000B96E4  98 61 00 CC */	stb r3, 0xcc(r1)
/* 800BC7A8 000B96E8  38 61 00 C8 */	addi r3, r1, 0xc8
/* 800BC7AC 000B96EC  38 80 00 40 */	li r4, 0x40
/* 800BC7B0 000B96F0  90 A1 00 C8 */	stw r5, 0xc8(r1)
/* 800BC7B4 000B96F4  98 01 00 D0 */	stb r0, 0xd0(r1)
/* 800BC7B8 000B96F8  48 00 3E 21 */	bl TRKWriteUARTN
/* 800BC7BC 000B96FC  38 60 00 00 */	li r3, 0
/* 800BC7C0 000B9700  48 00 01 20 */	b .L_800BC8E0
.L_800BC7C4:
/* 800BC7C4 000B9704  38 61 00 88 */	addi r3, r1, 0x88
/* 800BC7C8 000B9708  38 80 00 00 */	li r4, 0
/* 800BC7CC 000B970C  38 A0 00 40 */	li r5, 0x40
/* 800BC7D0 000B9710  4B F4 88 E5 */	bl memset
/* 800BC7D4 000B9714  38 60 00 80 */	li r3, 0x80
/* 800BC7D8 000B9718  38 A0 00 40 */	li r5, 0x40
/* 800BC7DC 000B971C  38 00 00 12 */	li r0, 0x12
/* 800BC7E0 000B9720  98 61 00 8C */	stb r3, 0x8c(r1)
/* 800BC7E4 000B9724  38 61 00 88 */	addi r3, r1, 0x88
/* 800BC7E8 000B9728  38 80 00 40 */	li r4, 0x40
/* 800BC7EC 000B972C  90 A1 00 88 */	stw r5, 0x88(r1)
/* 800BC7F0 000B9730  98 01 00 90 */	stb r0, 0x90(r1)
/* 800BC7F4 000B9734  48 00 3D E5 */	bl TRKWriteUARTN
/* 800BC7F8 000B9738  38 60 00 00 */	li r3, 0
/* 800BC7FC 000B973C  48 00 00 E4 */	b .L_800BC8E0
.L_800BC800:
/* 800BC800 000B9740  48 00 1B 81 */	bl TRKTargetStopped
/* 800BC804 000B9744  2C 03 00 00 */	cmpwi r3, 0
/* 800BC808 000B9748  40 82 00 40 */	bne .L_800BC848
/* 800BC80C 000B974C  38 61 00 48 */	addi r3, r1, 0x48
/* 800BC810 000B9750  38 80 00 00 */	li r4, 0
/* 800BC814 000B9754  38 A0 00 40 */	li r5, 0x40
/* 800BC818 000B9758  4B F4 88 9D */	bl memset
/* 800BC81C 000B975C  38 60 00 80 */	li r3, 0x80
/* 800BC820 000B9760  38 A0 00 40 */	li r5, 0x40
/* 800BC824 000B9764  38 00 00 16 */	li r0, 0x16
/* 800BC828 000B9768  98 61 00 4C */	stb r3, 0x4c(r1)
/* 800BC82C 000B976C  38 61 00 48 */	addi r3, r1, 0x48
/* 800BC830 000B9770  38 80 00 40 */	li r4, 0x40
/* 800BC834 000B9774  90 A1 00 48 */	stw r5, 0x48(r1)
/* 800BC838 000B9778  98 01 00 50 */	stb r0, 0x50(r1)
/* 800BC83C 000B977C  48 00 3D 9D */	bl TRKWriteUARTN
/* 800BC840 000B9780  38 60 00 00 */	li r3, 0
/* 800BC844 000B9784  48 00 00 9C */	b .L_800BC8E0
.L_800BC848:
/* 800BC848 000B9788  38 61 00 08 */	addi r3, r1, 8
/* 800BC84C 000B978C  38 80 00 00 */	li r4, 0
/* 800BC850 000B9790  38 A0 00 40 */	li r5, 0x40
/* 800BC854 000B9794  4B F4 88 61 */	bl memset
/* 800BC858 000B9798  38 60 00 80 */	li r3, 0x80
/* 800BC85C 000B979C  38 A0 00 40 */	li r5, 0x40
/* 800BC860 000B97A0  38 00 00 00 */	li r0, 0
/* 800BC864 000B97A4  98 61 00 0C */	stb r3, 0xc(r1)
/* 800BC868 000B97A8  38 61 00 08 */	addi r3, r1, 8
/* 800BC86C 000B97AC  38 80 00 40 */	li r4, 0x40
/* 800BC870 000B97B0  90 A1 00 08 */	stw r5, 8(r1)
/* 800BC874 000B97B4  98 01 00 10 */	stb r0, 0x10(r1)
/* 800BC878 000B97B8  48 00 3D 61 */	bl TRKWriteUARTN
/* 800BC87C 000B97BC  2C 1F 00 10 */	cmpwi r31, 0x10
/* 800BC880 000B97C0  38 60 00 00 */	li r3, 0
/* 800BC884 000B97C4  41 82 00 2C */	beq .L_800BC8B0
/* 800BC888 000B97C8  40 80 00 1C */	bge .L_800BC8A4
/* 800BC88C 000B97CC  2C 1F 00 01 */	cmpwi r31, 1
/* 800BC890 000B97D0  41 82 00 38 */	beq .L_800BC8C8
/* 800BC894 000B97D4  40 80 00 4C */	bge .L_800BC8E0
/* 800BC898 000B97D8  2C 1F 00 00 */	cmpwi r31, 0
/* 800BC89C 000B97DC  40 80 00 14 */	bge .L_800BC8B0
/* 800BC8A0 000B97E0  48 00 00 40 */	b .L_800BC8E0
.L_800BC8A4:
/* 800BC8A4 000B97E4  2C 1F 00 12 */	cmpwi r31, 0x12
/* 800BC8A8 000B97E8  40 80 00 38 */	bge .L_800BC8E0
/* 800BC8AC 000B97EC  48 00 00 1C */	b .L_800BC8C8
.L_800BC8B0:
/* 800BC8B0 000B97F0  20 1F 00 10 */	subfic r0, r31, 0x10
/* 800BC8B4 000B97F4  7F C3 F3 78 */	mr r3, r30
/* 800BC8B8 000B97F8  7C 00 00 34 */	cntlzw r0, r0
/* 800BC8BC 000B97FC  54 04 D9 7E */	srwi r4, r0, 5
/* 800BC8C0 000B9800  48 00 1D 99 */	bl TRKTargetSingleStep
/* 800BC8C4 000B9804  48 00 00 1C */	b .L_800BC8E0
.L_800BC8C8:
/* 800BC8C8 000B9808  20 1F 00 11 */	subfic r0, r31, 0x11
/* 800BC8CC 000B980C  7F A3 EB 78 */	mr r3, r29
/* 800BC8D0 000B9810  7C 00 00 34 */	cntlzw r0, r0
/* 800BC8D4 000B9814  7F 84 E3 78 */	mr r4, r28
/* 800BC8D8 000B9818  54 05 D9 7E */	srwi r5, r0, 5
/* 800BC8DC 000B981C  48 00 1C C5 */	bl TRKTargetStepOutOfRange
.L_800BC8E0:
/* 800BC8E0 000B9820  BB 61 01 4C */	lmw r27, 0x14c(r1)
/* 800BC8E4 000B9824  80 01 01 64 */	lwz r0, 0x164(r1)
/* 800BC8E8 000B9828  7C 08 03 A6 */	mtlr r0
/* 800BC8EC 000B982C  38 21 01 60 */	addi r1, r1, 0x160
/* 800BC8F0 000B9830  4E 80 00 20 */	blr 

.global TRKDoContinue
TRKDoContinue:
/* 800BC8F4 000B9834  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 800BC8F8 000B9838  7C 08 02 A6 */	mflr r0
/* 800BC8FC 000B983C  3C 80 80 48 */	lis r4, lbl_80479944@ha
/* 800BC900 000B9840  38 60 00 01 */	li r3, 1
/* 800BC904 000B9844  90 01 00 94 */	stw r0, 0x94(r1)
/* 800BC908 000B9848  38 84 99 44 */	addi r4, r4, lbl_80479944@l
/* 800BC90C 000B984C  4C C6 31 82 */	crclr 6
/* 800BC910 000B9850  48 00 4C 39 */	bl MWTRACE
/* 800BC914 000B9854  48 00 1A 6D */	bl TRKTargetStopped
/* 800BC918 000B9858  2C 03 00 00 */	cmpwi r3, 0
/* 800BC91C 000B985C  40 82 00 40 */	bne .L_800BC95C
/* 800BC920 000B9860  38 61 00 48 */	addi r3, r1, 0x48
/* 800BC924 000B9864  38 80 00 00 */	li r4, 0
/* 800BC928 000B9868  38 A0 00 40 */	li r5, 0x40
/* 800BC92C 000B986C  4B F4 87 89 */	bl memset
/* 800BC930 000B9870  38 60 00 80 */	li r3, 0x80
/* 800BC934 000B9874  38 A0 00 40 */	li r5, 0x40
/* 800BC938 000B9878  38 00 00 16 */	li r0, 0x16
/* 800BC93C 000B987C  98 61 00 4C */	stb r3, 0x4c(r1)
/* 800BC940 000B9880  38 61 00 48 */	addi r3, r1, 0x48
/* 800BC944 000B9884  38 80 00 40 */	li r4, 0x40
/* 800BC948 000B9888  90 A1 00 48 */	stw r5, 0x48(r1)
/* 800BC94C 000B988C  98 01 00 50 */	stb r0, 0x50(r1)
/* 800BC950 000B9890  48 00 3C 89 */	bl TRKWriteUARTN
/* 800BC954 000B9894  38 60 00 00 */	li r3, 0
/* 800BC958 000B9898  48 00 00 3C */	b .L_800BC994
.L_800BC95C:
/* 800BC95C 000B989C  38 61 00 08 */	addi r3, r1, 8
/* 800BC960 000B98A0  38 80 00 00 */	li r4, 0
/* 800BC964 000B98A4  38 A0 00 40 */	li r5, 0x40
/* 800BC968 000B98A8  4B F4 87 4D */	bl memset
/* 800BC96C 000B98AC  38 60 00 80 */	li r3, 0x80
/* 800BC970 000B98B0  38 A0 00 40 */	li r5, 0x40
/* 800BC974 000B98B4  38 00 00 00 */	li r0, 0
/* 800BC978 000B98B8  98 61 00 0C */	stb r3, 0xc(r1)
/* 800BC97C 000B98BC  38 61 00 08 */	addi r3, r1, 8
/* 800BC980 000B98C0  38 80 00 40 */	li r4, 0x40
/* 800BC984 000B98C4  90 A1 00 08 */	stw r5, 8(r1)
/* 800BC988 000B98C8  98 01 00 10 */	stb r0, 0x10(r1)
/* 800BC98C 000B98CC  48 00 3C 4D */	bl TRKWriteUARTN
/* 800BC990 000B98D0  48 00 40 2D */	bl TRKTargetContinue
.L_800BC994:
/* 800BC994 000B98D4  80 01 00 94 */	lwz r0, 0x94(r1)
/* 800BC998 000B98D8  7C 08 03 A6 */	mtlr r0
/* 800BC99C 000B98DC  38 21 00 90 */	addi r1, r1, 0x90
/* 800BC9A0 000B98E0  4E 80 00 20 */	blr 

.global TRKDoWriteRegisters
TRKDoWriteRegisters:
/* 800BC9A4 000B98E4  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 800BC9A8 000B98E8  7C 08 02 A6 */	mflr r0
/* 800BC9AC 000B98EC  38 80 00 00 */	li r4, 0
/* 800BC9B0 000B98F0  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 800BC9B4 000B98F4  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 800BC9B8 000B98F8  93 C1 00 D8 */	stw r30, 0xd8(r1)
/* 800BC9BC 000B98FC  93 A1 00 D4 */	stw r29, 0xd4(r1)
/* 800BC9C0 000B9900  93 81 00 D0 */	stw r28, 0xd0(r1)
/* 800BC9C4 000B9904  7C 7C 1B 78 */	mr r28, r3
/* 800BC9C8 000B9908  8B E3 00 18 */	lbz r31, 0x18(r3)
/* 800BC9CC 000B990C  A3 C3 00 1C */	lhz r30, 0x1c(r3)
/* 800BC9D0 000B9910  A3 A3 00 20 */	lhz r29, 0x20(r3)
/* 800BC9D4 000B9914  4B FF F4 B9 */	bl TRKSetBufferPosition
/* 800BC9D8 000B9918  7C 1E E8 40 */	cmplw r30, r29
/* 800BC9DC 000B991C  40 81 00 40 */	ble .L_800BCA1C
/* 800BC9E0 000B9920  38 61 00 4C */	addi r3, r1, 0x4c
/* 800BC9E4 000B9924  38 80 00 00 */	li r4, 0
/* 800BC9E8 000B9928  38 A0 00 40 */	li r5, 0x40
/* 800BC9EC 000B992C  4B F4 86 C9 */	bl memset
/* 800BC9F0 000B9930  38 60 00 80 */	li r3, 0x80
/* 800BC9F4 000B9934  38 A0 00 40 */	li r5, 0x40
/* 800BC9F8 000B9938  38 00 00 14 */	li r0, 0x14
/* 800BC9FC 000B993C  98 61 00 50 */	stb r3, 0x50(r1)
/* 800BCA00 000B9940  38 61 00 4C */	addi r3, r1, 0x4c
/* 800BCA04 000B9944  38 80 00 40 */	li r4, 0x40
/* 800BCA08 000B9948  90 A1 00 4C */	stw r5, 0x4c(r1)
/* 800BCA0C 000B994C  98 01 00 54 */	stb r0, 0x54(r1)
/* 800BCA10 000B9950  48 00 3B C9 */	bl TRKWriteUARTN
/* 800BCA14 000B9954  38 60 00 00 */	li r3, 0
/* 800BCA18 000B9958  48 00 01 FC */	b .L_800BCC14
.L_800BCA1C:
/* 800BCA1C 000B995C  7F 83 E3 78 */	mr r3, r28
/* 800BCA20 000B9960  38 80 00 40 */	li r4, 0x40
/* 800BCA24 000B9964  4B FF F4 69 */	bl TRKSetBufferPosition
/* 800BCA28 000B9968  2C 1F 00 02 */	cmpwi r31, 2
/* 800BCA2C 000B996C  41 82 00 64 */	beq .L_800BCA90
/* 800BCA30 000B9970  40 80 00 14 */	bge .L_800BCA44
/* 800BCA34 000B9974  2C 1F 00 00 */	cmpwi r31, 0
/* 800BCA38 000B9978  41 82 00 18 */	beq .L_800BCA50
/* 800BCA3C 000B997C  40 80 00 34 */	bge .L_800BCA70
/* 800BCA40 000B9980  48 00 00 90 */	b .L_800BCAD0
.L_800BCA44:
/* 800BCA44 000B9984  2C 1F 00 04 */	cmpwi r31, 4
/* 800BCA48 000B9988  40 80 00 88 */	bge .L_800BCAD0
/* 800BCA4C 000B998C  48 00 00 64 */	b .L_800BCAB0
.L_800BCA50:
/* 800BCA50 000B9990  7F C3 F3 78 */	mr r3, r30
/* 800BCA54 000B9994  7F A4 EB 78 */	mr r4, r29
/* 800BCA58 000B9998  7F 85 E3 78 */	mr r5, r28
/* 800BCA5C 000B999C  38 C1 00 08 */	addi r6, r1, 8
/* 800BCA60 000B99A0  38 E0 00 00 */	li r7, 0
/* 800BCA64 000B99A4  48 00 2A A1 */	bl TRKTargetAccessDefault
/* 800BCA68 000B99A8  7C 7F 1B 78 */	mr r31, r3
/* 800BCA6C 000B99AC  48 00 00 68 */	b .L_800BCAD4
.L_800BCA70:
/* 800BCA70 000B99B0  7F C3 F3 78 */	mr r3, r30
/* 800BCA74 000B99B4  7F A4 EB 78 */	mr r4, r29
/* 800BCA78 000B99B8  7F 85 E3 78 */	mr r5, r28
/* 800BCA7C 000B99BC  38 C1 00 08 */	addi r6, r1, 8
/* 800BCA80 000B99C0  38 E0 00 00 */	li r7, 0
/* 800BCA84 000B99C4  48 00 25 75 */	bl TRKTargetAccessFP
/* 800BCA88 000B99C8  7C 7F 1B 78 */	mr r31, r3
/* 800BCA8C 000B99CC  48 00 00 48 */	b .L_800BCAD4
.L_800BCA90:
/* 800BCA90 000B99D0  7F C3 F3 78 */	mr r3, r30
/* 800BCA94 000B99D4  7F A4 EB 78 */	mr r4, r29
/* 800BCA98 000B99D8  7F 85 E3 78 */	mr r5, r28
/* 800BCA9C 000B99DC  38 C1 00 08 */	addi r6, r1, 8
/* 800BCAA0 000B99E0  38 E0 00 00 */	li r7, 0
/* 800BCAA4 000B99E4  48 00 23 E5 */	bl TRKTargetAccessExtended1
/* 800BCAA8 000B99E8  7C 7F 1B 78 */	mr r31, r3
/* 800BCAAC 000B99EC  48 00 00 28 */	b .L_800BCAD4
.L_800BCAB0:
/* 800BCAB0 000B99F0  7F C3 F3 78 */	mr r3, r30
/* 800BCAB4 000B99F4  7F A4 EB 78 */	mr r4, r29
/* 800BCAB8 000B99F8  7F 85 E3 78 */	mr r5, r28
/* 800BCABC 000B99FC  38 C1 00 08 */	addi r6, r1, 8
/* 800BCAC0 000B9A00  38 E0 00 00 */	li r7, 0
/* 800BCAC4 000B9A04  48 00 1F 8D */	bl TRKTargetAccessExtended2
/* 800BCAC8 000B9A08  7C 7F 1B 78 */	mr r31, r3
/* 800BCACC 000B9A0C  48 00 00 08 */	b .L_800BCAD4
.L_800BCAD0:
/* 800BCAD0 000B9A10  3B E0 07 03 */	li r31, 0x703
.L_800BCAD4:
/* 800BCAD4 000B9A14  7F 83 E3 78 */	mr r3, r28
/* 800BCAD8 000B9A18  38 80 00 00 */	li r4, 0
/* 800BCADC 000B9A1C  4B FF F3 E1 */	bl TRKResetBuffer
/* 800BCAE0 000B9A20  2C 1F 00 00 */	cmpwi r31, 0
/* 800BCAE4 000B9A24  40 82 00 3C */	bne .L_800BCB20
/* 800BCAE8 000B9A28  38 61 00 8C */	addi r3, r1, 0x8c
/* 800BCAEC 000B9A2C  38 80 00 00 */	li r4, 0
/* 800BCAF0 000B9A30  38 A0 00 40 */	li r5, 0x40
/* 800BCAF4 000B9A34  4B F4 85 C1 */	bl memset
/* 800BCAF8 000B9A38  38 60 00 40 */	li r3, 0x40
/* 800BCAFC 000B9A3C  38 00 00 80 */	li r0, 0x80
/* 800BCB00 000B9A40  90 61 00 8C */	stw r3, 0x8c(r1)
/* 800BCB04 000B9A44  7F 83 E3 78 */	mr r3, r28
/* 800BCB08 000B9A48  38 81 00 8C */	addi r4, r1, 0x8c
/* 800BCB0C 000B9A4C  38 A0 00 40 */	li r5, 0x40
/* 800BCB10 000B9A50  98 01 00 90 */	stb r0, 0x90(r1)
/* 800BCB14 000B9A54  9B E1 00 94 */	stb r31, 0x94(r1)
/* 800BCB18 000B9A58  4B FF F2 D1 */	bl TRKAppendBuffer
/* 800BCB1C 000B9A5C  7C 7F 1B 78 */	mr r31, r3
.L_800BCB20:
/* 800BCB20 000B9A60  2C 1F 00 00 */	cmpwi r31, 0
/* 800BCB24 000B9A64  41 82 00 B4 */	beq .L_800BCBD8
/* 800BCB28 000B9A68  2C 1F 07 03 */	cmpwi r31, 0x703
/* 800BCB2C 000B9A6C  41 82 00 38 */	beq .L_800BCB64
/* 800BCB30 000B9A70  40 80 00 1C */	bge .L_800BCB4C
/* 800BCB34 000B9A74  2C 1F 07 01 */	cmpwi r31, 0x701
/* 800BCB38 000B9A78  41 82 00 34 */	beq .L_800BCB6C
/* 800BCB3C 000B9A7C  40 80 00 40 */	bge .L_800BCB7C
/* 800BCB40 000B9A80  2C 1F 03 02 */	cmpwi r31, 0x302
/* 800BCB44 000B9A84  41 82 00 30 */	beq .L_800BCB74
/* 800BCB48 000B9A88  48 00 00 54 */	b .L_800BCB9C
.L_800BCB4C:
/* 800BCB4C 000B9A8C  2C 1F 07 06 */	cmpwi r31, 0x706
/* 800BCB50 000B9A90  41 82 00 44 */	beq .L_800BCB94
/* 800BCB54 000B9A94  40 80 00 48 */	bge .L_800BCB9C
/* 800BCB58 000B9A98  2C 1F 07 05 */	cmpwi r31, 0x705
/* 800BCB5C 000B9A9C  40 80 00 30 */	bge .L_800BCB8C
/* 800BCB60 000B9AA0  48 00 00 24 */	b .L_800BCB84
.L_800BCB64:
/* 800BCB64 000B9AA4  3B E0 00 12 */	li r31, 0x12
/* 800BCB68 000B9AA8  48 00 00 38 */	b .L_800BCBA0
.L_800BCB6C:
/* 800BCB6C 000B9AAC  3B E0 00 14 */	li r31, 0x14
/* 800BCB70 000B9AB0  48 00 00 30 */	b .L_800BCBA0
.L_800BCB74:
/* 800BCB74 000B9AB4  3B E0 00 02 */	li r31, 2
/* 800BCB78 000B9AB8  48 00 00 28 */	b .L_800BCBA0
.L_800BCB7C:
/* 800BCB7C 000B9ABC  3B E0 00 15 */	li r31, 0x15
/* 800BCB80 000B9AC0  48 00 00 20 */	b .L_800BCBA0
.L_800BCB84:
/* 800BCB84 000B9AC4  3B E0 00 21 */	li r31, 0x21
/* 800BCB88 000B9AC8  48 00 00 18 */	b .L_800BCBA0
.L_800BCB8C:
/* 800BCB8C 000B9ACC  3B E0 00 22 */	li r31, 0x22
/* 800BCB90 000B9AD0  48 00 00 10 */	b .L_800BCBA0
.L_800BCB94:
/* 800BCB94 000B9AD4  3B E0 00 20 */	li r31, 0x20
/* 800BCB98 000B9AD8  48 00 00 08 */	b .L_800BCBA0
.L_800BCB9C:
/* 800BCB9C 000B9ADC  3B E0 00 03 */	li r31, 3
.L_800BCBA0:
/* 800BCBA0 000B9AE0  38 61 00 0C */	addi r3, r1, 0xc
/* 800BCBA4 000B9AE4  38 80 00 00 */	li r4, 0
/* 800BCBA8 000B9AE8  38 A0 00 40 */	li r5, 0x40
/* 800BCBAC 000B9AEC  4B F4 85 09 */	bl memset
/* 800BCBB0 000B9AF0  38 60 00 80 */	li r3, 0x80
/* 800BCBB4 000B9AF4  38 00 00 40 */	li r0, 0x40
/* 800BCBB8 000B9AF8  98 61 00 10 */	stb r3, 0x10(r1)
/* 800BCBBC 000B9AFC  38 61 00 0C */	addi r3, r1, 0xc
/* 800BCBC0 000B9B00  38 80 00 40 */	li r4, 0x40
/* 800BCBC4 000B9B04  90 01 00 0C */	stw r0, 0xc(r1)
/* 800BCBC8 000B9B08  9B E1 00 14 */	stb r31, 0x14(r1)
/* 800BCBCC 000B9B0C  48 00 3A 0D */	bl TRKWriteUARTN
/* 800BCBD0 000B9B10  38 60 00 00 */	li r3, 0
/* 800BCBD4 000B9B14  48 00 00 40 */	b .L_800BCC14
.L_800BCBD8:
/* 800BCBD8 000B9B18  3C 80 80 48 */	lis r4, lbl_80479970@ha
/* 800BCBDC 000B9B1C  38 60 00 01 */	li r3, 1
/* 800BCBE0 000B9B20  38 84 99 70 */	addi r4, r4, lbl_80479970@l
/* 800BCBE4 000B9B24  4C C6 31 82 */	crclr 6
/* 800BCBE8 000B9B28  48 00 49 61 */	bl MWTRACE
/* 800BCBEC 000B9B2C  7F 83 E3 78 */	mr r3, r28
/* 800BCBF0 000B9B30  4B FF EC 59 */	bl TRKMessageSend
/* 800BCBF4 000B9B34  7C 7F 1B 78 */	mr r31, r3
/* 800BCBF8 000B9B38  3C 80 80 48 */	lis r4, lbl_80479990@ha
/* 800BCBFC 000B9B3C  38 60 00 01 */	li r3, 1
/* 800BCC00 000B9B40  38 84 99 90 */	addi r4, r4, lbl_80479990@l
/* 800BCC04 000B9B44  7F E5 FB 78 */	mr r5, r31
/* 800BCC08 000B9B48  4C C6 31 82 */	crclr 6
/* 800BCC0C 000B9B4C  48 00 49 3D */	bl MWTRACE
/* 800BCC10 000B9B50  7F E3 FB 78 */	mr r3, r31
.L_800BCC14:
/* 800BCC14 000B9B54  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 800BCC18 000B9B58  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 800BCC1C 000B9B5C  83 C1 00 D8 */	lwz r30, 0xd8(r1)
/* 800BCC20 000B9B60  83 A1 00 D4 */	lwz r29, 0xd4(r1)
/* 800BCC24 000B9B64  83 81 00 D0 */	lwz r28, 0xd0(r1)
/* 800BCC28 000B9B68  7C 08 03 A6 */	mtlr r0
/* 800BCC2C 000B9B6C  38 21 00 E0 */	addi r1, r1, 0xe0
/* 800BCC30 000B9B70  4E 80 00 20 */	blr 

.global TRKDoReadRegisters
TRKDoReadRegisters:
/* 800BCC34 000B9B74  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 800BCC38 000B9B78  7C 08 02 A6 */	mflr r0
/* 800BCC3C 000B9B7C  3C A0 80 48 */	lis r5, lbl_80479910@ha
/* 800BCC40 000B9B80  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 800BCC44 000B9B84  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 800BCC48 000B9B88  3B E5 99 10 */	addi r31, r5, lbl_80479910@l
/* 800BCC4C 000B9B8C  93 C1 00 D8 */	stw r30, 0xd8(r1)
/* 800BCC50 000B9B90  93 A1 00 D4 */	stw r29, 0xd4(r1)
/* 800BCC54 000B9B94  7C 7D 1B 78 */	mr r29, r3
/* 800BCC58 000B9B98  A0 83 00 1C */	lhz r4, 0x1c(r3)
/* 800BCC5C 000B9B9C  A0 03 00 20 */	lhz r0, 0x20(r3)
/* 800BCC60 000B9BA0  7C 04 00 40 */	cmplw r4, r0
/* 800BCC64 000B9BA4  40 81 00 40 */	ble .L_800BCCA4
/* 800BCC68 000B9BA8  38 61 00 4C */	addi r3, r1, 0x4c
/* 800BCC6C 000B9BAC  38 80 00 00 */	li r4, 0
/* 800BCC70 000B9BB0  38 A0 00 40 */	li r5, 0x40
/* 800BCC74 000B9BB4  4B F4 84 41 */	bl memset
/* 800BCC78 000B9BB8  38 60 00 80 */	li r3, 0x80
/* 800BCC7C 000B9BBC  38 A0 00 40 */	li r5, 0x40
/* 800BCC80 000B9BC0  38 00 00 14 */	li r0, 0x14
/* 800BCC84 000B9BC4  98 61 00 50 */	stb r3, 0x50(r1)
/* 800BCC88 000B9BC8  38 61 00 4C */	addi r3, r1, 0x4c
/* 800BCC8C 000B9BCC  38 80 00 40 */	li r4, 0x40
/* 800BCC90 000B9BD0  90 A1 00 4C */	stw r5, 0x4c(r1)
/* 800BCC94 000B9BD4  98 01 00 54 */	stb r0, 0x54(r1)
/* 800BCC98 000B9BD8  48 00 39 41 */	bl TRKWriteUARTN
/* 800BCC9C 000B9BDC  38 60 00 00 */	li r3, 0
/* 800BCCA0 000B9BE0  48 00 02 58 */	b .L_800BCEF8
.L_800BCCA4:
/* 800BCCA4 000B9BE4  38 80 00 80 */	li r4, 0x80
/* 800BCCA8 000B9BE8  38 00 04 68 */	li r0, 0x468
/* 800BCCAC 000B9BEC  98 81 00 90 */	stb r4, 0x90(r1)
/* 800BCCB0 000B9BF0  38 80 00 00 */	li r4, 0
/* 800BCCB4 000B9BF4  90 01 00 8C */	stw r0, 0x8c(r1)
/* 800BCCB8 000B9BF8  4B FF F2 05 */	bl TRKResetBuffer
/* 800BCCBC 000B9BFC  80 BD 00 08 */	lwz r5, 8(r29)
/* 800BCCC0 000B9C00  38 9F 00 98 */	addi r4, r31, 0x98
/* 800BCCC4 000B9C04  38 60 00 04 */	li r3, 4
/* 800BCCC8 000B9C08  4C C6 31 82 */	crclr 6
/* 800BCCCC 000B9C0C  48 00 48 7D */	bl MWTRACE
/* 800BCCD0 000B9C10  7F A3 EB 78 */	mr r3, r29
/* 800BCCD4 000B9C14  38 81 00 8C */	addi r4, r1, 0x8c
/* 800BCCD8 000B9C18  38 A0 00 40 */	li r5, 0x40
/* 800BCCDC 000B9C1C  4B FF EF 1D */	bl TRKAppendBuffer_ui8
/* 800BCCE0 000B9C20  80 BD 00 08 */	lwz r5, 8(r29)
/* 800BCCE4 000B9C24  38 9F 00 98 */	addi r4, r31, 0x98
/* 800BCCE8 000B9C28  38 60 00 04 */	li r3, 4
/* 800BCCEC 000B9C2C  4C C6 31 82 */	crclr 6
/* 800BCCF0 000B9C30  48 00 48 59 */	bl MWTRACE
/* 800BCCF4 000B9C34  7F A5 EB 78 */	mr r5, r29
/* 800BCCF8 000B9C38  38 C1 00 08 */	addi r6, r1, 8
/* 800BCCFC 000B9C3C  38 60 00 00 */	li r3, 0
/* 800BCD00 000B9C40  38 80 00 24 */	li r4, 0x24
/* 800BCD04 000B9C44  38 E0 00 01 */	li r7, 1
/* 800BCD08 000B9C48  48 00 27 FD */	bl TRKTargetAccessDefault
/* 800BCD0C 000B9C4C  7C 7E 1B 78 */	mr r30, r3
/* 800BCD10 000B9C50  38 9F 00 C0 */	addi r4, r31, 0xc0
/* 800BCD14 000B9C54  38 60 00 04 */	li r3, 4
/* 800BCD18 000B9C58  7F C5 F3 78 */	mr r5, r30
/* 800BCD1C 000B9C5C  4C C6 31 82 */	crclr 6
/* 800BCD20 000B9C60  48 00 48 29 */	bl MWTRACE
/* 800BCD24 000B9C64  80 BD 00 08 */	lwz r5, 8(r29)
/* 800BCD28 000B9C68  38 9F 00 98 */	addi r4, r31, 0x98
/* 800BCD2C 000B9C6C  38 60 00 04 */	li r3, 4
/* 800BCD30 000B9C70  4C C6 31 82 */	crclr 6
/* 800BCD34 000B9C74  48 00 48 15 */	bl MWTRACE
/* 800BCD38 000B9C78  2C 1E 00 00 */	cmpwi r30, 0
/* 800BCD3C 000B9C7C  40 82 00 20 */	bne .L_800BCD5C
/* 800BCD40 000B9C80  7F A5 EB 78 */	mr r5, r29
/* 800BCD44 000B9C84  38 C1 00 08 */	addi r6, r1, 8
/* 800BCD48 000B9C88  38 60 00 00 */	li r3, 0
/* 800BCD4C 000B9C8C  38 80 00 21 */	li r4, 0x21
/* 800BCD50 000B9C90  38 E0 00 01 */	li r7, 1
/* 800BCD54 000B9C94  48 00 22 A5 */	bl TRKTargetAccessFP
/* 800BCD58 000B9C98  7C 7E 1B 78 */	mr r30, r3
.L_800BCD5C:
/* 800BCD5C 000B9C9C  7F C5 F3 78 */	mr r5, r30
/* 800BCD60 000B9CA0  38 9F 00 F8 */	addi r4, r31, 0xf8
/* 800BCD64 000B9CA4  38 60 00 04 */	li r3, 4
/* 800BCD68 000B9CA8  4C C6 31 82 */	crclr 6
/* 800BCD6C 000B9CAC  48 00 47 DD */	bl MWTRACE
/* 800BCD70 000B9CB0  80 BD 00 08 */	lwz r5, 8(r29)
/* 800BCD74 000B9CB4  38 9F 00 98 */	addi r4, r31, 0x98
/* 800BCD78 000B9CB8  38 60 00 04 */	li r3, 4
/* 800BCD7C 000B9CBC  4C C6 31 82 */	crclr 6
/* 800BCD80 000B9CC0  48 00 47 C9 */	bl MWTRACE
/* 800BCD84 000B9CC4  2C 1E 00 00 */	cmpwi r30, 0
/* 800BCD88 000B9CC8  40 82 00 20 */	bne .L_800BCDA8
/* 800BCD8C 000B9CCC  7F A5 EB 78 */	mr r5, r29
/* 800BCD90 000B9CD0  38 C1 00 08 */	addi r6, r1, 8
/* 800BCD94 000B9CD4  38 60 00 00 */	li r3, 0
/* 800BCD98 000B9CD8  38 80 00 60 */	li r4, 0x60
/* 800BCD9C 000B9CDC  38 E0 00 01 */	li r7, 1
/* 800BCDA0 000B9CE0  48 00 20 E9 */	bl TRKTargetAccessExtended1
/* 800BCDA4 000B9CE4  7C 7E 1B 78 */	mr r30, r3
.L_800BCDA8:
/* 800BCDA8 000B9CE8  7F C5 F3 78 */	mr r5, r30
/* 800BCDAC 000B9CEC  38 9F 01 20 */	addi r4, r31, 0x120
/* 800BCDB0 000B9CF0  38 60 00 04 */	li r3, 4
/* 800BCDB4 000B9CF4  4C C6 31 82 */	crclr 6
/* 800BCDB8 000B9CF8  48 00 47 91 */	bl MWTRACE
/* 800BCDBC 000B9CFC  80 BD 00 08 */	lwz r5, 8(r29)
/* 800BCDC0 000B9D00  38 9F 00 98 */	addi r4, r31, 0x98
/* 800BCDC4 000B9D04  38 60 00 04 */	li r3, 4
/* 800BCDC8 000B9D08  4C C6 31 82 */	crclr 6
/* 800BCDCC 000B9D0C  48 00 47 7D */	bl MWTRACE
/* 800BCDD0 000B9D10  2C 1E 00 00 */	cmpwi r30, 0
/* 800BCDD4 000B9D14  40 82 00 20 */	bne .L_800BCDF4
/* 800BCDD8 000B9D18  7F A5 EB 78 */	mr r5, r29
/* 800BCDDC 000B9D1C  38 C1 00 08 */	addi r6, r1, 8
/* 800BCDE0 000B9D20  38 60 00 00 */	li r3, 0
/* 800BCDE4 000B9D24  38 80 00 1F */	li r4, 0x1f
/* 800BCDE8 000B9D28  38 E0 00 01 */	li r7, 1
/* 800BCDEC 000B9D2C  48 00 1C 65 */	bl TRKTargetAccessExtended2
/* 800BCDF0 000B9D30  7C 7E 1B 78 */	mr r30, r3
.L_800BCDF4:
/* 800BCDF4 000B9D34  7F C5 F3 78 */	mr r5, r30
/* 800BCDF8 000B9D38  38 9F 01 50 */	addi r4, r31, 0x150
/* 800BCDFC 000B9D3C  38 60 00 04 */	li r3, 4
/* 800BCE00 000B9D40  4C C6 31 82 */	crclr 6
/* 800BCE04 000B9D44  48 00 47 45 */	bl MWTRACE
/* 800BCE08 000B9D48  80 BD 00 08 */	lwz r5, 8(r29)
/* 800BCE0C 000B9D4C  38 9F 00 98 */	addi r4, r31, 0x98
/* 800BCE10 000B9D50  38 60 00 04 */	li r3, 4
/* 800BCE14 000B9D54  4C C6 31 82 */	crclr 6
/* 800BCE18 000B9D58  48 00 47 31 */	bl MWTRACE
/* 800BCE1C 000B9D5C  2C 1E 00 00 */	cmpwi r30, 0
/* 800BCE20 000B9D60  41 82 00 A4 */	beq .L_800BCEC4
/* 800BCE24 000B9D64  2C 1E 07 04 */	cmpwi r30, 0x704
/* 800BCE28 000B9D68  41 82 00 48 */	beq .L_800BCE70
/* 800BCE2C 000B9D6C  40 80 00 1C */	bge .L_800BCE48
/* 800BCE30 000B9D70  2C 1E 07 02 */	cmpwi r30, 0x702
/* 800BCE34 000B9D74  41 82 00 34 */	beq .L_800BCE68
/* 800BCE38 000B9D78  40 80 00 20 */	bge .L_800BCE58
/* 800BCE3C 000B9D7C  2C 1E 07 01 */	cmpwi r30, 0x701
/* 800BCE40 000B9D80  40 80 00 20 */	bge .L_800BCE60
/* 800BCE44 000B9D84  48 00 00 44 */	b .L_800BCE88
.L_800BCE48:
/* 800BCE48 000B9D88  2C 1E 07 06 */	cmpwi r30, 0x706
/* 800BCE4C 000B9D8C  41 82 00 34 */	beq .L_800BCE80
/* 800BCE50 000B9D90  40 80 00 38 */	bge .L_800BCE88
/* 800BCE54 000B9D94  48 00 00 24 */	b .L_800BCE78
.L_800BCE58:
/* 800BCE58 000B9D98  3B C0 00 12 */	li r30, 0x12
/* 800BCE5C 000B9D9C  48 00 00 30 */	b .L_800BCE8C
.L_800BCE60:
/* 800BCE60 000B9DA0  3B C0 00 14 */	li r30, 0x14
/* 800BCE64 000B9DA4  48 00 00 28 */	b .L_800BCE8C
.L_800BCE68:
/* 800BCE68 000B9DA8  3B C0 00 15 */	li r30, 0x15
/* 800BCE6C 000B9DAC  48 00 00 20 */	b .L_800BCE8C
.L_800BCE70:
/* 800BCE70 000B9DB0  3B C0 00 21 */	li r30, 0x21
/* 800BCE74 000B9DB4  48 00 00 18 */	b .L_800BCE8C
.L_800BCE78:
/* 800BCE78 000B9DB8  3B C0 00 22 */	li r30, 0x22
/* 800BCE7C 000B9DBC  48 00 00 10 */	b .L_800BCE8C
.L_800BCE80:
/* 800BCE80 000B9DC0  3B C0 00 20 */	li r30, 0x20
/* 800BCE84 000B9DC4  48 00 00 08 */	b .L_800BCE8C
.L_800BCE88:
/* 800BCE88 000B9DC8  3B C0 00 03 */	li r30, 3
.L_800BCE8C:
/* 800BCE8C 000B9DCC  38 61 00 0C */	addi r3, r1, 0xc
/* 800BCE90 000B9DD0  38 80 00 00 */	li r4, 0
/* 800BCE94 000B9DD4  38 A0 00 40 */	li r5, 0x40
/* 800BCE98 000B9DD8  4B F4 82 1D */	bl memset
/* 800BCE9C 000B9DDC  38 60 00 80 */	li r3, 0x80
/* 800BCEA0 000B9DE0  38 00 00 40 */	li r0, 0x40
/* 800BCEA4 000B9DE4  98 61 00 10 */	stb r3, 0x10(r1)
/* 800BCEA8 000B9DE8  38 61 00 0C */	addi r3, r1, 0xc
/* 800BCEAC 000B9DEC  38 80 00 40 */	li r4, 0x40
/* 800BCEB0 000B9DF0  90 01 00 0C */	stw r0, 0xc(r1)
/* 800BCEB4 000B9DF4  9B C1 00 14 */	stb r30, 0x14(r1)
/* 800BCEB8 000B9DF8  48 00 37 21 */	bl TRKWriteUARTN
/* 800BCEBC 000B9DFC  38 60 00 00 */	li r3, 0
/* 800BCEC0 000B9E00  48 00 00 38 */	b .L_800BCEF8
.L_800BCEC4:
/* 800BCEC4 000B9E04  38 9F 00 60 */	addi r4, r31, 0x60
/* 800BCEC8 000B9E08  38 60 00 01 */	li r3, 1
/* 800BCECC 000B9E0C  4C C6 31 82 */	crclr 6
/* 800BCED0 000B9E10  48 00 46 79 */	bl MWTRACE
/* 800BCED4 000B9E14  7F A3 EB 78 */	mr r3, r29
/* 800BCED8 000B9E18  4B FF E9 71 */	bl TRKMessageSend
/* 800BCEDC 000B9E1C  38 9F 00 80 */	addi r4, r31, 0x80
/* 800BCEE0 000B9E20  7C 7F 1B 78 */	mr r31, r3
/* 800BCEE4 000B9E24  38 60 00 01 */	li r3, 1
/* 800BCEE8 000B9E28  7F E5 FB 78 */	mr r5, r31
/* 800BCEEC 000B9E2C  4C C6 31 82 */	crclr 6
/* 800BCEF0 000B9E30  48 00 46 59 */	bl MWTRACE
/* 800BCEF4 000B9E34  7F E3 FB 78 */	mr r3, r31
.L_800BCEF8:
/* 800BCEF8 000B9E38  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 800BCEFC 000B9E3C  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 800BCF00 000B9E40  83 C1 00 D8 */	lwz r30, 0xd8(r1)
/* 800BCF04 000B9E44  83 A1 00 D4 */	lwz r29, 0xd4(r1)
/* 800BCF08 000B9E48  7C 08 03 A6 */	mtlr r0
/* 800BCF0C 000B9E4C  38 21 00 E0 */	addi r1, r1, 0xe0
/* 800BCF10 000B9E50  4E 80 00 20 */	blr 

.global TRKDoWriteMemory
TRKDoWriteMemory:
/* 800BCF14 000B9E54  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 800BCF18 000B9E58  7C 2C 0B 78 */	mr r12, r1
/* 800BCF1C 000B9E5C  21 6B F6 C0 */	subfic r11, r11, -2368
/* 800BCF20 000B9E60  7C 21 59 6E */	stwux r1, r1, r11
/* 800BCF24 000B9E64  7C 08 02 A6 */	mflr r0
/* 800BCF28 000B9E68  90 0C 00 04 */	stw r0, 4(r12)
/* 800BCF2C 000B9E6C  BF 6C FF EC */	stmw r27, -0x14(r12)
/* 800BCF30 000B9E70  7C 7B 1B 78 */	mr r27, r3
/* 800BCF34 000B9E74  3C 60 80 48 */	lis r3, lbl_80479910@ha
/* 800BCF38 000B9E78  3B E3 99 10 */	addi r31, r3, lbl_80479910@l
/* 800BCF3C 000B9E7C  38 9F 01 80 */	addi r4, r31, 0x180
/* 800BCF40 000B9E80  38 60 00 01 */	li r3, 1
/* 800BCF44 000B9E84  83 9B 00 20 */	lwz r28, 0x20(r27)
/* 800BCF48 000B9E88  A3 BB 00 1C */	lhz r29, 0x1c(r27)
/* 800BCF4C 000B9E8C  8B DB 00 18 */	lbz r30, 0x18(r27)
/* 800BCF50 000B9E90  7F 86 E3 78 */	mr r6, r28
/* 800BCF54 000B9E94  88 BB 00 14 */	lbz r5, 0x14(r27)
/* 800BCF58 000B9E98  7F A7 EB 78 */	mr r7, r29
/* 800BCF5C 000B9E9C  7F C8 F3 78 */	mr r8, r30
/* 800BCF60 000B9EA0  4C C6 31 82 */	crclr 6
/* 800BCF64 000B9EA4  48 00 45 E5 */	bl MWTRACE
/* 800BCF68 000B9EA8  57 C0 07 BD */	rlwinm. r0, r30, 0, 0x1e, 0x1e
/* 800BCF6C 000B9EAC  41 82 00 40 */	beq .L_800BCFAC
/* 800BCF70 000B9EB0  38 61 00 64 */	addi r3, r1, 0x64
/* 800BCF74 000B9EB4  38 80 00 00 */	li r4, 0
/* 800BCF78 000B9EB8  38 A0 00 40 */	li r5, 0x40
/* 800BCF7C 000B9EBC  4B F4 81 39 */	bl memset
/* 800BCF80 000B9EC0  38 60 00 80 */	li r3, 0x80
/* 800BCF84 000B9EC4  38 A0 00 40 */	li r5, 0x40
/* 800BCF88 000B9EC8  38 00 00 12 */	li r0, 0x12
/* 800BCF8C 000B9ECC  98 61 00 68 */	stb r3, 0x68(r1)
/* 800BCF90 000B9ED0  38 61 00 64 */	addi r3, r1, 0x64
/* 800BCF94 000B9ED4  38 80 00 40 */	li r4, 0x40
/* 800BCF98 000B9ED8  90 A1 00 64 */	stw r5, 0x64(r1)
/* 800BCF9C 000B9EDC  98 01 00 6C */	stb r0, 0x6c(r1)
/* 800BCFA0 000B9EE0  48 00 36 39 */	bl TRKWriteUARTN
/* 800BCFA4 000B9EE4  38 60 00 00 */	li r3, 0
/* 800BCFA8 000B9EE8  48 00 01 90 */	b .L_800BD138
.L_800BCFAC:
/* 800BCFAC 000B9EEC  93 A1 00 20 */	stw r29, 0x20(r1)
/* 800BCFB0 000B9EF0  7F 63 DB 78 */	mr r3, r27
/* 800BCFB4 000B9EF4  38 80 00 40 */	li r4, 0x40
/* 800BCFB8 000B9EF8  4B FF EE D5 */	bl TRKSetBufferPosition
/* 800BCFBC 000B9EFC  57 C0 06 73 */	rlwinm. r0, r30, 0, 0x19, 0x19
/* 800BCFC0 000B9F00  41 82 00 38 */	beq .L_800BCFF8
/* 800BCFC4 000B9F04  57 80 06 FE */	clrlwi r0, r28, 0x1b
/* 800BCFC8 000B9F08  38 81 01 00 */	addi r4, r1, 0x100
/* 800BCFCC 000B9F0C  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 800BCFD0 000B9F10  7F 63 DB 78 */	mr r3, r27
/* 800BCFD4 000B9F14  7C 84 02 14 */	add r4, r4, r0
/* 800BCFD8 000B9F18  4B FF ED 85 */	bl TRKReadBuffer
/* 800BCFDC 000B9F1C  7F 84 E3 78 */	mr r4, r28
/* 800BCFE0 000B9F20  38 61 01 00 */	addi r3, r1, 0x100
/* 800BCFE4 000B9F24  38 A1 00 20 */	addi r5, r1, 0x20
/* 800BCFE8 000B9F28  38 C0 00 00 */	li r6, 0
/* 800BCFEC 000B9F2C  48 00 12 99 */	bl TRKTargetAccessARAM
/* 800BCFF0 000B9F30  7C 7E 1B 78 */	mr r30, r3
/* 800BCFF4 000B9F34  48 00 00 34 */	b .L_800BD028
.L_800BCFF8:
/* 800BCFF8 000B9F38  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 800BCFFC 000B9F3C  7F 63 DB 78 */	mr r3, r27
/* 800BD000 000B9F40  38 81 01 00 */	addi r4, r1, 0x100
/* 800BD004 000B9F44  4B FF ED 59 */	bl TRKReadBuffer
/* 800BD008 000B9F48  57 C0 EF FE */	rlwinm r0, r30, 0x1d, 0x1f, 0x1f
/* 800BD00C 000B9F4C  7F 84 E3 78 */	mr r4, r28
/* 800BD010 000B9F50  38 61 01 00 */	addi r3, r1, 0x100
/* 800BD014 000B9F54  38 A1 00 20 */	addi r5, r1, 0x20
/* 800BD018 000B9F58  68 06 00 01 */	xori r6, r0, 1
/* 800BD01C 000B9F5C  38 E0 00 00 */	li r7, 0
/* 800BD020 000B9F60  48 00 26 25 */	bl TRKTargetAccessMemory
/* 800BD024 000B9F64  7C 7E 1B 78 */	mr r30, r3
.L_800BD028:
/* 800BD028 000B9F68  7F 63 DB 78 */	mr r3, r27
/* 800BD02C 000B9F6C  38 80 00 00 */	li r4, 0
/* 800BD030 000B9F70  4B FF EE 8D */	bl TRKResetBuffer
/* 800BD034 000B9F74  2C 1E 00 00 */	cmpwi r30, 0
/* 800BD038 000B9F78  40 82 00 3C */	bne .L_800BD074
/* 800BD03C 000B9F7C  38 61 00 A4 */	addi r3, r1, 0xa4
/* 800BD040 000B9F80  38 80 00 00 */	li r4, 0
/* 800BD044 000B9F84  38 A0 00 40 */	li r5, 0x40
/* 800BD048 000B9F88  4B F4 80 6D */	bl memset
/* 800BD04C 000B9F8C  38 60 00 40 */	li r3, 0x40
/* 800BD050 000B9F90  38 00 00 80 */	li r0, 0x80
/* 800BD054 000B9F94  90 61 00 A4 */	stw r3, 0xa4(r1)
/* 800BD058 000B9F98  7F 63 DB 78 */	mr r3, r27
/* 800BD05C 000B9F9C  38 81 00 A4 */	addi r4, r1, 0xa4
/* 800BD060 000B9FA0  38 A0 00 40 */	li r5, 0x40
/* 800BD064 000B9FA4  98 01 00 A8 */	stb r0, 0xa8(r1)
/* 800BD068 000B9FA8  9B C1 00 AC */	stb r30, 0xac(r1)
/* 800BD06C 000B9FAC  4B FF ED 7D */	bl TRKAppendBuffer
/* 800BD070 000B9FB0  7C 7E 1B 78 */	mr r30, r3
.L_800BD074:
/* 800BD074 000B9FB4  2C 1E 00 00 */	cmpwi r30, 0
/* 800BD078 000B9FB8  41 82 00 8C */	beq .L_800BD104
/* 800BD07C 000B9FBC  38 1E F9 00 */	addi r0, r30, -1792
/* 800BD080 000B9FC0  28 00 00 06 */	cmplwi r0, 6
/* 800BD084 000B9FC4  41 81 00 44 */	bgt .L_800BD0C8
/* 800BD088 000B9FC8  3C 60 80 4A */	lis r3, lbl_804A6878@ha
/* 800BD08C 000B9FCC  54 00 10 3A */	slwi r0, r0, 2
/* 800BD090 000B9FD0  38 63 68 78 */	addi r3, r3, lbl_804A6878@l
/* 800BD094 000B9FD4  7C 03 00 2E */	lwzx r0, r3, r0
/* 800BD098 000B9FD8  7C 09 03 A6 */	mtctr r0
/* 800BD09C 000B9FDC  4E 80 04 20 */	bctr 
.L_800BD0A0:
/* 800BD0A0 000B9FE0  3B C0 00 15 */	li r30, 0x15
/* 800BD0A4 000B9FE4  48 00 00 28 */	b .L_800BD0CC
.L_800BD0A8:
/* 800BD0A8 000B9FE8  3B C0 00 13 */	li r30, 0x13
/* 800BD0AC 000B9FEC  48 00 00 20 */	b .L_800BD0CC
.L_800BD0B0:
/* 800BD0B0 000B9FF0  3B C0 00 21 */	li r30, 0x21
/* 800BD0B4 000B9FF4  48 00 00 18 */	b .L_800BD0CC
.L_800BD0B8:
/* 800BD0B8 000B9FF8  3B C0 00 22 */	li r30, 0x22
/* 800BD0BC 000B9FFC  48 00 00 10 */	b .L_800BD0CC
.L_800BD0C0:
/* 800BD0C0 000BA000  3B C0 00 20 */	li r30, 0x20
/* 800BD0C4 000BA004  48 00 00 08 */	b .L_800BD0CC
.L_800BD0C8:
/* 800BD0C8 000BA008  3B C0 00 03 */	li r30, 3
.L_800BD0CC:
/* 800BD0CC 000BA00C  38 61 00 24 */	addi r3, r1, 0x24
/* 800BD0D0 000BA010  38 80 00 00 */	li r4, 0
/* 800BD0D4 000BA014  38 A0 00 40 */	li r5, 0x40
/* 800BD0D8 000BA018  4B F4 7F DD */	bl memset
/* 800BD0DC 000BA01C  38 60 00 80 */	li r3, 0x80
/* 800BD0E0 000BA020  38 00 00 40 */	li r0, 0x40
/* 800BD0E4 000BA024  98 61 00 28 */	stb r3, 0x28(r1)
/* 800BD0E8 000BA028  38 61 00 24 */	addi r3, r1, 0x24
/* 800BD0EC 000BA02C  38 80 00 40 */	li r4, 0x40
/* 800BD0F0 000BA030  90 01 00 24 */	stw r0, 0x24(r1)
/* 800BD0F4 000BA034  9B C1 00 2C */	stb r30, 0x2c(r1)
/* 800BD0F8 000BA038  48 00 34 E1 */	bl TRKWriteUARTN
/* 800BD0FC 000BA03C  38 60 00 00 */	li r3, 0
/* 800BD100 000BA040  48 00 00 38 */	b .L_800BD138
.L_800BD104:
/* 800BD104 000BA044  38 9F 00 60 */	addi r4, r31, 0x60
/* 800BD108 000BA048  38 60 00 01 */	li r3, 1
/* 800BD10C 000BA04C  4C C6 31 82 */	crclr 6
/* 800BD110 000BA050  48 00 44 39 */	bl MWTRACE
/* 800BD114 000BA054  7F 63 DB 78 */	mr r3, r27
/* 800BD118 000BA058  4B FF E7 31 */	bl TRKMessageSend
/* 800BD11C 000BA05C  38 9F 00 80 */	addi r4, r31, 0x80
/* 800BD120 000BA060  7C 7F 1B 78 */	mr r31, r3
/* 800BD124 000BA064  38 60 00 01 */	li r3, 1
/* 800BD128 000BA068  7F E5 FB 78 */	mr r5, r31
/* 800BD12C 000BA06C  4C C6 31 82 */	crclr 6
/* 800BD130 000BA070  48 00 44 19 */	bl MWTRACE
/* 800BD134 000BA074  7F E3 FB 78 */	mr r3, r31
.L_800BD138:
/* 800BD138 000BA078  81 41 00 00 */	lwz r10, 0(r1)
/* 800BD13C 000BA07C  BB 6A FF EC */	lmw r27, -0x14(r10)
/* 800BD140 000BA080  80 0A 00 04 */	lwz r0, 4(r10)
/* 800BD144 000BA084  7C 08 03 A6 */	mtlr r0
/* 800BD148 000BA088  7D 41 53 78 */	mr r1, r10
/* 800BD14C 000BA08C  4E 80 00 20 */	blr 

.global TRKDoReadMemory
TRKDoReadMemory:
/* 800BD150 000BA090  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 800BD154 000BA094  7C 2C 0B 78 */	mr r12, r1
/* 800BD158 000BA098  21 6B F6 C0 */	subfic r11, r11, -2368
/* 800BD15C 000BA09C  7C 21 59 6E */	stwux r1, r1, r11
/* 800BD160 000BA0A0  7C 08 02 A6 */	mflr r0
/* 800BD164 000BA0A4  90 0C 00 04 */	stw r0, 4(r12)
/* 800BD168 000BA0A8  BF 4C FF E8 */	stmw r26, -0x18(r12)
/* 800BD16C 000BA0AC  7C 7F 1B 78 */	mr r31, r3
/* 800BD170 000BA0B0  3C 60 80 48 */	lis r3, lbl_80479910@ha
/* 800BD174 000BA0B4  3B A3 99 10 */	addi r29, r3, lbl_80479910@l
/* 800BD178 000BA0B8  38 9D 01 B0 */	addi r4, r29, 0x1b0
/* 800BD17C 000BA0BC  38 60 00 01 */	li r3, 1
/* 800BD180 000BA0C0  83 5F 00 20 */	lwz r26, 0x20(r31)
/* 800BD184 000BA0C4  A3 7F 00 1C */	lhz r27, 0x1c(r31)
/* 800BD188 000BA0C8  8B DF 00 18 */	lbz r30, 0x18(r31)
/* 800BD18C 000BA0CC  7F 46 D3 78 */	mr r6, r26
/* 800BD190 000BA0D0  88 BF 00 14 */	lbz r5, 0x14(r31)
/* 800BD194 000BA0D4  7F 67 DB 78 */	mr r7, r27
/* 800BD198 000BA0D8  7F C8 F3 78 */	mr r8, r30
/* 800BD19C 000BA0DC  4C C6 31 82 */	crclr 6
/* 800BD1A0 000BA0E0  48 00 43 A9 */	bl MWTRACE
/* 800BD1A4 000BA0E4  57 C0 07 BD */	rlwinm. r0, r30, 0, 0x1e, 0x1e
/* 800BD1A8 000BA0E8  41 82 00 40 */	beq .L_800BD1E8
/* 800BD1AC 000BA0EC  38 61 00 64 */	addi r3, r1, 0x64
/* 800BD1B0 000BA0F0  38 80 00 00 */	li r4, 0
/* 800BD1B4 000BA0F4  38 A0 00 40 */	li r5, 0x40
/* 800BD1B8 000BA0F8  4B F4 7E FD */	bl memset
/* 800BD1BC 000BA0FC  38 60 00 80 */	li r3, 0x80
/* 800BD1C0 000BA100  38 A0 00 40 */	li r5, 0x40
/* 800BD1C4 000BA104  38 00 00 12 */	li r0, 0x12
/* 800BD1C8 000BA108  98 61 00 68 */	stb r3, 0x68(r1)
/* 800BD1CC 000BA10C  38 61 00 64 */	addi r3, r1, 0x64
/* 800BD1D0 000BA110  38 80 00 40 */	li r4, 0x40
/* 800BD1D4 000BA114  90 A1 00 64 */	stw r5, 0x64(r1)
/* 800BD1D8 000BA118  98 01 00 6C */	stb r0, 0x6c(r1)
/* 800BD1DC 000BA11C  48 00 33 FD */	bl TRKWriteUARTN
/* 800BD1E0 000BA120  38 60 00 00 */	li r3, 0
/* 800BD1E4 000BA124  48 00 01 98 */	b .L_800BD37C
.L_800BD1E8:
/* 800BD1E8 000BA128  57 DC 06 73 */	rlwinm. r28, r30, 0, 0x19, 0x19
/* 800BD1EC 000BA12C  93 61 00 20 */	stw r27, 0x20(r1)
/* 800BD1F0 000BA130  41 82 00 20 */	beq .L_800BD210
/* 800BD1F4 000BA134  7F 44 D3 78 */	mr r4, r26
/* 800BD1F8 000BA138  38 61 01 00 */	addi r3, r1, 0x100
/* 800BD1FC 000BA13C  38 A1 00 20 */	addi r5, r1, 0x20
/* 800BD200 000BA140  38 C0 00 01 */	li r6, 1
/* 800BD204 000BA144  48 00 10 81 */	bl TRKTargetAccessARAM
/* 800BD208 000BA148  7C 7E 1B 78 */	mr r30, r3
/* 800BD20C 000BA14C  48 00 00 24 */	b .L_800BD230
.L_800BD210:
/* 800BD210 000BA150  57 C0 EF FE */	rlwinm r0, r30, 0x1d, 0x1f, 0x1f
/* 800BD214 000BA154  7F 44 D3 78 */	mr r4, r26
/* 800BD218 000BA158  38 61 01 00 */	addi r3, r1, 0x100
/* 800BD21C 000BA15C  38 A1 00 20 */	addi r5, r1, 0x20
/* 800BD220 000BA160  68 06 00 01 */	xori r6, r0, 1
/* 800BD224 000BA164  38 E0 00 01 */	li r7, 1
/* 800BD228 000BA168  48 00 24 1D */	bl TRKTargetAccessMemory
/* 800BD22C 000BA16C  7C 7E 1B 78 */	mr r30, r3
.L_800BD230:
/* 800BD230 000BA170  7F E3 FB 78 */	mr r3, r31
/* 800BD234 000BA174  38 80 00 00 */	li r4, 0
/* 800BD238 000BA178  4B FF EC 85 */	bl TRKResetBuffer
/* 800BD23C 000BA17C  2C 1E 00 00 */	cmpwi r30, 0
/* 800BD240 000BA180  40 82 00 78 */	bne .L_800BD2B8
/* 800BD244 000BA184  38 61 00 A4 */	addi r3, r1, 0xa4
/* 800BD248 000BA188  38 80 00 00 */	li r4, 0
/* 800BD24C 000BA18C  38 A0 00 40 */	li r5, 0x40
/* 800BD250 000BA190  4B F4 7E 65 */	bl memset
/* 800BD254 000BA194  80 81 00 20 */	lwz r4, 0x20(r1)
/* 800BD258 000BA198  38 00 00 80 */	li r0, 0x80
/* 800BD25C 000BA19C  9B C1 00 AC */	stb r30, 0xac(r1)
/* 800BD260 000BA1A0  7F E3 FB 78 */	mr r3, r31
/* 800BD264 000BA1A4  38 84 00 40 */	addi r4, r4, 0x40
/* 800BD268 000BA1A8  38 A0 00 40 */	li r5, 0x40
/* 800BD26C 000BA1AC  90 81 00 A4 */	stw r4, 0xa4(r1)
/* 800BD270 000BA1B0  38 81 00 A4 */	addi r4, r1, 0xa4
/* 800BD274 000BA1B4  98 01 00 A8 */	stb r0, 0xa8(r1)
/* 800BD278 000BA1B8  4B FF EB 71 */	bl TRKAppendBuffer
/* 800BD27C 000BA1BC  2C 1C 00 00 */	cmpwi r28, 0
/* 800BD280 000BA1C0  41 82 00 24 */	beq .L_800BD2A4
/* 800BD284 000BA1C4  57 40 06 FE */	clrlwi r0, r26, 0x1b
/* 800BD288 000BA1C8  38 81 01 00 */	addi r4, r1, 0x100
/* 800BD28C 000BA1CC  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 800BD290 000BA1D0  7F E3 FB 78 */	mr r3, r31
/* 800BD294 000BA1D4  7C 84 02 14 */	add r4, r4, r0
/* 800BD298 000BA1D8  4B FF EB 51 */	bl TRKAppendBuffer
/* 800BD29C 000BA1DC  7C 7E 1B 78 */	mr r30, r3
/* 800BD2A0 000BA1E0  48 00 00 18 */	b .L_800BD2B8
.L_800BD2A4:
/* 800BD2A4 000BA1E4  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 800BD2A8 000BA1E8  7F E3 FB 78 */	mr r3, r31
/* 800BD2AC 000BA1EC  38 81 01 00 */	addi r4, r1, 0x100
/* 800BD2B0 000BA1F0  4B FF EB 39 */	bl TRKAppendBuffer
/* 800BD2B4 000BA1F4  7C 7E 1B 78 */	mr r30, r3
.L_800BD2B8:
/* 800BD2B8 000BA1F8  2C 1E 00 00 */	cmpwi r30, 0
/* 800BD2BC 000BA1FC  41 82 00 8C */	beq .L_800BD348
/* 800BD2C0 000BA200  38 1E F9 00 */	addi r0, r30, -1792
/* 800BD2C4 000BA204  28 00 00 06 */	cmplwi r0, 6
/* 800BD2C8 000BA208  41 81 00 44 */	bgt .L_800BD30C
/* 800BD2CC 000BA20C  3C 60 80 4A */	lis r3, lbl_804A6894@ha
/* 800BD2D0 000BA210  54 00 10 3A */	slwi r0, r0, 2
/* 800BD2D4 000BA214  38 63 68 94 */	addi r3, r3, lbl_804A6894@l
/* 800BD2D8 000BA218  7C 03 00 2E */	lwzx r0, r3, r0
/* 800BD2DC 000BA21C  7C 09 03 A6 */	mtctr r0
/* 800BD2E0 000BA220  4E 80 04 20 */	bctr 
.L_800BD2E4:
/* 800BD2E4 000BA224  3B 80 00 15 */	li r28, 0x15
/* 800BD2E8 000BA228  48 00 00 28 */	b .L_800BD310
.L_800BD2EC:
/* 800BD2EC 000BA22C  3B 80 00 13 */	li r28, 0x13
/* 800BD2F0 000BA230  48 00 00 20 */	b .L_800BD310
.L_800BD2F4:
/* 800BD2F4 000BA234  3B 80 00 21 */	li r28, 0x21
/* 800BD2F8 000BA238  48 00 00 18 */	b .L_800BD310
.L_800BD2FC:
/* 800BD2FC 000BA23C  3B 80 00 22 */	li r28, 0x22
/* 800BD300 000BA240  48 00 00 10 */	b .L_800BD310
.L_800BD304:
/* 800BD304 000BA244  3B 80 00 20 */	li r28, 0x20
/* 800BD308 000BA248  48 00 00 08 */	b .L_800BD310
.L_800BD30C:
/* 800BD30C 000BA24C  3B 80 00 03 */	li r28, 3
.L_800BD310:
/* 800BD310 000BA250  38 61 00 24 */	addi r3, r1, 0x24
/* 800BD314 000BA254  38 80 00 00 */	li r4, 0
/* 800BD318 000BA258  38 A0 00 40 */	li r5, 0x40
/* 800BD31C 000BA25C  4B F4 7D 99 */	bl memset
/* 800BD320 000BA260  38 60 00 80 */	li r3, 0x80
/* 800BD324 000BA264  38 00 00 40 */	li r0, 0x40
/* 800BD328 000BA268  98 61 00 28 */	stb r3, 0x28(r1)
/* 800BD32C 000BA26C  38 61 00 24 */	addi r3, r1, 0x24
/* 800BD330 000BA270  38 80 00 40 */	li r4, 0x40
/* 800BD334 000BA274  90 01 00 24 */	stw r0, 0x24(r1)
/* 800BD338 000BA278  9B 81 00 2C */	stb r28, 0x2c(r1)
/* 800BD33C 000BA27C  48 00 32 9D */	bl TRKWriteUARTN
/* 800BD340 000BA280  38 60 00 00 */	li r3, 0
/* 800BD344 000BA284  48 00 00 38 */	b .L_800BD37C
.L_800BD348:
/* 800BD348 000BA288  38 9D 00 60 */	addi r4, r29, 0x60
/* 800BD34C 000BA28C  38 60 00 01 */	li r3, 1
/* 800BD350 000BA290  4C C6 31 82 */	crclr 6
/* 800BD354 000BA294  48 00 41 F5 */	bl MWTRACE
/* 800BD358 000BA298  7F E3 FB 78 */	mr r3, r31
/* 800BD35C 000BA29C  4B FF E4 ED */	bl TRKMessageSend
/* 800BD360 000BA2A0  38 9D 00 80 */	addi r4, r29, 0x80
/* 800BD364 000BA2A4  7C 7D 1B 78 */	mr r29, r3
/* 800BD368 000BA2A8  38 60 00 01 */	li r3, 1
/* 800BD36C 000BA2AC  7F A5 EB 78 */	mr r5, r29
/* 800BD370 000BA2B0  4C C6 31 82 */	crclr 6
/* 800BD374 000BA2B4  48 00 41 D5 */	bl MWTRACE
/* 800BD378 000BA2B8  7F A3 EB 78 */	mr r3, r29
.L_800BD37C:
/* 800BD37C 000BA2BC  81 41 00 00 */	lwz r10, 0(r1)
/* 800BD380 000BA2C0  BB 4A FF E8 */	lmw r26, -0x18(r10)
/* 800BD384 000BA2C4  80 0A 00 04 */	lwz r0, 4(r10)
/* 800BD388 000BA2C8  7C 08 03 A6 */	mtlr r0
/* 800BD38C 000BA2CC  7D 41 53 78 */	mr r1, r10
/* 800BD390 000BA2D0  4E 80 00 20 */	blr 

.global TRKDoSupportMask
TRKDoSupportMask:
/* 800BD394 000BA2D4  38 60 00 00 */	li r3, 0
/* 800BD398 000BA2D8  4E 80 00 20 */	blr 

.global TRKDoVersions
TRKDoVersions:
/* 800BD39C 000BA2DC  38 60 00 00 */	li r3, 0
/* 800BD3A0 000BA2E0  4E 80 00 20 */	blr 

.global TRKDoOverride
TRKDoOverride:
/* 800BD3A4 000BA2E4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800BD3A8 000BA2E8  7C 08 02 A6 */	mflr r0
/* 800BD3AC 000BA2EC  38 80 00 00 */	li r4, 0
/* 800BD3B0 000BA2F0  38 A0 00 40 */	li r5, 0x40
/* 800BD3B4 000BA2F4  90 01 00 54 */	stw r0, 0x54(r1)
/* 800BD3B8 000BA2F8  38 61 00 08 */	addi r3, r1, 8
/* 800BD3BC 000BA2FC  4B F4 7C F9 */	bl memset
/* 800BD3C0 000BA300  38 60 00 80 */	li r3, 0x80
/* 800BD3C4 000BA304  38 A0 00 40 */	li r5, 0x40
/* 800BD3C8 000BA308  38 00 00 00 */	li r0, 0
/* 800BD3CC 000BA30C  98 61 00 0C */	stb r3, 0xc(r1)
/* 800BD3D0 000BA310  38 61 00 08 */	addi r3, r1, 8
/* 800BD3D4 000BA314  38 80 00 40 */	li r4, 0x40
/* 800BD3D8 000BA318  90 A1 00 08 */	stw r5, 8(r1)
/* 800BD3DC 000BA31C  98 01 00 10 */	stb r0, 0x10(r1)
/* 800BD3E0 000BA320  48 00 31 F9 */	bl TRKWriteUARTN
/* 800BD3E4 000BA324  48 00 2E 85 */	bl __TRK_copy_vectors
/* 800BD3E8 000BA328  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800BD3EC 000BA32C  38 60 00 00 */	li r3, 0
/* 800BD3F0 000BA330  7C 08 03 A6 */	mtlr r0
/* 800BD3F4 000BA334  38 21 00 50 */	addi r1, r1, 0x50
/* 800BD3F8 000BA338  4E 80 00 20 */	blr 

.global TRKDoReset
TRKDoReset:
/* 800BD3FC 000BA33C  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800BD400 000BA340  7C 08 02 A6 */	mflr r0
/* 800BD404 000BA344  38 80 00 00 */	li r4, 0
/* 800BD408 000BA348  38 A0 00 40 */	li r5, 0x40
/* 800BD40C 000BA34C  90 01 00 54 */	stw r0, 0x54(r1)
/* 800BD410 000BA350  38 61 00 08 */	addi r3, r1, 8
/* 800BD414 000BA354  4B F4 7C A1 */	bl memset
/* 800BD418 000BA358  38 60 00 80 */	li r3, 0x80
/* 800BD41C 000BA35C  38 A0 00 40 */	li r5, 0x40
/* 800BD420 000BA360  38 00 00 00 */	li r0, 0
/* 800BD424 000BA364  98 61 00 0C */	stb r3, 0xc(r1)
/* 800BD428 000BA368  38 61 00 08 */	addi r3, r1, 8
/* 800BD42C 000BA36C  38 80 00 40 */	li r4, 0x40
/* 800BD430 000BA370  90 A1 00 08 */	stw r5, 8(r1)
/* 800BD434 000BA374  98 01 00 10 */	stb r0, 0x10(r1)
/* 800BD438 000BA378  48 00 31 A1 */	bl TRKWriteUARTN
/* 800BD43C 000BA37C  4B F4 7C 4D */	bl __TRK_reset
/* 800BD440 000BA380  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800BD444 000BA384  38 60 00 00 */	li r3, 0
/* 800BD448 000BA388  7C 08 03 A6 */	mtlr r0
/* 800BD44C 000BA38C  38 21 00 50 */	addi r1, r1, 0x50
/* 800BD450 000BA390  4E 80 00 20 */	blr 

.global TRKDoDisconnect
TRKDoDisconnect:
/* 800BD454 000BA394  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 800BD458 000BA398  7C 08 02 A6 */	mflr r0
/* 800BD45C 000BA39C  3C 60 80 4F */	lis r3, IsTRKConnected@ha
/* 800BD460 000BA3A0  38 A0 00 40 */	li r5, 0x40
/* 800BD464 000BA3A4  90 01 00 64 */	stw r0, 0x64(r1)
/* 800BD468 000BA3A8  38 83 42 78 */	addi r4, r3, IsTRKConnected@l
/* 800BD46C 000BA3AC  38 00 00 00 */	li r0, 0
/* 800BD470 000BA3B0  38 61 00 14 */	addi r3, r1, 0x14
/* 800BD474 000BA3B4  90 04 00 00 */	stw r0, 0(r4)
/* 800BD478 000BA3B8  38 80 00 00 */	li r4, 0
/* 800BD47C 000BA3BC  4B F4 7C 39 */	bl memset
/* 800BD480 000BA3C0  38 60 00 80 */	li r3, 0x80
/* 800BD484 000BA3C4  38 A0 00 40 */	li r5, 0x40
/* 800BD488 000BA3C8  38 00 00 00 */	li r0, 0
/* 800BD48C 000BA3CC  98 61 00 18 */	stb r3, 0x18(r1)
/* 800BD490 000BA3D0  38 61 00 14 */	addi r3, r1, 0x14
/* 800BD494 000BA3D4  38 80 00 40 */	li r4, 0x40
/* 800BD498 000BA3D8  90 A1 00 14 */	stw r5, 0x14(r1)
/* 800BD49C 000BA3DC  98 01 00 1C */	stb r0, 0x1c(r1)
/* 800BD4A0 000BA3E0  48 00 31 39 */	bl TRKWriteUARTN
/* 800BD4A4 000BA3E4  38 61 00 08 */	addi r3, r1, 8
/* 800BD4A8 000BA3E8  38 80 00 01 */	li r4, 1
/* 800BD4AC 000BA3EC  4B FF E0 01 */	bl TRKConstructEvent
/* 800BD4B0 000BA3F0  38 61 00 08 */	addi r3, r1, 8
/* 800BD4B4 000BA3F4  4B FF E0 11 */	bl TRKPostEvent
/* 800BD4B8 000BA3F8  80 01 00 64 */	lwz r0, 0x64(r1)
/* 800BD4BC 000BA3FC  38 60 00 00 */	li r3, 0
/* 800BD4C0 000BA400  7C 08 03 A6 */	mtlr r0
/* 800BD4C4 000BA404  38 21 00 60 */	addi r1, r1, 0x60
/* 800BD4C8 000BA408  4E 80 00 20 */	blr 

.global TRKDoConnect
TRKDoConnect:
/* 800BD4CC 000BA40C  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800BD4D0 000BA410  7C 08 02 A6 */	mflr r0
/* 800BD4D4 000BA414  3C 60 80 4F */	lis r3, IsTRKConnected@ha
/* 800BD4D8 000BA418  38 A0 00 40 */	li r5, 0x40
/* 800BD4DC 000BA41C  90 01 00 54 */	stw r0, 0x54(r1)
/* 800BD4E0 000BA420  38 83 42 78 */	addi r4, r3, IsTRKConnected@l
/* 800BD4E4 000BA424  38 00 00 01 */	li r0, 1
/* 800BD4E8 000BA428  38 61 00 08 */	addi r3, r1, 8
/* 800BD4EC 000BA42C  90 04 00 00 */	stw r0, 0(r4)
/* 800BD4F0 000BA430  38 80 00 00 */	li r4, 0
/* 800BD4F4 000BA434  4B F4 7B C1 */	bl memset
/* 800BD4F8 000BA438  38 60 00 80 */	li r3, 0x80
/* 800BD4FC 000BA43C  38 A0 00 40 */	li r5, 0x40
/* 800BD500 000BA440  38 00 00 00 */	li r0, 0
/* 800BD504 000BA444  98 61 00 0C */	stb r3, 0xc(r1)
/* 800BD508 000BA448  38 61 00 08 */	addi r3, r1, 8
/* 800BD50C 000BA44C  38 80 00 40 */	li r4, 0x40
/* 800BD510 000BA450  90 A1 00 08 */	stw r5, 8(r1)
/* 800BD514 000BA454  98 01 00 10 */	stb r0, 0x10(r1)
/* 800BD518 000BA458  48 00 30 C1 */	bl TRKWriteUARTN
/* 800BD51C 000BA45C  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800BD520 000BA460  38 60 00 00 */	li r3, 0
/* 800BD524 000BA464  7C 08 03 A6 */	mtlr r0
/* 800BD528 000BA468  38 21 00 50 */	addi r1, r1, 0x50
/* 800BD52C 000BA46C  4E 80 00 20 */	blr 

.global SetTRKConnected
SetTRKConnected:
/* 800BD530 000BA470  3C 80 80 4F */	lis r4, IsTRKConnected@ha
/* 800BD534 000BA474  90 64 42 78 */	stw r3, IsTRKConnected@l(r4)
/* 800BD538 000BA478  4E 80 00 20 */	blr 

.global GetTRKConnected
GetTRKConnected:
/* 800BD53C 000BA47C  3C 60 80 4F */	lis r3, IsTRKConnected@ha
/* 800BD540 000BA480  38 63 42 78 */	addi r3, r3, IsTRKConnected@l
/* 800BD544 000BA484  80 63 00 00 */	lwz r3, 0(r3)
/* 800BD548 000BA488  4E 80 00 20 */	blr 

.global OutputData
OutputData:
/* 800BD54C 000BA48C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800BD550 000BA490  7C 08 02 A6 */	mflr r0
/* 800BD554 000BA494  3C C0 80 48 */	lis r6, lbl_80479AEC@ha
/* 800BD558 000BA498  3C A0 80 48 */	lis r5, lbl_80479AF4@ha
/* 800BD55C 000BA49C  90 01 00 24 */	stw r0, 0x24(r1)
/* 800BD560 000BA4A0  BF 61 00 0C */	stmw r27, 0xc(r1)
/* 800BD564 000BA4A4  7C 9B 23 78 */	mr r27, r4
/* 800BD568 000BA4A8  7C 7F 1B 78 */	mr r31, r3
/* 800BD56C 000BA4AC  3B A6 9A EC */	addi r29, r6, lbl_80479AEC@l
/* 800BD570 000BA4B0  3B C5 9A F4 */	addi r30, r5, lbl_80479AF4@l
/* 800BD574 000BA4B4  3B 80 00 00 */	li r28, 0
/* 800BD578 000BA4B8  48 00 00 4C */	b .L_800BD5C4
.L_800BD57C:
/* 800BD57C 000BA4BC  88 BF 00 00 */	lbz r5, 0(r31)
/* 800BD580 000BA4C0  7F A4 EB 78 */	mr r4, r29
/* 800BD584 000BA4C4  38 60 00 08 */	li r3, 8
/* 800BD588 000BA4C8  4C C6 31 82 */	crclr 6
/* 800BD58C 000BA4CC  48 00 3F BD */	bl MWTRACE
/* 800BD590 000BA4D0  57 80 E0 06 */	slwi r0, r28, 0x1c
/* 800BD594 000BA4D4  57 83 0F FE */	srwi r3, r28, 0x1f
/* 800BD598 000BA4D8  7C 03 00 50 */	subf r0, r3, r0
/* 800BD59C 000BA4DC  54 00 20 3E */	rotlwi r0, r0, 4
/* 800BD5A0 000BA4E0  7C 00 1A 14 */	add r0, r0, r3
/* 800BD5A4 000BA4E4  2C 00 00 0F */	cmpwi r0, 0xf
/* 800BD5A8 000BA4E8  40 82 00 14 */	bne .L_800BD5BC
/* 800BD5AC 000BA4EC  7F C4 F3 78 */	mr r4, r30
/* 800BD5B0 000BA4F0  38 60 00 08 */	li r3, 8
/* 800BD5B4 000BA4F4  4C C6 31 82 */	crclr 6
/* 800BD5B8 000BA4F8  48 00 3F 91 */	bl MWTRACE
.L_800BD5BC:
/* 800BD5BC 000BA4FC  3B 9C 00 01 */	addi r28, r28, 1
/* 800BD5C0 000BA500  3B FF 00 01 */	addi r31, r31, 1
.L_800BD5C4:
/* 800BD5C4 000BA504  7C 1C D8 00 */	cmpw r28, r27
/* 800BD5C8 000BA508  41 80 FF B4 */	blt .L_800BD57C
/* 800BD5CC 000BA50C  3C 80 80 48 */	lis r4, lbl_80479AF4@ha
/* 800BD5D0 000BA510  38 60 00 08 */	li r3, 8
/* 800BD5D4 000BA514  38 84 9A F4 */	addi r4, r4, lbl_80479AF4@l
/* 800BD5D8 000BA518  4C C6 31 82 */	crclr 6
/* 800BD5DC 000BA51C  48 00 3F 6D */	bl MWTRACE
/* 800BD5E0 000BA520  BB 61 00 0C */	lmw r27, 0xc(r1)
/* 800BD5E4 000BA524  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800BD5E8 000BA528  7C 08 03 A6 */	mtlr r0
/* 800BD5EC 000BA52C  38 21 00 20 */	addi r1, r1, 0x20
/* 800BD5F0 000BA530  4E 80 00 20 */	blr 
