#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 09 22:05:41 2017
# Process ID: 7280
# Current directory: F:/image_filter_no_cam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6596 F:\image_filter_no_cam\image_filter_test_bench.xpr
# Log file: F:/image_filter_no_cam/vivado.log
# Journal file: F:/image_filter_no_cam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/image_filter_no_cam/image_filter_test_bench.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets OV7670_HREF_1] [get_bd_nets Net] [get_bd_nets axis_data_fifo_1_s_axis_tready] [get_bd_nets BTNC_1_1] [get_bd_nets ov7670_top_0_reset] [get_bd_nets OV7670_VSYNC_1] [get_bd_nets OV7670_PCLK_1] [get_bd_nets ov7670_top_0_OV7670_SIOC] [get_bd_nets ov7670_top_0_Cdata] [get_bd_nets ov7670_top_0_tvalid] [get_bd_nets ov7670_top_0_OV7670_XCLK] [get_bd_nets OV7670_D_1] [get_bd_cells ov7670_top_0]
delete_bd_objs [get_bd_ports OV7670_VSYNC]
delete_bd_objs [get_bd_ports OV7670_HREF]
delete_bd_objs [get_bd_ports OV7670_PCLK]
delete_bd_objs [get_bd_ports OV7670_D]
delete_bd_objs [get_bd_ports BTNC_1]
delete_bd_objs [get_bd_nets ov7670_top_0_pwdn] [get_bd_ports pwdn_1]
delete_bd_objs [get_bd_ports OV7670_XCLK]
delete_bd_objs [get_bd_ports OV7670_SIOC]
delete_bd_objs [get_bd_ports OV7670_SIOD]
delete_bd_objs [get_bd_ports pwdn_2]
delete_bd_objs [get_bd_ports reset_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_vdma_0
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {32} CONFIG.c_num_fstores {1} CONFIG.c_use_mm2s_fsync {1} CONFIG.c_mm2s_max_burst_length {256} CONFIG.c_include_s2mm {0} CONFIG.c_s2mm_genlock_mode {0}] [get_bd_cells axi_vdma_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
endgroup
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED] [get_bd_cells axis_data_fifo_1]
endgroup
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED] [get_bd_cells axis_data_fifo_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_data_fifo_1]
set_property -dict [list CONFIG.HAS_TKEEP {1} CONFIG.HAS_TLAST {1}] [get_bd_cells axis_data_fifo_1]
endgroup
disconnect_bd_net /microblaze_0_Clk [get_bd_pins axis_data_fifo_1/s_axis_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins vga640x480_0/fsync] [get_bd_pins axi_vdma_0/mm2s_fsync]
make_wrapper -files [get_files F:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files F:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
open_bd_design {F:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports reset_1]
delete_bd_objs [get_bd_ports pwdn]
delete_bd_objs [get_bd_ports vga_vsync]
delete_bd_objs [get_bd_ports vga_hsync]
save_bd_design
make_wrapper -files [get_files F:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force F:/image_filter_no_cam/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_no_cam/image_filter_test_bench.sdk/design_1_wrapper.hdf

file copy -force F:/image_filter_no_cam/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_no_cam/image_filter_test_bench.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/image_filter_no_cam/image_filter_test_bench.sdk -hwspec F:/image_filter_no_cam/image_filter_test_bench.sdk/design_1_wrapper.hdf
file copy -force F:/image_filter_no_cam/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_no_cam/image_filter_test_bench.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/image_filter_no_cam/image_filter_test_bench.sdk -hwspec F:/image_filter_no_cam/image_filter_test_bench.sdk/design_1_wrapper.hdf
launch_sdk -workspace F:/image_filter_no_cam/image_filter_test_bench.sdk -hwspec F:/image_filter_no_cam/image_filter_test_bench.sdk/design_1_wrapper.hdf
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {vga640x480_0_fsync }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {axi_vdma_0_M_AXIS_MM2S }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {axis_data_fifo_1_m_axis_tdata }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {image_filter_0_tready }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {axis_data_fifo_1_m_axis_tvalid }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {pixel_out }]
disconnect_bd_net /axis_data_fifo_2_m_axis_tdata [get_bd_pins axis_data_fifo_2/m_axis_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_2/m_axis_aclk] [get_bd_pins image_filter_0/clk]
disconnect_bd_net /clk_wiz_1_clk_out3 [get_bd_pins image_filter_0/clk]
disconnect_bd_net /clk_wiz_1_clk_out3 [get_bd_pins axis_data_fifo_1/m_axis_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_1/m_axis_aclk] [get_bd_pins axis_data_fifo_1/s_axis_aclk]
connect_bd_net [get_bd_pins image_filter_0/clk] [get_bd_pins clk_wiz_1/clk_out1]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {axis_data_fifo_2_m_axis_tdata }]
make_wrapper -files [get_files F:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[0]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[1]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[2]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[3]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[4]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[5]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[6]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[7]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[8]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[9]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[10]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[11]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[12]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[13]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[14]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[15]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[16]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[17]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[18]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[19]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[20]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[21]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[22]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[23]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[24]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[25]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[26]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[27]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[28]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[29]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[30]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_data_fifo_1_m_axis_tdata[0]} {design_1_i/axis_data_fifo_1_m_axis_tdata[1]} {design_1_i/axis_data_fifo_1_m_axis_tdata[2]} {design_1_i/axis_data_fifo_1_m_axis_tdata[3]} {design_1_i/axis_data_fifo_1_m_axis_tdata[4]} {design_1_i/axis_data_fifo_1_m_axis_tdata[5]} {design_1_i/axis_data_fifo_1_m_axis_tdata[6]} {design_1_i/axis_data_fifo_1_m_axis_tdata[7]} {design_1_i/axis_data_fifo_1_m_axis_tdata[8]} {design_1_i/axis_data_fifo_1_m_axis_tdata[9]} {design_1_i/axis_data_fifo_1_m_axis_tdata[10]} {design_1_i/axis_data_fifo_1_m_axis_tdata[11]} {design_1_i/axis_data_fifo_1_m_axis_tdata[12]} {design_1_i/axis_data_fifo_1_m_axis_tdata[13]} {design_1_i/axis_data_fifo_1_m_axis_tdata[14]} {design_1_i/axis_data_fifo_1_m_axis_tdata[15]} {design_1_i/axis_data_fifo_1_m_axis_tdata[16]} {design_1_i/axis_data_fifo_1_m_axis_tdata[17]} {design_1_i/axis_data_fifo_1_m_axis_tdata[18]} {design_1_i/axis_data_fifo_1_m_axis_tdata[19]} {design_1_i/axis_data_fifo_1_m_axis_tdata[20]} {design_1_i/axis_data_fifo_1_m_axis_tdata[21]} {design_1_i/axis_data_fifo_1_m_axis_tdata[22]} {design_1_i/axis_data_fifo_1_m_axis_tdata[23]} {design_1_i/axis_data_fifo_1_m_axis_tdata[24]} {design_1_i/axis_data_fifo_1_m_axis_tdata[25]} {design_1_i/axis_data_fifo_1_m_axis_tdata[26]} {design_1_i/axis_data_fifo_1_m_axis_tdata[27]} {design_1_i/axis_data_fifo_1_m_axis_tdata[28]} {design_1_i/axis_data_fifo_1_m_axis_tdata[29]} {design_1_i/axis_data_fifo_1_m_axis_tdata[30]} {design_1_i/axis_data_fifo_1_m_axis_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/pixel_out[0]} {design_1_i/pixel_out[1]} {design_1_i/pixel_out[2]} {design_1_i/pixel_out[3]} {design_1_i/pixel_out[4]} {design_1_i/pixel_out[5]} {design_1_i/pixel_out[6]} {design_1_i/pixel_out[7]} {design_1_i/pixel_out[8]} {design_1_i/pixel_out[9]} {design_1_i/pixel_out[10]} {design_1_i/pixel_out[11]} {design_1_i/pixel_out[12]} {design_1_i/pixel_out[13]} {design_1_i/pixel_out[14]} {design_1_i/pixel_out[15]} {design_1_i/pixel_out[16]} {design_1_i/pixel_out[17]} {design_1_i/pixel_out[18]} {design_1_i/pixel_out[19]} {design_1_i/pixel_out[20]} {design_1_i/pixel_out[21]} {design_1_i/pixel_out[22]} {design_1_i/pixel_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/axi_vdma_0_M_AXIS_MM2S_TLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axi_vdma_0_M_AXIS_MM2S_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/axi_vdma_0_M_AXIS_MM2S_TUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/axi_vdma_0_M_AXIS_MM2S_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/axis_data_fifo_1_m_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/image_filter_0_tready ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/axis_data_fifo_2_m_axis_tdata[0]} {design_1_i/axis_data_fifo_2_m_axis_tdata[1]} {design_1_i/axis_data_fifo_2_m_axis_tdata[2]} {design_1_i/axis_data_fifo_2_m_axis_tdata[3]} {design_1_i/axis_data_fifo_2_m_axis_tdata[4]} {design_1_i/axis_data_fifo_2_m_axis_tdata[5]} {design_1_i/axis_data_fifo_2_m_axis_tdata[6]} {design_1_i/axis_data_fifo_2_m_axis_tdata[7]} {design_1_i/axis_data_fifo_2_m_axis_tdata[8]} {design_1_i/axis_data_fifo_2_m_axis_tdata[9]} {design_1_i/axis_data_fifo_2_m_axis_tdata[10]} {design_1_i/axis_data_fifo_2_m_axis_tdata[11]} {design_1_i/axis_data_fifo_2_m_axis_tdata[12]} {design_1_i/axis_data_fifo_2_m_axis_tdata[13]} {design_1_i/axis_data_fifo_2_m_axis_tdata[14]} {design_1_i/axis_data_fifo_2_m_axis_tdata[15]} {design_1_i/axis_data_fifo_2_m_axis_tdata[16]} {design_1_i/axis_data_fifo_2_m_axis_tdata[17]} {design_1_i/axis_data_fifo_2_m_axis_tdata[18]} {design_1_i/axis_data_fifo_2_m_axis_tdata[19]} {design_1_i/axis_data_fifo_2_m_axis_tdata[20]} {design_1_i/axis_data_fifo_2_m_axis_tdata[21]} {design_1_i/axis_data_fifo_2_m_axis_tdata[22]} {design_1_i/axis_data_fifo_2_m_axis_tdata[23]} {design_1_i/axis_data_fifo_2_m_axis_tdata[24]} {design_1_i/axis_data_fifo_2_m_axis_tdata[25]} {design_1_i/axis_data_fifo_2_m_axis_tdata[26]} {design_1_i/axis_data_fifo_2_m_axis_tdata[27]} {design_1_i/axis_data_fifo_2_m_axis_tdata[28]} {design_1_i/axis_data_fifo_2_m_axis_tdata[29]} {design_1_i/axis_data_fifo_2_m_axis_tdata[30]} {design_1_i/axis_data_fifo_2_m_axis_tdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list design_1_i/vga640x480_0_fsync ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force F:/image_filter_no_cam/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_no_cam/image_filter_test_bench.sdk/design_1_wrapper.hdf

open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/image_filter_no_cam/image_filter_test_bench.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {F:/image_filter_no_cam/image_filter_test_bench.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TLAST} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TUSER} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TVALID} {design_1_i/axis_data_fifo_1_m_axis_tdata} {design_1_i/image_filter_0_tready} {design_1_i/pixel_out} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {design_1_i/axis_data_fifo_2_m_axis_tdata} {design_1_i/vga640x480_0_fsync} }
set_property CONTROL.TRIGGER_MODE ADVANCED_ONLY [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
set_property CONTROL.TSM_FILE F:/image_filter_test_bench/vga_side_trigger_fsm.tsm [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {F:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
save_wave_config {F:/image_filter_no_cam/image_filter_test_bench.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {F:/image_filter_no_cam/image_filter_test_bench.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
