
*** Running vivado
    with args -log b2000t_c2c_bram_aurora_64b66b_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_aurora_64b66b_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source b2000t_c2c_bram_aurora_64b66b_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.398 ; gain = 242.215 ; free physical = 88144 ; free virtual = 192439
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1.v:70]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_core' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1_core.v:72]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync' (1#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_RESET_LOGIC' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_reset_logic.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_RESET_LOGIC' (2#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_reset_logic.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_AURORA_LANE' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_aurora_lane.v:74]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_LANE_INIT_SM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_lane_init_sm.v:69]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (3#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'FDR' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (4#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync' (5#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_LANE_INIT_SM' (6#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_lane_init_sm.v:69]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_SYM_GEN' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_sym_gen.v:72]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_SYM_GEN' (7#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_sym_gen.v:72]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_SYM_DEC' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_sym_dec.v:73]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_SYM_DEC' (8#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_sym_dec.v:73]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_ERR_DETECT' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_err_detect.v:68]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_ERR_DETECT' (9#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_err_detect.v:68]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_AURORA_LANE' (10#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_aurora_lane.v:74]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_WRAPPER' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized0' (10#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized1' (10#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (11#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized0' (11#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_TX_STARTUP_FSM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_tx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized2' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized2' (11#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized3' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized3' (11#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized4' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized4' (11#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized5' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized5' (11#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized6' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized6' (11#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized7' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized7' (11#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_TX_STARTUP_FSM' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_tx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_RX_STARTUP_FSM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_rx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized8' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized8' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized9' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized9' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized10' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized10' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized11' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized11' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized12' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized12' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized13' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized13' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized14' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized14' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized15' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized15' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_RX_STARTUP_FSM' (13#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_rx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized16' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized16' (13#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized17' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized17' (13#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized18' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized18' (13#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized19' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized19' (13#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_MULTI_GT' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_1_multi_wrapper.v:64]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_GTX' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_1_gtx.v:71]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (14#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-638] synthesizing module 'FD' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD' (15#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_GTX' (16#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_1_gtx.v:71]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_MULTI_GT' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_1_multi_wrapper.v:64]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_common_reset_cbcc' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_common_reset_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized20' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized20' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized1' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized21' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized21' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized22' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized22' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized23' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized23' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized24' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized24' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized25' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized25' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized26' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized26' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized27' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized27' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized28' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized28' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_common_reset_cbcc' (18#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_common_reset_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_common_logic_cbcc' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_common_logic_cbcc.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_common_logic_cbcc' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_common_logic_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_SCRAMBLER_64B66B' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_64b66b_scrambler.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_SCRAMBLER_64B66B' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_64b66b_scrambler.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized2' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized2' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_DESCRAMBLER_64B66B' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_64b66b_descrambler.v:62]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_DESCRAMBLER_64B66B' (21#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_64b66b_descrambler.v:62]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_BLOCK_SYNC_SM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_block_sync_sm.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_BLOCK_SYNC_SM' (22#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_block_sync_sm.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cbcc_gtx_6466.v:71]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized3' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized3' (22#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized29' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_rst_sync__parameterized29' (22#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized4' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized4' (22#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized5' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync__parameterized5' (23#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING' (24#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_cbcc_gtx_6466.v:71]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_WRAPPER' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_GLOBAL_LOGIC' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_global_logic.v:68]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_CHANNEL_INIT_SM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_channel_init_sm.v:80]
INFO: [Synth 8-638] synthesizing module 'FD__parameterized0' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD__parameterized0' (25#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_CHANNEL_INIT_SM' (26#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_channel_init_sm.v:80]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_CHANNEL_BOND_GEN' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_ch_bond_code_gen.v:75]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_CHANNEL_BOND_GEN' (27#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_ch_bond_code_gen.v:75]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_CHANNEL_ERR_DETECT' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_channel_err_detect.v:73]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_CHANNEL_ERR_DETECT' (28#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_channel_err_detect.v:73]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_GLOBAL_LOGIC' (29#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_global_logic.v:68]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_AXI_TO_LL' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_axi_to_ll.v:64]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_AXI_TO_LL' (30#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_axi_to_ll.v:64]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_LL_TO_AXI' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_ll_to_axi.v:64]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_LL_TO_AXI' (31#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_ll_to_axi.v:64]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_TX_STREAM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_tx_stream.v:70]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_TX_STREAM_DATAPATH' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_tx_stream_datapath.v:69]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_TX_STREAM_DATAPATH' (32#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_tx_stream_datapath.v:69]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_tx_stream_control_sm.v:72]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM' (33#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_tx_stream_control_sm.v:72]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_TX_STREAM' (34#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_tx_stream.v:70]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_RX_STREAM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_rx_stream.v:69]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_RX_STREAM_DATAPATH' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_rx_stream_datapath.v:69]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_RX_STREAM_DATAPATH' (35#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_rx_stream_datapath.v:69]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_RX_STREAM' (36#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_rx_stream.v:69]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_STANDARD_CC_MODULE' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_standard_cc_module.v:71]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_STANDARD_CC_MODULE' (37#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1/src/b2000t_c2c_bram_aurora_64b66b_0_1_standard_cc_module.v:71]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1_core' (38#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1_core.v:72]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_1' (39#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_1/b2000t_c2c_bram_aurora_64b66b_0_1.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.656 ; gain = 291.473 ; free physical = 87936 ; free virtual = 192231
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1306.656 ; gain = 291.473 ; free physical = 87909 ; free virtual = 192204
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2099.551 ; gain = 0.004 ; free physical = 85071 ; free virtual = 189369
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 84483 ; free virtual = 188781
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 84483 ; free virtual = 188781
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 84483 ; free virtual = 188781
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 84479 ; free virtual = 188778
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 84473 ; free virtual = 188771
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 84425 ; free virtual = 188723
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 84424 ; free virtual = 188722
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 84404 ; free virtual = 188704
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 85455 ; free virtual = 189755
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 85455 ; free virtual = 189755
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 85455 ; free virtual = 189754
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 85455 ; free virtual = 189754
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 85455 ; free virtual = 189754
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 85455 ; free virtual = 189754

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFGCE        |     1|
|2     |CARRY4        |    41|
|3     |FIFO36E1      |     1|
|4     |GTXE2_CHANNEL |     1|
|5     |LUT1          |  1776|
|6     |LUT2          |    64|
|7     |LUT3          |   188|
|8     |LUT4          |    75|
|9     |LUT5          |   138|
|10    |LUT6          |   163|
|11    |SRL16E        |    42|
|12    |SRLC32E       |    46|
|13    |FD            |    13|
|14    |FDCE          |    46|
|15    |FDPE          |     3|
|16    |FDR           |     2|
|17    |FDRE          |  1397|
|18    |FDSE          |    47|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2099.551 ; gain = 1084.367 ; free physical = 85455 ; free virtual = 189754
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 2099.551 ; gain = 968.863 ; free physical = 85351 ; free virtual = 189653
