# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_rgb2ycbcr_time_synth.v" \
"../../../../../rgb2ycbcr.srcs/sim_1/imports/Desktop/tb_rgb2ycbcr.v" \

# Do not sort compile order
nosort
