module top_module (
    input clk,
    input a,
    output [3:0] q );
    
    always@(posedge clk)begin
        if(!a)
            q<=(q<6)?(q+1):0;
        else
            q<=4;
    end

endmodule
