// Seed: 2331800185
module module_0 (
    input tri0 id_0
);
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri0 id_0
    , id_8,
    input wand id_1
    , id_9,
    input uwire id_2,
    output tri id_3
    , id_10,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6
    , id_11
);
  id_12(
      .id_0(id_4), .id_1(id_8)
  );
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
  logic [7:0] id_1;
  assign id_1 = id_1;
  assign id_1[1 : 1] = id_1;
  assign module_0.id_0 = 0;
  int id_2 (
      .id_0(id_1),
      .id_1(id_1),
      .id_2(1'b0),
      .id_3(1),
      .id_4(1),
      .id_5(id_1),
      .id_6(id_1[1] >> 1)
  );
  logic [7:0] id_3;
  wire id_4;
  assign id_3[1] = 1;
endmodule
