// Seed: 134472278
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  assign id_5 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = id_2;
  wire  id_10;
  assign id_10[1] = 1;
endmodule
