csl_fifo fn{
fn(){
set_depth(32);
set_width(4);
//add optional FIFO signals
add_logic(almost_empty, 4);
}
};
csl_unit u{
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output);
  csl_port p4(output);
  csl_port p5(output,4);
  csl_port p6(input,4);
  csl_port p7(input);
  csl_port p8(input);
  csl_port p9(output);
  fn ff(.push(p1),.pop(p2),.full(p3),.empty(p4),.rd_data(p5),.wr_data(p6),.reset_(p7),.clock(p8),.valid(p9));  
 
  u(){}
};
