/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED */
#define LED__0__INTTYPE CYREG_PICU5_INTTYPE4
#define LED__0__MASK 0x10u
#define LED__0__PC CYREG_PRT5_PC4
#define LED__0__PORT 5u
#define LED__0__SHIFT 4u
#define LED__AG CYREG_PRT5_AG
#define LED__AMUX CYREG_PRT5_AMUX
#define LED__BIE CYREG_PRT5_BIE
#define LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED__BYP CYREG_PRT5_BYP
#define LED__CTL CYREG_PRT5_CTL
#define LED__DM0 CYREG_PRT5_DM0
#define LED__DM1 CYREG_PRT5_DM1
#define LED__DM2 CYREG_PRT5_DM2
#define LED__DR CYREG_PRT5_DR
#define LED__INP_DIS CYREG_PRT5_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT5_LCD_EN
#define LED__MASK 0x10u
#define LED__PORT 5u
#define LED__PRT CYREG_PRT5_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED__PS CYREG_PRT5_PS
#define LED__SHIFT 4u
#define LED__SLW CYREG_PRT5_SLW

/* P1_05 */
#define P1_05__0__INTTYPE CYREG_PICU4_INTTYPE7
#define P1_05__0__MASK 0x80u
#define P1_05__0__PC CYREG_PRT4_PC7
#define P1_05__0__PORT 4u
#define P1_05__0__SHIFT 7u
#define P1_05__AG CYREG_PRT4_AG
#define P1_05__AMUX CYREG_PRT4_AMUX
#define P1_05__BIE CYREG_PRT4_BIE
#define P1_05__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_05__BYP CYREG_PRT4_BYP
#define P1_05__CTL CYREG_PRT4_CTL
#define P1_05__DM0 CYREG_PRT4_DM0
#define P1_05__DM1 CYREG_PRT4_DM1
#define P1_05__DM2 CYREG_PRT4_DM2
#define P1_05__DR CYREG_PRT4_DR
#define P1_05__INP_DIS CYREG_PRT4_INP_DIS
#define P1_05__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_05__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_05__LCD_EN CYREG_PRT4_LCD_EN
#define P1_05__MASK 0x80u
#define P1_05__PORT 4u
#define P1_05__PRT CYREG_PRT4_PRT
#define P1_05__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_05__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_05__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_05__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_05__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_05__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_05__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_05__PS CYREG_PRT4_PS
#define P1_05__SHIFT 7u
#define P1_05__SLW CYREG_PRT4_SLW

/* P1_06 */
#define P1_06__0__INTTYPE CYREG_PICU4_INTTYPE6
#define P1_06__0__MASK 0x40u
#define P1_06__0__PC CYREG_PRT4_PC6
#define P1_06__0__PORT 4u
#define P1_06__0__SHIFT 6u
#define P1_06__AG CYREG_PRT4_AG
#define P1_06__AMUX CYREG_PRT4_AMUX
#define P1_06__BIE CYREG_PRT4_BIE
#define P1_06__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_06__BYP CYREG_PRT4_BYP
#define P1_06__CTL CYREG_PRT4_CTL
#define P1_06__DM0 CYREG_PRT4_DM0
#define P1_06__DM1 CYREG_PRT4_DM1
#define P1_06__DM2 CYREG_PRT4_DM2
#define P1_06__DR CYREG_PRT4_DR
#define P1_06__INP_DIS CYREG_PRT4_INP_DIS
#define P1_06__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_06__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_06__LCD_EN CYREG_PRT4_LCD_EN
#define P1_06__MASK 0x40u
#define P1_06__PORT 4u
#define P1_06__PRT CYREG_PRT4_PRT
#define P1_06__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_06__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_06__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_06__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_06__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_06__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_06__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_06__PS CYREG_PRT4_PS
#define P1_06__SHIFT 6u
#define P1_06__SLW CYREG_PRT4_SLW

/* P1_07 */
#define P1_07__0__INTTYPE CYREG_PICU4_INTTYPE5
#define P1_07__0__MASK 0x20u
#define P1_07__0__PC CYREG_PRT4_PC5
#define P1_07__0__PORT 4u
#define P1_07__0__SHIFT 5u
#define P1_07__AG CYREG_PRT4_AG
#define P1_07__AMUX CYREG_PRT4_AMUX
#define P1_07__BIE CYREG_PRT4_BIE
#define P1_07__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_07__BYP CYREG_PRT4_BYP
#define P1_07__CTL CYREG_PRT4_CTL
#define P1_07__DM0 CYREG_PRT4_DM0
#define P1_07__DM1 CYREG_PRT4_DM1
#define P1_07__DM2 CYREG_PRT4_DM2
#define P1_07__DR CYREG_PRT4_DR
#define P1_07__INP_DIS CYREG_PRT4_INP_DIS
#define P1_07__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_07__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_07__LCD_EN CYREG_PRT4_LCD_EN
#define P1_07__MASK 0x20u
#define P1_07__PORT 4u
#define P1_07__PRT CYREG_PRT4_PRT
#define P1_07__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_07__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_07__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_07__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_07__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_07__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_07__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_07__PS CYREG_PRT4_PS
#define P1_07__SHIFT 5u
#define P1_07__SLW CYREG_PRT4_SLW

/* P1_08 */
#define P1_08__0__INTTYPE CYREG_PICU4_INTTYPE4
#define P1_08__0__MASK 0x10u
#define P1_08__0__PC CYREG_PRT4_PC4
#define P1_08__0__PORT 4u
#define P1_08__0__SHIFT 4u
#define P1_08__AG CYREG_PRT4_AG
#define P1_08__AMUX CYREG_PRT4_AMUX
#define P1_08__BIE CYREG_PRT4_BIE
#define P1_08__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_08__BYP CYREG_PRT4_BYP
#define P1_08__CTL CYREG_PRT4_CTL
#define P1_08__DM0 CYREG_PRT4_DM0
#define P1_08__DM1 CYREG_PRT4_DM1
#define P1_08__DM2 CYREG_PRT4_DM2
#define P1_08__DR CYREG_PRT4_DR
#define P1_08__INP_DIS CYREG_PRT4_INP_DIS
#define P1_08__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_08__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_08__LCD_EN CYREG_PRT4_LCD_EN
#define P1_08__MASK 0x10u
#define P1_08__PORT 4u
#define P1_08__PRT CYREG_PRT4_PRT
#define P1_08__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_08__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_08__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_08__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_08__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_08__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_08__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_08__PS CYREG_PRT4_PS
#define P1_08__SHIFT 4u
#define P1_08__SLW CYREG_PRT4_SLW

/* P1_09 */
#define P1_09__0__INTTYPE CYREG_PICU4_INTTYPE3
#define P1_09__0__MASK 0x08u
#define P1_09__0__PC CYREG_PRT4_PC3
#define P1_09__0__PORT 4u
#define P1_09__0__SHIFT 3u
#define P1_09__AG CYREG_PRT4_AG
#define P1_09__AMUX CYREG_PRT4_AMUX
#define P1_09__BIE CYREG_PRT4_BIE
#define P1_09__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_09__BYP CYREG_PRT4_BYP
#define P1_09__CTL CYREG_PRT4_CTL
#define P1_09__DM0 CYREG_PRT4_DM0
#define P1_09__DM1 CYREG_PRT4_DM1
#define P1_09__DM2 CYREG_PRT4_DM2
#define P1_09__DR CYREG_PRT4_DR
#define P1_09__INP_DIS CYREG_PRT4_INP_DIS
#define P1_09__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_09__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_09__LCD_EN CYREG_PRT4_LCD_EN
#define P1_09__MASK 0x08u
#define P1_09__PORT 4u
#define P1_09__PRT CYREG_PRT4_PRT
#define P1_09__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_09__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_09__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_09__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_09__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_09__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_09__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_09__PS CYREG_PRT4_PS
#define P1_09__SHIFT 3u
#define P1_09__SLW CYREG_PRT4_SLW

/* P1_10 */
#define P1_10__0__INTTYPE CYREG_PICU4_INTTYPE2
#define P1_10__0__MASK 0x04u
#define P1_10__0__PC CYREG_PRT4_PC2
#define P1_10__0__PORT 4u
#define P1_10__0__SHIFT 2u
#define P1_10__AG CYREG_PRT4_AG
#define P1_10__AMUX CYREG_PRT4_AMUX
#define P1_10__BIE CYREG_PRT4_BIE
#define P1_10__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_10__BYP CYREG_PRT4_BYP
#define P1_10__CTL CYREG_PRT4_CTL
#define P1_10__DM0 CYREG_PRT4_DM0
#define P1_10__DM1 CYREG_PRT4_DM1
#define P1_10__DM2 CYREG_PRT4_DM2
#define P1_10__DR CYREG_PRT4_DR
#define P1_10__INP_DIS CYREG_PRT4_INP_DIS
#define P1_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_10__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_10__LCD_EN CYREG_PRT4_LCD_EN
#define P1_10__MASK 0x04u
#define P1_10__PORT 4u
#define P1_10__PRT CYREG_PRT4_PRT
#define P1_10__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_10__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_10__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_10__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_10__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_10__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_10__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_10__PS CYREG_PRT4_PS
#define P1_10__SHIFT 2u
#define P1_10__SLW CYREG_PRT4_SLW

/* P1_11 */
#define P1_11__0__INTTYPE CYREG_PICU0_INTTYPE7
#define P1_11__0__MASK 0x80u
#define P1_11__0__PC CYREG_PRT0_PC7
#define P1_11__0__PORT 0u
#define P1_11__0__SHIFT 7u
#define P1_11__AG CYREG_PRT0_AG
#define P1_11__AMUX CYREG_PRT0_AMUX
#define P1_11__BIE CYREG_PRT0_BIE
#define P1_11__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_11__BYP CYREG_PRT0_BYP
#define P1_11__CTL CYREG_PRT0_CTL
#define P1_11__DM0 CYREG_PRT0_DM0
#define P1_11__DM1 CYREG_PRT0_DM1
#define P1_11__DM2 CYREG_PRT0_DM2
#define P1_11__DR CYREG_PRT0_DR
#define P1_11__INP_DIS CYREG_PRT0_INP_DIS
#define P1_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_11__LCD_EN CYREG_PRT0_LCD_EN
#define P1_11__MASK 0x80u
#define P1_11__PORT 0u
#define P1_11__PRT CYREG_PRT0_PRT
#define P1_11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_11__PS CYREG_PRT0_PS
#define P1_11__SHIFT 7u
#define P1_11__SLW CYREG_PRT0_SLW

/* P1_12 */
#define P1_12__0__INTTYPE CYREG_PICU0_INTTYPE6
#define P1_12__0__MASK 0x40u
#define P1_12__0__PC CYREG_PRT0_PC6
#define P1_12__0__PORT 0u
#define P1_12__0__SHIFT 6u
#define P1_12__AG CYREG_PRT0_AG
#define P1_12__AMUX CYREG_PRT0_AMUX
#define P1_12__BIE CYREG_PRT0_BIE
#define P1_12__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_12__BYP CYREG_PRT0_BYP
#define P1_12__CTL CYREG_PRT0_CTL
#define P1_12__DM0 CYREG_PRT0_DM0
#define P1_12__DM1 CYREG_PRT0_DM1
#define P1_12__DM2 CYREG_PRT0_DM2
#define P1_12__DR CYREG_PRT0_DR
#define P1_12__INP_DIS CYREG_PRT0_INP_DIS
#define P1_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_12__LCD_EN CYREG_PRT0_LCD_EN
#define P1_12__MASK 0x40u
#define P1_12__PORT 0u
#define P1_12__PRT CYREG_PRT0_PRT
#define P1_12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_12__PS CYREG_PRT0_PS
#define P1_12__SHIFT 6u
#define P1_12__SLW CYREG_PRT0_SLW

/* P1_13 */
#define P1_13__0__INTTYPE CYREG_PICU0_INTTYPE5
#define P1_13__0__MASK 0x20u
#define P1_13__0__PC CYREG_PRT0_PC5
#define P1_13__0__PORT 0u
#define P1_13__0__SHIFT 5u
#define P1_13__AG CYREG_PRT0_AG
#define P1_13__AMUX CYREG_PRT0_AMUX
#define P1_13__BIE CYREG_PRT0_BIE
#define P1_13__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_13__BYP CYREG_PRT0_BYP
#define P1_13__CTL CYREG_PRT0_CTL
#define P1_13__DM0 CYREG_PRT0_DM0
#define P1_13__DM1 CYREG_PRT0_DM1
#define P1_13__DM2 CYREG_PRT0_DM2
#define P1_13__DR CYREG_PRT0_DR
#define P1_13__INP_DIS CYREG_PRT0_INP_DIS
#define P1_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_13__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_13__LCD_EN CYREG_PRT0_LCD_EN
#define P1_13__MASK 0x20u
#define P1_13__PORT 0u
#define P1_13__PRT CYREG_PRT0_PRT
#define P1_13__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_13__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_13__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_13__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_13__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_13__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_13__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_13__PS CYREG_PRT0_PS
#define P1_13__SHIFT 5u
#define P1_13__SLW CYREG_PRT0_SLW

/* P1_14 */
#define P1_14__0__INTTYPE CYREG_PICU0_INTTYPE4
#define P1_14__0__MASK 0x10u
#define P1_14__0__PC CYREG_PRT0_PC4
#define P1_14__0__PORT 0u
#define P1_14__0__SHIFT 4u
#define P1_14__AG CYREG_PRT0_AG
#define P1_14__AMUX CYREG_PRT0_AMUX
#define P1_14__BIE CYREG_PRT0_BIE
#define P1_14__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_14__BYP CYREG_PRT0_BYP
#define P1_14__CTL CYREG_PRT0_CTL
#define P1_14__DM0 CYREG_PRT0_DM0
#define P1_14__DM1 CYREG_PRT0_DM1
#define P1_14__DM2 CYREG_PRT0_DM2
#define P1_14__DR CYREG_PRT0_DR
#define P1_14__INP_DIS CYREG_PRT0_INP_DIS
#define P1_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_14__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_14__LCD_EN CYREG_PRT0_LCD_EN
#define P1_14__MASK 0x10u
#define P1_14__PORT 0u
#define P1_14__PRT CYREG_PRT0_PRT
#define P1_14__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_14__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_14__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_14__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_14__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_14__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_14__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_14__PS CYREG_PRT0_PS
#define P1_14__SHIFT 4u
#define P1_14__SLW CYREG_PRT0_SLW

/* P1_15 */
#define P1_15__0__INTTYPE CYREG_PICU0_INTTYPE3
#define P1_15__0__MASK 0x08u
#define P1_15__0__PC CYREG_PRT0_PC3
#define P1_15__0__PORT 0u
#define P1_15__0__SHIFT 3u
#define P1_15__AG CYREG_PRT0_AG
#define P1_15__AMUX CYREG_PRT0_AMUX
#define P1_15__BIE CYREG_PRT0_BIE
#define P1_15__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_15__BYP CYREG_PRT0_BYP
#define P1_15__CTL CYREG_PRT0_CTL
#define P1_15__DM0 CYREG_PRT0_DM0
#define P1_15__DM1 CYREG_PRT0_DM1
#define P1_15__DM2 CYREG_PRT0_DM2
#define P1_15__DR CYREG_PRT0_DR
#define P1_15__INP_DIS CYREG_PRT0_INP_DIS
#define P1_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_15__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_15__LCD_EN CYREG_PRT0_LCD_EN
#define P1_15__MASK 0x08u
#define P1_15__PORT 0u
#define P1_15__PRT CYREG_PRT0_PRT
#define P1_15__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_15__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_15__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_15__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_15__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_15__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_15__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_15__PS CYREG_PRT0_PS
#define P1_15__SHIFT 3u
#define P1_15__SLW CYREG_PRT0_SLW

/* P1_16 */
#define P1_16__0__INTTYPE CYREG_PICU0_INTTYPE2
#define P1_16__0__MASK 0x04u
#define P1_16__0__PC CYREG_PRT0_PC2
#define P1_16__0__PORT 0u
#define P1_16__0__SHIFT 2u
#define P1_16__AG CYREG_PRT0_AG
#define P1_16__AMUX CYREG_PRT0_AMUX
#define P1_16__BIE CYREG_PRT0_BIE
#define P1_16__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_16__BYP CYREG_PRT0_BYP
#define P1_16__CTL CYREG_PRT0_CTL
#define P1_16__DM0 CYREG_PRT0_DM0
#define P1_16__DM1 CYREG_PRT0_DM1
#define P1_16__DM2 CYREG_PRT0_DM2
#define P1_16__DR CYREG_PRT0_DR
#define P1_16__INP_DIS CYREG_PRT0_INP_DIS
#define P1_16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_16__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_16__LCD_EN CYREG_PRT0_LCD_EN
#define P1_16__MASK 0x04u
#define P1_16__PORT 0u
#define P1_16__PRT CYREG_PRT0_PRT
#define P1_16__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_16__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_16__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_16__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_16__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_16__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_16__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_16__PS CYREG_PRT0_PS
#define P1_16__SHIFT 2u
#define P1_16__SLW CYREG_PRT0_SLW

/* P1_17 */
#define P1_17__0__INTTYPE CYREG_PICU0_INTTYPE1
#define P1_17__0__MASK 0x02u
#define P1_17__0__PC CYREG_PRT0_PC1
#define P1_17__0__PORT 0u
#define P1_17__0__SHIFT 1u
#define P1_17__AG CYREG_PRT0_AG
#define P1_17__AMUX CYREG_PRT0_AMUX
#define P1_17__BIE CYREG_PRT0_BIE
#define P1_17__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_17__BYP CYREG_PRT0_BYP
#define P1_17__CTL CYREG_PRT0_CTL
#define P1_17__DM0 CYREG_PRT0_DM0
#define P1_17__DM1 CYREG_PRT0_DM1
#define P1_17__DM2 CYREG_PRT0_DM2
#define P1_17__DR CYREG_PRT0_DR
#define P1_17__INP_DIS CYREG_PRT0_INP_DIS
#define P1_17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_17__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_17__LCD_EN CYREG_PRT0_LCD_EN
#define P1_17__MASK 0x02u
#define P1_17__PORT 0u
#define P1_17__PRT CYREG_PRT0_PRT
#define P1_17__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_17__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_17__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_17__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_17__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_17__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_17__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_17__PS CYREG_PRT0_PS
#define P1_17__SHIFT 1u
#define P1_17__SLW CYREG_PRT0_SLW

/* P1_18 */
#define P1_18__0__INTTYPE CYREG_PICU0_INTTYPE0
#define P1_18__0__MASK 0x01u
#define P1_18__0__PC CYREG_PRT0_PC0
#define P1_18__0__PORT 0u
#define P1_18__0__SHIFT 0u
#define P1_18__AG CYREG_PRT0_AG
#define P1_18__AMUX CYREG_PRT0_AMUX
#define P1_18__BIE CYREG_PRT0_BIE
#define P1_18__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_18__BYP CYREG_PRT0_BYP
#define P1_18__CTL CYREG_PRT0_CTL
#define P1_18__DM0 CYREG_PRT0_DM0
#define P1_18__DM1 CYREG_PRT0_DM1
#define P1_18__DM2 CYREG_PRT0_DM2
#define P1_18__DR CYREG_PRT0_DR
#define P1_18__INP_DIS CYREG_PRT0_INP_DIS
#define P1_18__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_18__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_18__LCD_EN CYREG_PRT0_LCD_EN
#define P1_18__MASK 0x01u
#define P1_18__PORT 0u
#define P1_18__PRT CYREG_PRT0_PRT
#define P1_18__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_18__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_18__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_18__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_18__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_18__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_18__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_18__PS CYREG_PRT0_PS
#define P1_18__SHIFT 0u
#define P1_18__SLW CYREG_PRT0_SLW

/* P1_19 */
#define P1_19__0__INTTYPE CYREG_PICU4_INTTYPE1
#define P1_19__0__MASK 0x02u
#define P1_19__0__PC CYREG_PRT4_PC1
#define P1_19__0__PORT 4u
#define P1_19__0__SHIFT 1u
#define P1_19__AG CYREG_PRT4_AG
#define P1_19__AMUX CYREG_PRT4_AMUX
#define P1_19__BIE CYREG_PRT4_BIE
#define P1_19__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_19__BYP CYREG_PRT4_BYP
#define P1_19__CTL CYREG_PRT4_CTL
#define P1_19__DM0 CYREG_PRT4_DM0
#define P1_19__DM1 CYREG_PRT4_DM1
#define P1_19__DM2 CYREG_PRT4_DM2
#define P1_19__DR CYREG_PRT4_DR
#define P1_19__INP_DIS CYREG_PRT4_INP_DIS
#define P1_19__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_19__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_19__LCD_EN CYREG_PRT4_LCD_EN
#define P1_19__MASK 0x02u
#define P1_19__PORT 4u
#define P1_19__PRT CYREG_PRT4_PRT
#define P1_19__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_19__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_19__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_19__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_19__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_19__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_19__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_19__PS CYREG_PRT4_PS
#define P1_19__SHIFT 1u
#define P1_19__SLW CYREG_PRT4_SLW

/* P1_20 */
#define P1_20__0__INTTYPE CYREG_PICU4_INTTYPE0
#define P1_20__0__MASK 0x01u
#define P1_20__0__PC CYREG_PRT4_PC0
#define P1_20__0__PORT 4u
#define P1_20__0__SHIFT 0u
#define P1_20__AG CYREG_PRT4_AG
#define P1_20__AMUX CYREG_PRT4_AMUX
#define P1_20__BIE CYREG_PRT4_BIE
#define P1_20__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_20__BYP CYREG_PRT4_BYP
#define P1_20__CTL CYREG_PRT4_CTL
#define P1_20__DM0 CYREG_PRT4_DM0
#define P1_20__DM1 CYREG_PRT4_DM1
#define P1_20__DM2 CYREG_PRT4_DM2
#define P1_20__DR CYREG_PRT4_DR
#define P1_20__INP_DIS CYREG_PRT4_INP_DIS
#define P1_20__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_20__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_20__LCD_EN CYREG_PRT4_LCD_EN
#define P1_20__MASK 0x01u
#define P1_20__PORT 4u
#define P1_20__PRT CYREG_PRT4_PRT
#define P1_20__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_20__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_20__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_20__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_20__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_20__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_20__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_20__PS CYREG_PRT4_PS
#define P1_20__SHIFT 0u
#define P1_20__SLW CYREG_PRT4_SLW

/* P1_21 */
#define P1_21__0__INTTYPE CYREG_PICU12_INTTYPE3
#define P1_21__0__MASK 0x08u
#define P1_21__0__PC CYREG_PRT12_PC3
#define P1_21__0__PORT 12u
#define P1_21__0__SHIFT 3u
#define P1_21__AG CYREG_PRT12_AG
#define P1_21__BIE CYREG_PRT12_BIE
#define P1_21__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1_21__BYP CYREG_PRT12_BYP
#define P1_21__DM0 CYREG_PRT12_DM0
#define P1_21__DM1 CYREG_PRT12_DM1
#define P1_21__DM2 CYREG_PRT12_DM2
#define P1_21__DR CYREG_PRT12_DR
#define P1_21__INP_DIS CYREG_PRT12_INP_DIS
#define P1_21__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1_21__MASK 0x08u
#define P1_21__PORT 12u
#define P1_21__PRT CYREG_PRT12_PRT
#define P1_21__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1_21__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1_21__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1_21__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1_21__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1_21__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1_21__PS CYREG_PRT12_PS
#define P1_21__SHIFT 3u
#define P1_21__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1_21__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1_21__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1_21__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1_21__SLW CYREG_PRT12_SLW

/* P1_22 */
#define P1_22__0__INTTYPE CYREG_PICU12_INTTYPE2
#define P1_22__0__MASK 0x04u
#define P1_22__0__PC CYREG_PRT12_PC2
#define P1_22__0__PORT 12u
#define P1_22__0__SHIFT 2u
#define P1_22__AG CYREG_PRT12_AG
#define P1_22__BIE CYREG_PRT12_BIE
#define P1_22__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1_22__BYP CYREG_PRT12_BYP
#define P1_22__DM0 CYREG_PRT12_DM0
#define P1_22__DM1 CYREG_PRT12_DM1
#define P1_22__DM2 CYREG_PRT12_DM2
#define P1_22__DR CYREG_PRT12_DR
#define P1_22__INP_DIS CYREG_PRT12_INP_DIS
#define P1_22__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1_22__MASK 0x04u
#define P1_22__PORT 12u
#define P1_22__PRT CYREG_PRT12_PRT
#define P1_22__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1_22__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1_22__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1_22__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1_22__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1_22__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1_22__PS CYREG_PRT12_PS
#define P1_22__SHIFT 2u
#define P1_22__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1_22__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1_22__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1_22__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1_22__SLW CYREG_PRT12_SLW

/* P1_23 */
#define P1_23__0__INTTYPE CYREG_PICU15_INTTYPE3
#define P1_23__0__MASK 0x08u
#define P1_23__0__PC CYREG_IO_PC_PRT15_PC3
#define P1_23__0__PORT 15u
#define P1_23__0__SHIFT 3u
#define P1_23__AG CYREG_PRT15_AG
#define P1_23__AMUX CYREG_PRT15_AMUX
#define P1_23__BIE CYREG_PRT15_BIE
#define P1_23__BIT_MASK CYREG_PRT15_BIT_MASK
#define P1_23__BYP CYREG_PRT15_BYP
#define P1_23__CTL CYREG_PRT15_CTL
#define P1_23__DM0 CYREG_PRT15_DM0
#define P1_23__DM1 CYREG_PRT15_DM1
#define P1_23__DM2 CYREG_PRT15_DM2
#define P1_23__DR CYREG_PRT15_DR
#define P1_23__INP_DIS CYREG_PRT15_INP_DIS
#define P1_23__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define P1_23__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define P1_23__LCD_EN CYREG_PRT15_LCD_EN
#define P1_23__MASK 0x08u
#define P1_23__PORT 15u
#define P1_23__PRT CYREG_PRT15_PRT
#define P1_23__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define P1_23__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define P1_23__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define P1_23__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define P1_23__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define P1_23__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define P1_23__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define P1_23__PS CYREG_PRT15_PS
#define P1_23__SHIFT 3u
#define P1_23__SLW CYREG_PRT15_SLW

/* P1_24 */
#define P1_24__0__INTTYPE CYREG_PICU15_INTTYPE2
#define P1_24__0__MASK 0x04u
#define P1_24__0__PC CYREG_IO_PC_PRT15_PC2
#define P1_24__0__PORT 15u
#define P1_24__0__SHIFT 2u
#define P1_24__AG CYREG_PRT15_AG
#define P1_24__AMUX CYREG_PRT15_AMUX
#define P1_24__BIE CYREG_PRT15_BIE
#define P1_24__BIT_MASK CYREG_PRT15_BIT_MASK
#define P1_24__BYP CYREG_PRT15_BYP
#define P1_24__CTL CYREG_PRT15_CTL
#define P1_24__DM0 CYREG_PRT15_DM0
#define P1_24__DM1 CYREG_PRT15_DM1
#define P1_24__DM2 CYREG_PRT15_DM2
#define P1_24__DR CYREG_PRT15_DR
#define P1_24__INP_DIS CYREG_PRT15_INP_DIS
#define P1_24__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define P1_24__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define P1_24__LCD_EN CYREG_PRT15_LCD_EN
#define P1_24__MASK 0x04u
#define P1_24__PORT 15u
#define P1_24__PRT CYREG_PRT15_PRT
#define P1_24__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define P1_24__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define P1_24__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define P1_24__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define P1_24__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define P1_24__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define P1_24__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define P1_24__PS CYREG_PRT15_PS
#define P1_24__SHIFT 2u
#define P1_24__SLW CYREG_PRT15_SLW

/* P1_25 */
#define P1_25__0__INTTYPE CYREG_PICU12_INTTYPE1
#define P1_25__0__MASK 0x02u
#define P1_25__0__PC CYREG_PRT12_PC1
#define P1_25__0__PORT 12u
#define P1_25__0__SHIFT 1u
#define P1_25__AG CYREG_PRT12_AG
#define P1_25__BIE CYREG_PRT12_BIE
#define P1_25__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1_25__BYP CYREG_PRT12_BYP
#define P1_25__DM0 CYREG_PRT12_DM0
#define P1_25__DM1 CYREG_PRT12_DM1
#define P1_25__DM2 CYREG_PRT12_DM2
#define P1_25__DR CYREG_PRT12_DR
#define P1_25__INP_DIS CYREG_PRT12_INP_DIS
#define P1_25__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1_25__MASK 0x02u
#define P1_25__PORT 12u
#define P1_25__PRT CYREG_PRT12_PRT
#define P1_25__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1_25__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1_25__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1_25__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1_25__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1_25__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1_25__PS CYREG_PRT12_PS
#define P1_25__SHIFT 1u
#define P1_25__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1_25__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1_25__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1_25__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1_25__SLW CYREG_PRT12_SLW

/* P1_26 */
#define P1_26__0__INTTYPE CYREG_PICU12_INTTYPE0
#define P1_26__0__MASK 0x01u
#define P1_26__0__PC CYREG_PRT12_PC0
#define P1_26__0__PORT 12u
#define P1_26__0__SHIFT 0u
#define P1_26__AG CYREG_PRT12_AG
#define P1_26__BIE CYREG_PRT12_BIE
#define P1_26__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1_26__BYP CYREG_PRT12_BYP
#define P1_26__DM0 CYREG_PRT12_DM0
#define P1_26__DM1 CYREG_PRT12_DM1
#define P1_26__DM2 CYREG_PRT12_DM2
#define P1_26__DR CYREG_PRT12_DR
#define P1_26__INP_DIS CYREG_PRT12_INP_DIS
#define P1_26__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1_26__MASK 0x01u
#define P1_26__PORT 12u
#define P1_26__PRT CYREG_PRT12_PRT
#define P1_26__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1_26__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1_26__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1_26__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1_26__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1_26__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1_26__PS CYREG_PRT12_PS
#define P1_26__SHIFT 0u
#define P1_26__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1_26__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1_26__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1_26__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1_26__SLW CYREG_PRT12_SLW

/* P1_27 */
#define P1_27__0__INTTYPE CYREG_PICU3_INTTYPE7
#define P1_27__0__MASK 0x80u
#define P1_27__0__PC CYREG_PRT3_PC7
#define P1_27__0__PORT 3u
#define P1_27__0__SHIFT 7u
#define P1_27__AG CYREG_PRT3_AG
#define P1_27__AMUX CYREG_PRT3_AMUX
#define P1_27__BIE CYREG_PRT3_BIE
#define P1_27__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_27__BYP CYREG_PRT3_BYP
#define P1_27__CTL CYREG_PRT3_CTL
#define P1_27__DM0 CYREG_PRT3_DM0
#define P1_27__DM1 CYREG_PRT3_DM1
#define P1_27__DM2 CYREG_PRT3_DM2
#define P1_27__DR CYREG_PRT3_DR
#define P1_27__INP_DIS CYREG_PRT3_INP_DIS
#define P1_27__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_27__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_27__LCD_EN CYREG_PRT3_LCD_EN
#define P1_27__MASK 0x80u
#define P1_27__PORT 3u
#define P1_27__PRT CYREG_PRT3_PRT
#define P1_27__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_27__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_27__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_27__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_27__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_27__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_27__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_27__PS CYREG_PRT3_PS
#define P1_27__SHIFT 7u
#define P1_27__SLW CYREG_PRT3_SLW

/* P1_28 */
#define P1_28__0__INTTYPE CYREG_PICU3_INTTYPE6
#define P1_28__0__MASK 0x40u
#define P1_28__0__PC CYREG_PRT3_PC6
#define P1_28__0__PORT 3u
#define P1_28__0__SHIFT 6u
#define P1_28__AG CYREG_PRT3_AG
#define P1_28__AMUX CYREG_PRT3_AMUX
#define P1_28__BIE CYREG_PRT3_BIE
#define P1_28__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_28__BYP CYREG_PRT3_BYP
#define P1_28__CTL CYREG_PRT3_CTL
#define P1_28__DM0 CYREG_PRT3_DM0
#define P1_28__DM1 CYREG_PRT3_DM1
#define P1_28__DM2 CYREG_PRT3_DM2
#define P1_28__DR CYREG_PRT3_DR
#define P1_28__INP_DIS CYREG_PRT3_INP_DIS
#define P1_28__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_28__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_28__LCD_EN CYREG_PRT3_LCD_EN
#define P1_28__MASK 0x40u
#define P1_28__PORT 3u
#define P1_28__PRT CYREG_PRT3_PRT
#define P1_28__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_28__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_28__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_28__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_28__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_28__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_28__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_28__PS CYREG_PRT3_PS
#define P1_28__SHIFT 6u
#define P1_28__SLW CYREG_PRT3_SLW

/* P1_29 */
#define P1_29__0__INTTYPE CYREG_PICU3_INTTYPE5
#define P1_29__0__MASK 0x20u
#define P1_29__0__PC CYREG_PRT3_PC5
#define P1_29__0__PORT 3u
#define P1_29__0__SHIFT 5u
#define P1_29__AG CYREG_PRT3_AG
#define P1_29__AMUX CYREG_PRT3_AMUX
#define P1_29__BIE CYREG_PRT3_BIE
#define P1_29__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_29__BYP CYREG_PRT3_BYP
#define P1_29__CTL CYREG_PRT3_CTL
#define P1_29__DM0 CYREG_PRT3_DM0
#define P1_29__DM1 CYREG_PRT3_DM1
#define P1_29__DM2 CYREG_PRT3_DM2
#define P1_29__DR CYREG_PRT3_DR
#define P1_29__INP_DIS CYREG_PRT3_INP_DIS
#define P1_29__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_29__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_29__LCD_EN CYREG_PRT3_LCD_EN
#define P1_29__MASK 0x20u
#define P1_29__PORT 3u
#define P1_29__PRT CYREG_PRT3_PRT
#define P1_29__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_29__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_29__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_29__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_29__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_29__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_29__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_29__PS CYREG_PRT3_PS
#define P1_29__SHIFT 5u
#define P1_29__SLW CYREG_PRT3_SLW

/* P1_30 */
#define P1_30__0__INTTYPE CYREG_PICU3_INTTYPE4
#define P1_30__0__MASK 0x10u
#define P1_30__0__PC CYREG_PRT3_PC4
#define P1_30__0__PORT 3u
#define P1_30__0__SHIFT 4u
#define P1_30__AG CYREG_PRT3_AG
#define P1_30__AMUX CYREG_PRT3_AMUX
#define P1_30__BIE CYREG_PRT3_BIE
#define P1_30__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_30__BYP CYREG_PRT3_BYP
#define P1_30__CTL CYREG_PRT3_CTL
#define P1_30__DM0 CYREG_PRT3_DM0
#define P1_30__DM1 CYREG_PRT3_DM1
#define P1_30__DM2 CYREG_PRT3_DM2
#define P1_30__DR CYREG_PRT3_DR
#define P1_30__INP_DIS CYREG_PRT3_INP_DIS
#define P1_30__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_30__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_30__LCD_EN CYREG_PRT3_LCD_EN
#define P1_30__MASK 0x10u
#define P1_30__PORT 3u
#define P1_30__PRT CYREG_PRT3_PRT
#define P1_30__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_30__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_30__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_30__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_30__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_30__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_30__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_30__PS CYREG_PRT3_PS
#define P1_30__SHIFT 4u
#define P1_30__SLW CYREG_PRT3_SLW

/* P1_32 */
#define P1_32__0__INTTYPE CYREG_PICU3_INTTYPE2
#define P1_32__0__MASK 0x04u
#define P1_32__0__PC CYREG_PRT3_PC2
#define P1_32__0__PORT 3u
#define P1_32__0__SHIFT 2u
#define P1_32__AG CYREG_PRT3_AG
#define P1_32__AMUX CYREG_PRT3_AMUX
#define P1_32__BIE CYREG_PRT3_BIE
#define P1_32__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_32__BYP CYREG_PRT3_BYP
#define P1_32__CTL CYREG_PRT3_CTL
#define P1_32__DM0 CYREG_PRT3_DM0
#define P1_32__DM1 CYREG_PRT3_DM1
#define P1_32__DM2 CYREG_PRT3_DM2
#define P1_32__DR CYREG_PRT3_DR
#define P1_32__INP_DIS CYREG_PRT3_INP_DIS
#define P1_32__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_32__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_32__LCD_EN CYREG_PRT3_LCD_EN
#define P1_32__MASK 0x04u
#define P1_32__PORT 3u
#define P1_32__PRT CYREG_PRT3_PRT
#define P1_32__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_32__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_32__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_32__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_32__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_32__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_32__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_32__PS CYREG_PRT3_PS
#define P1_32__SHIFT 2u
#define P1_32__SLW CYREG_PRT3_SLW

/* P1_34 */
#define P1_34__0__INTTYPE CYREG_PICU3_INTTYPE0
#define P1_34__0__MASK 0x01u
#define P1_34__0__PC CYREG_PRT3_PC0
#define P1_34__0__PORT 3u
#define P1_34__0__SHIFT 0u
#define P1_34__AG CYREG_PRT3_AG
#define P1_34__AMUX CYREG_PRT3_AMUX
#define P1_34__BIE CYREG_PRT3_BIE
#define P1_34__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_34__BYP CYREG_PRT3_BYP
#define P1_34__CTL CYREG_PRT3_CTL
#define P1_34__DM0 CYREG_PRT3_DM0
#define P1_34__DM1 CYREG_PRT3_DM1
#define P1_34__DM2 CYREG_PRT3_DM2
#define P1_34__DR CYREG_PRT3_DR
#define P1_34__INP_DIS CYREG_PRT3_INP_DIS
#define P1_34__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_34__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_34__LCD_EN CYREG_PRT3_LCD_EN
#define P1_34__MASK 0x01u
#define P1_34__PORT 3u
#define P1_34__PRT CYREG_PRT3_PRT
#define P1_34__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_34__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_34__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_34__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_34__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_34__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_34__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_34__PS CYREG_PRT3_PS
#define P1_34__SHIFT 0u
#define P1_34__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* USBUART_1 */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x01u
#define USBUART_1_ep_1__INTC_NUMBER 0u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x02u
#define USBUART_1_ep_2__INTC_NUMBER 1u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x04u
#define USBUART_1_ep_3__INTC_NUMBER 2u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_1_Sync_ctrl_reg__3__POS 3
#define Control_Reg_1_Sync_ctrl_reg__4__MASK 0x10u
#define Control_Reg_1_Sync_ctrl_reg__4__POS 4
#define Control_Reg_1_Sync_ctrl_reg__5__MASK 0x20u
#define Control_Reg_1_Sync_ctrl_reg__5__POS 5
#define Control_Reg_1_Sync_ctrl_reg__6__MASK 0x40u
#define Control_Reg_1_Sync_ctrl_reg__6__POS 6
#define Control_Reg_1_Sync_ctrl_reg__7__MASK 0x80u
#define Control_Reg_1_Sync_ctrl_reg__7__POS 7
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0xFFu
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "ODAS-PSOC5-USB_Serial-01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
