lowload,,,,,,,,,
,,,,,,,,,
,Step 1: List Down the Specifications and classify them,,,,,,,,
,,,,,,,,,
,,Value,Units,Comments,,,,,
,,,,,,,,,
,Vin,1.4,V,,,,,,
,Vout,1,V,Relaxed,,,,,
,PSRR,60,dB,Aggressive,,,,,
,Iload|max,2,mA,Moderate,,,,,
,Cload,1,uF,Aggressive,,,,,
,Iquiescent,50,?A,Moderate,,,,,
,,,,,,,,,
,Step 2: Evaluate Interim Design Goals,,,,,,,,
,,,,,,,,,
,Low Freq Loop Gain,1000,V/V,,,,,Keep Loop Gain Margin vs. PSRR (PSRR will degrade),
,Drop Out Voltage,0.4,V,,,,,,
,,,,,,,,,
,Step 3: Power FET Sizing,,,,,,,,
,,,,,,,,,
,Power FET,,,,,,,,
,,Hand/Techplots Calculations,,,Comments,,,,
,gm/Id,10,1/V,,Assumption for Vov=200mV; Vov<Vdsat,,,,
,Id/W,41.38,A/m,,From Id/W vs. gm/Id plot,,,,
,Id,0.002,A,,,,,,
,W,4.83325E-05,m,,,,,,
,gmro,36.8,V/V,,,,,,
,ft,2.98E+10,Hz,,,,,,
,Length,0.09,?m,,,,,,
,gm,2.00E-02,A/V,,,,,,
,ro,1.84E+03,Ohm,,,,,,
,Cgs+Cgd,1.07E-13,F,,,,,,
,,,,,,,,,
,Step 4: Revaluate Interim Design Parameters,,,,,,,,
,wp1,5.43E+02,,,,,,,
,wp2,5.43E+05,rad/s,,,gmpass/Cl,For >45 degrees phase margin,,
,fp1,8.65E+01,,,,gmn/Cc,,,
,Adiffamp_min,27.17391304,,,,gm*(ron||rop),,,
,Adiff_n_min,54.34782609,,,,gmron,,,
,rodiff,1.72E+07,,,,1/wp2/Cgg,,,
,fp2,,,5.43E+05,,,,,
,Step 5: Diffamp Input Pair Sizing (Heavy load error will be higher than light load because we used light load Charts),,,,,,,,
,,Hand Calculation.,,,,,,,
,gm/Iddiff,1.00E+01,,6.31E-02,,,,We want to make sure that the Bias fet has enough headroom,
,Id,0.000025,A,,,,,Taking all budget available and check later,
,gmro,54.34782609,,7.30E+01,,,,Vds for heavy load lower,
,Length,0.09,um,,,,,Get the length for the desired gain from the techplots (gmro vs. gm/Id),
,Id/W,89.96,A/m,80,,,,,
,W,2.77901E-07,um,,,,,,
,gm,0.00025,,,,,,,
,ro,217391.3044,,,,,,,
,,,,,,,,,
,Step 6: PMOS Load sizing (Vds assumed to be 0.4 for techplots - which can change),,,,,,,,
,Id,0.000025,,,,,,,
,gm/Idload,10,,,,,,,
,gmro,54.34782609,73,27.35,36.82,73.125,,,
,Length,0.09,0.135,0.08,,,,Please simulate for Vds of 0.5 everything and you are good to go,
,gm,0.00025,,,,,,,
,Id/W,41.38,,36.78,,,,,
,W,6.04157E-07,,,,,,,
,ro,217391.3043,,,,,,,
,,,,,,,,,
,rocheck,108695.6522,,,,,,,
,,,,,,,,,
,,,,,,,,,
,Step 7: Performance Results,,,,,,,,
,,,Expected,Simulated,,,,,
,Low-Frequency Loop Gain,,60 dB,61 dB,,,,,
,fp1,,218 Hz,214H z,,,,,
,fp2,,218 kHz,214 kHz,,,,,
,Phase margin,,>45 deg,50 degrees,?,,,,
