<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › include › asm › timer-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>timer-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* AM33v2 on-board timer module registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public Licence</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the Licence, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_TIMER_REGS_H</span>
<span class="cp">#define _ASM_TIMER_REGS_H</span>

<span class="cp">#include &lt;asm/cpu-regs.h&gt;</span>
<span class="cp">#include &lt;asm/intctl-regs.h&gt;</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cm">/*</span>
<span class="cm"> * Timer prescalar control</span>
<span class="cm"> */</span>
<span class="cp">#define	TMPSCNT			__SYSREG(0xd4003071, u8) </span><span class="cm">/* timer prescaler control */</span><span class="cp"></span>
<span class="cp">#define	TMPSCNT_ENABLE		0x80	</span><span class="cm">/* timer prescaler enable */</span><span class="cp"></span>
<span class="cp">#define	TMPSCNT_DISABLE		0x00	</span><span class="cm">/* timer prescaler disable */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * 8-bit timers</span>
<span class="cm"> */</span>
<span class="cp">#define	TM0MD			__SYSREG(0xd4003000, u8) </span><span class="cm">/* timer 0 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if	defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM0MD_SRC_TM2IO		0x03	</span><span class="cm">/* - TM2IO pin input */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_SRC_TM0IO		0x07	</span><span class="cm">/* - TM0IO pin input */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM0MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM1MD			__SYSREG(0xd4003001, u8) </span><span class="cm">/* timer 1 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_SRC_TM0CASCADE	0x03	</span><span class="cm">/* - cascade with timer 0 */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM1MD_SRC_TM1IO		0x07	</span><span class="cm">/* - TM1IO pin input */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM1MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM2MD			__SYSREG(0xd4003002, u8) </span><span class="cm">/* timer 2 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_SRC_TM1CASCADE	0x03	</span><span class="cm">/* - cascade with timer 1 */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM2MD_SRC_TM2IO		0x07	</span><span class="cm">/* - TM2IO pin input */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM2MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM3MD			__SYSREG(0xd4003003, u8) </span><span class="cm">/* timer 3 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_SRC_TM2CASCADE	0x03	</span><span class="cm">/* - cascade with timer 2 */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM3MD_SRC_TM3IO		0x07	</span><span class="cm">/* - TM3IO pin input */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM3MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM01MD			__SYSREG(0xd4003000, u16)  </span><span class="cm">/* timer 0:1 mode register */</span><span class="cp"></span>

<span class="cp">#define	TM0BR			__SYSREG(0xd4003010, u8)   </span><span class="cm">/* timer 0 base register */</span><span class="cp"></span>
<span class="cp">#define	TM1BR			__SYSREG(0xd4003011, u8)   </span><span class="cm">/* timer 1 base register */</span><span class="cp"></span>
<span class="cp">#define	TM2BR			__SYSREG(0xd4003012, u8)   </span><span class="cm">/* timer 2 base register */</span><span class="cp"></span>
<span class="cp">#define	TM3BR			__SYSREG(0xd4003013, u8)   </span><span class="cm">/* timer 3 base register */</span><span class="cp"></span>
<span class="cp">#define	TM01BR			__SYSREG(0xd4003010, u16)  </span><span class="cm">/* timer 0:1 base register */</span><span class="cp"></span>

<span class="cp">#define	TM0BC			__SYSREGC(0xd4003020, u8)  </span><span class="cm">/* timer 0 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM1BC			__SYSREGC(0xd4003021, u8)  </span><span class="cm">/* timer 1 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM2BC			__SYSREGC(0xd4003022, u8)  </span><span class="cm">/* timer 2 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM3BC			__SYSREGC(0xd4003023, u8)  </span><span class="cm">/* timer 3 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM01BC			__SYSREGC(0xd4003020, u16) </span><span class="cm">/* timer 0:1 binary counter */</span><span class="cp"></span>

<span class="cp">#define TM0IRQ			2	</span><span class="cm">/* timer 0 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM1IRQ			3	</span><span class="cm">/* timer 1 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM2IRQ			4	</span><span class="cm">/* timer 2 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM3IRQ			5	</span><span class="cm">/* timer 3 IRQ */</span><span class="cp"></span>

<span class="cp">#define	TM0ICR			GxICR(TM0IRQ)	</span><span class="cm">/* timer 0 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM1ICR			GxICR(TM1IRQ)	</span><span class="cm">/* timer 1 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM2ICR			GxICR(TM2IRQ)	</span><span class="cm">/* timer 2 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM3ICR			GxICR(TM3IRQ)	</span><span class="cm">/* timer 3 uflow intr ctrl reg */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * 16-bit timers 4,5 &amp; 7-15</span>
<span class="cm"> */</span>
<span class="cp">#define	TM4MD			__SYSREG(0xd4003080, u8)   </span><span class="cm">/* timer 4 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM4MD_SRC_TM4IO		0x07	</span><span class="cm">/* - TM4IO pin input */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM4MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM5MD			__SYSREG(0xd4003082, u8)   </span><span class="cm">/* timer 5 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC_TM4CASCADE	0x03	</span><span class="cm">/* - cascade with timer 4 */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM5MD_SRC_TM5IO		0x07	</span><span class="cm">/* - TM5IO pin input */</span><span class="cp"></span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM5MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM7MD			__SYSREG(0xd4003086, u8)   </span><span class="cm">/* timer 7 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM7MD_SRC_TM7IO		0x07	</span><span class="cm">/* - TM7IO pin input */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM7MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM8MD			__SYSREG(0xd4003088, u8)   </span><span class="cm">/* timer 8 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC_TM7CASCADE	0x03	</span><span class="cm">/* - cascade with timer 7 */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM8MD_SRC_TM8IO		0x07	</span><span class="cm">/* - TM8IO pin input */</span><span class="cp"></span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM8MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM9MD			__SYSREG(0xd400308a, u8)   </span><span class="cm">/* timer 9 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC_IOCLK		0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC_TM8CASCADE	0x03	</span><span class="cm">/* - cascade with timer 8 */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM9MD_SRC_TM9IO		0x07	</span><span class="cm">/* - TM9IO pin input */</span><span class="cp"></span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM9MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM10MD			__SYSREG(0xd400308c, u8)   </span><span class="cm">/* timer 10 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC_IOCLK	0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC_TM9CASCADE	0x03	</span><span class="cm">/* - cascade with timer 9 */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM10MD_SRC_TM10IO	0x07	</span><span class="cm">/* - TM10IO pin input */</span><span class="cp"></span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM10MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM11MD			__SYSREG(0xd400308e, u8)   </span><span class="cm">/* timer 11 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_SRC_IOCLK	0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM11MD_SRC_TM11IO	0x07	</span><span class="cm">/* - TM11IO pin input */</span><span class="cp"></span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM11MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_AM34_2)</span>
<span class="cp">#define	TM12MD			__SYSREG(0xd4003180, u8)   </span><span class="cm">/* timer 11 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_SRC_IOCLK	0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM12MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM13MD			__SYSREG(0xd4003182, u8)   </span><span class="cm">/* timer 11 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC_IOCLK	0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC_TM12CASCADE	0x03	</span><span class="cm">/* - cascade with timer 12 */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM13MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM14MD			__SYSREG(0xd4003184, u8)   </span><span class="cm">/* timer 11 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC_IOCLK	0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC_TM13CASCADE	0x03	</span><span class="cm">/* - cascade with timer 13 */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM14MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM15MD			__SYSREG(0xd4003186, u8)   </span><span class="cm">/* timer 11 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_SRC		0x07	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_SRC_IOCLK	0x00	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_SRC_IOCLK_8	0x01	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_SRC_IOCLK_32	0x02	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_SRC_TM0UFLOW	0x04	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_SRC_TM1UFLOW	0x05	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_SRC_TM2UFLOW	0x06	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_SRC_TM7UFLOW	0x07	</span><span class="cm">/* - timer 7 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_INIT_COUNTER	0x40	</span><span class="cm">/* initialize TMnBC = TMnBR */</span><span class="cp"></span>
<span class="cp">#define	TM15MD_COUNT_ENABLE	0x80	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM34_2 */</span><span class="cp"></span>


<span class="cp">#define	TM4BR			__SYSREG(0xd4003090, u16)  </span><span class="cm">/* timer 4 base register */</span><span class="cp"></span>
<span class="cp">#define	TM5BR			__SYSREG(0xd4003092, u16)  </span><span class="cm">/* timer 5 base register */</span><span class="cp"></span>
<span class="cp">#define	TM45BR			__SYSREG(0xd4003090, u32)  </span><span class="cm">/* timer 4:5 base register */</span><span class="cp"></span>
<span class="cp">#define	TM7BR			__SYSREG(0xd4003096, u16)  </span><span class="cm">/* timer 7 base register */</span><span class="cp"></span>
<span class="cp">#define	TM8BR			__SYSREG(0xd4003098, u16)  </span><span class="cm">/* timer 8 base register */</span><span class="cp"></span>
<span class="cp">#define	TM9BR			__SYSREG(0xd400309a, u16)  </span><span class="cm">/* timer 9 base register */</span><span class="cp"></span>
<span class="cp">#define	TM89BR			__SYSREG(0xd4003098, u32)  </span><span class="cm">/* timer 8:9 base register */</span><span class="cp"></span>
<span class="cp">#define	TM10BR			__SYSREG(0xd400309c, u16)  </span><span class="cm">/* timer 10 base register */</span><span class="cp"></span>
<span class="cp">#define	TM11BR			__SYSREG(0xd400309e, u16)  </span><span class="cm">/* timer 11 base register */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM34_2)</span>
<span class="cp">#define	TM12BR			__SYSREG(0xd4003190, u16)  </span><span class="cm">/* timer 12 base register */</span><span class="cp"></span>
<span class="cp">#define	TM13BR			__SYSREG(0xd4003192, u16)  </span><span class="cm">/* timer 13 base register */</span><span class="cp"></span>
<span class="cp">#define	TM14BR			__SYSREG(0xd4003194, u16)  </span><span class="cm">/* timer 14 base register */</span><span class="cp"></span>
<span class="cp">#define	TM15BR			__SYSREG(0xd4003196, u16)  </span><span class="cm">/* timer 15 base register */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM34_2 */</span><span class="cp"></span>

<span class="cp">#define	TM4BC			__SYSREG(0xd40030a0, u16)  </span><span class="cm">/* timer 4 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM5BC			__SYSREG(0xd40030a2, u16)  </span><span class="cm">/* timer 5 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM45BC			__SYSREG(0xd40030a0, u32)  </span><span class="cm">/* timer 4:5 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM7BC			__SYSREG(0xd40030a6, u16)  </span><span class="cm">/* timer 7 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM8BC			__SYSREG(0xd40030a8, u16)  </span><span class="cm">/* timer 8 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM9BC			__SYSREG(0xd40030aa, u16)  </span><span class="cm">/* timer 9 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM89BC			__SYSREG(0xd40030a8, u32)  </span><span class="cm">/* timer 8:9 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM10BC			__SYSREG(0xd40030ac, u16)  </span><span class="cm">/* timer 10 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM11BC			__SYSREG(0xd40030ae, u16)  </span><span class="cm">/* timer 11 binary counter */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM34_2)</span>
<span class="cp">#define	TM12BC			__SYSREG(0xd40031a0, u16)  </span><span class="cm">/* timer 12 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM13BC			__SYSREG(0xd40031a2, u16)  </span><span class="cm">/* timer 13 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM14BC			__SYSREG(0xd40031a4, u16)  </span><span class="cm">/* timer 14 binary counter */</span><span class="cp"></span>
<span class="cp">#define	TM15BC			__SYSREG(0xd40031a6, u16)  </span><span class="cm">/* timer 15 binary counter */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM34_2 */</span><span class="cp"></span>

<span class="cp">#define TM4IRQ			6	</span><span class="cm">/* timer 4 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM5IRQ			7	</span><span class="cm">/* timer 5 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM7IRQ			11	</span><span class="cm">/* timer 7 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM8IRQ			12	</span><span class="cm">/* timer 8 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM9IRQ			13	</span><span class="cm">/* timer 9 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM10IRQ			14	</span><span class="cm">/* timer 10 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM11IRQ			15	</span><span class="cm">/* timer 11 IRQ */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM34_2)</span>
<span class="cp">#define TM12IRQ			64	</span><span class="cm">/* timer 12 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM13IRQ			65	</span><span class="cm">/* timer 13 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM14IRQ			66	</span><span class="cm">/* timer 14 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM15IRQ			67	</span><span class="cm">/* timer 15 IRQ */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM34_2 */</span><span class="cp"></span>

<span class="cp">#define	TM4ICR			GxICR(TM4IRQ)	</span><span class="cm">/* timer 4 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM5ICR			GxICR(TM5IRQ)	</span><span class="cm">/* timer 5 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM7ICR			GxICR(TM7IRQ)	</span><span class="cm">/* timer 7 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM8ICR			GxICR(TM8IRQ)	</span><span class="cm">/* timer 8 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM9ICR			GxICR(TM9IRQ)	</span><span class="cm">/* timer 9 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM10ICR			GxICR(TM10IRQ)	</span><span class="cm">/* timer 10 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM11ICR			GxICR(TM11IRQ)	</span><span class="cm">/* timer 11 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM34_2)</span>
<span class="cp">#define	TM12ICR			GxICR(TM12IRQ)	</span><span class="cm">/* timer 12 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM13ICR			GxICR(TM13IRQ)	</span><span class="cm">/* timer 13 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM14ICR			GxICR(TM14IRQ)	</span><span class="cm">/* timer 14 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM15ICR			GxICR(TM15IRQ)	</span><span class="cm">/* timer 15 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM34_2 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * 16-bit timer 6</span>
<span class="cm"> */</span>
<span class="cp">#define	TM6MD			__SYSREG(0xd4003084, u16)  </span><span class="cm">/* timer6 mode register */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_SRC		0x0007	</span><span class="cm">/* timer source */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_SRC_IOCLK		0x0000	</span><span class="cm">/* - IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_SRC_IOCLK_8	0x0001	</span><span class="cm">/* - 1/8 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_SRC_IOCLK_32	0x0002	</span><span class="cm">/* - 1/32 IOCLK */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_SRC_TM0UFLOW	0x0004	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_SRC_TM1UFLOW	0x0005	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_SRC_TM2UFLOW	0x0006	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cm">/* #define	TM6MD_SRC_TM6IOB_BOTH	0x0006 */</span>	<span class="cm">/* - TM6IOB pin input (both edges) */</span>
<span class="cp">#define	TM6MD_SRC_TM6IOB_SINGLE	0x0007	</span><span class="cm">/* - TM6IOB pin input (single edge) */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_ONESHOT_ENABLE	0x0040	</span><span class="cm">/* oneshot count */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_CLR_ENABLE	0x0010	</span><span class="cm">/* clear count enable */</span><span class="cp"></span>
<span class="cp">#if	defined(CONFIG_AM33_2)</span>
<span class="cp">#define	TM6MD_TRIG_ENABLE	0x0080	</span><span class="cm">/* TM6IOB pin trigger enable */</span><span class="cp"></span>
<span class="cp">#define TM6MD_PWM		0x3800	</span><span class="cm">/* PWM output mode */</span><span class="cp"></span>
<span class="cp">#define TM6MD_PWM_DIS		0x0000	</span><span class="cm">/* - disabled */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_PWM_10BIT		0x1000	</span><span class="cm">/* - 10 bits mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_PWM_11BIT		0x1800	</span><span class="cm">/* - 11 bits mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_PWM_12BIT		0x3000	</span><span class="cm">/* - 12 bits mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_PWM_14BIT		0x3800	</span><span class="cm">/* - 14 bits mode */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>

<span class="cp">#define	TM6MD_INIT_COUNTER	0x4000	</span><span class="cm">/* initialize TMnBC to zero */</span><span class="cp"></span>
<span class="cp">#define	TM6MD_COUNT_ENABLE	0x8000	</span><span class="cm">/* timer count enable */</span><span class="cp"></span>

<span class="cp">#define	TM6MDA			__SYSREG(0xd40030b4, u8)   </span><span class="cm">/* timer6 cmp/cap A mode reg */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_MODE_CMP_SINGLE	0x00	</span><span class="cm">/* - compare, single buffer mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_MODE_CMP_DOUBLE	0x40	</span><span class="cm">/* - compare, double buffer mode */</span><span class="cp"></span>
<span class="cp">#if	defined(CONFIG_AM33_2)</span>
<span class="cp">#define TM6MDA_OUT		0x07	</span><span class="cm">/* output select */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_OUT_SETA_RESETB	0x00	</span><span class="cm">/* - set at match A, reset at match B */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_OUT_SETA_RESETOV	0x01	</span><span class="cm">/* - set at match A, reset at overflow */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_OUT_SETA		0x02	</span><span class="cm">/* - set at match A */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_OUT_RESETA	0x03	</span><span class="cm">/* - reset at match A */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_OUT_TOGGLE	0x04	</span><span class="cm">/* - toggle on match A */</span><span class="cp"></span>
<span class="cp">#define TM6MDA_MODE		0xc0	</span><span class="cm">/* compare A register mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_MODE_CAP_S_EDGE	0x80	</span><span class="cm">/* - capture, single edge mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_MODE_CAP_D_EDGE	0xc0	</span><span class="cm">/* - capture, double edge mode */</span><span class="cp"></span>
<span class="cp">#define TM6MDA_EDGE		0x20	</span><span class="cm">/* compare A edge select */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_EDGE_FALLING	0x00	</span><span class="cm">/* capture on falling edge */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_EDGE_RISING	0x20	</span><span class="cm">/* capture on rising edge */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_CAPTURE_ENABLE	0x10	</span><span class="cm">/* capture enable */</span><span class="cp"></span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM6MDA_MODE		0x40	</span><span class="cm">/* compare A register mode */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>

<span class="cp">#define	TM6MDB			__SYSREG(0xd40030b5, u8)   </span><span class="cm">/* timer6 cmp/cap B mode reg */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_MODE_CMP_SINGLE	0x00	</span><span class="cm">/* - compare, single buffer mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_MODE_CMP_DOUBLE	0x40	</span><span class="cm">/* - compare, double buffer mode */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_AM33_2)</span>
<span class="cp">#define TM6MDB_OUT		0x07	</span><span class="cm">/* output select */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_OUT_SETB_RESETA	0x00	</span><span class="cm">/* - set at match B, reset at match A */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_OUT_SETB_RESETOV	0x01	</span><span class="cm">/* - set at match B */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_OUT_RESETB	0x03	</span><span class="cm">/* - reset at match B */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_OUT_TOGGLE	0x04	</span><span class="cm">/* - toggle on match B */</span><span class="cp"></span>
<span class="cp">#define TM6MDB_MODE		0xc0	</span><span class="cm">/* compare B register mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_MODE_CAP_S_EDGE	0x80	</span><span class="cm">/* - capture, single edge mode */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_MODE_CAP_D_EDGE	0xc0	</span><span class="cm">/* - capture, double edge mode */</span><span class="cp"></span>
<span class="cp">#define TM6MDB_EDGE		0x20	</span><span class="cm">/* compare B edge select */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_EDGE_FALLING	0x00	</span><span class="cm">/* capture on falling edge */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_EDGE_RISING	0x20	</span><span class="cm">/* capture on rising edge */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_CAPTURE_ENABLE	0x10	</span><span class="cm">/* capture enable */</span><span class="cp"></span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_AM33_2 */</span><span class="cp"></span>
<span class="cp">#define	TM6MDB_MODE		0x40	</span><span class="cm">/* compare B register mode */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM33_2 */</span><span class="cp"></span>

<span class="cp">#define	TM6CA			__SYSREG(0xd40030c4, u16)   </span><span class="cm">/* timer6 cmp/capture reg A */</span><span class="cp"></span>
<span class="cp">#define	TM6CB			__SYSREG(0xd40030d4, u16)   </span><span class="cm">/* timer6 cmp/capture reg B */</span><span class="cp"></span>
<span class="cp">#define	TM6BC			__SYSREG(0xd40030a4, u16)   </span><span class="cm">/* timer6 binary counter */</span><span class="cp"></span>

<span class="cp">#define TM6IRQ			6	</span><span class="cm">/* timer 6 IRQ */</span><span class="cp"></span>
<span class="cp">#define TM6AIRQ			9	</span><span class="cm">/* timer 6A IRQ */</span><span class="cp"></span>
<span class="cp">#define TM6BIRQ			10	</span><span class="cm">/* timer 6B IRQ */</span><span class="cp"></span>

<span class="cp">#define	TM6ICR			GxICR(TM6IRQ)	</span><span class="cm">/* timer 6 uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TM6AICR			GxICR(TM6AIRQ)	</span><span class="cm">/* timer 6A intr control reg */</span><span class="cp"></span>
<span class="cp">#define	TM6BICR			GxICR(TM6BIRQ)	</span><span class="cm">/* timer 6B intr control reg */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_AM34_2)</span>
<span class="cm">/*</span>
<span class="cm"> * MTM: OS Tick-Timer</span>
<span class="cm"> */</span>
<span class="cp">#define	TMTMD			__SYSREG(0xd4004100, u8)	</span><span class="cm">/* Tick Timer mode register */</span><span class="cp"></span>
<span class="cp">#define	TMTMD_TMTLDE		0x40	</span><span class="cm">/* initialize TMTBC = TMTBR */</span><span class="cp"></span>
<span class="cp">#define	TMTMD_TMTCNE		0x80	</span><span class="cm">/* timer count enable       */</span><span class="cp"></span>

<span class="cp">#define	TMTBR			__SYSREG(0xd4004110, u32)	</span><span class="cm">/* Tick Timer mode reg */</span><span class="cp"></span>
<span class="cp">#define	TMTBC			__SYSREG(0xd4004120, u32)	</span><span class="cm">/* Tick Timer mode reg */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * MTM: OS Timestamp-Timer</span>
<span class="cm"> */</span>
<span class="cp">#define	TMSMD			__SYSREG(0xd4004140, u8)	</span><span class="cm">/* Tick Timer mode register */</span><span class="cp"></span>
<span class="cp">#define	TMSMD_TMSLDE		0x40		</span><span class="cm">/* initialize TMSBC = TMSBR */</span><span class="cp"></span>
<span class="cp">#define	TMSMD_TMSCNE		0x80		</span><span class="cm">/* timer count enable       */</span><span class="cp"></span>

<span class="cp">#define	TMSBR			__SYSREG(0xd4004150, u32)	</span><span class="cm">/* Tick Timer mode register */</span><span class="cp"></span>
<span class="cp">#define	TMSBC			__SYSREG(0xd4004160, u32)	</span><span class="cm">/* Tick Timer mode register */</span><span class="cp"></span>

<span class="cp">#define TMTIRQ			119		</span><span class="cm">/* OS Tick timer   IRQ */</span><span class="cp"></span>
<span class="cp">#define TMSIRQ			120		</span><span class="cm">/* Timestamp timer IRQ */</span><span class="cp"></span>

<span class="cp">#define	TMTICR			GxICR(TMTIRQ)	</span><span class="cm">/* OS Tick timer   uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	TMSICR			GxICR(TMSIRQ)	</span><span class="cm">/* Timestamp timer uflow intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_AM34_2 */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_TIMER_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
