
01_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000622c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  0800642c  0800642c  0001642c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006954  08006954  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006954  08006954  00016954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800695c  0800695c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800695c  0800695c  0001695c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006960  08006960  00016960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000684  20000078  080069dc  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  080069dc  000206fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011677  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029d4  00000000  00000000  0003171d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ed8  00000000  00000000  000340f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d80  00000000  00000000  00034fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029859  00000000  00000000  00035d50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d40f  00000000  00000000  0005f5a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fe6d7  00000000  00000000  0006c9b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016b08f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f90  00000000  00000000  0016b10c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000078 	.word	0x20000078
 800021c:	00000000 	.word	0x00000000
 8000220:	08006414 	.word	0x08006414

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000007c 	.word	0x2000007c
 800023c:	08006414 	.word	0x08006414

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <main>:
char somedata[] = "Hello from Bootloader\r\n";

#define BL_RX_LEN  200
uint8_t bl_rx_buffer[BL_RX_LEN];

int main(void){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005f4:	f001 fae7 	bl	8001bc6 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80005f8:	f000 f8c6 	bl	8000788 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005fc:	f000 fa48 	bl	8000a90 <MX_GPIO_Init>
	MX_ETH_Init();
 8000600:	f000 f97c 	bl	80008fc <MX_ETH_Init>
	MX_USART3_UART_Init();
 8000604:	f000 f9ba 	bl	800097c <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000608:	f000 fa18 	bl	8000a3c <MX_USB_OTG_FS_PCD_Init>
	MX_CRC_Init();
 800060c:	f000 f954 	bl	80008b8 <MX_CRC_Init>
	MX_USART6_UART_Init();
 8000610:	f000 f9e4 	bl	80009dc <MX_USART6_UART_Init>
//		uint32_t current_tick = HAL_GetTick();
//		printmsg("current_tick = %d\r\n", current_tick);
//		while (HAL_GetTick() <= (current_tick + 500));
//
//	}
	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET){
 8000614:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000618:	4809      	ldr	r0, [pc, #36]	; (8000640 <main+0x50>)
 800061a:	f002 ffb5 	bl	8003588 <HAL_GPIO_ReadPin>
 800061e:	4603      	mov	r3, r0
 8000620:	2b01      	cmp	r3, #1
 8000622:	d105      	bne.n	8000630 <main+0x40>
		printmsg("BL_DEBUG_MSG:Button is pressed .. going to BL mode\n\r");
 8000624:	4807      	ldr	r0, [pc, #28]	; (8000644 <main+0x54>)
 8000626:	f000 fadd 	bl	8000be4 <printmsg>

		//we should continue in bootloader mode
		bootloader_uart_read_data();
 800062a:	f000 f80f 	bl	800064c <bootloader_uart_read_data>
 800062e:	e004      	b.n	800063a <main+0x4a>
	} else{
		printmsg("BL_DEBUG_MSG:Button is not pressed .. executing user app\n");
 8000630:	4805      	ldr	r0, [pc, #20]	; (8000648 <main+0x58>)
 8000632:	f000 fad7 	bl	8000be4 <printmsg>

		//jump to user application
		bootloader_jump_to_user_app();
 8000636:	f000 f87b 	bl	8000730 <bootloader_jump_to_user_app>
 800063a:	2300      	movs	r3, #0
	}
}
 800063c:	4618      	mov	r0, r3
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40020800 	.word	0x40020800
 8000644:	0800642c 	.word	0x0800642c
 8000648:	08006464 	.word	0x08006464

0800064c <bootloader_uart_read_data>:

void bootloader_uart_read_data(void){
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0

	uint8_t rcv_len = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	71fb      	strb	r3, [r7, #7]

	while(1){
		memset(bl_rx_buffer, 0, 200);
 8000656:	22c8      	movs	r2, #200	; 0xc8
 8000658:	2100      	movs	r1, #0
 800065a:	4831      	ldr	r0, [pc, #196]	; (8000720 <bootloader_uart_read_data+0xd4>)
 800065c:	f005 facc 	bl	8005bf8 <memset>
		//here we will read and decode the commands coming from host
		//first read only one byte from the host, which is the "length" field of the command packet
		HAL_UART_Receive(C_UART, bl_rx_buffer, 1, HAL_MAX_DELAY);
 8000660:	f04f 33ff 	mov.w	r3, #4294967295
 8000664:	2201      	movs	r2, #1
 8000666:	492e      	ldr	r1, [pc, #184]	; (8000720 <bootloader_uart_read_data+0xd4>)
 8000668:	482e      	ldr	r0, [pc, #184]	; (8000724 <bootloader_uart_read_data+0xd8>)
 800066a:	f004 fb12 	bl	8004c92 <HAL_UART_Receive>
		rcv_len = bl_rx_buffer[0];
 800066e:	4b2c      	ldr	r3, [pc, #176]	; (8000720 <bootloader_uart_read_data+0xd4>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Receive(C_UART, &bl_rx_buffer[1], rcv_len, HAL_MAX_DELAY);
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	b29a      	uxth	r2, r3
 8000678:	f04f 33ff 	mov.w	r3, #4294967295
 800067c:	492a      	ldr	r1, [pc, #168]	; (8000728 <bootloader_uart_read_data+0xdc>)
 800067e:	4829      	ldr	r0, [pc, #164]	; (8000724 <bootloader_uart_read_data+0xd8>)
 8000680:	f004 fb07 	bl	8004c92 <HAL_UART_Receive>

		switch(bl_rx_buffer[1]){
 8000684:	4b26      	ldr	r3, [pc, #152]	; (8000720 <bootloader_uart_read_data+0xd4>)
 8000686:	785b      	ldrb	r3, [r3, #1]
 8000688:	3b51      	subs	r3, #81	; 0x51
 800068a:	2b0b      	cmp	r3, #11
 800068c:	d842      	bhi.n	8000714 <bootloader_uart_read_data+0xc8>
 800068e:	a201      	add	r2, pc, #4	; (adr r2, 8000694 <bootloader_uart_read_data+0x48>)
 8000690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000694:	080006c5 	.word	0x080006c5
 8000698:	080006cd 	.word	0x080006cd
 800069c:	080006d5 	.word	0x080006d5
 80006a0:	080006dd 	.word	0x080006dd
 80006a4:	080006e5 	.word	0x080006e5
 80006a8:	080006ed 	.word	0x080006ed
 80006ac:	080006f5 	.word	0x080006f5
 80006b0:	080006fd 	.word	0x080006fd
 80006b4:	0800071d 	.word	0x0800071d
 80006b8:	08000705 	.word	0x08000705
 80006bc:	0800071d 	.word	0x0800071d
 80006c0:	0800070d 	.word	0x0800070d
			case BL_GET_VER:
				bootloader_handle_getver_cmd(bl_rx_buffer);
 80006c4:	4816      	ldr	r0, [pc, #88]	; (8000720 <bootloader_uart_read_data+0xd4>)
 80006c6:	f000 fab3 	bl	8000c30 <bootloader_handle_getver_cmd>
				break;
 80006ca:	e028      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_GET_HELP:
				bootloader_handle_gethelp_cmd(bl_rx_buffer);
 80006cc:	4814      	ldr	r0, [pc, #80]	; (8000720 <bootloader_uart_read_data+0xd4>)
 80006ce:	f000 faf7 	bl	8000cc0 <bootloader_handle_gethelp_cmd>
				break;
 80006d2:	e024      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_GET_CID:
				bootloader_handle_getcid_cmd(bl_rx_buffer);
 80006d4:	4812      	ldr	r0, [pc, #72]	; (8000720 <bootloader_uart_read_data+0xd4>)
 80006d6:	f000 fb2b 	bl	8000d30 <bootloader_handle_getcid_cmd>
				break;
 80006da:	e020      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_GET_RDP_STATUS:
				bootloader_handle_getrdp_cmd(bl_rx_buffer);
 80006dc:	4810      	ldr	r0, [pc, #64]	; (8000720 <bootloader_uart_read_data+0xd4>)
 80006de:	f000 fb73 	bl	8000dc8 <bootloader_handle_getrdp_cmd>
				break;
 80006e2:	e01c      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_GO_TO_ADDR:
				bootloader_handle_go_cmd(bl_rx_buffer);
 80006e4:	480e      	ldr	r0, [pc, #56]	; (8000720 <bootloader_uart_read_data+0xd4>)
 80006e6:	f000 fbbb 	bl	8000e60 <bootloader_handle_go_cmd>
				break;
 80006ea:	e018      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_FLASH_ERASE:
				bootloader_handle_flash_erase_cmd(bl_rx_buffer);
 80006ec:	480c      	ldr	r0, [pc, #48]	; (8000720 <bootloader_uart_read_data+0xd4>)
 80006ee:	f000 fc21 	bl	8000f34 <bootloader_handle_flash_erase_cmd>
				break;
 80006f2:	e014      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_MEM_WRITE:
				bootloader_handle_mem_write_cmd(bl_rx_buffer);
 80006f4:	480a      	ldr	r0, [pc, #40]	; (8000720 <bootloader_uart_read_data+0xd4>)
 80006f6:	f000 fc89 	bl	800100c <bootloader_handle_mem_write_cmd>
				break;
 80006fa:	e010      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_EN_RW_PROTECT:
				bootloader_handle_en_rw_protect(bl_rx_buffer);
 80006fc:	4808      	ldr	r0, [pc, #32]	; (8000720 <bootloader_uart_read_data+0xd4>)
 80006fe:	f000 fcff 	bl	8001100 <bootloader_handle_en_rw_protect>
				break;
 8000702:	e00c      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_MEM_READ:
				//bootloader_handle_mem_read(bl_rx_buffer);
				break;
			case BL_READ_SECTOR_P_STATUS:
				bootloader_handle_read_sector_protection_status(bl_rx_buffer);
 8000704:	4806      	ldr	r0, [pc, #24]	; (8000720 <bootloader_uart_read_data+0xd4>)
 8000706:	f000 fd99 	bl	800123c <bootloader_handle_read_sector_protection_status>
				break;
 800070a:	e008      	b.n	800071e <bootloader_uart_read_data+0xd2>
			case BL_OTP_READ:
				//bootloader_handle_read_otp(bl_rx_buffer);
				break;
			case BL_DIS_R_W_PROTECT:
				bootloader_handle_dis_rw_protect(bl_rx_buffer);
 800070c:	4804      	ldr	r0, [pc, #16]	; (8000720 <bootloader_uart_read_data+0xd4>)
 800070e:	f000 fd49 	bl	80011a4 <bootloader_handle_dis_rw_protect>
				break;
 8000712:	e004      	b.n	800071e <bootloader_uart_read_data+0xd2>
			default:
				printmsg("BL_DEBUG_MSG:Invalid command code received from host \n");
 8000714:	4805      	ldr	r0, [pc, #20]	; (800072c <bootloader_uart_read_data+0xe0>)
 8000716:	f000 fa65 	bl	8000be4 <printmsg>
				break;
 800071a:	e000      	b.n	800071e <bootloader_uart_read_data+0xd2>
				break;
 800071c:	bf00      	nop
		memset(bl_rx_buffer, 0, 200);
 800071e:	e79a      	b.n	8000656 <bootloader_uart_read_data+0xa>
 8000720:	20000610 	.word	0x20000610
 8000724:	200000a0 	.word	0x200000a0
 8000728:	20000611 	.word	0x20000611
 800072c:	080064a0 	.word	0x080064a0

08000730 <bootloader_jump_to_user_app>:

/* Code to jump to user application
 * Here we are assuming FLASH_SECTOR2_BASE_ADDRESS
 * is where the user application is stored
 */
void bootloader_jump_to_user_app(void){
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0

	//just a function pointer to hold the address of the reset handler of the user app.
	void (*app_reset_handler)(void);

	printmsg("BL_DEBUG_MSG:bootloader_jump_to_user_app\n");
 8000736:	480f      	ldr	r0, [pc, #60]	; (8000774 <bootloader_jump_to_user_app+0x44>)
 8000738:	f000 fa54 	bl	8000be4 <printmsg>

	// 1. configure the MSP by reading the value from the base address of the sector 1
	uint32_t msp_value = *(volatile uint32_t *)FLASH_SECTOR1_BASE_ADDRESS;
 800073c:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <bootloader_jump_to_user_app+0x48>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	60fb      	str	r3, [r7, #12]
	printmsg("BL_DEBUG_MSG:MSP value : %#x\n", msp_value);
 8000742:	68f9      	ldr	r1, [r7, #12]
 8000744:	480d      	ldr	r0, [pc, #52]	; (800077c <bootloader_jump_to_user_app+0x4c>)
 8000746:	f000 fa4d 	bl	8000be4 <printmsg>
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	f383 8808 	msr	MSP, r3
	//SCB->VTOR = FLASH_SECTOR1_BASE_ADDRESS;

	/* 2. Now fetch the reset handler address of the user application
	 * from the location FLASH_SECTOR2_BASE_ADDRESS+4
	 */
	uint32_t resethandler_address = *(volatile uint32_t*)(FLASH_SECTOR1_BASE_ADDRESS + 4);
 8000754:	4b0a      	ldr	r3, [pc, #40]	; (8000780 <bootloader_jump_to_user_app+0x50>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	60bb      	str	r3, [r7, #8]

	app_reset_handler = (void*) resethandler_address;
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	607b      	str	r3, [r7, #4]

	printmsg("BL_DEBUG_MSG: app reset handler addr : %#x\n", app_reset_handler);
 800075e:	6879      	ldr	r1, [r7, #4]
 8000760:	4808      	ldr	r0, [pc, #32]	; (8000784 <bootloader_jump_to_user_app+0x54>)
 8000762:	f000 fa3f 	bl	8000be4 <printmsg>

	//3. jump to reset handler of the user application
	app_reset_handler();
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4798      	blx	r3
}
 800076a:	bf00      	nop
 800076c:	3710      	adds	r7, #16
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	080064d8 	.word	0x080064d8
 8000778:	08008000 	.word	0x08008000
 800077c:	08006504 	.word	0x08006504
 8000780:	08008004 	.word	0x08008004
 8000784:	08006524 	.word	0x08006524

08000788 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void){
 8000788:	b580      	push	{r7, lr}
 800078a:	b0b8      	sub	sp, #224	; 0xe0
 800078c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000792:	2234      	movs	r2, #52	; 0x34
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f005 fa2e 	bl	8005bf8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]
 80007aa:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007ac:	f107 0308 	add.w	r3, r7, #8
 80007b0:	2290      	movs	r2, #144	; 0x90
 80007b2:	2100      	movs	r1, #0
 80007b4:	4618      	mov	r0, r3
 80007b6:	f005 fa1f 	bl	8005bf8 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80007ba:	f003 f85f 	bl	800387c <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80007be:	4b3b      	ldr	r3, [pc, #236]	; (80008ac <SystemClock_Config+0x124>)
 80007c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c2:	4a3a      	ldr	r2, [pc, #232]	; (80008ac <SystemClock_Config+0x124>)
 80007c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c8:	6413      	str	r3, [r2, #64]	; 0x40
 80007ca:	4b38      	ldr	r3, [pc, #224]	; (80008ac <SystemClock_Config+0x124>)
 80007cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007d6:	4b36      	ldr	r3, [pc, #216]	; (80008b0 <SystemClock_Config+0x128>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007de:	4a34      	ldr	r2, [pc, #208]	; (80008b0 <SystemClock_Config+0x128>)
 80007e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007e4:	6013      	str	r3, [r2, #0]
 80007e6:	4b32      	ldr	r3, [pc, #200]	; (80008b0 <SystemClock_Config+0x128>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ee:	603b      	str	r3, [r7, #0]
 80007f0:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007f2:	2301      	movs	r3, #1
 80007f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007f8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80007fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000800:	2302      	movs	r3, #2
 8000802:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000806:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800080a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 4;
 800080e:	2304      	movs	r3, #4
 8000810:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 96;
 8000814:	2360      	movs	r3, #96	; 0x60
 8000816:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800081a:	2302      	movs	r3, #2
 800081c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000820:	2304      	movs	r3, #4
 8000822:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 8000826:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800082a:	4618      	mov	r0, r3
 800082c:	f003 f886 	bl	800393c <HAL_RCC_OscConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0xb2>
		Error_Handler();
 8000836:	f000 f9cd 	bl	8000bd4 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if(HAL_PWREx_EnableOverDrive() != HAL_OK){
 800083a:	f003 f82f 	bl	800389c <HAL_PWREx_EnableOverDrive>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <SystemClock_Config+0xc0>
		Error_Handler();
 8000844:	f000 f9c6 	bl	8000bd4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000848:	230f      	movs	r3, #15
 800084a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
								| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084e:	2302      	movs	r3, #2
 8000850:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800085a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800085e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000862:	2300      	movs	r3, #0
 8000864:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK){
 8000868:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800086c:	2103      	movs	r1, #3
 800086e:	4618      	mov	r0, r3
 8000870:	f003 fb12 	bl	8003e98 <HAL_RCC_ClockConfig>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <SystemClock_Config+0xf6>
		Error_Handler();
 800087a:	f000 f9ab 	bl	8000bd4 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3
 800087e:	4b0d      	ldr	r3, [pc, #52]	; (80008b4 <SystemClock_Config+0x12c>)
 8000880:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_USART6 | RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000882:	2300      	movs	r3, #0
 8000884:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000886:	2300      	movs	r3, #0
 8000888:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800088a:	2300      	movs	r3, #0
 800088c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000890:	f107 0308 	add.w	r3, r7, #8
 8000894:	4618      	mov	r0, r3
 8000896:	f003 fcf7 	bl	8004288 <HAL_RCCEx_PeriphCLKConfig>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <SystemClock_Config+0x11c>
		Error_Handler();
 80008a0:	f000 f998 	bl	8000bd4 <Error_Handler>
	}
}
 80008a4:	bf00      	nop
 80008a6:	37e0      	adds	r7, #224	; 0xe0
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	40023800 	.word	0x40023800
 80008b0:	40007000 	.word	0x40007000
 80008b4:	00200900 	.word	0x00200900

080008b8 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0

	hcrc.Instance = CRC;
 80008bc:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <MX_CRC_Init+0x3c>)
 80008be:	4a0e      	ldr	r2, [pc, #56]	; (80008f8 <MX_CRC_Init+0x40>)
 80008c0:	601a      	str	r2, [r3, #0]
	hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80008c2:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <MX_CRC_Init+0x3c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	711a      	strb	r2, [r3, #4]
	hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80008c8:	4b0a      	ldr	r3, [pc, #40]	; (80008f4 <MX_CRC_Init+0x3c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	715a      	strb	r2, [r3, #5]
	hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <MX_CRC_Init+0x3c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	615a      	str	r2, [r3, #20]
	hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80008d4:	4b07      	ldr	r3, [pc, #28]	; (80008f4 <MX_CRC_Init+0x3c>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 80008da:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <MX_CRC_Init+0x3c>)
 80008dc:	2203      	movs	r2, #3
 80008de:	621a      	str	r2, [r3, #32]
	if (HAL_CRC_Init(&hcrc) != HAL_OK){
 80008e0:	4804      	ldr	r0, [pc, #16]	; (80008f4 <MX_CRC_Init+0x3c>)
 80008e2:	f001 fad5 	bl	8001e90 <HAL_CRC_Init>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_CRC_Init+0x38>
		Error_Handler();
 80008ec:	f000 f972 	bl	8000bd4 <Error_Handler>
	}
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20000524 	.word	0x20000524
 80008f8:	40023000 	.word	0x40023000

080008fc <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0

	heth.Instance = ETH;
 8000900:	4b1c      	ldr	r3, [pc, #112]	; (8000974 <MX_ETH_Init+0x78>)
 8000902:	4a1d      	ldr	r2, [pc, #116]	; (8000978 <MX_ETH_Init+0x7c>)
 8000904:	601a      	str	r2, [r3, #0]
	heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8000906:	4b1b      	ldr	r3, [pc, #108]	; (8000974 <MX_ETH_Init+0x78>)
 8000908:	2201      	movs	r2, #1
 800090a:	605a      	str	r2, [r3, #4]
	heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800090c:	4b19      	ldr	r3, [pc, #100]	; (8000974 <MX_ETH_Init+0x78>)
 800090e:	2200      	movs	r2, #0
 8000910:	821a      	strh	r2, [r3, #16]
	heth.Init.MACAddr[0] = 0x00;
 8000912:	4b18      	ldr	r3, [pc, #96]	; (8000974 <MX_ETH_Init+0x78>)
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[1] = 0x80;
 800091a:	4b16      	ldr	r3, [pc, #88]	; (8000974 <MX_ETH_Init+0x78>)
 800091c:	695b      	ldr	r3, [r3, #20]
 800091e:	3301      	adds	r3, #1
 8000920:	2280      	movs	r2, #128	; 0x80
 8000922:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[2] = 0xE1;
 8000924:	4b13      	ldr	r3, [pc, #76]	; (8000974 <MX_ETH_Init+0x78>)
 8000926:	695b      	ldr	r3, [r3, #20]
 8000928:	3302      	adds	r3, #2
 800092a:	22e1      	movs	r2, #225	; 0xe1
 800092c:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[3] = 0x00;
 800092e:	4b11      	ldr	r3, [pc, #68]	; (8000974 <MX_ETH_Init+0x78>)
 8000930:	695b      	ldr	r3, [r3, #20]
 8000932:	3303      	adds	r3, #3
 8000934:	2200      	movs	r2, #0
 8000936:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[4] = 0x00;
 8000938:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <MX_ETH_Init+0x78>)
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	3304      	adds	r3, #4
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[5] = 0x00;
 8000942:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <MX_ETH_Init+0x78>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	3305      	adds	r3, #5
 8000948:	2200      	movs	r2, #0
 800094a:	701a      	strb	r2, [r3, #0]
	heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800094c:	4b09      	ldr	r3, [pc, #36]	; (8000974 <MX_ETH_Init+0x78>)
 800094e:	2200      	movs	r2, #0
 8000950:	619a      	str	r2, [r3, #24]
	heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8000952:	4b08      	ldr	r3, [pc, #32]	; (8000974 <MX_ETH_Init+0x78>)
 8000954:	2200      	movs	r2, #0
 8000956:	61da      	str	r2, [r3, #28]
	heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8000958:	4b06      	ldr	r3, [pc, #24]	; (8000974 <MX_ETH_Init+0x78>)
 800095a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800095e:	621a      	str	r2, [r3, #32]

	if(HAL_ETH_Init(&heth) != HAL_OK){
 8000960:	4804      	ldr	r0, [pc, #16]	; (8000974 <MX_ETH_Init+0x78>)
 8000962:	f001 fc89 	bl	8002278 <HAL_ETH_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_ETH_Init+0x74>
		Error_Handler();
 800096c:	f000 f932 	bl	8000bd4 <Error_Handler>
	}
}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	200005c8 	.word	0x200005c8
 8000978:	40028000 	.word	0x40028000

0800097c <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void){
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0

	huart3.Instance = USART3;
 8000980:	4b14      	ldr	r3, [pc, #80]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 8000982:	4a15      	ldr	r2, [pc, #84]	; (80009d8 <MX_USART3_UART_Init+0x5c>)
 8000984:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000986:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 8000988:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800098c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800098e:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000994:	4b0f      	ldr	r3, [pc, #60]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 8000996:	2200      	movs	r2, #0
 8000998:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800099a:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 800099c:	2200      	movs	r2, #0
 800099e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 80009a2:	220c      	movs	r2, #12
 80009a4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009a6:	4b0b      	ldr	r3, [pc, #44]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009ac:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009b2:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009b8:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	625a      	str	r2, [r3, #36]	; 0x24
	if(HAL_UART_Init(&huart3) != HAL_OK){
 80009be:	4805      	ldr	r0, [pc, #20]	; (80009d4 <MX_USART3_UART_Init+0x58>)
 80009c0:	f004 f888 	bl	8004ad4 <HAL_UART_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_USART3_UART_Init+0x52>
		Error_Handler();
 80009ca:	f000 f903 	bl	8000bd4 <Error_Handler>
	}
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	200000a0 	.word	0x200000a0
 80009d8:	40004800 	.word	0x40004800

080009dc <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void){
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0

	huart6.Instance = USART6;
 80009e0:	4b14      	ldr	r3, [pc, #80]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 80009e2:	4a15      	ldr	r2, [pc, #84]	; (8000a38 <MX_USART6_UART_Init+0x5c>)
 80009e4:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 80009e6:	4b13      	ldr	r3, [pc, #76]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 80009e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009ec:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80009ee:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 80009fa:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8000a00:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 8000a02:	220c      	movs	r2, #12
 8000a04:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a0c:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	61da      	str	r2, [r3, #28]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a12:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	621a      	str	r2, [r3, #32]
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart6) != HAL_OK){
 8000a1e:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_USART6_UART_Init+0x58>)
 8000a20:	f004 f858 	bl	8004ad4 <HAL_UART_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_USART6_UART_Init+0x52>
		Error_Handler();
 8000a2a:	f000 f8d3 	bl	8000bd4 <Error_Handler>
	}
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000548 	.word	0x20000548
 8000a38:	40011400 	.word	0x40011400

08000a3c <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void){
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0

	hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000a40:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a42:	2206      	movs	r2, #6
 8000a44:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a46:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a48:	2202      	movs	r2, #2
 8000a4a:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a52:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a54:	2202      	movs	r2, #2
 8000a56:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a5e:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a64:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a6a:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000a76:	4805      	ldr	r0, [pc, #20]	; (8000a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a78:	f002 fdb7 	bl	80035ea <HAL_PCD_Init>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_USB_OTG_FS_PCD_Init+0x4a>
		Error_Handler();
 8000a82:	f000 f8a7 	bl	8000bd4 <Error_Handler>
	}
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000120 	.word	0x20000120

08000a90 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void){
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08c      	sub	sp, #48	; 0x30
 8000a94:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000a96:	f107 031c 	add.w	r3, r7, #28
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	4b46      	ldr	r3, [pc, #280]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aaa:	4a45      	ldr	r2, [pc, #276]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000aac:	f043 0304 	orr.w	r3, r3, #4
 8000ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab2:	4b43      	ldr	r3, [pc, #268]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	f003 0304 	and.w	r3, r3, #4
 8000aba:	61bb      	str	r3, [r7, #24]
 8000abc:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000abe:	4b40      	ldr	r3, [pc, #256]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	4a3f      	ldr	r2, [pc, #252]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aca:	4b3d      	ldr	r3, [pc, #244]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	4b3a      	ldr	r3, [pc, #232]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a39      	ldr	r2, [pc, #228]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b37      	ldr	r3, [pc, #220]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000aee:	4b34      	ldr	r3, [pc, #208]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	4a33      	ldr	r2, [pc, #204]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000af4:	f043 0302 	orr.w	r3, r3, #2
 8000af8:	6313      	str	r3, [r2, #48]	; 0x30
 8000afa:	4b31      	ldr	r3, [pc, #196]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afe:	f003 0302 	and.w	r3, r3, #2
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000b06:	4b2e      	ldr	r3, [pc, #184]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	4a2d      	ldr	r2, [pc, #180]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000b0c:	f043 0308 	orr.w	r3, r3, #8
 8000b10:	6313      	str	r3, [r2, #48]	; 0x30
 8000b12:	4b2b      	ldr	r3, [pc, #172]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	f003 0308 	and.w	r3, r3, #8
 8000b1a:	60bb      	str	r3, [r7, #8]
 8000b1c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000b1e:	4b28      	ldr	r3, [pc, #160]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	4a27      	ldr	r2, [pc, #156]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000b24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b28:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2a:	4b25      	ldr	r3, [pc, #148]	; (8000bc0 <MX_GPIO_Init+0x130>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b32:	607b      	str	r3, [r7, #4]
 8000b34:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000b36:	2200      	movs	r2, #0
 8000b38:	f244 0181 	movw	r1, #16513	; 0x4081
 8000b3c:	4821      	ldr	r0, [pc, #132]	; (8000bc4 <MX_GPIO_Init+0x134>)
 8000b3e:	f002 fd3b 	bl	80035b8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2140      	movs	r1, #64	; 0x40
 8000b46:	4820      	ldr	r0, [pc, #128]	; (8000bc8 <MX_GPIO_Init+0x138>)
 8000b48:	f002 fd36 	bl	80035b8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b50:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b52:	4b1e      	ldr	r3, [pc, #120]	; (8000bcc <MX_GPIO_Init+0x13c>)
 8000b54:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b5a:	f107 031c 	add.w	r3, r7, #28
 8000b5e:	4619      	mov	r1, r3
 8000b60:	481b      	ldr	r0, [pc, #108]	; (8000bd0 <MX_GPIO_Init+0x140>)
 8000b62:	f002 fb67 	bl	8003234 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8000b66:	f244 0381 	movw	r3, #16513	; 0x4081
 8000b6a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b78:	f107 031c 	add.w	r3, r7, #28
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4811      	ldr	r0, [pc, #68]	; (8000bc4 <MX_GPIO_Init+0x134>)
 8000b80:	f002 fb58 	bl	8003234 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b84:	2340      	movs	r3, #64	; 0x40
 8000b86:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b94:	f107 031c 	add.w	r3, r7, #28
 8000b98:	4619      	mov	r1, r3
 8000b9a:	480b      	ldr	r0, [pc, #44]	; (8000bc8 <MX_GPIO_Init+0x138>)
 8000b9c:	f002 fb4a 	bl	8003234 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ba0:	2380      	movs	r3, #128	; 0x80
 8000ba2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bac:	f107 031c 	add.w	r3, r7, #28
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4805      	ldr	r0, [pc, #20]	; (8000bc8 <MX_GPIO_Init+0x138>)
 8000bb4:	f002 fb3e 	bl	8003234 <HAL_GPIO_Init>

}
 8000bb8:	bf00      	nop
 8000bba:	3730      	adds	r7, #48	; 0x30
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40020400 	.word	0x40020400
 8000bc8:	40021800 	.word	0x40021800
 8000bcc:	10110000 	.word	0x10110000
 8000bd0:	40020800 	.word	0x40020800

08000bd4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void){
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
	...

08000be4 <printmsg>:

/*Prints formatted string to console over UART */
void printmsg(char *format, ...){
 8000be4:	b40f      	push	{r0, r1, r2, r3}
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b096      	sub	sp, #88	; 0x58
 8000bea:	af00      	add	r7, sp, #0

#ifdef BL_DEBUG_MSG_EN
	char str[80];
	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 8000bec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000bf0:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f005 f81a 	bl	8005c34 <vsiprintf>
	HAL_UART_Transmit(D_UART, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8000c00:	f107 0308 	add.w	r3, r7, #8
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff fb1b 	bl	8000240 <strlen>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	b29a      	uxth	r2, r3
 8000c0e:	f107 0108 	add.w	r1, r7, #8
 8000c12:	f04f 33ff 	mov.w	r3, #4294967295
 8000c16:	4805      	ldr	r0, [pc, #20]	; (8000c2c <printmsg+0x48>)
 8000c18:	f003 ffaa 	bl	8004b70 <HAL_UART_Transmit>
	va_end(args);
#endif

}
 8000c1c:	bf00      	nop
 8000c1e:	3758      	adds	r7, #88	; 0x58
 8000c20:	46bd      	mov	sp, r7
 8000c22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c26:	b004      	add	sp, #16
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	20000548 	.word	0x20000548

08000c30 <bootloader_handle_getver_cmd>:

/**************Implementation of Boot-loader Command Handle functions *********/

/*Helper function to handle BL_GET_VER command */
void bootloader_handle_getver_cmd(uint8_t *bl_rx_buffer){
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]

	uint8_t bl_version;

	// 1) verify the checksum
	printmsg("BL_DEBUG_MSG:bootloader_handle_getver_cmd\n");
 8000c38:	481d      	ldr	r0, [pc, #116]	; (8000cb0 <bootloader_handle_getver_cmd+0x80>)
 8000c3a:	f7ff ffd3 	bl	8000be4 <printmsg>

	// Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	3301      	adds	r3, #1
 8000c44:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t *)(bl_rx_buffer+command_packet_len - 4));
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	3b04      	subs	r3, #4
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	3b04      	subs	r3, #4
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4619      	mov	r1, r3
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f000 fb62 	bl	8001324 <bootloader_verify_crc>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d11a      	bne.n	8000c9c <bootloader_handle_getver_cmd+0x6c>

		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000c66:	4813      	ldr	r0, [pc, #76]	; (8000cb4 <bootloader_handle_getver_cmd+0x84>)
 8000c68:	f7ff ffbc 	bl	8000be4 <printmsg>
		// checksum is correct..
		bootloader_send_ack(bl_rx_buffer[0], 1); // send 'ACK'
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2101      	movs	r1, #1
 8000c72:	4618      	mov	r0, r3
 8000c74:	f000 fb2a 	bl	80012cc <bootloader_send_ack>
		bl_version = get_bootloader_version();	 // Obtain reply
 8000c78:	f000 fb9c 	bl	80013b4 <get_bootloader_version>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	73fb      	strb	r3, [r7, #15]
		printmsg("BL_DEBUG_MSG:BL_VER : %d %#x\n", bl_version, bl_version);
 8000c80:	7bfb      	ldrb	r3, [r7, #15]
 8000c82:	4619      	mov	r1, r3
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
 8000c86:	461a      	mov	r2, r3
 8000c88:	480b      	ldr	r0, [pc, #44]	; (8000cb8 <bootloader_handle_getver_cmd+0x88>)
 8000c8a:	f7ff ffab 	bl	8000be4 <printmsg>
		bootloader_uart_write_data(&bl_version, 1); // Send reply
 8000c8e:	f107 030f 	add.w	r3, r7, #15
 8000c92:	2101      	movs	r1, #1
 8000c94:	4618      	mov	r0, r3
 8000c96:	f000 fb79 	bl	800138c <bootloader_uart_write_data>
	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		//checksum is wrong send nack
		bootloader_send_nack();
	}
}
 8000c9a:	e004      	b.n	8000ca6 <bootloader_handle_getver_cmd+0x76>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000c9c:	4807      	ldr	r0, [pc, #28]	; (8000cbc <bootloader_handle_getver_cmd+0x8c>)
 8000c9e:	f7ff ffa1 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 8000ca2:	f000 fb2d 	bl	8001300 <bootloader_send_nack>
}
 8000ca6:	bf00      	nop
 8000ca8:	3718      	adds	r7, #24
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	08006550 	.word	0x08006550
 8000cb4:	0800657c 	.word	0x0800657c
 8000cb8:	080065a0 	.word	0x080065a0
 8000cbc:	080065c0 	.word	0x080065c0

08000cc0 <bootloader_handle_gethelp_cmd>:

/* Helper function to handle BL_GET_HELP command
 * Bootloader sends out All supported Command codes
 */
void bootloader_handle_gethelp_cmd(uint8_t *pBuffer){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 8000cc8:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <bootloader_handle_gethelp_cmd+0x60>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	60fb      	str	r3, [r7, #12]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t *)(bl_rx_buffer + command_packet_len - 4));
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	3b04      	subs	r3, #4
 8000cd4:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <bootloader_handle_gethelp_cmd+0x60>)
 8000cd6:	4413      	add	r3, r2
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	60bb      	str	r3, [r7, #8]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	3b04      	subs	r3, #4
 8000ce0:	68ba      	ldr	r2, [r7, #8]
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	480e      	ldr	r0, [pc, #56]	; (8000d20 <bootloader_handle_gethelp_cmd+0x60>)
 8000ce6:	f000 fb1d 	bl	8001324 <bootloader_verify_crc>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d10d      	bne.n	8000d0c <bootloader_handle_gethelp_cmd+0x4c>

		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000cf0:	480c      	ldr	r0, [pc, #48]	; (8000d24 <bootloader_handle_gethelp_cmd+0x64>)
 8000cf2:	f7ff ff77 	bl	8000be4 <printmsg>
		bootloader_send_ack(pBuffer[0], sizeof(supported_commands)); // send 'ACK'
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2108      	movs	r1, #8
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 fae5 	bl	80012cc <bootloader_send_ack>
		bootloader_uart_write_data(supported_commands, sizeof(supported_commands)); // Send reply
 8000d02:	2108      	movs	r1, #8
 8000d04:	4808      	ldr	r0, [pc, #32]	; (8000d28 <bootloader_handle_gethelp_cmd+0x68>)
 8000d06:	f000 fb41 	bl	800138c <bootloader_uart_write_data>
	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		//checksum is wrong send nack
		bootloader_send_nack();
	}
}
 8000d0a:	e004      	b.n	8000d16 <bootloader_handle_gethelp_cmd+0x56>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000d0c:	4807      	ldr	r0, [pc, #28]	; (8000d2c <bootloader_handle_gethelp_cmd+0x6c>)
 8000d0e:	f7ff ff69 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 8000d12:	f000 faf5 	bl	8001300 <bootloader_send_nack>
}
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000610 	.word	0x20000610
 8000d24:	0800657c 	.word	0x0800657c
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	080065c0 	.word	0x080065c0

08000d30 <bootloader_handle_getcid_cmd>:

/*Helper function to handle BL_GET_CID command */
void bootloader_handle_getcid_cmd(uint8_t *pBuffer){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]

	uint16_t bl_cid_num = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	81fb      	strh	r3, [r7, #14]
	printmsg("BL_DEBUG_MSG:bootloader_handle_getcid_cmd\n");
 8000d3c:	481d      	ldr	r0, [pc, #116]	; (8000db4 <bootloader_handle_getcid_cmd+0x84>)
 8000d3e:	f7ff ff51 	bl	8000be4 <printmsg>

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1;
 8000d42:	4b1d      	ldr	r3, [pc, #116]	; (8000db8 <bootloader_handle_getcid_cmd+0x88>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	3301      	adds	r3, #1
 8000d48:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t*) (bl_rx_buffer + command_packet_len - 4));
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	3b04      	subs	r3, #4
 8000d4e:	4a1a      	ldr	r2, [pc, #104]	; (8000db8 <bootloader_handle_getcid_cmd+0x88>)
 8000d50:	4413      	add	r3, r2
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	3b04      	subs	r3, #4
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4816      	ldr	r0, [pc, #88]	; (8000db8 <bootloader_handle_getcid_cmd+0x88>)
 8000d60:	f000 fae0 	bl	8001324 <bootloader_verify_crc>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d11a      	bne.n	8000da0 <bootloader_handle_getcid_cmd+0x70>
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000d6a:	4814      	ldr	r0, [pc, #80]	; (8000dbc <bootloader_handle_getcid_cmd+0x8c>)
 8000d6c:	f7ff ff3a 	bl	8000be4 <printmsg>
		bootloader_send_ack(pBuffer[0], 2);	// send 'ACK'
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2102      	movs	r1, #2
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 faa8 	bl	80012cc <bootloader_send_ack>
		bl_cid_num = get_mcu_chip_id(); // Obtain reply
 8000d7c:	f000 fb22 	bl	80013c4 <get_mcu_chip_id>
 8000d80:	4603      	mov	r3, r0
 8000d82:	81fb      	strh	r3, [r7, #14]
		printmsg("BL_DEBUG_MSG:MCU id : %d %#x !!\n", bl_cid_num, bl_cid_num);
 8000d84:	89fb      	ldrh	r3, [r7, #14]
 8000d86:	4619      	mov	r1, r3
 8000d88:	89fb      	ldrh	r3, [r7, #14]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	480c      	ldr	r0, [pc, #48]	; (8000dc0 <bootloader_handle_getcid_cmd+0x90>)
 8000d8e:	f7ff ff29 	bl	8000be4 <printmsg>
		bootloader_uart_write_data((uint8_t*) &bl_cid_num, 2); // Send reply
 8000d92:	f107 030e 	add.w	r3, r7, #14
 8000d96:	2102      	movs	r1, #2
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 faf7 	bl	800138c <bootloader_uart_write_data>

	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000d9e:	e004      	b.n	8000daa <bootloader_handle_getcid_cmd+0x7a>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000da0:	4808      	ldr	r0, [pc, #32]	; (8000dc4 <bootloader_handle_getcid_cmd+0x94>)
 8000da2:	f7ff ff1f 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 8000da6:	f000 faab 	bl	8001300 <bootloader_send_nack>
}
 8000daa:	bf00      	nop
 8000dac:	3718      	adds	r7, #24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	080065e0 	.word	0x080065e0
 8000db8:	20000610 	.word	0x20000610
 8000dbc:	0800657c 	.word	0x0800657c
 8000dc0:	0800660c 	.word	0x0800660c
 8000dc4:	080065c0 	.word	0x080065c0

08000dc8 <bootloader_handle_getrdp_cmd>:

/*Helper function to handle BL_GET_RDP_STATUS command */
void bootloader_handle_getrdp_cmd(uint8_t *pBuffer){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]

	uint8_t rdp_level = 0x00;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	73fb      	strb	r3, [r7, #15]
	printmsg("BL_DEBUG_MSG:bootloader_handle_getrdp_cmd\n");
 8000dd4:	481d      	ldr	r0, [pc, #116]	; (8000e4c <bootloader_handle_getrdp_cmd+0x84>)
 8000dd6:	f7ff ff05 	bl	8000be4 <printmsg>

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 8000dda:	4b1d      	ldr	r3, [pc, #116]	; (8000e50 <bootloader_handle_getrdp_cmd+0x88>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	3301      	adds	r3, #1
 8000de0:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t*) (bl_rx_buffer + command_packet_len - 4));
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	3b04      	subs	r3, #4
 8000de6:	4a1a      	ldr	r2, [pc, #104]	; (8000e50 <bootloader_handle_getrdp_cmd+0x88>)
 8000de8:	4413      	add	r3, r2
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	3b04      	subs	r3, #4
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	4619      	mov	r1, r3
 8000df6:	4816      	ldr	r0, [pc, #88]	; (8000e50 <bootloader_handle_getrdp_cmd+0x88>)
 8000df8:	f000 fa94 	bl	8001324 <bootloader_verify_crc>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d11a      	bne.n	8000e38 <bootloader_handle_getrdp_cmd+0x70>
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000e02:	4814      	ldr	r0, [pc, #80]	; (8000e54 <bootloader_handle_getrdp_cmd+0x8c>)
 8000e04:	f7ff feee 	bl	8000be4 <printmsg>
		bootloader_send_ack(pBuffer[0], 1);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 fa5c 	bl	80012cc <bootloader_send_ack>
		rdp_level = get_flash_rdp_level();
 8000e14:	f000 fae8 	bl	80013e8 <get_flash_rdp_level>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	73fb      	strb	r3, [r7, #15]
		printmsg("BL_DEBUG_MSG:RDP level: %d %#x\n", rdp_level, rdp_level);
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
 8000e1e:	4619      	mov	r1, r3
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	461a      	mov	r2, r3
 8000e24:	480c      	ldr	r0, [pc, #48]	; (8000e58 <bootloader_handle_getrdp_cmd+0x90>)
 8000e26:	f7ff fedd 	bl	8000be4 <printmsg>
		bootloader_uart_write_data(&rdp_level, 1);
 8000e2a:	f107 030f 	add.w	r3, r7, #15
 8000e2e:	2101      	movs	r1, #1
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 faab 	bl	800138c <bootloader_uart_write_data>

	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000e36:	e004      	b.n	8000e42 <bootloader_handle_getrdp_cmd+0x7a>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000e38:	4808      	ldr	r0, [pc, #32]	; (8000e5c <bootloader_handle_getrdp_cmd+0x94>)
 8000e3a:	f7ff fed3 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 8000e3e:	f000 fa5f 	bl	8001300 <bootloader_send_nack>
}
 8000e42:	bf00      	nop
 8000e44:	3718      	adds	r7, #24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	08006630 	.word	0x08006630
 8000e50:	20000610 	.word	0x20000610
 8000e54:	0800657c 	.word	0x0800657c
 8000e58:	0800665c 	.word	0x0800665c
 8000e5c:	080065c0 	.word	0x080065c0

08000e60 <bootloader_handle_go_cmd>:

/*Helper function to handle BL_GO_TO_ADDR command */
void bootloader_handle_go_cmd(uint8_t *pBuffer){
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b088      	sub	sp, #32
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

	// If you want to go to the user app, then enter the address of the reset handler
	// Reset handler address = 080089E5; Type 080089E4

	uint32_t go_address = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61fb      	str	r3, [r7, #28]
	uint8_t addr_valid = ADDR_VALID;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	73fb      	strb	r3, [r7, #15]
	uint8_t addr_invalid = ADDR_INVALID;
 8000e70:	2301      	movs	r3, #1
 8000e72:	73bb      	strb	r3, [r7, #14]

	printmsg("BL_DEBUG_MSG:bootloader_handle_go_cmd\n");
 8000e74:	4828      	ldr	r0, [pc, #160]	; (8000f18 <bootloader_handle_go_cmd+0xb8>)
 8000e76:	f7ff feb5 	bl	8000be4 <printmsg>

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1;
 8000e7a:	4b28      	ldr	r3, [pc, #160]	; (8000f1c <bootloader_handle_go_cmd+0xbc>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	61bb      	str	r3, [r7, #24]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4));
 8000e82:	69bb      	ldr	r3, [r7, #24]
 8000e84:	3b04      	subs	r3, #4
 8000e86:	4a25      	ldr	r2, [pc, #148]	; (8000f1c <bootloader_handle_go_cmd+0xbc>)
 8000e88:	4413      	add	r3, r2
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	617b      	str	r3, [r7, #20]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	3b04      	subs	r3, #4
 8000e92:	697a      	ldr	r2, [r7, #20]
 8000e94:	4619      	mov	r1, r3
 8000e96:	4821      	ldr	r0, [pc, #132]	; (8000f1c <bootloader_handle_go_cmd+0xbc>)
 8000e98:	f000 fa44 	bl	8001324 <bootloader_verify_crc>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d131      	bne.n	8000f06 <bootloader_handle_go_cmd+0xa6>
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000ea2:	481f      	ldr	r0, [pc, #124]	; (8000f20 <bootloader_handle_go_cmd+0xc0>)
 8000ea4:	f7ff fe9e 	bl	8000be4 <printmsg>

		bootloader_send_ack(pBuffer[0], 1);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2101      	movs	r1, #1
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 fa0c 	bl	80012cc <bootloader_send_ack>

		//extract the go address
		go_address = *((uint32_t*) &pBuffer[2]);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000eba:	61fb      	str	r3, [r7, #28]
		printmsg("BL_DEBUG_MSG:GO addr: %#x\n", go_address);
 8000ebc:	69f9      	ldr	r1, [r7, #28]
 8000ebe:	4819      	ldr	r0, [pc, #100]	; (8000f24 <bootloader_handle_go_cmd+0xc4>)
 8000ec0:	f7ff fe90 	bl	8000be4 <printmsg>

		if(verify_address(go_address) == ADDR_VALID){
 8000ec4:	69f8      	ldr	r0, [r7, #28]
 8000ec6:	f000 faa3 	bl	8001410 <verify_address>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d110      	bne.n	8000ef2 <bootloader_handle_go_cmd+0x92>
			//tell host that address is fine
			bootloader_uart_write_data(&addr_valid, 1);
 8000ed0:	f107 030f 	add.w	r3, r7, #15
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 fa58 	bl	800138c <bootloader_uart_write_data>
			 host must ensure that valid code is present over there
			 Its not the duty of bootloader. so just trust and jump */

			/* Not doing the below line will result in hardfault exception for ARM cortex M */
			//watch : https://www.youtube.com/watch?v=VX_12SjnNhY
			go_address += 1; //make T bit =1
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	61fb      	str	r3, [r7, #28]

			void (*lets_jump)(void) = (void *)go_address;
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	613b      	str	r3, [r7, #16]

			printmsg("BL_DEBUG_MSG: jumping to go address! \n");
 8000ee6:	4810      	ldr	r0, [pc, #64]	; (8000f28 <bootloader_handle_go_cmd+0xc8>)
 8000ee8:	f7ff fe7c 	bl	8000be4 <printmsg>

			lets_jump();
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	4798      	blx	r3

	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000ef0:	e00e      	b.n	8000f10 <bootloader_handle_go_cmd+0xb0>
			printmsg("BL_DEBUG_MSG:GO addr invalid ! \n");
 8000ef2:	480e      	ldr	r0, [pc, #56]	; (8000f2c <bootloader_handle_go_cmd+0xcc>)
 8000ef4:	f7ff fe76 	bl	8000be4 <printmsg>
			bootloader_uart_write_data(&addr_invalid, 1);
 8000ef8:	f107 030e 	add.w	r3, r7, #14
 8000efc:	2101      	movs	r1, #1
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 fa44 	bl	800138c <bootloader_uart_write_data>
}
 8000f04:	e004      	b.n	8000f10 <bootloader_handle_go_cmd+0xb0>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000f06:	480a      	ldr	r0, [pc, #40]	; (8000f30 <bootloader_handle_go_cmd+0xd0>)
 8000f08:	f7ff fe6c 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 8000f0c:	f000 f9f8 	bl	8001300 <bootloader_send_nack>
}
 8000f10:	bf00      	nop
 8000f12:	3720      	adds	r7, #32
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	0800667c 	.word	0x0800667c
 8000f1c:	20000610 	.word	0x20000610
 8000f20:	0800657c 	.word	0x0800657c
 8000f24:	080066a4 	.word	0x080066a4
 8000f28:	080066c0 	.word	0x080066c0
 8000f2c:	080066e8 	.word	0x080066e8
 8000f30:	080065c0 	.word	0x080065c0

08000f34 <bootloader_handle_flash_erase_cmd>:

/*Helper function to handle BL_FLASH_ERASE command */
void bootloader_handle_flash_erase_cmd(uint8_t *pBuffer){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]

	uint8_t erase_status = 0x00;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	73fb      	strb	r3, [r7, #15]
	printmsg("BL_DEBUG_MSG:bootloader_handle_flash_erase_cmd\n");
 8000f40:	482b      	ldr	r0, [pc, #172]	; (8000ff0 <bootloader_handle_flash_erase_cmd+0xbc>)
 8000f42:	f7ff fe4f 	bl	8000be4 <printmsg>

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1;
 8000f46:	4b2b      	ldr	r3, [pc, #172]	; (8000ff4 <bootloader_handle_flash_erase_cmd+0xc0>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4));
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	3b04      	subs	r3, #4
 8000f52:	4a28      	ldr	r2, [pc, #160]	; (8000ff4 <bootloader_handle_flash_erase_cmd+0xc0>)
 8000f54:	4413      	add	r3, r2
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	3b04      	subs	r3, #4
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	4619      	mov	r1, r3
 8000f62:	4824      	ldr	r0, [pc, #144]	; (8000ff4 <bootloader_handle_flash_erase_cmd+0xc0>)
 8000f64:	f000 f9de 	bl	8001324 <bootloader_verify_crc>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d137      	bne.n	8000fde <bootloader_handle_flash_erase_cmd+0xaa>
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000f6e:	4822      	ldr	r0, [pc, #136]	; (8000ff8 <bootloader_handle_flash_erase_cmd+0xc4>)
 8000f70:	f7ff fe38 	bl	8000be4 <printmsg>
		bootloader_send_ack(pBuffer[0], 1);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2101      	movs	r1, #1
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 f9a6 	bl	80012cc <bootloader_send_ack>
		printmsg("BL_DEBUG_MSG:initial_sector : %d  no_ofsectors: %d\n", pBuffer[2], pBuffer[3]);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3302      	adds	r3, #2
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	4619      	mov	r1, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3303      	adds	r3, #3
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	481a      	ldr	r0, [pc, #104]	; (8000ffc <bootloader_handle_flash_erase_cmd+0xc8>)
 8000f92:	f7ff fe27 	bl	8000be4 <printmsg>

		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1); // Turn on the LED RED
 8000f96:	2201      	movs	r2, #1
 8000f98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f9c:	4818      	ldr	r0, [pc, #96]	; (8001000 <bootloader_handle_flash_erase_cmd+0xcc>)
 8000f9e:	f002 fb0b 	bl	80035b8 <HAL_GPIO_WritePin>
		erase_status = execute_flash_erase(pBuffer[2], pBuffer[3]);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3302      	adds	r3, #2
 8000fa6:	781a      	ldrb	r2, [r3, #0]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3303      	adds	r3, #3
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4610      	mov	r0, r2
 8000fb2:	f000 fa6d 	bl	8001490 <execute_flash_erase>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0); // Turn off the LED RED
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fc0:	480f      	ldr	r0, [pc, #60]	; (8001000 <bootloader_handle_flash_erase_cmd+0xcc>)
 8000fc2:	f002 faf9 	bl	80035b8 <HAL_GPIO_WritePin>

		printmsg("BL_DEBUG_MSG: flash erase status: %#x\n", erase_status);
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	480e      	ldr	r0, [pc, #56]	; (8001004 <bootloader_handle_flash_erase_cmd+0xd0>)
 8000fcc:	f7ff fe0a 	bl	8000be4 <printmsg>

		bootloader_uart_write_data(&erase_status, 1);
 8000fd0:	f107 030f 	add.w	r3, r7, #15
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 f9d8 	bl	800138c <bootloader_uart_write_data>

	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000fdc:	e004      	b.n	8000fe8 <bootloader_handle_flash_erase_cmd+0xb4>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000fde:	480a      	ldr	r0, [pc, #40]	; (8001008 <bootloader_handle_flash_erase_cmd+0xd4>)
 8000fe0:	f7ff fe00 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 8000fe4:	f000 f98c 	bl	8001300 <bootloader_send_nack>
}
 8000fe8:	bf00      	nop
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	0800670c 	.word	0x0800670c
 8000ff4:	20000610 	.word	0x20000610
 8000ff8:	0800657c 	.word	0x0800657c
 8000ffc:	0800673c 	.word	0x0800673c
 8001000:	40020400 	.word	0x40020400
 8001004:	08006770 	.word	0x08006770
 8001008:	080065c0 	.word	0x080065c0

0800100c <bootloader_handle_mem_write_cmd>:

/*Helper function to handle BL_MEM_WRITE command */
void bootloader_handle_mem_write_cmd(uint8_t *pBuffer){
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

	//uint8_t addr_valid = ADDR_VALID;
	uint8_t write_status = 0x00;
 8001014:	2300      	movs	r3, #0
 8001016:	73fb      	strb	r3, [r7, #15]
	//uint8_t chksum = 0, len = 0;
	//len = pBuffer[0];
	uint8_t payload_len = pBuffer[6];
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	799b      	ldrb	r3, [r3, #6]
 800101c:	77fb      	strb	r3, [r7, #31]

	uint32_t mem_address = *((uint32_t*) (&pBuffer[2]));
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8001024:	61bb      	str	r3, [r7, #24]

	//chksum = pBuffer[len];

	printmsg("BL_DEBUG_MSG:bootloader_handle_mem_write_cmd\n");
 8001026:	482e      	ldr	r0, [pc, #184]	; (80010e0 <bootloader_handle_mem_write_cmd+0xd4>)
 8001028:	f7ff fddc 	bl	8000be4 <printmsg>

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1;
 800102c:	4b2d      	ldr	r3, [pc, #180]	; (80010e4 <bootloader_handle_mem_write_cmd+0xd8>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	3301      	adds	r3, #1
 8001032:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t*) (bl_rx_buffer + command_packet_len - 4));
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	3b04      	subs	r3, #4
 8001038:	4a2a      	ldr	r2, [pc, #168]	; (80010e4 <bootloader_handle_mem_write_cmd+0xd8>)
 800103a:	4413      	add	r3, r2
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	3b04      	subs	r3, #4
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4619      	mov	r1, r3
 8001048:	4826      	ldr	r0, [pc, #152]	; (80010e4 <bootloader_handle_mem_write_cmd+0xd8>)
 800104a:	f000 f96b 	bl	8001324 <bootloader_verify_crc>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d13b      	bne.n	80010cc <bootloader_handle_mem_write_cmd+0xc0>
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8001054:	4824      	ldr	r0, [pc, #144]	; (80010e8 <bootloader_handle_mem_write_cmd+0xdc>)
 8001056:	f7ff fdc5 	bl	8000be4 <printmsg>

		bootloader_send_ack(pBuffer[0], 1);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2101      	movs	r1, #1
 8001060:	4618      	mov	r0, r3
 8001062:	f000 f933 	bl	80012cc <bootloader_send_ack>

		printmsg("BL_DEBUG_MSG: mem write address : %#x\n", mem_address);
 8001066:	69b9      	ldr	r1, [r7, #24]
 8001068:	4820      	ldr	r0, [pc, #128]	; (80010ec <bootloader_handle_mem_write_cmd+0xe0>)
 800106a:	f7ff fdbb 	bl	8000be4 <printmsg>

		if(verify_address(mem_address) == ADDR_VALID){
 800106e:	69b8      	ldr	r0, [r7, #24]
 8001070:	f000 f9ce 	bl	8001410 <verify_address>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d11c      	bne.n	80010b4 <bootloader_handle_mem_write_cmd+0xa8>

			printmsg("BL_DEBUG_MSG: valid mem write address\n");
 800107a:	481d      	ldr	r0, [pc, #116]	; (80010f0 <bootloader_handle_mem_write_cmd+0xe4>)
 800107c:	f7ff fdb2 	bl	8000be4 <printmsg>

			//glow the led to indicate bootloader is currently writing to memory
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8001080:	2201      	movs	r2, #1
 8001082:	2180      	movs	r1, #128	; 0x80
 8001084:	481b      	ldr	r0, [pc, #108]	; (80010f4 <bootloader_handle_mem_write_cmd+0xe8>)
 8001086:	f002 fa97 	bl	80035b8 <HAL_GPIO_WritePin>

			// Execute mem write
			// Each time our bootloader memory write command carries 255 bytes.
			// user_app.bin has 11.788 bytes - 11788/255 = 47x of execution of this function
			// In each packet it transfers 255 bytes from the user_app.bin
			write_status = execute_mem_write(&pBuffer[7], mem_address, payload_len);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3307      	adds	r3, #7
 800108e:	7ffa      	ldrb	r2, [r7, #31]
 8001090:	69b9      	ldr	r1, [r7, #24]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 fa50 	bl	8001538 <execute_mem_write>
 8001098:	4603      	mov	r3, r0
 800109a:	73fb      	strb	r3, [r7, #15]

			//turn off the led to indicate memory write is over
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800109c:	2200      	movs	r2, #0
 800109e:	2180      	movs	r1, #128	; 0x80
 80010a0:	4814      	ldr	r0, [pc, #80]	; (80010f4 <bootloader_handle_mem_write_cmd+0xe8>)
 80010a2:	f002 fa89 	bl	80035b8 <HAL_GPIO_WritePin>

			//inform host about the status
			bootloader_uart_write_data(&write_status, 1);
 80010a6:	f107 030f 	add.w	r3, r7, #15
 80010aa:	2101      	movs	r1, #1
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 f96d 	bl	800138c <bootloader_uart_write_data>
	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}

}
 80010b2:	e010      	b.n	80010d6 <bootloader_handle_mem_write_cmd+0xca>
			printmsg("BL_DEBUG_MSG: invalid mem write address\n");
 80010b4:	4810      	ldr	r0, [pc, #64]	; (80010f8 <bootloader_handle_mem_write_cmd+0xec>)
 80010b6:	f7ff fd95 	bl	8000be4 <printmsg>
			write_status = ADDR_INVALID;
 80010ba:	2301      	movs	r3, #1
 80010bc:	73fb      	strb	r3, [r7, #15]
			bootloader_uart_write_data(&write_status, 1);
 80010be:	f107 030f 	add.w	r3, r7, #15
 80010c2:	2101      	movs	r1, #1
 80010c4:	4618      	mov	r0, r3
 80010c6:	f000 f961 	bl	800138c <bootloader_uart_write_data>
}
 80010ca:	e004      	b.n	80010d6 <bootloader_handle_mem_write_cmd+0xca>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 80010cc:	480b      	ldr	r0, [pc, #44]	; (80010fc <bootloader_handle_mem_write_cmd+0xf0>)
 80010ce:	f7ff fd89 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 80010d2:	f000 f915 	bl	8001300 <bootloader_send_nack>
}
 80010d6:	bf00      	nop
 80010d8:	3720      	adds	r7, #32
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	08006798 	.word	0x08006798
 80010e4:	20000610 	.word	0x20000610
 80010e8:	0800657c 	.word	0x0800657c
 80010ec:	080067c8 	.word	0x080067c8
 80010f0:	080067f0 	.word	0x080067f0
 80010f4:	40020400 	.word	0x40020400
 80010f8:	08006818 	.word	0x08006818
 80010fc:	080065c0 	.word	0x080065c0

08001100 <bootloader_handle_en_rw_protect>:

/*Helper function to handle BL_EN_RW_PROTECT  command */
void bootloader_handle_en_rw_protect(uint8_t *pBuffer){
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

	uint8_t status = 0x00;
 8001108:	2300      	movs	r3, #0
 800110a:	73fb      	strb	r3, [r7, #15]
	printmsg("BL_DEBUG_MSG:bootloader_handle_endis_rw_protect\n");
 800110c:	4820      	ldr	r0, [pc, #128]	; (8001190 <bootloader_handle_en_rw_protect+0x90>)
 800110e:	f7ff fd69 	bl	8000be4 <printmsg>

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1;
 8001112:	4b20      	ldr	r3, [pc, #128]	; (8001194 <bootloader_handle_en_rw_protect+0x94>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	3301      	adds	r3, #1
 8001118:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t*) (bl_rx_buffer + command_packet_len - 4));
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	3b04      	subs	r3, #4
 800111e:	4a1d      	ldr	r2, [pc, #116]	; (8001194 <bootloader_handle_en_rw_protect+0x94>)
 8001120:	4413      	add	r3, r2
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	3b04      	subs	r3, #4
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4619      	mov	r1, r3
 800112e:	4819      	ldr	r0, [pc, #100]	; (8001194 <bootloader_handle_en_rw_protect+0x94>)
 8001130:	f000 f8f8 	bl	8001324 <bootloader_verify_crc>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d120      	bne.n	800117c <bootloader_handle_en_rw_protect+0x7c>

		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 800113a:	4817      	ldr	r0, [pc, #92]	; (8001198 <bootloader_handle_en_rw_protect+0x98>)
 800113c:	f7ff fd52 	bl	8000be4 <printmsg>
		bootloader_send_ack(pBuffer[0], 1);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2101      	movs	r1, #1
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f8c0 	bl	80012cc <bootloader_send_ack>

		status = configure_flash_sector_rw_protection(pBuffer[2], pBuffer[3], 0);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3302      	adds	r3, #2
 8001150:	7818      	ldrb	r0, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	3303      	adds	r3, #3
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2200      	movs	r2, #0
 800115a:	4619      	mov	r1, r3
 800115c:	f000 fa18 	bl	8001590 <configure_flash_sector_rw_protection>
 8001160:	4603      	mov	r3, r0
 8001162:	73fb      	strb	r3, [r7, #15]

		printmsg("BL_DEBUG_MSG: flash erase status: %#x\n", status);
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	4619      	mov	r1, r3
 8001168:	480c      	ldr	r0, [pc, #48]	; (800119c <bootloader_handle_en_rw_protect+0x9c>)
 800116a:	f7ff fd3b 	bl	8000be4 <printmsg>

		bootloader_uart_write_data(&status, 1);
 800116e:	f107 030f 	add.w	r3, r7, #15
 8001172:	2101      	movs	r1, #1
 8001174:	4618      	mov	r0, r3
 8001176:	f000 f909 	bl	800138c <bootloader_uart_write_data>
	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}

}
 800117a:	e004      	b.n	8001186 <bootloader_handle_en_rw_protect+0x86>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 800117c:	4808      	ldr	r0, [pc, #32]	; (80011a0 <bootloader_handle_en_rw_protect+0xa0>)
 800117e:	f7ff fd31 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 8001182:	f000 f8bd 	bl	8001300 <bootloader_send_nack>
}
 8001186:	bf00      	nop
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	08006844 	.word	0x08006844
 8001194:	20000610 	.word	0x20000610
 8001198:	0800657c 	.word	0x0800657c
 800119c:	08006770 	.word	0x08006770
 80011a0:	080065c0 	.word	0x080065c0

080011a4 <bootloader_handle_dis_rw_protect>:

/*Helper function to handle BL_EN_RW_PROTECT  command */
void bootloader_handle_dis_rw_protect(uint8_t *pBuffer){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]

	uint8_t status = 0x00;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73fb      	strb	r3, [r7, #15]
	printmsg("BL_DEBUG_MSG:bootloader_handle_dis_rw_protect\n");
 80011b0:	481d      	ldr	r0, [pc, #116]	; (8001228 <bootloader_handle_dis_rw_protect+0x84>)
 80011b2:	f7ff fd17 	bl	8000be4 <printmsg>

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 80011b6:	4b1d      	ldr	r3, [pc, #116]	; (800122c <bootloader_handle_dis_rw_protect+0x88>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t*) (bl_rx_buffer + command_packet_len - 4));
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	3b04      	subs	r3, #4
 80011c2:	4a1a      	ldr	r2, [pc, #104]	; (800122c <bootloader_handle_dis_rw_protect+0x88>)
 80011c4:	4413      	add	r3, r2
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	3b04      	subs	r3, #4
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4619      	mov	r1, r3
 80011d2:	4816      	ldr	r0, [pc, #88]	; (800122c <bootloader_handle_dis_rw_protect+0x88>)
 80011d4:	f000 f8a6 	bl	8001324 <bootloader_verify_crc>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d11b      	bne.n	8001216 <bootloader_handle_dis_rw_protect+0x72>
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 80011de:	4814      	ldr	r0, [pc, #80]	; (8001230 <bootloader_handle_dis_rw_protect+0x8c>)
 80011e0:	f7ff fd00 	bl	8000be4 <printmsg>
		bootloader_send_ack(pBuffer[0], 1);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2101      	movs	r1, #1
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 f86e 	bl	80012cc <bootloader_send_ack>

		status = configure_flash_sector_rw_protection(0, 0, 1);
 80011f0:	2201      	movs	r2, #1
 80011f2:	2100      	movs	r1, #0
 80011f4:	2000      	movs	r0, #0
 80011f6:	f000 f9cb 	bl	8001590 <configure_flash_sector_rw_protection>
 80011fa:	4603      	mov	r3, r0
 80011fc:	73fb      	strb	r3, [r7, #15]

		printmsg("BL_DEBUG_MSG: flash erase status: %#x\n", status);
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	4619      	mov	r1, r3
 8001202:	480c      	ldr	r0, [pc, #48]	; (8001234 <bootloader_handle_dis_rw_protect+0x90>)
 8001204:	f7ff fcee 	bl	8000be4 <printmsg>

		bootloader_uart_write_data(&status, 1);
 8001208:	f107 030f 	add.w	r3, r7, #15
 800120c:	2101      	movs	r1, #1
 800120e:	4618      	mov	r0, r3
 8001210:	f000 f8bc 	bl	800138c <bootloader_uart_write_data>

	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8001214:	e004      	b.n	8001220 <bootloader_handle_dis_rw_protect+0x7c>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8001216:	4808      	ldr	r0, [pc, #32]	; (8001238 <bootloader_handle_dis_rw_protect+0x94>)
 8001218:	f7ff fce4 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 800121c:	f000 f870 	bl	8001300 <bootloader_send_nack>
}
 8001220:	bf00      	nop
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	08006878 	.word	0x08006878
 800122c:	20000610 	.word	0x20000610
 8001230:	0800657c 	.word	0x0800657c
 8001234:	08006770 	.word	0x08006770
 8001238:	080065c0 	.word	0x080065c0

0800123c <bootloader_handle_read_sector_protection_status>:

/*Helper function to handle _BL_READ_SECTOR_P_STATUS command */
void bootloader_handle_read_sector_protection_status(uint8_t *pBuffer){
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]

	uint16_t status;
	printmsg("BL_DEBUG_MSG:bootloader_handle_read_sector_protection_status\n");
 8001244:	481c      	ldr	r0, [pc, #112]	; (80012b8 <bootloader_handle_read_sector_protection_status+0x7c>)
 8001246:	f7ff fccd 	bl	8000be4 <printmsg>

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1;
 800124a:	4b1c      	ldr	r3, [pc, #112]	; (80012bc <bootloader_handle_read_sector_protection_status+0x80>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	3301      	adds	r3, #1
 8001250:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t*) (bl_rx_buffer + command_packet_len - 4));
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	3b04      	subs	r3, #4
 8001256:	4a19      	ldr	r2, [pc, #100]	; (80012bc <bootloader_handle_read_sector_protection_status+0x80>)
 8001258:	4413      	add	r3, r2
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc)){
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	3b04      	subs	r3, #4
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4619      	mov	r1, r3
 8001266:	4815      	ldr	r0, [pc, #84]	; (80012bc <bootloader_handle_read_sector_protection_status+0x80>)
 8001268:	f000 f85c 	bl	8001324 <bootloader_verify_crc>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d118      	bne.n	80012a4 <bootloader_handle_read_sector_protection_status+0x68>
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8001272:	4813      	ldr	r0, [pc, #76]	; (80012c0 <bootloader_handle_read_sector_protection_status+0x84>)
 8001274:	f7ff fcb6 	bl	8000be4 <printmsg>
		bootloader_send_ack(pBuffer[0], 2);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2102      	movs	r1, #2
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f824 	bl	80012cc <bootloader_send_ack>
		status = read_OB_rw_protection_status();
 8001284:	f000 fa1c 	bl	80016c0 <read_OB_rw_protection_status>
 8001288:	4603      	mov	r3, r0
 800128a:	81fb      	strh	r3, [r7, #14]
		printmsg("BL_DEBUG_MSG: nWRP status: %#x\n", status);
 800128c:	89fb      	ldrh	r3, [r7, #14]
 800128e:	4619      	mov	r1, r3
 8001290:	480c      	ldr	r0, [pc, #48]	; (80012c4 <bootloader_handle_read_sector_protection_status+0x88>)
 8001292:	f7ff fca7 	bl	8000be4 <printmsg>
		bootloader_uart_write_data((uint8_t*) &status, 2);
 8001296:	f107 030e 	add.w	r3, r7, #14
 800129a:	2102      	movs	r1, #2
 800129c:	4618      	mov	r0, r3
 800129e:	f000 f875 	bl	800138c <bootloader_uart_write_data>

	} else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 80012a2:	e004      	b.n	80012ae <bootloader_handle_read_sector_protection_status+0x72>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 80012a4:	4808      	ldr	r0, [pc, #32]	; (80012c8 <bootloader_handle_read_sector_protection_status+0x8c>)
 80012a6:	f7ff fc9d 	bl	8000be4 <printmsg>
		bootloader_send_nack();
 80012aa:	f000 f829 	bl	8001300 <bootloader_send_nack>
}
 80012ae:	bf00      	nop
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	080068a8 	.word	0x080068a8
 80012bc:	20000610 	.word	0x20000610
 80012c0:	0800657c 	.word	0x0800657c
 80012c4:	080068e8 	.word	0x080068e8
 80012c8:	080065c0 	.word	0x080065c0

080012cc <bootloader_send_ack>:

/*This function sends ACK if CRC matches along with "len to follow"*/
void bootloader_send_ack(uint8_t command_code, uint8_t follow_len){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	460a      	mov	r2, r1
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	4613      	mov	r3, r2
 80012da:	71bb      	strb	r3, [r7, #6]
	//here we send 2 bytes... first byte is ack and the second byte is len value
	uint8_t ack_buf[2];
	ack_buf[0] = BL_ACK;
 80012dc:	23a5      	movs	r3, #165	; 0xa5
 80012de:	733b      	strb	r3, [r7, #12]
	ack_buf[1] = follow_len;
 80012e0:	79bb      	ldrb	r3, [r7, #6]
 80012e2:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(C_UART, ack_buf, 2, HAL_MAX_DELAY);
 80012e4:	f107 010c 	add.w	r1, r7, #12
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	2202      	movs	r2, #2
 80012ee:	4803      	ldr	r0, [pc, #12]	; (80012fc <bootloader_send_ack+0x30>)
 80012f0:	f003 fc3e 	bl	8004b70 <HAL_UART_Transmit>
}
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	200000a0 	.word	0x200000a0

08001300 <bootloader_send_nack>:

/*This function sends NACK */
void bootloader_send_nack(void){
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
	uint8_t nack = BL_NACK;
 8001306:	237f      	movs	r3, #127	; 0x7f
 8001308:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(C_UART, &nack, 1, HAL_MAX_DELAY);
 800130a:	1df9      	adds	r1, r7, #7
 800130c:	f04f 33ff 	mov.w	r3, #4294967295
 8001310:	2201      	movs	r2, #1
 8001312:	4803      	ldr	r0, [pc, #12]	; (8001320 <bootloader_send_nack+0x20>)
 8001314:	f003 fc2c 	bl	8004b70 <HAL_UART_Transmit>
}
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	200000a0 	.word	0x200000a0

08001324 <bootloader_verify_crc>:

//This verifies the CRC of the given buffer in pData
uint8_t bootloader_verify_crc(uint8_t *pData, uint32_t len, uint32_t crc_host){
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
	uint32_t uwCRCValue = 0xFF;
 8001330:	23ff      	movs	r3, #255	; 0xff
 8001332:	61fb      	str	r3, [r7, #28]

	for(uint32_t i = 0; i < len; i++){
 8001334:	2300      	movs	r3, #0
 8001336:	61bb      	str	r3, [r7, #24]
 8001338:	e00f      	b.n	800135a <bootloader_verify_crc+0x36>
		uint32_t i_data = pData[i];
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	4413      	add	r3, r2
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	617b      	str	r3, [r7, #20]
		uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	2201      	movs	r2, #1
 800134a:	4619      	mov	r1, r3
 800134c:	480e      	ldr	r0, [pc, #56]	; (8001388 <bootloader_verify_crc+0x64>)
 800134e:	f000 fe03 	bl	8001f58 <HAL_CRC_Accumulate>
 8001352:	61f8      	str	r0, [r7, #28]
	for(uint32_t i = 0; i < len; i++){
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	3301      	adds	r3, #1
 8001358:	61bb      	str	r3, [r7, #24]
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	429a      	cmp	r2, r3
 8001360:	d3eb      	bcc.n	800133a <bootloader_verify_crc+0x16>
	}

	/* Reset CRC Calculation Unit */
	__HAL_CRC_DR_RESET(&hcrc);
 8001362:	4b09      	ldr	r3, [pc, #36]	; (8001388 <bootloader_verify_crc+0x64>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	4b07      	ldr	r3, [pc, #28]	; (8001388 <bootloader_verify_crc+0x64>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f042 0201 	orr.w	r2, r2, #1
 8001370:	609a      	str	r2, [r3, #8]

	if(uwCRCValue == crc_host){
 8001372:	69fa      	ldr	r2, [r7, #28]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	429a      	cmp	r2, r3
 8001378:	d101      	bne.n	800137e <bootloader_verify_crc+0x5a>
		return VERIFY_CRC_SUCCESS;
 800137a:	2300      	movs	r3, #0
 800137c:	e000      	b.n	8001380 <bootloader_verify_crc+0x5c>
	}

	return VERIFY_CRC_FAIL;
 800137e:	2301      	movs	r3, #1

}
 8001380:	4618      	mov	r0, r3
 8001382:	3720      	adds	r7, #32
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000524 	.word	0x20000524

0800138c <bootloader_uart_write_data>:

/* This function writes data in to C_UART */
void bootloader_uart_write_data(uint8_t *pBuffer, uint32_t len){
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
    /*you can replace the below ST's USART driver API call with your MCUs driver API call */
	HAL_UART_Transmit(C_UART, pBuffer, len, HAL_MAX_DELAY);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	b29a      	uxth	r2, r3
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	4803      	ldr	r0, [pc, #12]	; (80013b0 <bootloader_uart_write_data+0x24>)
 80013a2:	f003 fbe5 	bl	8004b70 <HAL_UART_Transmit>

}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200000a0 	.word	0x200000a0

080013b4 <get_bootloader_version>:

//Just returns the macro value
uint8_t get_bootloader_version(void){
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return (uint8_t)BL_VERSION;
 80013b8:	2310      	movs	r3, #16
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <get_mcu_chip_id>:

//Read the chip identifier or device Identifier
uint16_t get_mcu_chip_id(void){
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
	revision. It is part of the DBG_MCU component and is mapped on the external PPB bus (see Section 44.16 on page 1925).
	This code is accessible using the JTAG debug port (4 to 5 pins) or the SW debug port (two pins) or by the user
	software. It is even accessible while the MCU is under system reset. */

	uint16_t cid;
	cid = (uint16_t)(DBGMCU->IDCODE) & 0x0FFF; // convert to a 16-bit unsigned int
 80013ca:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <get_mcu_chip_id+0x20>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013d4:	80fb      	strh	r3, [r7, #6]
	return cid;
 80013d6:	88fb      	ldrh	r3, [r7, #6]

}
 80013d8:	4618      	mov	r0, r3
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	e0042000 	.word	0xe0042000

080013e8 <get_flash_rdp_level>:

/*This function reads the RDP (Read protection option byte) value
 *For more info refer 3.5.1 section in stm32f767xxx
 */
uint8_t get_flash_rdp_level(void){
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0

/* Memory read protection Level 2 is an irreversible operation. When Level 2 is activated,
 * the level of protection cannot be decreased to Level 0 or Level 1. Be careful with this.
 * */

	uint8_t rdp_status = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	71fb      	strb	r3, [r7, #7]
	FLASH_OBProgramInitTypeDef  ob_handle;
	HAL_FLASHEx_OBGetConfig(&ob_handle);
	rdp_status = (uint8_t)ob_handle.RDPLevel;
#else

	volatile uint32_t *pOB_addr = (uint32_t*) 0x1FFF0000;
 80013f2:	4b06      	ldr	r3, [pc, #24]	; (800140c <get_flash_rdp_level+0x24>)
 80013f4:	603b      	str	r3, [r7, #0]
	rdp_status = (uint8_t)(*pOB_addr >> 8); // get only 1 byte
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	0a1b      	lsrs	r3, r3, #8
 80013fc:	71fb      	strb	r3, [r7, #7]
#endif

	return rdp_status;
 80013fe:	79fb      	ldrb	r3, [r7, #7]

}
 8001400:	4618      	mov	r0, r3
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	1fff0000 	.word	0x1fff0000

08001410 <verify_address>:

//verify the address sent by the host .
uint8_t verify_address(uint32_t go_address){
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	//can we jump to backup sram memory ? yes
	//can we jump to peripheral memory ? its possible , but dont allow. so no
	//can we jump to external memory ? yes.

//incomplete -poorly written .. optimize it
	if (go_address >= SRAM1_BASE && go_address <= SRAM1_END){
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a17      	ldr	r2, [pc, #92]	; (8001478 <verify_address+0x68>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d905      	bls.n	800142c <verify_address+0x1c>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a16      	ldr	r2, [pc, #88]	; (800147c <verify_address+0x6c>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d801      	bhi.n	800142c <verify_address+0x1c>
		return ADDR_VALID;
 8001428:	2300      	movs	r3, #0
 800142a:	e01e      	b.n	800146a <verify_address+0x5a>
	} else if(go_address >= SRAM2_BASE && go_address <= SRAM2_END){
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	4a14      	ldr	r2, [pc, #80]	; (8001480 <verify_address+0x70>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d905      	bls.n	8001440 <verify_address+0x30>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a13      	ldr	r2, [pc, #76]	; (8001484 <verify_address+0x74>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d801      	bhi.n	8001440 <verify_address+0x30>
		return ADDR_VALID;
 800143c:	2300      	movs	r3, #0
 800143e:	e014      	b.n	800146a <verify_address+0x5a>
	} else if(go_address >= FLASH_BASE && go_address <= FLASH_END){
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001446:	d305      	bcc.n	8001454 <verify_address+0x44>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f1b3 6f02 	cmp.w	r3, #136314880	; 0x8200000
 800144e:	d201      	bcs.n	8001454 <verify_address+0x44>
		return ADDR_VALID;
 8001450:	2300      	movs	r3, #0
 8001452:	e00a      	b.n	800146a <verify_address+0x5a>
	} else if(go_address >= BKPSRAM_BASE && go_address <= BKPSRAM_END){
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4a0c      	ldr	r2, [pc, #48]	; (8001488 <verify_address+0x78>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d905      	bls.n	8001468 <verify_address+0x58>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4a0b      	ldr	r2, [pc, #44]	; (800148c <verify_address+0x7c>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d801      	bhi.n	8001468 <verify_address+0x58>
		return ADDR_VALID;
 8001464:	2300      	movs	r3, #0
 8001466:	e000      	b.n	800146a <verify_address+0x5a>
	} else
		return ADDR_INVALID;
 8001468:	2301      	movs	r3, #1
}
 800146a:	4618      	mov	r0, r3
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	2001ffff 	.word	0x2001ffff
 800147c:	2007c000 	.word	0x2007c000
 8001480:	2007bfff 	.word	0x2007bfff
 8001484:	20080000 	.word	0x20080000
 8001488:	40023fff 	.word	0x40023fff
 800148c:	40025000 	.word	0x40025000

08001490 <execute_flash_erase>:

uint8_t execute_flash_erase(uint8_t sector_number, uint8_t number_of_sector){
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	; 0x28
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	460a      	mov	r2, r1
 800149a:	71fb      	strb	r3, [r7, #7]
 800149c:	4613      	mov	r3, r2
 800149e:	71bb      	strb	r3, [r7, #6]
	// Code needs to modified if your MCU supports more flash sectors
	FLASH_EraseInitTypeDef flashErase_handle;
	uint32_t sectorError;
	HAL_StatusTypeDef status;

	if (number_of_sector > 12)
 80014a0:	79bb      	ldrb	r3, [r7, #6]
 80014a2:	2b0c      	cmp	r3, #12
 80014a4:	d901      	bls.n	80014aa <execute_flash_erase+0x1a>
		return INVALID_SECTOR;
 80014a6:	2304      	movs	r3, #4
 80014a8:	e03f      	b.n	800152a <execute_flash_erase+0x9a>

	if ((sector_number == 0xff) || (sector_number <= 11)){
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	2bff      	cmp	r3, #255	; 0xff
 80014ae:	d002      	beq.n	80014b6 <execute_flash_erase+0x26>
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	2b0b      	cmp	r3, #11
 80014b4:	d838      	bhi.n	8001528 <execute_flash_erase+0x98>
		if(sector_number == (uint8_t) 0xff){
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	2bff      	cmp	r3, #255	; 0xff
 80014ba:	d10c      	bne.n	80014d6 <execute_flash_erase+0x46>
			HAL_Delay(1000);
 80014bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014c0:	f000 fbde 	bl	8001c80 <HAL_Delay>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0); // turn off the LED RED
 80014c4:	2200      	movs	r2, #0
 80014c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014ca:	481a      	ldr	r0, [pc, #104]	; (8001534 <execute_flash_erase+0xa4>)
 80014cc:	f002 f874 	bl	80035b8 <HAL_GPIO_WritePin>
			flashErase_handle.TypeErase = FLASH_TYPEERASE_MASSERASE;
 80014d0:	2301      	movs	r3, #1
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	e012      	b.n	80014fc <execute_flash_erase+0x6c>
			// From here you will lose the connection to the bootloader
		} else{
			/*Here we are just calculating how many sectors needs to erased */
			uint8_t remanining_sector = 12 - sector_number;
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	f1c3 030c 	rsb	r3, r3, #12
 80014dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if(number_of_sector > remanining_sector){
 80014e0:	79ba      	ldrb	r2, [r7, #6]
 80014e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d902      	bls.n	80014f0 <execute_flash_erase+0x60>
				number_of_sector = remanining_sector;
 80014ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014ee:	71bb      	strb	r3, [r7, #6]
			}
			flashErase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 80014f0:	2300      	movs	r3, #0
 80014f2:	613b      	str	r3, [r7, #16]
			flashErase_handle.Sector = sector_number; // this is the initial sector
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	61bb      	str	r3, [r7, #24]
			flashErase_handle.NbSectors = number_of_sector;
 80014f8:	79bb      	ldrb	r3, [r7, #6]
 80014fa:	61fb      	str	r3, [r7, #28]
		}
		flashErase_handle.Banks = FLASH_BANK_1;
 80014fc:	2301      	movs	r3, #1
 80014fe:	617b      	str	r3, [r7, #20]

		/*Get access to touch the flash registers */
		HAL_FLASH_Unlock();
 8001500:	f001 fb82 	bl	8002c08 <HAL_FLASH_Unlock>
		flashErase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3; // our mcu will work on this voltage range
 8001504:	2302      	movs	r3, #2
 8001506:	623b      	str	r3, [r7, #32]
		status = (uint8_t) HAL_FLASHEx_Erase(&flashErase_handle, &sectorError);
 8001508:	f107 020c 	add.w	r2, r7, #12
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	4611      	mov	r1, r2
 8001512:	4618      	mov	r0, r3
 8001514:	f001 fcfe 	bl	8002f14 <HAL_FLASHEx_Erase>
 8001518:	4603      	mov	r3, r0
 800151a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		HAL_FLASH_Lock();
 800151e:	f001 fb95 	bl	8002c4c <HAL_FLASH_Lock>

		return status;
 8001522:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001526:	e000      	b.n	800152a <execute_flash_erase+0x9a>
	}

	return INVALID_SECTOR;
 8001528:	2304      	movs	r3, #4
}
 800152a:	4618      	mov	r0, r3
 800152c:	3728      	adds	r7, #40	; 0x28
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40020400 	.word	0x40020400

08001538 <execute_mem_write>:

/*This function writes the contents of pBuffer to  "mem_address" byte by byte */
//Note1 : Currently this function supports writing to Flash only.
//Note2 : This functions does not check whether "mem_address" is a valid address of the flash range.
uint8_t execute_mem_write(uint8_t *pBuffer, uint32_t mem_address, uint32_t len){
 8001538:	b590      	push	{r4, r7, lr}
 800153a:	b087      	sub	sp, #28
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]

	uint8_t status = HAL_OK;
 8001544:	2300      	movs	r3, #0
 8001546:	75fb      	strb	r3, [r7, #23]

	//We have to unlock flash module to get control of registers
	HAL_FLASH_Unlock();
 8001548:	f001 fb5e 	bl	8002c08 <HAL_FLASH_Unlock>

	for(uint32_t i = 0; i < len; i++){
 800154c:	2300      	movs	r3, #0
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	e013      	b.n	800157a <execute_mem_write+0x42>
		//Here we program the flash byte by byte
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, mem_address + i, pBuffer[i]);
 8001552:	68ba      	ldr	r2, [r7, #8]
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	18d1      	adds	r1, r2, r3
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	4413      	add	r3, r2
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	f04f 0400 	mov.w	r4, #0
 8001566:	461a      	mov	r2, r3
 8001568:	4623      	mov	r3, r4
 800156a:	2000      	movs	r0, #0
 800156c:	f001 faf0 	bl	8002b50 <HAL_FLASH_Program>
 8001570:	4603      	mov	r3, r0
 8001572:	75fb      	strb	r3, [r7, #23]
	for(uint32_t i = 0; i < len; i++){
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	3301      	adds	r3, #1
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	429a      	cmp	r2, r3
 8001580:	d3e7      	bcc.n	8001552 <execute_mem_write+0x1a>
	}

	HAL_FLASH_Lock();
 8001582:	f001 fb63 	bl	8002c4c <HAL_FLASH_Lock>

	return status;
 8001586:	7dfb      	ldrb	r3, [r7, #23]
}
 8001588:	4618      	mov	r0, r3
 800158a:	371c      	adds	r7, #28
 800158c:	46bd      	mov	sp, r7
 800158e:	bd90      	pop	{r4, r7, pc}

08001590 <configure_flash_sector_rw_protection>:
FLASH_SR register
2. Write the desired option value in the FLASH_OPTCR register.
3. Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
4. Wait for the BSY bit to be cleared.
*/
uint8_t configure_flash_sector_rw_protection(uint8_t sector_details, uint8_t protection_mode, uint8_t disable){
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
 800159a:	460b      	mov	r3, r1
 800159c:	71bb      	strb	r3, [r7, #6]
 800159e:	4613      	mov	r3, r2
 80015a0:	717b      	strb	r3, [r7, #5]
	//First configure the protection mode
	//protection_mode =1, means write protect of the user flash sectors
	//protection_mode =2, means read/write protect of the user flash sectors

	//Flash option control register (OPTCR)
	volatile uint32_t *pOPTCR = (uint32_t*) 0x40023C14;
 80015a2:	4b44      	ldr	r3, [pc, #272]	; (80016b4 <configure_flash_sector_rw_protection+0x124>)
 80015a4:	60fb      	str	r3, [r7, #12]

	if(disable){
 80015a6:	797b      	ldrb	r3, [r7, #5]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d025      	beq.n	80015f8 <configure_flash_sector_rw_protection+0x68>

		//disable all r/w protection on sectors

		//Option byte configuration unlock
		HAL_FLASH_OB_Unlock();
 80015ac:	f001 fb5e 	bl	8002c6c <HAL_FLASH_OB_Unlock>

		//wait till no active operation on flash
		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 80015b0:	bf00      	nop
 80015b2:	4b41      	ldr	r3, [pc, #260]	; (80016b8 <configure_flash_sector_rw_protection+0x128>)
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f9      	bne.n	80015b2 <configure_flash_sector_rw_protection+0x22>

		// set the 29st bit (The Flash user area is seen as a single bank with 256 bits read access)
		// please refer : Flash option control register (FLASH_OPTCR) in RM
		*pOPTCR |= (1 << 29);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	601a      	str	r2, [r3, #0]

		//clear the protection : make all bits belonging to sectors as 1
		*pOPTCR |= (0xFFF << 16);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	4b3b      	ldr	r3, [pc, #236]	; (80016bc <configure_flash_sector_rw_protection+0x12c>)
 80015d0:	4313      	orrs	r3, r2
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	6013      	str	r3, [r2, #0]

		//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
		*pOPTCR |= (1 << 1);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f043 0202 	orr.w	r2, r3, #2
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	601a      	str	r2, [r3, #0]

		//wait till no active operation on flash
		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 80015e2:	bf00      	nop
 80015e4:	4b34      	ldr	r3, [pc, #208]	; (80016b8 <configure_flash_sector_rw_protection+0x128>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1f9      	bne.n	80015e4 <configure_flash_sector_rw_protection+0x54>

		HAL_FLASH_OB_Lock();
 80015f0:	f001 fb58 	bl	8002ca4 <HAL_FLASH_OB_Lock>

		return 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	e058      	b.n	80016aa <configure_flash_sector_rw_protection+0x11a>

	}

	if(protection_mode == (uint8_t) 1){
 80015f8:	79bb      	ldrb	r3, [r7, #6]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d126      	bne.n	800164c <configure_flash_sector_rw_protection+0xbc>
		//we are putting write protection on the sectors encoded in sector_details argument

		//Option byte configuration unlock
		HAL_FLASH_OB_Unlock();
 80015fe:	f001 fb35 	bl	8002c6c <HAL_FLASH_OB_Unlock>

		//wait till no active operation on flash
		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8001602:	bf00      	nop
 8001604:	4b2c      	ldr	r3, [pc, #176]	; (80016b8 <configure_flash_sector_rw_protection+0x128>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1f9      	bne.n	8001604 <configure_flash_sector_rw_protection+0x74>

		// here we are setting just write protection for the sectors
		// set the 29st bit (The Flash user area is seen as a single bank with 256 bits read access)
		// please refer : Flash option control register (FLASH_OPTCR) in RM
		*pOPTCR |= (1 << 29);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	601a      	str	r2, [r3, #0]

		//put write protection on sectors
		*pOPTCR &= ~(sector_details << 16);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	79fa      	ldrb	r2, [r7, #7]
 8001622:	0412      	lsls	r2, r2, #16
 8001624:	43d2      	mvns	r2, r2
 8001626:	401a      	ands	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	601a      	str	r2, [r3, #0]

		//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
		*pOPTCR |= (1 << 1);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f043 0202 	orr.w	r2, r3, #2
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	601a      	str	r2, [r3, #0]

		//wait till no active operation on flash
		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8001638:	bf00      	nop
 800163a:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <configure_flash_sector_rw_protection+0x128>)
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1f9      	bne.n	800163a <configure_flash_sector_rw_protection+0xaa>

		HAL_FLASH_OB_Lock();
 8001646:	f001 fb2d 	bl	8002ca4 <HAL_FLASH_OB_Lock>
 800164a:	e02d      	b.n	80016a8 <configure_flash_sector_rw_protection+0x118>
	}

	else if(protection_mode == (uint8_t)2){
 800164c:	79bb      	ldrb	r3, [r7, #6]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d12a      	bne.n	80016a8 <configure_flash_sector_rw_protection+0x118>
		//Option byte configuration unlock
		HAL_FLASH_OB_Unlock();
 8001652:	f001 fb0b 	bl	8002c6c <HAL_FLASH_OB_Unlock>

		//wait till no active operation on flash
		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8001656:	bf00      	nop
 8001658:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <configure_flash_sector_rw_protection+0x128>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d1f9      	bne.n	8001658 <configure_flash_sector_rw_protection+0xc8>

		//here wer are setting read and write protection for the sectors
		//set the 31st bit
		//please refer : Flash option control register (FLASH_OPTCR) in RM
		*pOPTCR |= (1 << 29);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	601a      	str	r2, [r3, #0]

		//put read and write protection on sectors
		*pOPTCR &= ~(0xBB << 8);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f423 423b 	bic.w	r2, r3, #47872	; 0xbb00
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	601a      	str	r2, [r3, #0]
		*pOPTCR |= (sector_details << 16);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	79fa      	ldrb	r2, [r7, #7]
 8001682:	0412      	lsls	r2, r2, #16
 8001684:	431a      	orrs	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	601a      	str	r2, [r3, #0]

		//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
		*pOPTCR |= (1 << 1);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f043 0202 	orr.w	r2, r3, #2
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	601a      	str	r2, [r3, #0]

		//wait till no active operation on flash
		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8001696:	bf00      	nop
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <configure_flash_sector_rw_protection+0x128>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1f9      	bne.n	8001698 <configure_flash_sector_rw_protection+0x108>

		HAL_FLASH_OB_Lock();
 80016a4:	f001 fafe 	bl	8002ca4 <HAL_FLASH_OB_Lock>
	}

	return 0;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40023c14 	.word	0x40023c14
 80016b8:	40023c00 	.word	0x40023c00
 80016bc:	0fff0000 	.word	0x0fff0000

080016c0 <read_OB_rw_protection_status>:

uint16_t read_OB_rw_protection_status(void){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0

	//This structure is given by ST Flash driver to hold the OB(Option Byte) contents .
	FLASH_OBProgramInitTypeDef OBInit;

	//First unlock the OB(Option Byte) memory access
	HAL_FLASH_OB_Unlock();
 80016c6:	f001 fad1 	bl	8002c6c <HAL_FLASH_OB_Unlock>
	//get the OB configuration details
	HAL_FLASHEx_OBGetConfig(&OBInit);
 80016ca:	463b      	mov	r3, r7
 80016cc:	4618      	mov	r0, r3
 80016ce:	f001 fc91 	bl	8002ff4 <HAL_FLASHEx_OBGetConfig>
	//Lock back .
	HAL_FLASH_Lock();
 80016d2:	f001 fabb 	bl	8002c4c <HAL_FLASH_Lock>

	//We are just interested in r/w protection status of the sectors.
	return (uint16_t) (OBInit.WRPSector >> 16);
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	0c1b      	lsrs	r3, r3, #16
 80016da:	b29b      	uxth	r3, r3

}
 80016dc:	4618      	mov	r0, r3
 80016de:	3720      	adds	r7, #32
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80016ea:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <HAL_MspInit+0x44>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	4a0e      	ldr	r2, [pc, #56]	; (8001728 <HAL_MspInit+0x44>)
 80016f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f4:	6413      	str	r3, [r2, #64]	; 0x40
 80016f6:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <HAL_MspInit+0x44>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001702:	4b09      	ldr	r3, [pc, #36]	; (8001728 <HAL_MspInit+0x44>)
 8001704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001706:	4a08      	ldr	r2, [pc, #32]	; (8001728 <HAL_MspInit+0x44>)
 8001708:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800170c:	6453      	str	r3, [r2, #68]	; 0x44
 800170e:	4b06      	ldr	r3, [pc, #24]	; (8001728 <HAL_MspInit+0x44>)
 8001710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001712:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800171a:	bf00      	nop
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800

0800172c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a0a      	ldr	r2, [pc, #40]	; (8001764 <HAL_CRC_MspInit+0x38>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d10b      	bne.n	8001756 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <HAL_CRC_MspInit+0x3c>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a09      	ldr	r2, [pc, #36]	; (8001768 <HAL_CRC_MspInit+0x3c>)
 8001744:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b07      	ldr	r3, [pc, #28]	; (8001768 <HAL_CRC_MspInit+0x3c>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001756:	bf00      	nop
 8001758:	3714      	adds	r7, #20
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40023000 	.word	0x40023000
 8001768:	40023800 	.word	0x40023800

0800176c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08e      	sub	sp, #56	; 0x38
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001774:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a4e      	ldr	r2, [pc, #312]	; (80018c4 <HAL_ETH_MspInit+0x158>)
 800178a:	4293      	cmp	r3, r2
 800178c:	f040 8096 	bne.w	80018bc <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001790:	4b4d      	ldr	r3, [pc, #308]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 8001792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001794:	4a4c      	ldr	r2, [pc, #304]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 8001796:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800179a:	6313      	str	r3, [r2, #48]	; 0x30
 800179c:	4b4a      	ldr	r3, [pc, #296]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 800179e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017a4:	623b      	str	r3, [r7, #32]
 80017a6:	6a3b      	ldr	r3, [r7, #32]
 80017a8:	4b47      	ldr	r3, [pc, #284]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ac:	4a46      	ldr	r2, [pc, #280]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017b2:	6313      	str	r3, [r2, #48]	; 0x30
 80017b4:	4b44      	ldr	r3, [pc, #272]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017bc:	61fb      	str	r3, [r7, #28]
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	4b41      	ldr	r3, [pc, #260]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c4:	4a40      	ldr	r2, [pc, #256]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80017ca:	6313      	str	r3, [r2, #48]	; 0x30
 80017cc:	4b3e      	ldr	r3, [pc, #248]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80017d4:	61bb      	str	r3, [r7, #24]
 80017d6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d8:	4b3b      	ldr	r3, [pc, #236]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017dc:	4a3a      	ldr	r2, [pc, #232]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017de:	f043 0304 	orr.w	r3, r3, #4
 80017e2:	6313      	str	r3, [r2, #48]	; 0x30
 80017e4:	4b38      	ldr	r3, [pc, #224]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f0:	4b35      	ldr	r3, [pc, #212]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f4:	4a34      	ldr	r2, [pc, #208]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017f6:	f043 0301 	orr.w	r3, r3, #1
 80017fa:	6313      	str	r3, [r2, #48]	; 0x30
 80017fc:	4b32      	ldr	r3, [pc, #200]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 80017fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001800:	f003 0301 	and.w	r3, r3, #1
 8001804:	613b      	str	r3, [r7, #16]
 8001806:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001808:	4b2f      	ldr	r3, [pc, #188]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 800180a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180c:	4a2e      	ldr	r2, [pc, #184]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 800180e:	f043 0302 	orr.w	r3, r3, #2
 8001812:	6313      	str	r3, [r2, #48]	; 0x30
 8001814:	4b2c      	ldr	r3, [pc, #176]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 8001816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	60fb      	str	r3, [r7, #12]
 800181e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001820:	4b29      	ldr	r3, [pc, #164]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 8001822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001824:	4a28      	ldr	r2, [pc, #160]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 8001826:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800182a:	6313      	str	r3, [r2, #48]	; 0x30
 800182c:	4b26      	ldr	r3, [pc, #152]	; (80018c8 <HAL_ETH_MspInit+0x15c>)
 800182e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001838:	2332      	movs	r3, #50	; 0x32
 800183a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183c:	2302      	movs	r3, #2
 800183e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001844:	2303      	movs	r3, #3
 8001846:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001848:	230b      	movs	r3, #11
 800184a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001850:	4619      	mov	r1, r3
 8001852:	481e      	ldr	r0, [pc, #120]	; (80018cc <HAL_ETH_MspInit+0x160>)
 8001854:	f001 fcee 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001858:	2386      	movs	r3, #134	; 0x86
 800185a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185c:	2302      	movs	r3, #2
 800185e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001864:	2303      	movs	r3, #3
 8001866:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001868:	230b      	movs	r3, #11
 800186a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001870:	4619      	mov	r1, r3
 8001872:	4817      	ldr	r0, [pc, #92]	; (80018d0 <HAL_ETH_MspInit+0x164>)
 8001874:	f001 fcde 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001878:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001886:	2303      	movs	r3, #3
 8001888:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800188a:	230b      	movs	r3, #11
 800188c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800188e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001892:	4619      	mov	r1, r3
 8001894:	480f      	ldr	r0, [pc, #60]	; (80018d4 <HAL_ETH_MspInit+0x168>)
 8001896:	f001 fccd 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800189a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800189e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a0:	2302      	movs	r3, #2
 80018a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a8:	2303      	movs	r3, #3
 80018aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018ac:	230b      	movs	r3, #11
 80018ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b4:	4619      	mov	r1, r3
 80018b6:	4808      	ldr	r0, [pc, #32]	; (80018d8 <HAL_ETH_MspInit+0x16c>)
 80018b8:	f001 fcbc 	bl	8003234 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80018bc:	bf00      	nop
 80018be:	3738      	adds	r7, #56	; 0x38
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40028000 	.word	0x40028000
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020800 	.word	0x40020800
 80018d0:	40020000 	.word	0x40020000
 80018d4:	40020400 	.word	0x40020400
 80018d8:	40021800 	.word	0x40021800

080018dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08c      	sub	sp, #48	; 0x30
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 031c 	add.w	r3, r7, #28
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a2e      	ldr	r2, [pc, #184]	; (80019b4 <HAL_UART_MspInit+0xd8>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d129      	bne.n	8001952 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80018fe:	4b2e      	ldr	r3, [pc, #184]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	4a2d      	ldr	r2, [pc, #180]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 8001904:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
 800190a:	4b2b      	ldr	r3, [pc, #172]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001912:	61bb      	str	r3, [r7, #24]
 8001914:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001916:	4b28      	ldr	r3, [pc, #160]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a27      	ldr	r2, [pc, #156]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 800191c:	f043 0308 	orr.w	r3, r3, #8
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b25      	ldr	r3, [pc, #148]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800192e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193c:	2303      	movs	r3, #3
 800193e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001940:	2307      	movs	r3, #7
 8001942:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	4619      	mov	r1, r3
 800194a:	481c      	ldr	r0, [pc, #112]	; (80019bc <HAL_UART_MspInit+0xe0>)
 800194c:	f001 fc72 	bl	8003234 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001950:	e02c      	b.n	80019ac <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART6)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a1a      	ldr	r2, [pc, #104]	; (80019c0 <HAL_UART_MspInit+0xe4>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d127      	bne.n	80019ac <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART6_CLK_ENABLE();
 800195c:	4b16      	ldr	r3, [pc, #88]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 800195e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001960:	4a15      	ldr	r2, [pc, #84]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 8001962:	f043 0320 	orr.w	r3, r3, #32
 8001966:	6453      	str	r3, [r2, #68]	; 0x44
 8001968:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 800196a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196c:	f003 0320 	and.w	r3, r3, #32
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001974:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 8001976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001978:	4a0f      	ldr	r2, [pc, #60]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 800197a:	f043 0304 	orr.w	r3, r3, #4
 800197e:	6313      	str	r3, [r2, #48]	; 0x30
 8001980:	4b0d      	ldr	r3, [pc, #52]	; (80019b8 <HAL_UART_MspInit+0xdc>)
 8001982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800198c:	23c0      	movs	r3, #192	; 0xc0
 800198e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001990:	2302      	movs	r3, #2
 8001992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001998:	2303      	movs	r3, #3
 800199a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800199c:	2308      	movs	r3, #8
 800199e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019a0:	f107 031c 	add.w	r3, r7, #28
 80019a4:	4619      	mov	r1, r3
 80019a6:	4807      	ldr	r0, [pc, #28]	; (80019c4 <HAL_UART_MspInit+0xe8>)
 80019a8:	f001 fc44 	bl	8003234 <HAL_GPIO_Init>
}
 80019ac:	bf00      	nop
 80019ae:	3730      	adds	r7, #48	; 0x30
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40004800 	.word	0x40004800
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020c00 	.word	0x40020c00
 80019c0:	40011400 	.word	0x40011400
 80019c4:	40020800 	.word	0x40020800

080019c8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	; 0x28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019e8:	d141      	bne.n	8001a6e <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ea:	4b23      	ldr	r3, [pc, #140]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	4a22      	ldr	r2, [pc, #136]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	6313      	str	r3, [r2, #48]	; 0x30
 80019f6:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a02:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a10:	2303      	movs	r3, #3
 8001a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a14:	230a      	movs	r3, #10
 8001a16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4817      	ldr	r0, [pc, #92]	; (8001a7c <HAL_PCD_MspInit+0xb4>)
 8001a20:	f001 fc08 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001a24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4810      	ldr	r0, [pc, #64]	; (8001a7c <HAL_PCD_MspInit+0xb4>)
 8001a3a:	f001 fbfb 	bl	8003234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a3e:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 8001a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a42:	4a0d      	ldr	r2, [pc, #52]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 8001a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a48:	6353      	str	r3, [r2, #52]	; 0x34
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 8001a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	4a07      	ldr	r2, [pc, #28]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 8001a5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a60:	6453      	str	r3, [r2, #68]	; 0x44
 8001a62:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <HAL_PCD_MspInit+0xb0>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a6a:	60bb      	str	r3, [r7, #8]
 8001a6c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001a6e:	bf00      	nop
 8001a70:	3728      	adds	r7, #40	; 0x28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40020000 	.word	0x40020000

08001a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a92:	e7fe      	b.n	8001a92 <HardFault_Handler+0x4>

08001a94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <MemManage_Handler+0x4>

08001a9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9e:	e7fe      	b.n	8001a9e <BusFault_Handler+0x4>

08001aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <UsageFault_Handler+0x4>

08001aa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad4:	f000 f8b4 	bl	8001c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}

08001adc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ae4:	4a14      	ldr	r2, [pc, #80]	; (8001b38 <_sbrk+0x5c>)
 8001ae6:	4b15      	ldr	r3, [pc, #84]	; (8001b3c <_sbrk+0x60>)
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001af0:	4b13      	ldr	r3, [pc, #76]	; (8001b40 <_sbrk+0x64>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d102      	bne.n	8001afe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001af8:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <_sbrk+0x64>)
 8001afa:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <_sbrk+0x68>)
 8001afc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001afe:	4b10      	ldr	r3, [pc, #64]	; (8001b40 <_sbrk+0x64>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4413      	add	r3, r2
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d207      	bcs.n	8001b1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b0c:	f004 f84a 	bl	8005ba4 <__errno>
 8001b10:	4602      	mov	r2, r0
 8001b12:	230c      	movs	r3, #12
 8001b14:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1a:	e009      	b.n	8001b30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b1c:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <_sbrk+0x64>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b22:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <_sbrk+0x64>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4413      	add	r3, r2
 8001b2a:	4a05      	ldr	r2, [pc, #20]	; (8001b40 <_sbrk+0x64>)
 8001b2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20080000 	.word	0x20080000
 8001b3c:	00000400 	.word	0x00000400
 8001b40:	20000094 	.word	0x20000094
 8001b44:	20000700 	.word	0x20000700

08001b48 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b4c:	4b08      	ldr	r3, [pc, #32]	; (8001b70 <SystemInit+0x28>)
 8001b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b52:	4a07      	ldr	r2, [pc, #28]	; (8001b70 <SystemInit+0x28>)
 8001b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b5c:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <SystemInit+0x28>)
 8001b5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b62:	609a      	str	r2, [r3, #8]
#endif
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b78:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b7a:	e003      	b.n	8001b84 <LoopCopyDataInit>

08001b7c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b7c:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b7e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b80:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b82:	3104      	adds	r1, #4

08001b84 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b84:	480b      	ldr	r0, [pc, #44]	; (8001bb4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b86:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b88:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b8a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b8c:	d3f6      	bcc.n	8001b7c <CopyDataInit>
  ldr  r2, =_sbss
 8001b8e:	4a0b      	ldr	r2, [pc, #44]	; (8001bbc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b90:	e002      	b.n	8001b98 <LoopFillZerobss>

08001b92 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b92:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b94:	f842 3b04 	str.w	r3, [r2], #4

08001b98 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b9a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b9c:	d3f9      	bcc.n	8001b92 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b9e:	f7ff ffd3 	bl	8001b48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ba2:	f004 f805 	bl	8005bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ba6:	f7fe fd23 	bl	80005f0 <main>
  bx  lr    
 8001baa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bac:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001bb0:	08006964 	.word	0x08006964
  ldr  r0, =_sdata
 8001bb4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001bb8:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8001bbc:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8001bc0:	200006fc 	.word	0x200006fc

08001bc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bc4:	e7fe      	b.n	8001bc4 <ADC_IRQHandler>

08001bc6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bca:	2003      	movs	r0, #3
 8001bcc:	f000 f92c 	bl	8001e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f000 f805 	bl	8001be0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001bd6:	f7ff fd85 	bl	80016e4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_InitTick+0x54>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <HAL_InitTick+0x58>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f000 f939 	bl	8001e76 <HAL_SYSTICK_Config>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00e      	b.n	8001c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b0f      	cmp	r3, #15
 8001c12:	d80a      	bhi.n	8001c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c14:	2200      	movs	r2, #0
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	f000 f90f 	bl	8001e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c20:	4a06      	ldr	r2, [pc, #24]	; (8001c3c <HAL_InitTick+0x5c>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	e000      	b.n	8001c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000008 	.word	0x20000008
 8001c38:	20000010 	.word	0x20000010
 8001c3c:	2000000c 	.word	0x2000000c

08001c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <HAL_IncTick+0x20>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <HAL_IncTick+0x24>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a04      	ldr	r2, [pc, #16]	; (8001c64 <HAL_IncTick+0x24>)
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	20000010 	.word	0x20000010
 8001c64:	200006d8 	.word	0x200006d8

08001c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <HAL_GetTick+0x14>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	200006d8 	.word	0x200006d8

08001c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c88:	f7ff ffee 	bl	8001c68 <HAL_GetTick>
 8001c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c98:	d005      	beq.n	8001ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c9a:	4b09      	ldr	r3, [pc, #36]	; (8001cc0 <HAL_Delay+0x40>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ca6:	bf00      	nop
 8001ca8:	f7ff ffde 	bl	8001c68 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d8f7      	bhi.n	8001ca8 <HAL_Delay+0x28>
  {
  }
}
 8001cb8:	bf00      	nop
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000010 	.word	0x20000010

08001cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <__NVIC_SetPriorityGrouping+0x40>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <__NVIC_SetPriorityGrouping+0x44>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cf2:	4a04      	ldr	r2, [pc, #16]	; (8001d04 <__NVIC_SetPriorityGrouping+0x40>)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	60d3      	str	r3, [r2, #12]
}
 8001cf8:	bf00      	nop
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	e000ed00 	.word	0xe000ed00
 8001d08:	05fa0000 	.word	0x05fa0000

08001d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d10:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <__NVIC_GetPriorityGrouping+0x18>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	0a1b      	lsrs	r3, r3, #8
 8001d16:	f003 0307 	and.w	r3, r3, #7
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	6039      	str	r1, [r7, #0]
 8001d32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	db0a      	blt.n	8001d52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	490c      	ldr	r1, [pc, #48]	; (8001d74 <__NVIC_SetPriority+0x4c>)
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	0112      	lsls	r2, r2, #4
 8001d48:	b2d2      	uxtb	r2, r2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d50:	e00a      	b.n	8001d68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	b2da      	uxtb	r2, r3
 8001d56:	4908      	ldr	r1, [pc, #32]	; (8001d78 <__NVIC_SetPriority+0x50>)
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	f003 030f 	and.w	r3, r3, #15
 8001d5e:	3b04      	subs	r3, #4
 8001d60:	0112      	lsls	r2, r2, #4
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	440b      	add	r3, r1
 8001d66:	761a      	strb	r2, [r3, #24]
}
 8001d68:	bf00      	nop
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	e000e100 	.word	0xe000e100
 8001d78:	e000ed00 	.word	0xe000ed00

08001d7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b089      	sub	sp, #36	; 0x24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	f1c3 0307 	rsb	r3, r3, #7
 8001d96:	2b04      	cmp	r3, #4
 8001d98:	bf28      	it	cs
 8001d9a:	2304      	movcs	r3, #4
 8001d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	3304      	adds	r3, #4
 8001da2:	2b06      	cmp	r3, #6
 8001da4:	d902      	bls.n	8001dac <NVIC_EncodePriority+0x30>
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	3b03      	subs	r3, #3
 8001daa:	e000      	b.n	8001dae <NVIC_EncodePriority+0x32>
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001db0:	f04f 32ff 	mov.w	r2, #4294967295
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	43da      	mvns	r2, r3
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	401a      	ands	r2, r3
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	fa01 f303 	lsl.w	r3, r1, r3
 8001dce:	43d9      	mvns	r1, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd4:	4313      	orrs	r3, r2
         );
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3724      	adds	r7, #36	; 0x24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
	...

08001de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3b01      	subs	r3, #1
 8001df0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001df4:	d301      	bcc.n	8001dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001df6:	2301      	movs	r3, #1
 8001df8:	e00f      	b.n	8001e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dfa:	4a0a      	ldr	r2, [pc, #40]	; (8001e24 <SysTick_Config+0x40>)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e02:	210f      	movs	r1, #15
 8001e04:	f04f 30ff 	mov.w	r0, #4294967295
 8001e08:	f7ff ff8e 	bl	8001d28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e0c:	4b05      	ldr	r3, [pc, #20]	; (8001e24 <SysTick_Config+0x40>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e12:	4b04      	ldr	r3, [pc, #16]	; (8001e24 <SysTick_Config+0x40>)
 8001e14:	2207      	movs	r2, #7
 8001e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	e000e010 	.word	0xe000e010

08001e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f7ff ff47 	bl	8001cc4 <__NVIC_SetPriorityGrouping>
}
 8001e36:	bf00      	nop
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b086      	sub	sp, #24
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	4603      	mov	r3, r0
 8001e46:	60b9      	str	r1, [r7, #8]
 8001e48:	607a      	str	r2, [r7, #4]
 8001e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e50:	f7ff ff5c 	bl	8001d0c <__NVIC_GetPriorityGrouping>
 8001e54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	68b9      	ldr	r1, [r7, #8]
 8001e5a:	6978      	ldr	r0, [r7, #20]
 8001e5c:	f7ff ff8e 	bl	8001d7c <NVIC_EncodePriority>
 8001e60:	4602      	mov	r2, r0
 8001e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e66:	4611      	mov	r1, r2
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff ff5d 	bl	8001d28 <__NVIC_SetPriority>
}
 8001e6e:	bf00      	nop
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b082      	sub	sp, #8
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff ffb0 	bl	8001de4 <SysTick_Config>
 8001e84:	4603      	mov	r3, r0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e054      	b.n	8001f4c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	7f5b      	ldrb	r3, [r3, #29]
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d105      	bne.n	8001eb8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff fc3a 	bl	800172c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2202      	movs	r2, #2
 8001ebc:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	791b      	ldrb	r3, [r3, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d10c      	bne.n	8001ee0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a22      	ldr	r2, [pc, #136]	; (8001f54 <HAL_CRC_Init+0xc4>)
 8001ecc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 0218 	bic.w	r2, r2, #24
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	e00c      	b.n	8001efa <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6899      	ldr	r1, [r3, #8]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f93e 	bl	800216c <HAL_CRCEx_Polynomial_Set>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e028      	b.n	8001f4c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	795b      	ldrb	r3, [r3, #5]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d105      	bne.n	8001f0e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f04f 32ff 	mov.w	r2, #4294967295
 8001f0a:	611a      	str	r2, [r3, #16]
 8001f0c:	e004      	b.n	8001f18 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6912      	ldr	r2, [r2, #16]
 8001f16:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	695a      	ldr	r2, [r3, #20]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	699a      	ldr	r2, [r3, #24]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	430a      	orrs	r2, r1
 8001f42:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001f4a:	2300      	movs	r3, #0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	04c11db7 	.word	0x04c11db7

08001f58 <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001f64:	2300      	movs	r3, #0
 8001f66:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d022      	beq.n	8001fbc <HAL_CRC_Accumulate+0x64>
 8001f76:	2b03      	cmp	r3, #3
 8001f78:	d002      	beq.n	8001f80 <HAL_CRC_Accumulate+0x28>
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d017      	beq.n	8001fae <HAL_CRC_Accumulate+0x56>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 8001f7e:	e024      	b.n	8001fca <HAL_CRC_Accumulate+0x72>
      for (index = 0U; index < BufferLength; index++)
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	e00a      	b.n	8001f9c <HAL_CRC_Accumulate+0x44>
        hcrc->Instance->DR = pBuffer[index];
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	441a      	add	r2, r3
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6812      	ldr	r2, [r2, #0]
 8001f94:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d3f0      	bcc.n	8001f86 <HAL_CRC_Accumulate+0x2e>
      temp = hcrc->Instance->DR;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	613b      	str	r3, [r7, #16]
      break;
 8001fac:	e00d      	b.n	8001fca <HAL_CRC_Accumulate+0x72>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	68b9      	ldr	r1, [r7, #8]
 8001fb2:	68f8      	ldr	r0, [r7, #12]
 8001fb4:	f000 f811 	bl	8001fda <CRC_Handle_8>
 8001fb8:	6138      	str	r0, [r7, #16]
      break;
 8001fba:	e006      	b.n	8001fca <HAL_CRC_Accumulate+0x72>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	68b9      	ldr	r1, [r7, #8]
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f000 f898 	bl	80020f6 <CRC_Handle_16>
 8001fc6:	6138      	str	r0, [r7, #16]
      break;
 8001fc8:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8001fd0:	693b      	ldr	r3, [r7, #16]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b089      	sub	sp, #36	; 0x24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	60f8      	str	r0, [r7, #12]
 8001fe2:	60b9      	str	r1, [r7, #8]
 8001fe4:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61fb      	str	r3, [r7, #28]
 8001fea:	e023      	b.n	8002034 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	68b9      	ldr	r1, [r7, #8]
 8002000:	440b      	add	r3, r1
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8002006:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	3302      	adds	r3, #2
 800200e:	68b9      	ldr	r1, [r7, #8]
 8002010:	440b      	add	r3, r1
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8002016:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	3303      	adds	r3, #3
 800201e:	68b9      	ldr	r1, [r7, #8]
 8002020:	440b      	add	r3, r1
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800202a:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800202c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3301      	adds	r3, #1
 8002032:	61fb      	str	r3, [r7, #28]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	089b      	lsrs	r3, r3, #2
 8002038:	69fa      	ldr	r2, [r7, #28]
 800203a:	429a      	cmp	r2, r3
 800203c:	d3d6      	bcc.n	8001fec <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f003 0303 	and.w	r3, r3, #3
 8002044:	2b00      	cmp	r3, #0
 8002046:	d04d      	beq.n	80020e4 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b01      	cmp	r3, #1
 8002050:	d107      	bne.n	8002062 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	4413      	add	r3, r2
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	6812      	ldr	r2, [r2, #0]
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f003 0303 	and.w	r3, r3, #3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d116      	bne.n	800209a <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	4413      	add	r3, r2
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	021b      	lsls	r3, r3, #8
 8002078:	b21a      	sxth	r2, r3
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	3301      	adds	r3, #1
 8002080:	68b9      	ldr	r1, [r7, #8]
 8002082:	440b      	add	r3, r1
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	b21b      	sxth	r3, r3
 8002088:	4313      	orrs	r3, r2
 800208a:	b21b      	sxth	r3, r3
 800208c:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	8b7a      	ldrh	r2, [r7, #26]
 8002098:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f003 0303 	and.w	r3, r3, #3
 80020a0:	2b03      	cmp	r3, #3
 80020a2:	d11f      	bne.n	80020e4 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	68ba      	ldr	r2, [r7, #8]
 80020aa:	4413      	add	r3, r2
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	021b      	lsls	r3, r3, #8
 80020b0:	b21a      	sxth	r2, r3
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	3301      	adds	r3, #1
 80020b8:	68b9      	ldr	r1, [r7, #8]
 80020ba:	440b      	add	r3, r1
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	b21b      	sxth	r3, r3
 80020c0:	4313      	orrs	r3, r2
 80020c2:	b21b      	sxth	r3, r3
 80020c4:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	8b7a      	ldrh	r2, [r7, #26]
 80020d0:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	3302      	adds	r3, #2
 80020d8:	68ba      	ldr	r2, [r7, #8]
 80020da:	4413      	add	r3, r2
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	6812      	ldr	r2, [r2, #0]
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3724      	adds	r7, #36	; 0x24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b087      	sub	sp, #28
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	60f8      	str	r0, [r7, #12]
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8002102:	2300      	movs	r3, #0
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	e013      	b.n	8002130 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	68ba      	ldr	r2, [r7, #8]
 800210e:	4413      	add	r3, r2
 8002110:	881b      	ldrh	r3, [r3, #0]
 8002112:	041a      	lsls	r2, r3, #16
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	3302      	adds	r3, #2
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	440b      	add	r3, r1
 800211e:	881b      	ldrh	r3, [r3, #0]
 8002120:	4619      	mov	r1, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	3301      	adds	r3, #1
 800212e:	617b      	str	r3, [r7, #20]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	085b      	lsrs	r3, r3, #1
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	429a      	cmp	r2, r3
 8002138:	d3e6      	bcc.n	8002108 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	2b00      	cmp	r3, #0
 8002142:	d009      	beq.n	8002158 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	4413      	add	r3, r2
 8002152:	881a      	ldrh	r2, [r3, #0]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
}
 800215e:	4618      	mov	r0, r3
 8002160:	371c      	adds	r7, #28
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002178:	2300      	movs	r3, #0
 800217a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800217c:	231f      	movs	r3, #31
 800217e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002180:	bf00      	nop
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1e5a      	subs	r2, r3, #1
 8002186:	613a      	str	r2, [r7, #16]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d009      	beq.n	80021a0 <HAL_CRCEx_Polynomial_Set+0x34>
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	f003 031f 	and.w	r3, r3, #31
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	fa22 f303 	lsr.w	r3, r2, r3
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0f0      	beq.n	8002182 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b18      	cmp	r3, #24
 80021a4:	d846      	bhi.n	8002234 <HAL_CRCEx_Polynomial_Set+0xc8>
 80021a6:	a201      	add	r2, pc, #4	; (adr r2, 80021ac <HAL_CRCEx_Polynomial_Set+0x40>)
 80021a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ac:	0800223b 	.word	0x0800223b
 80021b0:	08002235 	.word	0x08002235
 80021b4:	08002235 	.word	0x08002235
 80021b8:	08002235 	.word	0x08002235
 80021bc:	08002235 	.word	0x08002235
 80021c0:	08002235 	.word	0x08002235
 80021c4:	08002235 	.word	0x08002235
 80021c8:	08002235 	.word	0x08002235
 80021cc:	08002229 	.word	0x08002229
 80021d0:	08002235 	.word	0x08002235
 80021d4:	08002235 	.word	0x08002235
 80021d8:	08002235 	.word	0x08002235
 80021dc:	08002235 	.word	0x08002235
 80021e0:	08002235 	.word	0x08002235
 80021e4:	08002235 	.word	0x08002235
 80021e8:	08002235 	.word	0x08002235
 80021ec:	0800221d 	.word	0x0800221d
 80021f0:	08002235 	.word	0x08002235
 80021f4:	08002235 	.word	0x08002235
 80021f8:	08002235 	.word	0x08002235
 80021fc:	08002235 	.word	0x08002235
 8002200:	08002235 	.word	0x08002235
 8002204:	08002235 	.word	0x08002235
 8002208:	08002235 	.word	0x08002235
 800220c:	08002211 	.word	0x08002211
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	2b06      	cmp	r3, #6
 8002214:	d913      	bls.n	800223e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800221a:	e010      	b.n	800223e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	2b07      	cmp	r3, #7
 8002220:	d90f      	bls.n	8002242 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002226:	e00c      	b.n	8002242 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	2b0f      	cmp	r3, #15
 800222c:	d90b      	bls.n	8002246 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002232:	e008      	b.n	8002246 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	75fb      	strb	r3, [r7, #23]
      break;
 8002238:	e006      	b.n	8002248 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800223a:	bf00      	nop
 800223c:	e004      	b.n	8002248 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800223e:	bf00      	nop
 8002240:	e002      	b.n	8002248 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002242:	bf00      	nop
 8002244:	e000      	b.n	8002248 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002246:	bf00      	nop
  }
  if (status == HAL_OK)
 8002248:	7dfb      	ldrb	r3, [r7, #23]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10d      	bne.n	800226a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f023 0118 	bic.w	r1, r3, #24
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	430a      	orrs	r2, r1
 8002268:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800226a:	7dfb      	ldrb	r3, [r7, #23]
}
 800226c:	4618      	mov	r0, r3
 800226e:	371c      	adds	r7, #28
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b088      	sub	sp, #32
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	61fb      	str	r3, [r7, #28]
 8002284:	2300      	movs	r3, #0
 8002286:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8002288:	4ba9      	ldr	r3, [pc, #676]	; (8002530 <HAL_ETH_Init+0x2b8>)
 800228a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 800228c:	2300      	movs	r3, #0
 800228e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8002290:	2300      	movs	r3, #0
 8002292:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e183      	b.n	80025a6 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d106      	bne.n	80022b8 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff fa5a 	bl	800176c <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b8:	4b9e      	ldr	r3, [pc, #632]	; (8002534 <HAL_ETH_Init+0x2bc>)
 80022ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022bc:	4a9d      	ldr	r2, [pc, #628]	; (8002534 <HAL_ETH_Init+0x2bc>)
 80022be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c2:	6453      	str	r3, [r2, #68]	; 0x44
 80022c4:	4b9b      	ldr	r3, [pc, #620]	; (8002534 <HAL_ETH_Init+0x2bc>)
 80022c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80022d0:	4b99      	ldr	r3, [pc, #612]	; (8002538 <HAL_ETH_Init+0x2c0>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	4a98      	ldr	r2, [pc, #608]	; (8002538 <HAL_ETH_Init+0x2c0>)
 80022d6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80022da:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80022dc:	4b96      	ldr	r3, [pc, #600]	; (8002538 <HAL_ETH_Init+0x2c0>)
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	4994      	ldr	r1, [pc, #592]	; (8002538 <HAL_ETH_Init+0x2c0>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f042 0201 	orr.w	r2, r2, #1
 80022fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002300:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002302:	f7ff fcb1 	bl	8001c68 <HAL_GetTick>
 8002306:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002308:	e011      	b.n	800232e <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800230a:	f7ff fcad 	bl	8001c68 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002318:	d909      	bls.n	800232e <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2203      	movs	r2, #3
 800231e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e13b      	b.n	80025a6 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	2b00      	cmp	r3, #0
 800233e:	d1e4      	bne.n	800230a <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	f023 031c 	bic.w	r3, r3, #28
 800234e:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002350:	f001 ff66 	bl	8004220 <HAL_RCC_GetHCLKFreq>
 8002354:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	4a78      	ldr	r2, [pc, #480]	; (800253c <HAL_ETH_Init+0x2c4>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d908      	bls.n	8002370 <HAL_ETH_Init+0xf8>
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	4a77      	ldr	r2, [pc, #476]	; (8002540 <HAL_ETH_Init+0x2c8>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d804      	bhi.n	8002370 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	61fb      	str	r3, [r7, #28]
 800236e:	e027      	b.n	80023c0 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	4a73      	ldr	r2, [pc, #460]	; (8002540 <HAL_ETH_Init+0x2c8>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d908      	bls.n	800238a <HAL_ETH_Init+0x112>
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	4a72      	ldr	r2, [pc, #456]	; (8002544 <HAL_ETH_Init+0x2cc>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d804      	bhi.n	800238a <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f043 030c 	orr.w	r3, r3, #12
 8002386:	61fb      	str	r3, [r7, #28]
 8002388:	e01a      	b.n	80023c0 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	4a6d      	ldr	r2, [pc, #436]	; (8002544 <HAL_ETH_Init+0x2cc>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d903      	bls.n	800239a <HAL_ETH_Init+0x122>
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	4a6c      	ldr	r2, [pc, #432]	; (8002548 <HAL_ETH_Init+0x2d0>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d911      	bls.n	80023be <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	4a6a      	ldr	r2, [pc, #424]	; (8002548 <HAL_ETH_Init+0x2d0>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d908      	bls.n	80023b4 <HAL_ETH_Init+0x13c>
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	4a69      	ldr	r2, [pc, #420]	; (800254c <HAL_ETH_Init+0x2d4>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d804      	bhi.n	80023b4 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	f043 0304 	orr.w	r3, r3, #4
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	e005      	b.n	80023c0 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	f043 0310 	orr.w	r3, r3, #16
 80023ba:	61fb      	str	r3, [r7, #28]
 80023bc:	e000      	b.n	80023c0 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80023be:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	69fa      	ldr	r2, [r7, #28]
 80023c6:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80023c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80023cc:	2100      	movs	r1, #0
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 f956 	bl	8002680 <HAL_ETH_WritePHYRegister>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00b      	beq.n	80023f2 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80023de:	6939      	ldr	r1, [r7, #16]
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 f9b3 	bl	800274c <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2201      	movs	r2, #1
 80023ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e0d9      	b.n	80025a6 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80023f2:	20ff      	movs	r0, #255	; 0xff
 80023f4:	f7ff fc44 	bl	8001c80 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 80a7 	beq.w	8002550 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002402:	f7ff fc31 	bl	8001c68 <HAL_GetTick>
 8002406:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002408:	f107 030c 	add.w	r3, r7, #12
 800240c:	461a      	mov	r2, r3
 800240e:	2101      	movs	r1, #1
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f8cd 	bl	80025b0 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8002416:	f7ff fc27 	bl	8001c68 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	f241 3288 	movw	r2, #5000	; 0x1388
 8002424:	4293      	cmp	r3, r2
 8002426:	d90f      	bls.n	8002448 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800242c:	6939      	ldr	r1, [r7, #16]
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f000 f98c 	bl	800274c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e0ae      	b.n	80025a6 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f003 0304 	and.w	r3, r3, #4
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0da      	beq.n	8002408 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8002452:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002456:	2100      	movs	r1, #0
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f911 	bl	8002680 <HAL_ETH_WritePHYRegister>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00b      	beq.n	800247c <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002468:	6939      	ldr	r1, [r7, #16]
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f96e 	bl	800274c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8002478:	2301      	movs	r3, #1
 800247a:	e094      	b.n	80025a6 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 800247c:	f7ff fbf4 	bl	8001c68 <HAL_GetTick>
 8002480:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002482:	f107 030c 	add.w	r3, r7, #12
 8002486:	461a      	mov	r2, r3
 8002488:	2101      	movs	r1, #1
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 f890 	bl	80025b0 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8002490:	f7ff fbea 	bl	8001c68 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f241 3288 	movw	r2, #5000	; 0x1388
 800249e:	4293      	cmp	r3, r2
 80024a0:	d90f      	bls.n	80024c2 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80024a6:	6939      	ldr	r1, [r7, #16]
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 f94f 	bl	800274c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2201      	movs	r2, #1
 80024b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e071      	b.n	80025a6 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f003 0320 	and.w	r3, r3, #32
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d0da      	beq.n	8002482 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80024cc:	f107 030c 	add.w	r3, r7, #12
 80024d0:	461a      	mov	r2, r3
 80024d2:	211f      	movs	r1, #31
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 f86b 	bl	80025b0 <HAL_ETH_ReadPHYRegister>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00b      	beq.n	80024f8 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80024e4:	6939      	ldr	r1, [r7, #16]
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f930 	bl	800274c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80024f4:	2301      	movs	r3, #1
 80024f6:	e056      	b.n	80025a6 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d004      	beq.n	800250c <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	e002      	b.n	8002512 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f003 0304 	and.w	r3, r3, #4
 8002518:	2b00      	cmp	r3, #0
 800251a:	d003      	beq.n	8002524 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	e037      	b.n	8002594 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	e032      	b.n	8002594 <HAL_ETH_Init+0x31c>
 800252e:	bf00      	nop
 8002530:	03938700 	.word	0x03938700
 8002534:	40023800 	.word	0x40023800
 8002538:	40013800 	.word	0x40013800
 800253c:	01312cff 	.word	0x01312cff
 8002540:	02160ebf 	.word	0x02160ebf
 8002544:	039386ff 	.word	0x039386ff
 8002548:	05f5e0ff 	.word	0x05f5e0ff
 800254c:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	08db      	lsrs	r3, r3, #3
 8002556:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	085b      	lsrs	r3, r3, #1
 800255e:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002560:	4313      	orrs	r3, r2
 8002562:	b29b      	uxth	r3, r3
 8002564:	461a      	mov	r2, r3
 8002566:	2100      	movs	r1, #0
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f889 	bl	8002680 <HAL_ETH_WritePHYRegister>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00b      	beq.n	800258c <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002578:	6939      	ldr	r1, [r7, #16]
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f8e6 	bl	800274c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e00c      	b.n	80025a6 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800258c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002590:	f7ff fb76 	bl	8001c80 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8002594:	6939      	ldr	r1, [r7, #16]
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 f8d8 	bl	800274c <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3720      	adds	r7, #32
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop

080025b0 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	460b      	mov	r3, r1
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b82      	cmp	r3, #130	; 0x82
 80025d0:	d101      	bne.n	80025d6 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80025d2:	2302      	movs	r3, #2
 80025d4:	e050      	b.n	8002678 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2282      	movs	r2, #130	; 0x82
 80025da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	f003 031c 	and.w	r3, r3, #28
 80025ec:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8a1b      	ldrh	r3, [r3, #16]
 80025f2:	02db      	lsls	r3, r3, #11
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	697a      	ldr	r2, [r7, #20]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80025fc:	897b      	ldrh	r3, [r7, #10]
 80025fe:	019b      	lsls	r3, r3, #6
 8002600:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	4313      	orrs	r3, r2
 8002608:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f023 0302 	bic.w	r3, r3, #2
 8002610:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002622:	f7ff fb21 	bl	8001c68 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002628:	e015      	b.n	8002656 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800262a:	f7ff fb1d 	bl	8001c68 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002638:	d309      	bcc.n	800264e <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e014      	b.n	8002678 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	f003 0301 	and.w	r3, r3, #1
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1e4      	bne.n	800262a <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	b29b      	uxth	r3, r3
 8002668:	461a      	mov	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	460b      	mov	r3, r1
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b42      	cmp	r3, #66	; 0x42
 80026a0:	d101      	bne.n	80026a6 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80026a2:	2302      	movs	r3, #2
 80026a4:	e04e      	b.n	8002744 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2242      	movs	r2, #66	; 0x42
 80026aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f003 031c 	and.w	r3, r3, #28
 80026bc:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8a1b      	ldrh	r3, [r3, #16]
 80026c2:	02db      	lsls	r3, r3, #11
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80026cc:	897b      	ldrh	r3, [r7, #10]
 80026ce:	019b      	lsls	r3, r3, #6
 80026d0:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80026d4:	697a      	ldr	r2, [r7, #20]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	f043 0302 	orr.w	r3, r3, #2
 80026e0:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	b29a      	uxth	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80026fc:	f7ff fab4 	bl	8001c68 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002702:	e015      	b.n	8002730 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8002704:	f7ff fab0 	bl	8001c68 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002712:	d309      	bcc.n	8002728 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e00d      	b.n	8002744 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1e4      	bne.n	8002704 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b0b0      	sub	sp, #192	; 0xc0
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d007      	beq.n	8002772 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002768:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002770:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8002772:	2300      	movs	r3, #0
 8002774:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8002776:	2300      	movs	r3, #0
 8002778:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800277a:	2300      	movs	r3, #0
 800277c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800277e:	2300      	movs	r3, #0
 8002780:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8002782:	2300      	movs	r3, #0
 8002784:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8002786:	2300      	movs	r3, #0
 8002788:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d103      	bne.n	800279a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8002792:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002796:	663b      	str	r3, [r7, #96]	; 0x60
 8002798:	e001      	b.n	800279e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800279a:	2300      	movs	r3, #0
 800279c:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800279e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027a2:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80027a4:	2300      	movs	r3, #0
 80027a6:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80027a8:	2300      	movs	r3, #0
 80027aa:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80027ac:	2300      	movs	r3, #0
 80027ae:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80027b0:	2300      	movs	r3, #0
 80027b2:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80027b4:	2300      	movs	r3, #0
 80027b6:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80027b8:	2340      	movs	r3, #64	; 0x40
 80027ba:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80027bc:	2300      	movs	r3, #0
 80027be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80027c2:	2300      	movs	r3, #0
 80027c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80027c8:	2300      	movs	r3, #0
 80027ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80027ce:	2300      	movs	r3, #0
 80027d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80027d4:	2300      	movs	r3, #0
 80027d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 80027da:	2300      	movs	r3, #0
 80027dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80027f2:	2300      	movs	r3, #0
 80027f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80027f8:	2300      	movs	r3, #0
 80027fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80027fe:	2300      	movs	r3, #0
 8002800:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8002804:	2300      	movs	r3, #0
 8002806:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800280a:	2300      	movs	r3, #0
 800280c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8002810:	2300      	movs	r3, #0
 8002812:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8002820:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002824:	4bab      	ldr	r3, [pc, #684]	; (8002ad4 <ETH_MACDMAConfig+0x388>)
 8002826:	4013      	ands	r3, r2
 8002828:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800282c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800282e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002830:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8002832:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8002834:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8002836:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8002838:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800283e:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8002840:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8002842:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8002844:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8002846:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 800284c:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 800284e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8002850:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8002852:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8002854:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8002856:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8002858:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800285a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 800285c:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 800285e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8002860:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002862:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002866:	4313      	orrs	r3, r2
 8002868:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002874:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002880:	2001      	movs	r0, #1
 8002882:	f7ff f9fd 	bl	8001c80 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800288e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002890:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8002892:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002894:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8002896:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8002898:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800289a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800289e:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80028a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80028a4:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80028a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80028aa:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80028ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80028b0:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80028b4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80028bc:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80028be:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80028ca:	2001      	movs	r0, #1
 80028cc:	f7ff f9d8 	bl	8001c80 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80028d8:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80028e2:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80028ec:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80028f8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80028fc:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002900:	4013      	ands	r3, r2
 8002902:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002906:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800290a:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800290c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002910:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8002912:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8002916:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8002918:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800291c:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800291e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8002922:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8002924:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8002928:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800292a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800292e:	4313      	orrs	r3, r2
 8002930:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800293c:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002948:	2001      	movs	r0, #1
 800294a:	f7ff f999 	bl	8001c80 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002956:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002958:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 800295c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002972:	2001      	movs	r0, #1
 8002974:	f7ff f984 	bl	8001c80 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002980:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8002982:	2300      	movs	r3, #0
 8002984:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8002986:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800298a:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800298c:	2300      	movs	r3, #0
 800298e:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8002990:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002994:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002996:	2300      	movs	r3, #0
 8002998:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800299a:	2300      	movs	r3, #0
 800299c:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800299e:	2300      	movs	r3, #0
 80029a0:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80029a2:	2300      	movs	r3, #0
 80029a4:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80029a6:	2304      	movs	r3, #4
 80029a8:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80029aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80029b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029b4:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80029b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029ba:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80029bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029c0:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80029c2:	2380      	movs	r3, #128	; 0x80
 80029c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80029ca:	2300      	movs	r3, #0
 80029cc:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	f241 0318 	movw	r3, #4120	; 0x1018
 80029d6:	4413      	add	r3, r2
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80029de:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80029e2:	4b3d      	ldr	r3, [pc, #244]	; (8002ad8 <ETH_MACDMAConfig+0x38c>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80029ea:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80029ec:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80029ee:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80029f0:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80029f2:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80029f4:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80029f6:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80029f8:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80029fa:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80029fc:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80029fe:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8002a00:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8002a02:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8002a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8002a06:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8002a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8002a0a:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8002a0c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002a10:	4313      	orrs	r3, r2
 8002a12:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	f241 0318 	movw	r3, #4120	; 0x1018
 8002a1e:	4413      	add	r3, r2
 8002a20:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002a24:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	f241 0318 	movw	r3, #4120	; 0x1018
 8002a2e:	4413      	add	r3, r2
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a36:	2001      	movs	r0, #1
 8002a38:	f7ff f922 	bl	8001c80 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	f241 0318 	movw	r3, #4120	; 0x1018
 8002a44:	4413      	add	r3, r2
 8002a46:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002a4a:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002a4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8002a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002a50:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8002a54:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8002a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002a58:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8002a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8002a5c:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8002a5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a60:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8002a62:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8002a64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8002a66:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a74:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a84:	2001      	movs	r0, #1
 8002a86:	f7ff f8fb 	bl	8001c80 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a92:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002a96:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d10d      	bne.n	8002abc <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	f241 031c 	movw	r3, #4124	; 0x101c
 8002aa8:	4413      	add	r3, r2
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	6811      	ldr	r1, [r2, #0]
 8002ab0:	4a0a      	ldr	r2, [pc, #40]	; (8002adc <ETH_MACDMAConfig+0x390>)
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	f241 031c 	movw	r3, #4124	; 0x101c
 8002ab8:	440b      	add	r3, r1
 8002aba:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f80b 	bl	8002ae0 <ETH_MACAddressConfig>
}
 8002aca:	bf00      	nop
 8002acc:	37c0      	adds	r7, #192	; 0xc0
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	ff20810f 	.word	0xff20810f
 8002ad8:	f8de3f23 	.word	0xf8de3f23
 8002adc:	00010040 	.word	0x00010040

08002ae0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3305      	adds	r3, #5
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	021b      	lsls	r3, r3, #8
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	3204      	adds	r2, #4
 8002af8:	7812      	ldrb	r2, [r2, #0]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	4b11      	ldr	r3, [pc, #68]	; (8002b48 <ETH_MACAddressConfig+0x68>)
 8002b02:	4413      	add	r3, r2
 8002b04:	461a      	mov	r2, r3
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	3303      	adds	r3, #3
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	061a      	lsls	r2, r3, #24
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	3302      	adds	r3, #2
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	041b      	lsls	r3, r3, #16
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	021b      	lsls	r3, r3, #8
 8002b24:	4313      	orrs	r3, r2
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	7812      	ldrb	r2, [r2, #0]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	4b06      	ldr	r3, [pc, #24]	; (8002b4c <ETH_MACAddressConfig+0x6c>)
 8002b32:	4413      	add	r3, r2
 8002b34:	461a      	mov	r2, r3
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	6013      	str	r3, [r2, #0]
}
 8002b3a:	bf00      	nop
 8002b3c:	371c      	adds	r7, #28
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40028040 	.word	0x40028040
 8002b4c:	40028044 	.word	0x40028044

08002b50 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002b62:	4b27      	ldr	r3, [pc, #156]	; (8002c00 <HAL_FLASH_Program+0xb0>)
 8002b64:	7d1b      	ldrb	r3, [r3, #20]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d101      	bne.n	8002b6e <HAL_FLASH_Program+0x1e>
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	e043      	b.n	8002bf6 <HAL_FLASH_Program+0xa6>
 8002b6e:	4b24      	ldr	r3, [pc, #144]	; (8002c00 <HAL_FLASH_Program+0xb0>)
 8002b70:	2201      	movs	r2, #1
 8002b72:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b78:	f000 f8a4 	bl	8002cc4 <FLASH_WaitForLastOperation>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8002b80:	7dfb      	ldrb	r3, [r7, #23]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d133      	bne.n	8002bee <HAL_FLASH_Program+0x9e>
  {
    switch(TypeProgram)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2b03      	cmp	r3, #3
 8002b8a:	d823      	bhi.n	8002bd4 <HAL_FLASH_Program+0x84>
 8002b8c:	a201      	add	r2, pc, #4	; (adr r2, 8002b94 <HAL_FLASH_Program+0x44>)
 8002b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b92:	bf00      	nop
 8002b94:	08002ba5 	.word	0x08002ba5
 8002b98:	08002bb1 	.word	0x08002bb1
 8002b9c:	08002bbd 	.word	0x08002bbd
 8002ba0:	08002bc9 	.word	0x08002bc9
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8002ba4:	783b      	ldrb	r3, [r7, #0]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	68b8      	ldr	r0, [r7, #8]
 8002baa:	f000 f945 	bl	8002e38 <FLASH_Program_Byte>
        break;
 8002bae:	e012      	b.n	8002bd6 <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002bb0:	883b      	ldrh	r3, [r7, #0]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	68b8      	ldr	r0, [r7, #8]
 8002bb6:	f000 f919 	bl	8002dec <FLASH_Program_HalfWord>
        break;
 8002bba:	e00c      	b.n	8002bd6 <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	68b8      	ldr	r0, [r7, #8]
 8002bc2:	f000 f8ef 	bl	8002da4 <FLASH_Program_Word>
        break;
 8002bc6:	e006      	b.n	8002bd6 <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8002bc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bcc:	68b8      	ldr	r0, [r7, #8]
 8002bce:	f000 f8b9 	bl	8002d44 <FLASH_Program_DoubleWord>
        break;
 8002bd2:	e000      	b.n	8002bd6 <HAL_FLASH_Program+0x86>
      }
      default :
        break;
 8002bd4:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002bd6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002bda:	f000 f873 	bl	8002cc4 <FLASH_WaitForLastOperation>
 8002bde:	4603      	mov	r3, r0
 8002be0:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002be2:	4b08      	ldr	r3, [pc, #32]	; (8002c04 <HAL_FLASH_Program+0xb4>)
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	4a07      	ldr	r2, [pc, #28]	; (8002c04 <HAL_FLASH_Program+0xb4>)
 8002be8:	f023 0301 	bic.w	r3, r3, #1
 8002bec:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002bee:	4b04      	ldr	r3, [pc, #16]	; (8002c00 <HAL_FLASH_Program+0xb0>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	751a      	strb	r2, [r3, #20]

  return status;
 8002bf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	200006dc 	.word	0x200006dc
 8002c04:	40023c00 	.word	0x40023c00

08002c08 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c12:	4b0b      	ldr	r3, [pc, #44]	; (8002c40 <HAL_FLASH_Unlock+0x38>)
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	da0b      	bge.n	8002c32 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002c1a:	4b09      	ldr	r3, [pc, #36]	; (8002c40 <HAL_FLASH_Unlock+0x38>)
 8002c1c:	4a09      	ldr	r2, [pc, #36]	; (8002c44 <HAL_FLASH_Unlock+0x3c>)
 8002c1e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002c20:	4b07      	ldr	r3, [pc, #28]	; (8002c40 <HAL_FLASH_Unlock+0x38>)
 8002c22:	4a09      	ldr	r2, [pc, #36]	; (8002c48 <HAL_FLASH_Unlock+0x40>)
 8002c24:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c26:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <HAL_FLASH_Unlock+0x38>)
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	da01      	bge.n	8002c32 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002c32:	79fb      	ldrb	r3, [r7, #7]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	40023c00 	.word	0x40023c00
 8002c44:	45670123 	.word	0x45670123
 8002c48:	cdef89ab 	.word	0xcdef89ab

08002c4c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002c50:	4b05      	ldr	r3, [pc, #20]	; (8002c68 <HAL_FLASH_Lock+0x1c>)
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	4a04      	ldr	r2, [pc, #16]	; (8002c68 <HAL_FLASH_Lock+0x1c>)
 8002c56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c5a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	40023c00 	.word	0x40023c00

08002c6c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8002c70:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <HAL_FLASH_OB_Unlock+0x2c>)
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d007      	beq.n	8002c8c <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8002c7c:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <HAL_FLASH_OB_Unlock+0x2c>)
 8002c7e:	4a07      	ldr	r2, [pc, #28]	; (8002c9c <HAL_FLASH_OB_Unlock+0x30>)
 8002c80:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8002c82:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <HAL_FLASH_OB_Unlock+0x2c>)
 8002c84:	4a06      	ldr	r2, [pc, #24]	; (8002ca0 <HAL_FLASH_OB_Unlock+0x34>)
 8002c86:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8002c88:	2300      	movs	r3, #0
 8002c8a:	e000      	b.n	8002c8e <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr
 8002c98:	40023c00 	.word	0x40023c00
 8002c9c:	08192a3b 	.word	0x08192a3b
 8002ca0:	4c5d6e7f 	.word	0x4c5d6e7f

08002ca4 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002ca8:	4b05      	ldr	r3, [pc, #20]	; (8002cc0 <HAL_FLASH_OB_Lock+0x1c>)
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	4a04      	ldr	r2, [pc, #16]	; (8002cc0 <HAL_FLASH_OB_Lock+0x1c>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	40023c00 	.word	0x40023c00

08002cc4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002cd0:	4b1a      	ldr	r3, [pc, #104]	; (8002d3c <FLASH_WaitForLastOperation+0x78>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002cd6:	f7fe ffc7 	bl	8001c68 <HAL_GetTick>
 8002cda:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002cdc:	e010      	b.n	8002d00 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce4:	d00c      	beq.n	8002d00 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d007      	beq.n	8002cfc <FLASH_WaitForLastOperation+0x38>
 8002cec:	f7fe ffbc 	bl	8001c68 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d201      	bcs.n	8002d00 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e019      	b.n	8002d34 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002d00:	4b0f      	ldr	r3, [pc, #60]	; (8002d40 <FLASH_WaitForLastOperation+0x7c>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1e8      	bne.n	8002cde <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8002d0c:	4b0c      	ldr	r3, [pc, #48]	; (8002d40 <FLASH_WaitForLastOperation+0x7c>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002d18:	f000 f8b2 	bl	8002e80 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e009      	b.n	8002d34 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002d20:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <FLASH_WaitForLastOperation+0x7c>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <FLASH_WaitForLastOperation+0x7c>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
  
}  
 8002d34:	4618      	mov	r0, r3
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	200006dc 	.word	0x200006dc
 8002d40:	40023c00 	.word	0x40023c00

08002d44 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002d44:	b490      	push	{r4, r7}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8002d50:	4b13      	ldr	r3, [pc, #76]	; (8002da0 <FLASH_Program_DoubleWord+0x5c>)
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	4a12      	ldr	r2, [pc, #72]	; (8002da0 <FLASH_Program_DoubleWord+0x5c>)
 8002d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002d5c:	4b10      	ldr	r3, [pc, #64]	; (8002da0 <FLASH_Program_DoubleWord+0x5c>)
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	4a0f      	ldr	r2, [pc, #60]	; (8002da0 <FLASH_Program_DoubleWord+0x5c>)
 8002d62:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002d66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002d68:	4b0d      	ldr	r3, [pc, #52]	; (8002da0 <FLASH_Program_DoubleWord+0x5c>)
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	4a0c      	ldr	r2, [pc, #48]	; (8002da0 <FLASH_Program_DoubleWord+0x5c>)
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8002d7a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002d7e:	f04f 0300 	mov.w	r3, #0
 8002d82:	f04f 0400 	mov.w	r4, #0
 8002d86:	0013      	movs	r3, r2
 8002d88:	2400      	movs	r4, #0
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	3204      	adds	r2, #4
 8002d8e:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002d90:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8002d94:	bf00      	nop
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bc90      	pop	{r4, r7}
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	40023c00 	.word	0x40023c00

08002da4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8002dae:	4b0e      	ldr	r3, [pc, #56]	; (8002de8 <FLASH_Program_Word+0x44>)
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	4a0d      	ldr	r2, [pc, #52]	; (8002de8 <FLASH_Program_Word+0x44>)
 8002db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002db8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002dba:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <FLASH_Program_Word+0x44>)
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	4a0a      	ldr	r2, [pc, #40]	; (8002de8 <FLASH_Program_Word+0x44>)
 8002dc0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dc4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002dc6:	4b08      	ldr	r3, [pc, #32]	; (8002de8 <FLASH_Program_Word+0x44>)
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	4a07      	ldr	r2, [pc, #28]	; (8002de8 <FLASH_Program_Word+0x44>)
 8002dcc:	f043 0301 	orr.w	r3, r3, #1
 8002dd0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	601a      	str	r2, [r3, #0]
 8002dd8:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	40023c00 	.word	0x40023c00

08002dec <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8002df8:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <FLASH_Program_HalfWord+0x48>)
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	4a0d      	ldr	r2, [pc, #52]	; (8002e34 <FLASH_Program_HalfWord+0x48>)
 8002dfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002e04:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <FLASH_Program_HalfWord+0x48>)
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <FLASH_Program_HalfWord+0x48>)
 8002e0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002e10:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <FLASH_Program_HalfWord+0x48>)
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	4a07      	ldr	r2, [pc, #28]	; (8002e34 <FLASH_Program_HalfWord+0x48>)
 8002e16:	f043 0301 	orr.w	r3, r3, #1
 8002e1a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	887a      	ldrh	r2, [r7, #2]
 8002e20:	801a      	strh	r2, [r3, #0]
 8002e22:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	40023c00 	.word	0x40023c00

08002e38 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	460b      	mov	r3, r1
 8002e42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8002e44:	4b0d      	ldr	r3, [pc, #52]	; (8002e7c <FLASH_Program_Byte+0x44>)
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	4a0c      	ldr	r2, [pc, #48]	; (8002e7c <FLASH_Program_Byte+0x44>)
 8002e4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e4e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002e50:	4b0a      	ldr	r3, [pc, #40]	; (8002e7c <FLASH_Program_Byte+0x44>)
 8002e52:	4a0a      	ldr	r2, [pc, #40]	; (8002e7c <FLASH_Program_Byte+0x44>)
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002e58:	4b08      	ldr	r3, [pc, #32]	; (8002e7c <FLASH_Program_Byte+0x44>)
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	4a07      	ldr	r2, [pc, #28]	; (8002e7c <FLASH_Program_Byte+0x44>)
 8002e5e:	f043 0301 	orr.w	r3, r3, #1
 8002e62:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	701a      	strb	r2, [r3, #0]
 8002e6a:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	40023c00 	.word	0x40023c00

08002e80 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002e84:	4b21      	ldr	r3, [pc, #132]	; (8002f0c <FLASH_SetErrorCode+0x8c>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d005      	beq.n	8002e9c <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002e90:	4b1f      	ldr	r3, [pc, #124]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	f043 0320 	orr.w	r3, r3, #32
 8002e98:	4a1d      	ldr	r2, [pc, #116]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002e9a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002e9c:	4b1b      	ldr	r3, [pc, #108]	; (8002f0c <FLASH_SetErrorCode+0x8c>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f003 0310 	and.w	r3, r3, #16
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002ea8:	4b19      	ldr	r3, [pc, #100]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	f043 0310 	orr.w	r3, r3, #16
 8002eb0:	4a17      	ldr	r2, [pc, #92]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002eb2:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002eb4:	4b15      	ldr	r3, [pc, #84]	; (8002f0c <FLASH_SetErrorCode+0x8c>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	f003 0320 	and.w	r3, r3, #32
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d005      	beq.n	8002ecc <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002ec0:	4b13      	ldr	r3, [pc, #76]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f043 0308 	orr.w	r3, r3, #8
 8002ec8:	4a11      	ldr	r2, [pc, #68]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002eca:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002ecc:	4b0f      	ldr	r3, [pc, #60]	; (8002f0c <FLASH_SetErrorCode+0x8c>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002ed8:	4b0d      	ldr	r3, [pc, #52]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	f043 0304 	orr.w	r3, r3, #4
 8002ee0:	4a0b      	ldr	r2, [pc, #44]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002ee2:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8002ee4:	4b09      	ldr	r3, [pc, #36]	; (8002f0c <FLASH_SetErrorCode+0x8c>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8002ef0:	4b07      	ldr	r3, [pc, #28]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	f043 0302 	orr.w	r3, r3, #2
 8002ef8:	4a05      	ldr	r2, [pc, #20]	; (8002f10 <FLASH_SetErrorCode+0x90>)
 8002efa:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8002efc:	4b03      	ldr	r3, [pc, #12]	; (8002f0c <FLASH_SetErrorCode+0x8c>)
 8002efe:	22f2      	movs	r2, #242	; 0xf2
 8002f00:	60da      	str	r2, [r3, #12]
}
 8002f02:	bf00      	nop
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	40023c00 	.word	0x40023c00
 8002f10:	200006dc 	.word	0x200006dc

08002f14 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0;
 8002f22:	2300      	movs	r3, #0
 8002f24:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002f26:	4b30      	ldr	r3, [pc, #192]	; (8002fe8 <HAL_FLASHEx_Erase+0xd4>)
 8002f28:	7d1b      	ldrb	r3, [r3, #20]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d101      	bne.n	8002f32 <HAL_FLASHEx_Erase+0x1e>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	e056      	b.n	8002fe0 <HAL_FLASHEx_Erase+0xcc>
 8002f32:	4b2d      	ldr	r3, [pc, #180]	; (8002fe8 <HAL_FLASHEx_Erase+0xd4>)
 8002f34:	2201      	movs	r2, #1
 8002f36:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002f3c:	f7ff fec2 	bl	8002cc4 <FLASH_WaitForLastOperation>
 8002f40:	4603      	mov	r3, r0
 8002f42:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d146      	bne.n	8002fd8 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f50:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d115      	bne.n	8002f86 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	b2da      	uxtb	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	4619      	mov	r1, r3
 8002f66:	4610      	mov	r0, r2
 8002f68:	f000 f870 	bl	800304c <FLASH_MassErase>
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002f70:	f7ff fea8 	bl	8002cc4 <FLASH_WaitForLastOperation>
 8002f74:	4603      	mov	r3, r0
 8002f76:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002f78:	4b1c      	ldr	r3, [pc, #112]	; (8002fec <HAL_FLASHEx_Erase+0xd8>)
 8002f7a:	691a      	ldr	r2, [r3, #16]
 8002f7c:	491b      	ldr	r1, [pc, #108]	; (8002fec <HAL_FLASHEx_Erase+0xd8>)
 8002f7e:	4b1c      	ldr	r3, [pc, #112]	; (8002ff0 <HAL_FLASHEx_Erase+0xdc>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	610b      	str	r3, [r1, #16]
 8002f84:	e028      	b.n	8002fd8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	60bb      	str	r3, [r7, #8]
 8002f8c:	e01c      	b.n	8002fc8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	4619      	mov	r1, r3
 8002f96:	68b8      	ldr	r0, [r7, #8]
 8002f98:	f000 f892 	bl	80030c0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002fa0:	f7ff fe90 	bl	8002cc4 <FLASH_WaitForLastOperation>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8002fa8:	4b10      	ldr	r3, [pc, #64]	; (8002fec <HAL_FLASHEx_Erase+0xd8>)
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	4a0f      	ldr	r2, [pc, #60]	; (8002fec <HAL_FLASHEx_Erase+0xd8>)
 8002fae:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8002fb2:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	601a      	str	r2, [r3, #0]
          break;
 8002fc0:	e00a      	b.n	8002fd8 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	60bb      	str	r3, [r7, #8]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d3da      	bcc.n	8002f8e <HAL_FLASHEx_Erase+0x7a>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002fd8:	4b03      	ldr	r3, [pc, #12]	; (8002fe8 <HAL_FLASHEx_Erase+0xd4>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	751a      	strb	r2, [r3, #20]

  return status;
 8002fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	200006dc 	.word	0x200006dc
 8002fec:	40023c00 	.word	0x40023c00
 8002ff0:	ffff7ffb 	.word	0xffff7ffb

08002ff4 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	223f      	movs	r2, #63	; 0x3f
 8003000:	601a      	str	r2, [r3, #0]
	                OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1;

  /*Get WRP*/
  pOBInit->WRPSector = FLASH_OB_GetWRP();
 8003002:	f000 f8ad 	bl	8003160 <FLASH_OB_GetWRP>
 8003006:	4602      	mov	r2, r0
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800300c:	f000 f8c8 	bl	80031a0 <FLASH_OB_GetRDP>
 8003010:	4603      	mov	r3, r0
 8003012:	461a      	mov	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	60da      	str	r2, [r3, #12]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8003018:	f000 f8b2 	bl	8003180 <FLASH_OB_GetUser>
 800301c:	4602      	mov	r2, r0
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	615a      	str	r2, [r3, #20]

  /*Get BOR Level*/
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 8003022:	f000 f8dd 	bl	80031e0 <FLASH_OB_GetBOR>
 8003026:	4602      	mov	r2, r0
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	611a      	str	r2, [r3, #16]
  
  /*Get Boot Address when Boot pin = 0 */
  pOBInit->BootAddr0 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_0);
 800302c:	2010      	movs	r0, #16
 800302e:	f000 f8e5 	bl	80031fc <FLASH_OB_GetBootAddress>
 8003032:	4602      	mov	r2, r0
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	619a      	str	r2, [r3, #24]
  
  /*Get Boot Address when Boot pin = 1 */
  pOBInit->BootAddr1 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_1);
 8003038:	2020      	movs	r0, #32
 800303a:	f000 f8df 	bl	80031fc <FLASH_OB_GetBootAddress>
 800303e:	4602      	mov	r2, r0
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	61da      	str	r2, [r3, #28]
  pOBInit->PCROPSector = FLASH_OB_GetPCROP();
  
  /*Get PCROP_RDP Value */
  pOBInit->PCROPRdp = FLASH_OB_GetPCROPRDP();
#endif /* FLASH_OPTCR2_PCROP */
}
 8003044:	bf00      	nop
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	4603      	mov	r3, r0
 8003054:	6039      	str	r1, [r7, #0]
 8003056:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8003058:	4b18      	ldr	r3, [pc, #96]	; (80030bc <FLASH_MassErase+0x70>)
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	4a17      	ldr	r2, [pc, #92]	; (80030bc <FLASH_MassErase+0x70>)
 800305e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003062:	6113      	str	r3, [r2, #16]
  if(Banks == FLASH_BANK_BOTH)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	2b03      	cmp	r3, #3
 8003068:	d107      	bne.n	800307a <FLASH_MassErase+0x2e>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800306a:	4b14      	ldr	r3, [pc, #80]	; (80030bc <FLASH_MassErase+0x70>)
 800306c:	691a      	ldr	r2, [r3, #16]
 800306e:	4913      	ldr	r1, [pc, #76]	; (80030bc <FLASH_MassErase+0x70>)
 8003070:	f248 0304 	movw	r3, #32772	; 0x8004
 8003074:	4313      	orrs	r3, r2
 8003076:	610b      	str	r3, [r1, #16]
 8003078:	e00f      	b.n	800309a <FLASH_MassErase+0x4e>
  }
  else if(Banks == FLASH_BANK_2)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	2b02      	cmp	r3, #2
 800307e:	d106      	bne.n	800308e <FLASH_MassErase+0x42>
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8003080:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <FLASH_MassErase+0x70>)
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	4a0d      	ldr	r2, [pc, #52]	; (80030bc <FLASH_MassErase+0x70>)
 8003086:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800308a:	6113      	str	r3, [r2, #16]
 800308c:	e005      	b.n	800309a <FLASH_MassErase+0x4e>
  }
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
 800308e:	4b0b      	ldr	r3, [pc, #44]	; (80030bc <FLASH_MassErase+0x70>)
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	4a0a      	ldr	r2, [pc, #40]	; (80030bc <FLASH_MassErase+0x70>)
 8003094:	f043 0304 	orr.w	r3, r3, #4
 8003098:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 800309a:	4b08      	ldr	r3, [pc, #32]	; (80030bc <FLASH_MassErase+0x70>)
 800309c:	691a      	ldr	r2, [r3, #16]
 800309e:	79fb      	ldrb	r3, [r7, #7]
 80030a0:	021b      	lsls	r3, r3, #8
 80030a2:	4313      	orrs	r3, r2
 80030a4:	4a05      	ldr	r2, [pc, #20]	; (80030bc <FLASH_MassErase+0x70>)
 80030a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030aa:	6113      	str	r3, [r2, #16]
 80030ac:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	40023c00 	.word	0x40023c00

080030c0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	460b      	mov	r3, r1
 80030ca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 80030cc:	2300      	movs	r3, #0
 80030ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80030d0:	78fb      	ldrb	r3, [r7, #3]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d102      	bne.n	80030dc <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80030d6:	2300      	movs	r3, #0
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	e010      	b.n	80030fe <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80030dc:	78fb      	ldrb	r3, [r7, #3]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d103      	bne.n	80030ea <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80030e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030e6:	60fb      	str	r3, [r7, #12]
 80030e8:	e009      	b.n	80030fe <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d103      	bne.n	80030f8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80030f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	e002      	b.n	80030fe <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80030f8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030fc:	60fb      	str	r3, [r7, #12]
  }
  
  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b0b      	cmp	r3, #11
 8003102:	d902      	bls.n	800310a <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3304      	adds	r3, #4
 8003108:	607b      	str	r3, [r7, #4]
  }  

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 800310a:	4b14      	ldr	r3, [pc, #80]	; (800315c <FLASH_Erase_Sector+0x9c>)
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	4a13      	ldr	r2, [pc, #76]	; (800315c <FLASH_Erase_Sector+0x9c>)
 8003110:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003114:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003116:	4b11      	ldr	r3, [pc, #68]	; (800315c <FLASH_Erase_Sector+0x9c>)
 8003118:	691a      	ldr	r2, [r3, #16]
 800311a:	4910      	ldr	r1, [pc, #64]	; (800315c <FLASH_Erase_Sector+0x9c>)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4313      	orrs	r3, r2
 8003120:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003122:	4b0e      	ldr	r3, [pc, #56]	; (800315c <FLASH_Erase_Sector+0x9c>)
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	4a0d      	ldr	r2, [pc, #52]	; (800315c <FLASH_Erase_Sector+0x9c>)
 8003128:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800312c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800312e:	4b0b      	ldr	r3, [pc, #44]	; (800315c <FLASH_Erase_Sector+0x9c>)
 8003130:	691a      	ldr	r2, [r3, #16]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	00db      	lsls	r3, r3, #3
 8003136:	4313      	orrs	r3, r2
 8003138:	4a08      	ldr	r2, [pc, #32]	; (800315c <FLASH_Erase_Sector+0x9c>)
 800313a:	f043 0302 	orr.w	r3, r3, #2
 800313e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003140:	4b06      	ldr	r3, [pc, #24]	; (800315c <FLASH_Erase_Sector+0x9c>)
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	4a05      	ldr	r2, [pc, #20]	; (800315c <FLASH_Erase_Sector+0x9c>)
 8003146:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800314a:	6113      	str	r3, [r2, #16]
 800314c:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8003150:	bf00      	nop
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr
 800315c:	40023c00 	.word	0x40023c00

08003160 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint32_t FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 8003164:	4b04      	ldr	r3, [pc, #16]	; (8003178 <FLASH_OB_GetWRP+0x18>)
 8003166:	695a      	ldr	r2, [r3, #20]
 8003168:	4b04      	ldr	r3, [pc, #16]	; (800317c <FLASH_OB_GetWRP+0x1c>)
 800316a:	4013      	ands	r3, r2
}
 800316c:	4618      	mov	r0, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	40023c00 	.word	0x40023c00
 800317c:	0fff0000 	.word	0x0fff0000

08003180 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint32_t FLASH User Option Bytes values: WWDG_SW(Bit4), IWDG_SW(Bit5), nRST_STOP(Bit6), 
  *         nRST_STDBY(Bit7), nDBOOT(Bit28), nDBANK(Bit29), IWDG_STDBY(Bit30) and IWDG_STOP(Bit31).
  */
static uint32_t FLASH_OB_GetUser(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 8003184:	4b04      	ldr	r3, [pc, #16]	; (8003198 <FLASH_OB_GetUser+0x18>)
 8003186:	695a      	ldr	r2, [r3, #20]
 8003188:	4b04      	ldr	r3, [pc, #16]	; (800319c <FLASH_OB_GetUser+0x1c>)
 800318a:	4013      	ands	r3, r2
}
 800318c:	4618      	mov	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40023c00 	.word	0x40023c00
 800319c:	f00000f0 	.word	0xf00000f0

080031a0 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 80031a6:	23aa      	movs	r3, #170	; 0xaa
 80031a8:	71fb      	strb	r3, [r7, #7]
  
  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_0)
 80031aa:	4b0c      	ldr	r3, [pc, #48]	; (80031dc <FLASH_OB_GetRDP+0x3c>)
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2baa      	cmp	r3, #170	; 0xaa
 80031b2:	d102      	bne.n	80031ba <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_0;
 80031b4:	23aa      	movs	r3, #170	; 0xaa
 80031b6:	71fb      	strb	r3, [r7, #7]
 80031b8:	e009      	b.n	80031ce <FLASH_OB_GetRDP+0x2e>
  }
  else if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_2)
 80031ba:	4b08      	ldr	r3, [pc, #32]	; (80031dc <FLASH_OB_GetRDP+0x3c>)
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2bcc      	cmp	r3, #204	; 0xcc
 80031c2:	d102      	bne.n	80031ca <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_2;
 80031c4:	23cc      	movs	r3, #204	; 0xcc
 80031c6:	71fb      	strb	r3, [r7, #7]
 80031c8:	e001      	b.n	80031ce <FLASH_OB_GetRDP+0x2e>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_1;
 80031ca:	2355      	movs	r3, #85	; 0x55
 80031cc:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 80031ce:	79fb      	ldrb	r3, [r7, #7]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	40023c15 	.word	0x40023c15

080031e0 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint32_t FLASH_OB_GetBOR(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return ((uint32_t)(FLASH->OPTCR & 0x0C));
 80031e4:	4b04      	ldr	r3, [pc, #16]	; (80031f8 <FLASH_OB_GetBOR+0x18>)
 80031e6:	695b      	ldr	r3, [r3, #20]
 80031e8:	f003 030c 	and.w	r3, r3, #12
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	40023c00 	.word	0x40023c00

080031fc <FLASH_OB_GetBootAddress>:
  *            - OB_BOOTADDR_DTCM_RAM : Boot from DTCM RAM (0x20000000)                 
  *            - OB_BOOTADDR_SRAM1 : Boot from SRAM1 (0x20010000)                    
  *            - OB_BOOTADDR_SRAM2 : Boot from SRAM2 (0x2004C000) 
  */
static uint32_t FLASH_OB_GetBootAddress(uint32_t BootOption)
{  
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t Address = 0;
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]
    
	/* Return the Boot base Address */
  if(BootOption == OPTIONBYTE_BOOTADDR_0)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b10      	cmp	r3, #16
 800320c:	d104      	bne.n	8003218 <FLASH_OB_GetBootAddress+0x1c>
  {			
    Address = FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD0;
 800320e:	4b08      	ldr	r3, [pc, #32]	; (8003230 <FLASH_OB_GetBootAddress+0x34>)
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	b29b      	uxth	r3, r3
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	e004      	b.n	8003222 <FLASH_OB_GetBootAddress+0x26>
	}
  else
	{
		Address = ((FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD1) >> 16);
 8003218:	4b05      	ldr	r3, [pc, #20]	; (8003230 <FLASH_OB_GetBootAddress+0x34>)
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	0c1b      	lsrs	r3, r3, #16
 800321e:	b29b      	uxth	r3, r3
 8003220:	60fb      	str	r3, [r7, #12]
	}

  return Address;
 8003222:	68fb      	ldr	r3, [r7, #12]
}
 8003224:	4618      	mov	r0, r3
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	40023c00 	.word	0x40023c00

08003234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003234:	b480      	push	{r7}
 8003236:	b089      	sub	sp, #36	; 0x24
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800323e:	2300      	movs	r3, #0
 8003240:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003242:	2300      	movs	r3, #0
 8003244:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003246:	2300      	movs	r3, #0
 8003248:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800324a:	2300      	movs	r3, #0
 800324c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800324e:	2300      	movs	r3, #0
 8003250:	61fb      	str	r3, [r7, #28]
 8003252:	e175      	b.n	8003540 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003254:	2201      	movs	r2, #1
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4013      	ands	r3, r2
 8003266:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	429a      	cmp	r2, r3
 800326e:	f040 8164 	bne.w	800353a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d00b      	beq.n	8003292 <HAL_GPIO_Init+0x5e>
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b02      	cmp	r3, #2
 8003280:	d007      	beq.n	8003292 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003286:	2b11      	cmp	r3, #17
 8003288:	d003      	beq.n	8003292 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2b12      	cmp	r3, #18
 8003290:	d130      	bne.n	80032f4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	2203      	movs	r2, #3
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	43db      	mvns	r3, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4013      	ands	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	68da      	ldr	r2, [r3, #12]
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	fa02 f303 	lsl.w	r3, r2, r3
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032c8:	2201      	movs	r2, #1
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	69ba      	ldr	r2, [r7, #24]
 80032d4:	4013      	ands	r3, r2
 80032d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 0201 	and.w	r2, r3, #1
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	2203      	movs	r2, #3
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b02      	cmp	r3, #2
 800332a:	d003      	beq.n	8003334 <HAL_GPIO_Init+0x100>
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	2b12      	cmp	r3, #18
 8003332:	d123      	bne.n	800337c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	08da      	lsrs	r2, r3, #3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	3208      	adds	r2, #8
 800333c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003340:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	220f      	movs	r2, #15
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	08da      	lsrs	r2, r3, #3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	3208      	adds	r2, #8
 8003376:	69b9      	ldr	r1, [r7, #24]
 8003378:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	2203      	movs	r2, #3
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	43db      	mvns	r3, r3
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4013      	ands	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0203 	and.w	r2, r3, #3
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 80be 	beq.w	800353a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033be:	4b65      	ldr	r3, [pc, #404]	; (8003554 <HAL_GPIO_Init+0x320>)
 80033c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c2:	4a64      	ldr	r2, [pc, #400]	; (8003554 <HAL_GPIO_Init+0x320>)
 80033c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033c8:	6453      	str	r3, [r2, #68]	; 0x44
 80033ca:	4b62      	ldr	r3, [pc, #392]	; (8003554 <HAL_GPIO_Init+0x320>)
 80033cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033d2:	60fb      	str	r3, [r7, #12]
 80033d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80033d6:	4a60      	ldr	r2, [pc, #384]	; (8003558 <HAL_GPIO_Init+0x324>)
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	089b      	lsrs	r3, r3, #2
 80033dc:	3302      	adds	r3, #2
 80033de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f003 0303 	and.w	r3, r3, #3
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	220f      	movs	r2, #15
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43db      	mvns	r3, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4013      	ands	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a57      	ldr	r2, [pc, #348]	; (800355c <HAL_GPIO_Init+0x328>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d037      	beq.n	8003472 <HAL_GPIO_Init+0x23e>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a56      	ldr	r2, [pc, #344]	; (8003560 <HAL_GPIO_Init+0x32c>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d031      	beq.n	800346e <HAL_GPIO_Init+0x23a>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a55      	ldr	r2, [pc, #340]	; (8003564 <HAL_GPIO_Init+0x330>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d02b      	beq.n	800346a <HAL_GPIO_Init+0x236>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a54      	ldr	r2, [pc, #336]	; (8003568 <HAL_GPIO_Init+0x334>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d025      	beq.n	8003466 <HAL_GPIO_Init+0x232>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a53      	ldr	r2, [pc, #332]	; (800356c <HAL_GPIO_Init+0x338>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d01f      	beq.n	8003462 <HAL_GPIO_Init+0x22e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a52      	ldr	r2, [pc, #328]	; (8003570 <HAL_GPIO_Init+0x33c>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d019      	beq.n	800345e <HAL_GPIO_Init+0x22a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a51      	ldr	r2, [pc, #324]	; (8003574 <HAL_GPIO_Init+0x340>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d013      	beq.n	800345a <HAL_GPIO_Init+0x226>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a50      	ldr	r2, [pc, #320]	; (8003578 <HAL_GPIO_Init+0x344>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00d      	beq.n	8003456 <HAL_GPIO_Init+0x222>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a4f      	ldr	r2, [pc, #316]	; (800357c <HAL_GPIO_Init+0x348>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d007      	beq.n	8003452 <HAL_GPIO_Init+0x21e>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a4e      	ldr	r2, [pc, #312]	; (8003580 <HAL_GPIO_Init+0x34c>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d101      	bne.n	800344e <HAL_GPIO_Init+0x21a>
 800344a:	2309      	movs	r3, #9
 800344c:	e012      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800344e:	230a      	movs	r3, #10
 8003450:	e010      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003452:	2308      	movs	r3, #8
 8003454:	e00e      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003456:	2307      	movs	r3, #7
 8003458:	e00c      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800345a:	2306      	movs	r3, #6
 800345c:	e00a      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800345e:	2305      	movs	r3, #5
 8003460:	e008      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003462:	2304      	movs	r3, #4
 8003464:	e006      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003466:	2303      	movs	r3, #3
 8003468:	e004      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800346a:	2302      	movs	r3, #2
 800346c:	e002      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003472:	2300      	movs	r3, #0
 8003474:	69fa      	ldr	r2, [r7, #28]
 8003476:	f002 0203 	and.w	r2, r2, #3
 800347a:	0092      	lsls	r2, r2, #2
 800347c:	4093      	lsls	r3, r2
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4313      	orrs	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003484:	4934      	ldr	r1, [pc, #208]	; (8003558 <HAL_GPIO_Init+0x324>)
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	089b      	lsrs	r3, r3, #2
 800348a:	3302      	adds	r3, #2
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003492:	4b3c      	ldr	r3, [pc, #240]	; (8003584 <HAL_GPIO_Init+0x350>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	43db      	mvns	r3, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4013      	ands	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034b6:	4a33      	ldr	r2, [pc, #204]	; (8003584 <HAL_GPIO_Init+0x350>)
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034bc:	4b31      	ldr	r3, [pc, #196]	; (8003584 <HAL_GPIO_Init+0x350>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034e0:	4a28      	ldr	r2, [pc, #160]	; (8003584 <HAL_GPIO_Init+0x350>)
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034e6:	4b27      	ldr	r3, [pc, #156]	; (8003584 <HAL_GPIO_Init+0x350>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	43db      	mvns	r3, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4013      	ands	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4313      	orrs	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800350a:	4a1e      	ldr	r2, [pc, #120]	; (8003584 <HAL_GPIO_Init+0x350>)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003510:	4b1c      	ldr	r3, [pc, #112]	; (8003584 <HAL_GPIO_Init+0x350>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003534:	4a13      	ldr	r2, [pc, #76]	; (8003584 <HAL_GPIO_Init+0x350>)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	3301      	adds	r3, #1
 800353e:	61fb      	str	r3, [r7, #28]
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	2b0f      	cmp	r3, #15
 8003544:	f67f ae86 	bls.w	8003254 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003548:	bf00      	nop
 800354a:	3724      	adds	r7, #36	; 0x24
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	40023800 	.word	0x40023800
 8003558:	40013800 	.word	0x40013800
 800355c:	40020000 	.word	0x40020000
 8003560:	40020400 	.word	0x40020400
 8003564:	40020800 	.word	0x40020800
 8003568:	40020c00 	.word	0x40020c00
 800356c:	40021000 	.word	0x40021000
 8003570:	40021400 	.word	0x40021400
 8003574:	40021800 	.word	0x40021800
 8003578:	40021c00 	.word	0x40021c00
 800357c:	40022000 	.word	0x40022000
 8003580:	40022400 	.word	0x40022400
 8003584:	40013c00 	.word	0x40013c00

08003588 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003588:	b480      	push	{r7}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	460b      	mov	r3, r1
 8003592:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691a      	ldr	r2, [r3, #16]
 8003598:	887b      	ldrh	r3, [r7, #2]
 800359a:	4013      	ands	r3, r2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d002      	beq.n	80035a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035a0:	2301      	movs	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]
 80035a4:	e001      	b.n	80035aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035a6:	2300      	movs	r3, #0
 80035a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3714      	adds	r7, #20
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	460b      	mov	r3, r1
 80035c2:	807b      	strh	r3, [r7, #2]
 80035c4:	4613      	mov	r3, r2
 80035c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035c8:	787b      	ldrb	r3, [r7, #1]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d003      	beq.n	80035d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035ce:	887a      	ldrh	r2, [r7, #2]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80035d4:	e003      	b.n	80035de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80035d6:	887b      	ldrh	r3, [r7, #2]
 80035d8:	041a      	lsls	r2, r3, #16
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	619a      	str	r2, [r3, #24]
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ec:	b08f      	sub	sp, #60	; 0x3c
 80035ee:	af0a      	add	r7, sp, #40	; 0x28
 80035f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d101      	bne.n	80035fc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e116      	b.n	800382a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7fe f9d6 	bl	80019c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2203      	movs	r2, #3
 8003620:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362c:	2b00      	cmp	r3, #0
 800362e:	d102      	bne.n	8003636 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f002 f85a 	bl	80056f4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	603b      	str	r3, [r7, #0]
 8003646:	687e      	ldr	r6, [r7, #4]
 8003648:	466d      	mov	r5, sp
 800364a:	f106 0410 	add.w	r4, r6, #16
 800364e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003650:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003652:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003654:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003656:	e894 0003 	ldmia.w	r4, {r0, r1}
 800365a:	e885 0003 	stmia.w	r5, {r0, r1}
 800365e:	1d33      	adds	r3, r6, #4
 8003660:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003662:	6838      	ldr	r0, [r7, #0]
 8003664:	f001 ffee 	bl	8005644 <USB_CoreInit>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d005      	beq.n	800367a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2202      	movs	r2, #2
 8003672:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e0d7      	b.n	800382a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2100      	movs	r1, #0
 8003680:	4618      	mov	r0, r3
 8003682:	f002 f848 	bl	8005716 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003686:	2300      	movs	r3, #0
 8003688:	73fb      	strb	r3, [r7, #15]
 800368a:	e04a      	b.n	8003722 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800368c:	7bfa      	ldrb	r2, [r7, #15]
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	4613      	mov	r3, r2
 8003692:	00db      	lsls	r3, r3, #3
 8003694:	1a9b      	subs	r3, r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	333d      	adds	r3, #61	; 0x3d
 800369c:	2201      	movs	r2, #1
 800369e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036a0:	7bfa      	ldrb	r2, [r7, #15]
 80036a2:	6879      	ldr	r1, [r7, #4]
 80036a4:	4613      	mov	r3, r2
 80036a6:	00db      	lsls	r3, r3, #3
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	440b      	add	r3, r1
 80036ae:	333c      	adds	r3, #60	; 0x3c
 80036b0:	7bfa      	ldrb	r2, [r7, #15]
 80036b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80036b4:	7bfa      	ldrb	r2, [r7, #15]
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	b298      	uxth	r0, r3
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	4613      	mov	r3, r2
 80036be:	00db      	lsls	r3, r3, #3
 80036c0:	1a9b      	subs	r3, r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	3342      	adds	r3, #66	; 0x42
 80036c8:	4602      	mov	r2, r0
 80036ca:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036cc:	7bfa      	ldrb	r2, [r7, #15]
 80036ce:	6879      	ldr	r1, [r7, #4]
 80036d0:	4613      	mov	r3, r2
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	1a9b      	subs	r3, r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	440b      	add	r3, r1
 80036da:	333f      	adds	r3, #63	; 0x3f
 80036dc:	2200      	movs	r2, #0
 80036de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036e0:	7bfa      	ldrb	r2, [r7, #15]
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	1a9b      	subs	r3, r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	3344      	adds	r3, #68	; 0x44
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036f4:	7bfa      	ldrb	r2, [r7, #15]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	1a9b      	subs	r3, r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	3348      	adds	r3, #72	; 0x48
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003708:	7bfa      	ldrb	r2, [r7, #15]
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	4613      	mov	r3, r2
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	1a9b      	subs	r3, r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	3350      	adds	r3, #80	; 0x50
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800371c:	7bfb      	ldrb	r3, [r7, #15]
 800371e:	3301      	adds	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
 8003722:	7bfa      	ldrb	r2, [r7, #15]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	429a      	cmp	r2, r3
 800372a:	d3af      	bcc.n	800368c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800372c:	2300      	movs	r3, #0
 800372e:	73fb      	strb	r3, [r7, #15]
 8003730:	e044      	b.n	80037bc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003732:	7bfa      	ldrb	r2, [r7, #15]
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	4613      	mov	r3, r2
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	1a9b      	subs	r3, r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	440b      	add	r3, r1
 8003740:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003744:	2200      	movs	r2, #0
 8003746:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003748:	7bfa      	ldrb	r2, [r7, #15]
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	00db      	lsls	r3, r3, #3
 8003750:	1a9b      	subs	r3, r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800375a:	7bfa      	ldrb	r2, [r7, #15]
 800375c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800375e:	7bfa      	ldrb	r2, [r7, #15]
 8003760:	6879      	ldr	r1, [r7, #4]
 8003762:	4613      	mov	r3, r2
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	1a9b      	subs	r3, r3, r2
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	440b      	add	r3, r1
 800376c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003770:	2200      	movs	r2, #0
 8003772:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003774:	7bfa      	ldrb	r2, [r7, #15]
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	4613      	mov	r3, r2
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	1a9b      	subs	r3, r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800378a:	7bfa      	ldrb	r2, [r7, #15]
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	4613      	mov	r3, r2
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037a0:	7bfa      	ldrb	r2, [r7, #15]
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	4613      	mov	r3, r2
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	1a9b      	subs	r3, r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	440b      	add	r3, r1
 80037ae:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	3301      	adds	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
 80037bc:	7bfa      	ldrb	r2, [r7, #15]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d3b5      	bcc.n	8003732 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	603b      	str	r3, [r7, #0]
 80037cc:	687e      	ldr	r6, [r7, #4]
 80037ce:	466d      	mov	r5, sp
 80037d0:	f106 0410 	add.w	r4, r6, #16
 80037d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037dc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037e0:	e885 0003 	stmia.w	r5, {r0, r1}
 80037e4:	1d33      	adds	r3, r6, #4
 80037e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037e8:	6838      	ldr	r0, [r7, #0]
 80037ea:	f001 ffbf 	bl	800576c <USB_DevInit>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d005      	beq.n	8003800 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e014      	b.n	800382a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003814:	2b01      	cmp	r3, #1
 8003816:	d102      	bne.n	800381e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 f80b 	bl	8003834 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f002 f971 	bl	8005b0a <USB_DevDisconnect>

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003834 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003862:	4b05      	ldr	r3, [pc, #20]	; (8003878 <HAL_PCDEx_ActivateLPM+0x44>)
 8003864:	4313      	orrs	r3, r2
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	10000003 	.word	0x10000003

0800387c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003880:	4b05      	ldr	r3, [pc, #20]	; (8003898 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a04      	ldr	r2, [pc, #16]	; (8003898 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003886:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800388a:	6013      	str	r3, [r2, #0]
}
 800388c:	bf00      	nop
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40007000 	.word	0x40007000

0800389c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80038a2:	2300      	movs	r3, #0
 80038a4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80038a6:	4b23      	ldr	r3, [pc, #140]	; (8003934 <HAL_PWREx_EnableOverDrive+0x98>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038aa:	4a22      	ldr	r2, [pc, #136]	; (8003934 <HAL_PWREx_EnableOverDrive+0x98>)
 80038ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038b0:	6413      	str	r3, [r2, #64]	; 0x40
 80038b2:	4b20      	ldr	r3, [pc, #128]	; (8003934 <HAL_PWREx_EnableOverDrive+0x98>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ba:	603b      	str	r3, [r7, #0]
 80038bc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80038be:	4b1e      	ldr	r3, [pc, #120]	; (8003938 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a1d      	ldr	r2, [pc, #116]	; (8003938 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038ca:	f7fe f9cd 	bl	8001c68 <HAL_GetTick>
 80038ce:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80038d0:	e009      	b.n	80038e6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80038d2:	f7fe f9c9 	bl	8001c68 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038e0:	d901      	bls.n	80038e6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e022      	b.n	800392c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80038e6:	4b14      	ldr	r3, [pc, #80]	; (8003938 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f2:	d1ee      	bne.n	80038d2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80038f4:	4b10      	ldr	r3, [pc, #64]	; (8003938 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a0f      	ldr	r2, [pc, #60]	; (8003938 <HAL_PWREx_EnableOverDrive+0x9c>)
 80038fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038fe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003900:	f7fe f9b2 	bl	8001c68 <HAL_GetTick>
 8003904:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003906:	e009      	b.n	800391c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003908:	f7fe f9ae 	bl	8001c68 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003916:	d901      	bls.n	800391c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e007      	b.n	800392c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800391c:	4b06      	ldr	r3, [pc, #24]	; (8003938 <HAL_PWREx_EnableOverDrive+0x9c>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003924:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003928:	d1ee      	bne.n	8003908 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3708      	adds	r7, #8
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	40023800 	.word	0x40023800
 8003938:	40007000 	.word	0x40007000

0800393c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003944:	2300      	movs	r3, #0
 8003946:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e29b      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	2b00      	cmp	r3, #0
 800395c:	f000 8087 	beq.w	8003a6e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003960:	4b96      	ldr	r3, [pc, #600]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 030c 	and.w	r3, r3, #12
 8003968:	2b04      	cmp	r3, #4
 800396a:	d00c      	beq.n	8003986 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800396c:	4b93      	ldr	r3, [pc, #588]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f003 030c 	and.w	r3, r3, #12
 8003974:	2b08      	cmp	r3, #8
 8003976:	d112      	bne.n	800399e <HAL_RCC_OscConfig+0x62>
 8003978:	4b90      	ldr	r3, [pc, #576]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003980:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003984:	d10b      	bne.n	800399e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003986:	4b8d      	ldr	r3, [pc, #564]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d06c      	beq.n	8003a6c <HAL_RCC_OscConfig+0x130>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d168      	bne.n	8003a6c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e275      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039a6:	d106      	bne.n	80039b6 <HAL_RCC_OscConfig+0x7a>
 80039a8:	4b84      	ldr	r3, [pc, #528]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a83      	ldr	r2, [pc, #524]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039b2:	6013      	str	r3, [r2, #0]
 80039b4:	e02e      	b.n	8003a14 <HAL_RCC_OscConfig+0xd8>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d10c      	bne.n	80039d8 <HAL_RCC_OscConfig+0x9c>
 80039be:	4b7f      	ldr	r3, [pc, #508]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a7e      	ldr	r2, [pc, #504]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039c8:	6013      	str	r3, [r2, #0]
 80039ca:	4b7c      	ldr	r3, [pc, #496]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a7b      	ldr	r2, [pc, #492]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039d4:	6013      	str	r3, [r2, #0]
 80039d6:	e01d      	b.n	8003a14 <HAL_RCC_OscConfig+0xd8>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039e0:	d10c      	bne.n	80039fc <HAL_RCC_OscConfig+0xc0>
 80039e2:	4b76      	ldr	r3, [pc, #472]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a75      	ldr	r2, [pc, #468]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	4b73      	ldr	r3, [pc, #460]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a72      	ldr	r2, [pc, #456]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039f8:	6013      	str	r3, [r2, #0]
 80039fa:	e00b      	b.n	8003a14 <HAL_RCC_OscConfig+0xd8>
 80039fc:	4b6f      	ldr	r3, [pc, #444]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a6e      	ldr	r2, [pc, #440]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a06:	6013      	str	r3, [r2, #0]
 8003a08:	4b6c      	ldr	r3, [pc, #432]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a6b      	ldr	r2, [pc, #428]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d013      	beq.n	8003a44 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7fe f924 	bl	8001c68 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a24:	f7fe f920 	bl	8001c68 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	; 0x64
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e229      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a36:	4b61      	ldr	r3, [pc, #388]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0f0      	beq.n	8003a24 <HAL_RCC_OscConfig+0xe8>
 8003a42:	e014      	b.n	8003a6e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a44:	f7fe f910 	bl	8001c68 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a4a:	e008      	b.n	8003a5e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a4c:	f7fe f90c 	bl	8001c68 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b64      	cmp	r3, #100	; 0x64
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e215      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a5e:	4b57      	ldr	r3, [pc, #348]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1f0      	bne.n	8003a4c <HAL_RCC_OscConfig+0x110>
 8003a6a:	e000      	b.n	8003a6e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d069      	beq.n	8003b4e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a7a:	4b50      	ldr	r3, [pc, #320]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 030c 	and.w	r3, r3, #12
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00b      	beq.n	8003a9e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a86:	4b4d      	ldr	r3, [pc, #308]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 030c 	and.w	r3, r3, #12
 8003a8e:	2b08      	cmp	r3, #8
 8003a90:	d11c      	bne.n	8003acc <HAL_RCC_OscConfig+0x190>
 8003a92:	4b4a      	ldr	r3, [pc, #296]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d116      	bne.n	8003acc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a9e:	4b47      	ldr	r3, [pc, #284]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d005      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x17a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d001      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e1e9      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ab6:	4b41      	ldr	r3, [pc, #260]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	493d      	ldr	r1, [pc, #244]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aca:	e040      	b.n	8003b4e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d023      	beq.n	8003b1c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ad4:	4b39      	ldr	r3, [pc, #228]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a38      	ldr	r2, [pc, #224]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae0:	f7fe f8c2 	bl	8001c68 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ae8:	f7fe f8be 	bl	8001c68 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e1c7      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003afa:	4b30      	ldr	r3, [pc, #192]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0f0      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b06:	4b2d      	ldr	r3, [pc, #180]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	4929      	ldr	r1, [pc, #164]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	600b      	str	r3, [r1, #0]
 8003b1a:	e018      	b.n	8003b4e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b1c:	4b27      	ldr	r3, [pc, #156]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a26      	ldr	r2, [pc, #152]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b22:	f023 0301 	bic.w	r3, r3, #1
 8003b26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b28:	f7fe f89e 	bl	8001c68 <HAL_GetTick>
 8003b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b2e:	e008      	b.n	8003b42 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b30:	f7fe f89a 	bl	8001c68 <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e1a3      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b42:	4b1e      	ldr	r3, [pc, #120]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1f0      	bne.n	8003b30 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0308 	and.w	r3, r3, #8
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d038      	beq.n	8003bcc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d019      	beq.n	8003b96 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b62:	4b16      	ldr	r3, [pc, #88]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b66:	4a15      	ldr	r2, [pc, #84]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6e:	f7fe f87b 	bl	8001c68 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b76:	f7fe f877 	bl	8001c68 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e180      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b88:	4b0c      	ldr	r3, [pc, #48]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0f0      	beq.n	8003b76 <HAL_RCC_OscConfig+0x23a>
 8003b94:	e01a      	b.n	8003bcc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b96:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b9a:	4a08      	ldr	r2, [pc, #32]	; (8003bbc <HAL_RCC_OscConfig+0x280>)
 8003b9c:	f023 0301 	bic.w	r3, r3, #1
 8003ba0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba2:	f7fe f861 	bl	8001c68 <HAL_GetTick>
 8003ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba8:	e00a      	b.n	8003bc0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003baa:	f7fe f85d 	bl	8001c68 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d903      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e166      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
 8003bbc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bc0:	4b92      	ldr	r3, [pc, #584]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003bc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d1ee      	bne.n	8003baa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f000 80a4 	beq.w	8003d22 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bda:	4b8c      	ldr	r3, [pc, #560]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10d      	bne.n	8003c02 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003be6:	4b89      	ldr	r3, [pc, #548]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	4a88      	ldr	r2, [pc, #544]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8003bf2:	4b86      	ldr	r3, [pc, #536]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bfa:	60bb      	str	r3, [r7, #8]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c02:	4b83      	ldr	r3, [pc, #524]	; (8003e10 <HAL_RCC_OscConfig+0x4d4>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d118      	bne.n	8003c40 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003c0e:	4b80      	ldr	r3, [pc, #512]	; (8003e10 <HAL_RCC_OscConfig+0x4d4>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a7f      	ldr	r2, [pc, #508]	; (8003e10 <HAL_RCC_OscConfig+0x4d4>)
 8003c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c1a:	f7fe f825 	bl	8001c68 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c22:	f7fe f821 	bl	8001c68 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b64      	cmp	r3, #100	; 0x64
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e12a      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c34:	4b76      	ldr	r3, [pc, #472]	; (8003e10 <HAL_RCC_OscConfig+0x4d4>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0f0      	beq.n	8003c22 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d106      	bne.n	8003c56 <HAL_RCC_OscConfig+0x31a>
 8003c48:	4b70      	ldr	r3, [pc, #448]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c4c:	4a6f      	ldr	r2, [pc, #444]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	6713      	str	r3, [r2, #112]	; 0x70
 8003c54:	e02d      	b.n	8003cb2 <HAL_RCC_OscConfig+0x376>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10c      	bne.n	8003c78 <HAL_RCC_OscConfig+0x33c>
 8003c5e:	4b6b      	ldr	r3, [pc, #428]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c62:	4a6a      	ldr	r2, [pc, #424]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c64:	f023 0301 	bic.w	r3, r3, #1
 8003c68:	6713      	str	r3, [r2, #112]	; 0x70
 8003c6a:	4b68      	ldr	r3, [pc, #416]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6e:	4a67      	ldr	r2, [pc, #412]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c70:	f023 0304 	bic.w	r3, r3, #4
 8003c74:	6713      	str	r3, [r2, #112]	; 0x70
 8003c76:	e01c      	b.n	8003cb2 <HAL_RCC_OscConfig+0x376>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	2b05      	cmp	r3, #5
 8003c7e:	d10c      	bne.n	8003c9a <HAL_RCC_OscConfig+0x35e>
 8003c80:	4b62      	ldr	r3, [pc, #392]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c84:	4a61      	ldr	r2, [pc, #388]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c86:	f043 0304 	orr.w	r3, r3, #4
 8003c8a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c8c:	4b5f      	ldr	r3, [pc, #380]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c90:	4a5e      	ldr	r2, [pc, #376]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c92:	f043 0301 	orr.w	r3, r3, #1
 8003c96:	6713      	str	r3, [r2, #112]	; 0x70
 8003c98:	e00b      	b.n	8003cb2 <HAL_RCC_OscConfig+0x376>
 8003c9a:	4b5c      	ldr	r3, [pc, #368]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9e:	4a5b      	ldr	r2, [pc, #364]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003ca0:	f023 0301 	bic.w	r3, r3, #1
 8003ca4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ca6:	4b59      	ldr	r3, [pc, #356]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003caa:	4a58      	ldr	r2, [pc, #352]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003cac:	f023 0304 	bic.w	r3, r3, #4
 8003cb0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d015      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cba:	f7fd ffd5 	bl	8001c68 <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc0:	e00a      	b.n	8003cd8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cc2:	f7fd ffd1 	bl	8001c68 <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e0d8      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd8:	4b4c      	ldr	r3, [pc, #304]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0ee      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x386>
 8003ce4:	e014      	b.n	8003d10 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce6:	f7fd ffbf 	bl	8001c68 <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cec:	e00a      	b.n	8003d04 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cee:	f7fd ffbb 	bl	8001c68 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e0c2      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d04:	4b41      	ldr	r3, [pc, #260]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1ee      	bne.n	8003cee <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d10:	7dfb      	ldrb	r3, [r7, #23]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d105      	bne.n	8003d22 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d16:	4b3d      	ldr	r3, [pc, #244]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1a:	4a3c      	ldr	r2, [pc, #240]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003d1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d20:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 80ae 	beq.w	8003e88 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d2c:	4b37      	ldr	r3, [pc, #220]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 030c 	and.w	r3, r3, #12
 8003d34:	2b08      	cmp	r3, #8
 8003d36:	d06d      	beq.n	8003e14 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d14b      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d40:	4b32      	ldr	r3, [pc, #200]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a31      	ldr	r2, [pc, #196]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003d46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d4c:	f7fd ff8c 	bl	8001c68 <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d52:	e008      	b.n	8003d66 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d54:	f7fd ff88 	bl	8001c68 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e091      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d66:	4b29      	ldr	r3, [pc, #164]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1f0      	bne.n	8003d54 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69da      	ldr	r2, [r3, #28]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d80:	019b      	lsls	r3, r3, #6
 8003d82:	431a      	orrs	r2, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d88:	085b      	lsrs	r3, r3, #1
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	041b      	lsls	r3, r3, #16
 8003d8e:	431a      	orrs	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d94:	061b      	lsls	r3, r3, #24
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9c:	071b      	lsls	r3, r3, #28
 8003d9e:	491b      	ldr	r1, [pc, #108]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003da4:	4b19      	ldr	r3, [pc, #100]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a18      	ldr	r2, [pc, #96]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003daa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db0:	f7fd ff5a 	bl	8001c68 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db8:	f7fd ff56 	bl	8001c68 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e05f      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dca:	4b10      	ldr	r3, [pc, #64]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0f0      	beq.n	8003db8 <HAL_RCC_OscConfig+0x47c>
 8003dd6:	e057      	b.n	8003e88 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd8:	4b0c      	ldr	r3, [pc, #48]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a0b      	ldr	r2, [pc, #44]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003dde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003de2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de4:	f7fd ff40 	bl	8001c68 <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dec:	f7fd ff3c 	bl	8001c68 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e045      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfe:	4b03      	ldr	r3, [pc, #12]	; (8003e0c <HAL_RCC_OscConfig+0x4d0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1f0      	bne.n	8003dec <HAL_RCC_OscConfig+0x4b0>
 8003e0a:	e03d      	b.n	8003e88 <HAL_RCC_OscConfig+0x54c>
 8003e0c:	40023800 	.word	0x40023800
 8003e10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003e14:	4b1f      	ldr	r3, [pc, #124]	; (8003e94 <HAL_RCC_OscConfig+0x558>)
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d030      	beq.n	8003e84 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d129      	bne.n	8003e84 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d122      	bne.n	8003e84 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e44:	4013      	ands	r3, r2
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e4a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d119      	bne.n	8003e84 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e5a:	085b      	lsrs	r3, r3, #1
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d10f      	bne.n	8003e84 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d107      	bne.n	8003e84 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d001      	beq.n	8003e88 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e000      	b.n	8003e8a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3718      	adds	r7, #24
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	40023800 	.word	0x40023800

08003e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d101      	bne.n	8003eb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0d0      	b.n	8004052 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eb0:	4b6a      	ldr	r3, [pc, #424]	; (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 030f 	and.w	r3, r3, #15
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d910      	bls.n	8003ee0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ebe:	4b67      	ldr	r3, [pc, #412]	; (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 020f 	bic.w	r2, r3, #15
 8003ec6:	4965      	ldr	r1, [pc, #404]	; (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ece:	4b63      	ldr	r3, [pc, #396]	; (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 030f 	and.w	r3, r3, #15
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d001      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e0b8      	b.n	8004052 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d020      	beq.n	8003f2e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0304 	and.w	r3, r3, #4
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d005      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ef8:	4b59      	ldr	r3, [pc, #356]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	4a58      	ldr	r2, [pc, #352]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003efe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0308 	and.w	r3, r3, #8
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d005      	beq.n	8003f1c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f10:	4b53      	ldr	r3, [pc, #332]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	4a52      	ldr	r2, [pc, #328]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f1c:	4b50      	ldr	r3, [pc, #320]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	494d      	ldr	r1, [pc, #308]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d040      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d107      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f42:	4b47      	ldr	r3, [pc, #284]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d115      	bne.n	8003f7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e07f      	b.n	8004052 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d107      	bne.n	8003f6a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f5a:	4b41      	ldr	r3, [pc, #260]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d109      	bne.n	8003f7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e073      	b.n	8004052 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f6a:	4b3d      	ldr	r3, [pc, #244]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d101      	bne.n	8003f7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e06b      	b.n	8004052 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f7a:	4b39      	ldr	r3, [pc, #228]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f023 0203 	bic.w	r2, r3, #3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	4936      	ldr	r1, [pc, #216]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f8c:	f7fd fe6c 	bl	8001c68 <HAL_GetTick>
 8003f90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f92:	e00a      	b.n	8003faa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f94:	f7fd fe68 	bl	8001c68 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d901      	bls.n	8003faa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e053      	b.n	8004052 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003faa:	4b2d      	ldr	r3, [pc, #180]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 020c 	and.w	r2, r3, #12
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d1eb      	bne.n	8003f94 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fbc:	4b27      	ldr	r3, [pc, #156]	; (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 030f 	and.w	r3, r3, #15
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d210      	bcs.n	8003fec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fca:	4b24      	ldr	r3, [pc, #144]	; (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f023 020f 	bic.w	r2, r3, #15
 8003fd2:	4922      	ldr	r1, [pc, #136]	; (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fda:	4b20      	ldr	r3, [pc, #128]	; (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	683a      	ldr	r2, [r7, #0]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d001      	beq.n	8003fec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e032      	b.n	8004052 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d008      	beq.n	800400a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ff8:	4b19      	ldr	r3, [pc, #100]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	4916      	ldr	r1, [pc, #88]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8004006:	4313      	orrs	r3, r2
 8004008:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d009      	beq.n	800402a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004016:	4b12      	ldr	r3, [pc, #72]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	490e      	ldr	r1, [pc, #56]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8004026:	4313      	orrs	r3, r2
 8004028:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800402a:	f000 f821 	bl	8004070 <HAL_RCC_GetSysClockFreq>
 800402e:	4601      	mov	r1, r0
 8004030:	4b0b      	ldr	r3, [pc, #44]	; (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	091b      	lsrs	r3, r3, #4
 8004036:	f003 030f 	and.w	r3, r3, #15
 800403a:	4a0a      	ldr	r2, [pc, #40]	; (8004064 <HAL_RCC_ClockConfig+0x1cc>)
 800403c:	5cd3      	ldrb	r3, [r2, r3]
 800403e:	fa21 f303 	lsr.w	r3, r1, r3
 8004042:	4a09      	ldr	r2, [pc, #36]	; (8004068 <HAL_RCC_ClockConfig+0x1d0>)
 8004044:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004046:	4b09      	ldr	r3, [pc, #36]	; (800406c <HAL_RCC_ClockConfig+0x1d4>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4618      	mov	r0, r3
 800404c:	f7fd fdc8 	bl	8001be0 <HAL_InitTick>

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	40023c00 	.word	0x40023c00
 8004060:	40023800 	.word	0x40023800
 8004064:	08006908 	.word	0x08006908
 8004068:	20000008 	.word	0x20000008
 800406c:	2000000c 	.word	0x2000000c

08004070 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004076:	2300      	movs	r3, #0
 8004078:	607b      	str	r3, [r7, #4]
 800407a:	2300      	movs	r3, #0
 800407c:	60fb      	str	r3, [r7, #12]
 800407e:	2300      	movs	r3, #0
 8004080:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004082:	2300      	movs	r3, #0
 8004084:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004086:	4b63      	ldr	r3, [pc, #396]	; (8004214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 030c 	and.w	r3, r3, #12
 800408e:	2b04      	cmp	r3, #4
 8004090:	d007      	beq.n	80040a2 <HAL_RCC_GetSysClockFreq+0x32>
 8004092:	2b08      	cmp	r3, #8
 8004094:	d008      	beq.n	80040a8 <HAL_RCC_GetSysClockFreq+0x38>
 8004096:	2b00      	cmp	r3, #0
 8004098:	f040 80b4 	bne.w	8004204 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800409c:	4b5e      	ldr	r3, [pc, #376]	; (8004218 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800409e:	60bb      	str	r3, [r7, #8]
      break;
 80040a0:	e0b3      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040a2:	4b5e      	ldr	r3, [pc, #376]	; (800421c <HAL_RCC_GetSysClockFreq+0x1ac>)
 80040a4:	60bb      	str	r3, [r7, #8]
      break;
 80040a6:	e0b0      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040a8:	4b5a      	ldr	r3, [pc, #360]	; (8004214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040b0:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80040b2:	4b58      	ldr	r3, [pc, #352]	; (8004214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d04a      	beq.n	8004154 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040be:	4b55      	ldr	r3, [pc, #340]	; (8004214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	099b      	lsrs	r3, r3, #6
 80040c4:	f04f 0400 	mov.w	r4, #0
 80040c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80040cc:	f04f 0200 	mov.w	r2, #0
 80040d0:	ea03 0501 	and.w	r5, r3, r1
 80040d4:	ea04 0602 	and.w	r6, r4, r2
 80040d8:	4629      	mov	r1, r5
 80040da:	4632      	mov	r2, r6
 80040dc:	f04f 0300 	mov.w	r3, #0
 80040e0:	f04f 0400 	mov.w	r4, #0
 80040e4:	0154      	lsls	r4, r2, #5
 80040e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80040ea:	014b      	lsls	r3, r1, #5
 80040ec:	4619      	mov	r1, r3
 80040ee:	4622      	mov	r2, r4
 80040f0:	1b49      	subs	r1, r1, r5
 80040f2:	eb62 0206 	sbc.w	r2, r2, r6
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	f04f 0400 	mov.w	r4, #0
 80040fe:	0194      	lsls	r4, r2, #6
 8004100:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004104:	018b      	lsls	r3, r1, #6
 8004106:	1a5b      	subs	r3, r3, r1
 8004108:	eb64 0402 	sbc.w	r4, r4, r2
 800410c:	f04f 0100 	mov.w	r1, #0
 8004110:	f04f 0200 	mov.w	r2, #0
 8004114:	00e2      	lsls	r2, r4, #3
 8004116:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800411a:	00d9      	lsls	r1, r3, #3
 800411c:	460b      	mov	r3, r1
 800411e:	4614      	mov	r4, r2
 8004120:	195b      	adds	r3, r3, r5
 8004122:	eb44 0406 	adc.w	r4, r4, r6
 8004126:	f04f 0100 	mov.w	r1, #0
 800412a:	f04f 0200 	mov.w	r2, #0
 800412e:	0262      	lsls	r2, r4, #9
 8004130:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004134:	0259      	lsls	r1, r3, #9
 8004136:	460b      	mov	r3, r1
 8004138:	4614      	mov	r4, r2
 800413a:	4618      	mov	r0, r3
 800413c:	4621      	mov	r1, r4
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f04f 0400 	mov.w	r4, #0
 8004144:	461a      	mov	r2, r3
 8004146:	4623      	mov	r3, r4
 8004148:	f7fc f8d2 	bl	80002f0 <__aeabi_uldivmod>
 800414c:	4603      	mov	r3, r0
 800414e:	460c      	mov	r4, r1
 8004150:	60fb      	str	r3, [r7, #12]
 8004152:	e049      	b.n	80041e8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004154:	4b2f      	ldr	r3, [pc, #188]	; (8004214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	099b      	lsrs	r3, r3, #6
 800415a:	f04f 0400 	mov.w	r4, #0
 800415e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004162:	f04f 0200 	mov.w	r2, #0
 8004166:	ea03 0501 	and.w	r5, r3, r1
 800416a:	ea04 0602 	and.w	r6, r4, r2
 800416e:	4629      	mov	r1, r5
 8004170:	4632      	mov	r2, r6
 8004172:	f04f 0300 	mov.w	r3, #0
 8004176:	f04f 0400 	mov.w	r4, #0
 800417a:	0154      	lsls	r4, r2, #5
 800417c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004180:	014b      	lsls	r3, r1, #5
 8004182:	4619      	mov	r1, r3
 8004184:	4622      	mov	r2, r4
 8004186:	1b49      	subs	r1, r1, r5
 8004188:	eb62 0206 	sbc.w	r2, r2, r6
 800418c:	f04f 0300 	mov.w	r3, #0
 8004190:	f04f 0400 	mov.w	r4, #0
 8004194:	0194      	lsls	r4, r2, #6
 8004196:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800419a:	018b      	lsls	r3, r1, #6
 800419c:	1a5b      	subs	r3, r3, r1
 800419e:	eb64 0402 	sbc.w	r4, r4, r2
 80041a2:	f04f 0100 	mov.w	r1, #0
 80041a6:	f04f 0200 	mov.w	r2, #0
 80041aa:	00e2      	lsls	r2, r4, #3
 80041ac:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80041b0:	00d9      	lsls	r1, r3, #3
 80041b2:	460b      	mov	r3, r1
 80041b4:	4614      	mov	r4, r2
 80041b6:	195b      	adds	r3, r3, r5
 80041b8:	eb44 0406 	adc.w	r4, r4, r6
 80041bc:	f04f 0100 	mov.w	r1, #0
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	02a2      	lsls	r2, r4, #10
 80041c6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80041ca:	0299      	lsls	r1, r3, #10
 80041cc:	460b      	mov	r3, r1
 80041ce:	4614      	mov	r4, r2
 80041d0:	4618      	mov	r0, r3
 80041d2:	4621      	mov	r1, r4
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f04f 0400 	mov.w	r4, #0
 80041da:	461a      	mov	r2, r3
 80041dc:	4623      	mov	r3, r4
 80041de:	f7fc f887 	bl	80002f0 <__aeabi_uldivmod>
 80041e2:	4603      	mov	r3, r0
 80041e4:	460c      	mov	r4, r1
 80041e6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80041e8:	4b0a      	ldr	r3, [pc, #40]	; (8004214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	0c1b      	lsrs	r3, r3, #16
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	3301      	adds	r3, #1
 80041f4:	005b      	lsls	r3, r3, #1
 80041f6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004200:	60bb      	str	r3, [r7, #8]
      break;
 8004202:	e002      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004204:	4b04      	ldr	r3, [pc, #16]	; (8004218 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004206:	60bb      	str	r3, [r7, #8]
      break;
 8004208:	bf00      	nop
    }
  }
  return sysclockfreq;
 800420a:	68bb      	ldr	r3, [r7, #8]
}
 800420c:	4618      	mov	r0, r3
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004214:	40023800 	.word	0x40023800
 8004218:	00f42400 	.word	0x00f42400
 800421c:	007a1200 	.word	0x007a1200

08004220 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004224:	4b03      	ldr	r3, [pc, #12]	; (8004234 <HAL_RCC_GetHCLKFreq+0x14>)
 8004226:	681b      	ldr	r3, [r3, #0]
}
 8004228:	4618      	mov	r0, r3
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	20000008 	.word	0x20000008

08004238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800423c:	f7ff fff0 	bl	8004220 <HAL_RCC_GetHCLKFreq>
 8004240:	4601      	mov	r1, r0
 8004242:	4b05      	ldr	r3, [pc, #20]	; (8004258 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	0a9b      	lsrs	r3, r3, #10
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	4a03      	ldr	r2, [pc, #12]	; (800425c <HAL_RCC_GetPCLK1Freq+0x24>)
 800424e:	5cd3      	ldrb	r3, [r2, r3]
 8004250:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004254:	4618      	mov	r0, r3
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40023800 	.word	0x40023800
 800425c:	08006918 	.word	0x08006918

08004260 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004264:	f7ff ffdc 	bl	8004220 <HAL_RCC_GetHCLKFreq>
 8004268:	4601      	mov	r1, r0
 800426a:	4b05      	ldr	r3, [pc, #20]	; (8004280 <HAL_RCC_GetPCLK2Freq+0x20>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	0b5b      	lsrs	r3, r3, #13
 8004270:	f003 0307 	and.w	r3, r3, #7
 8004274:	4a03      	ldr	r2, [pc, #12]	; (8004284 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004276:	5cd3      	ldrb	r3, [r2, r3]
 8004278:	fa21 f303 	lsr.w	r3, r1, r3
}
 800427c:	4618      	mov	r0, r3
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40023800 	.word	0x40023800
 8004284:	08006918 	.word	0x08006918

08004288 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b088      	sub	sp, #32
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004290:	2300      	movs	r3, #0
 8004292:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004294:	2300      	movs	r3, #0
 8004296:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004298:	2300      	movs	r3, #0
 800429a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800429c:	2300      	movs	r3, #0
 800429e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80042a0:	2300      	movs	r3, #0
 80042a2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d012      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80042b0:	4b69      	ldr	r3, [pc, #420]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	4a68      	ldr	r2, [pc, #416]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042b6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80042ba:	6093      	str	r3, [r2, #8]
 80042bc:	4b66      	ldr	r3, [pc, #408]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c4:	4964      	ldr	r1, [pc, #400]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80042d2:	2301      	movs	r3, #1
 80042d4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d017      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042e2:	4b5d      	ldr	r3, [pc, #372]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f0:	4959      	ldr	r1, [pc, #356]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004300:	d101      	bne.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004302:	2301      	movs	r3, #1
 8004304:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800430e:	2301      	movs	r3, #1
 8004310:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d017      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800431e:	4b4e      	ldr	r3, [pc, #312]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004320:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004324:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432c:	494a      	ldr	r1, [pc, #296]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800432e:	4313      	orrs	r3, r2
 8004330:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004338:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800433c:	d101      	bne.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800433e:	2301      	movs	r3, #1
 8004340:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800434a:	2301      	movs	r3, #1
 800434c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800435a:	2301      	movs	r3, #1
 800435c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0320 	and.w	r3, r3, #32
 8004366:	2b00      	cmp	r3, #0
 8004368:	f000 808b 	beq.w	8004482 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800436c:	4b3a      	ldr	r3, [pc, #232]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	4a39      	ldr	r2, [pc, #228]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004372:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004376:	6413      	str	r3, [r2, #64]	; 0x40
 8004378:	4b37      	ldr	r3, [pc, #220]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800437a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004380:	60bb      	str	r3, [r7, #8]
 8004382:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004384:	4b35      	ldr	r3, [pc, #212]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a34      	ldr	r2, [pc, #208]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800438a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800438e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004390:	f7fd fc6a 	bl	8001c68 <HAL_GetTick>
 8004394:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004396:	e008      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004398:	f7fd fc66 	bl	8001c68 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b64      	cmp	r3, #100	; 0x64
 80043a4:	d901      	bls.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e38d      	b.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80043aa:	4b2c      	ldr	r3, [pc, #176]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d0f0      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043b6:	4b28      	ldr	r3, [pc, #160]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043be:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d035      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d02e      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043d4:	4b20      	ldr	r3, [pc, #128]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043dc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043de:	4b1e      	ldr	r3, [pc, #120]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e2:	4a1d      	ldr	r2, [pc, #116]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043e8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043ea:	4b1b      	ldr	r3, [pc, #108]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ee:	4a1a      	ldr	r2, [pc, #104]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043f4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80043f6:	4a18      	ldr	r2, [pc, #96]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80043fc:	4b16      	ldr	r3, [pc, #88]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004400:	f003 0301 	and.w	r3, r3, #1
 8004404:	2b01      	cmp	r3, #1
 8004406:	d114      	bne.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004408:	f7fd fc2e 	bl	8001c68 <HAL_GetTick>
 800440c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800440e:	e00a      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004410:	f7fd fc2a 	bl	8001c68 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	f241 3288 	movw	r2, #5000	; 0x1388
 800441e:	4293      	cmp	r3, r2
 8004420:	d901      	bls.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e34f      	b.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004426:	4b0c      	ldr	r3, [pc, #48]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0ee      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004436:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800443a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800443e:	d111      	bne.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004440:	4b05      	ldr	r3, [pc, #20]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800444c:	4b04      	ldr	r3, [pc, #16]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800444e:	400b      	ands	r3, r1
 8004450:	4901      	ldr	r1, [pc, #4]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004452:	4313      	orrs	r3, r2
 8004454:	608b      	str	r3, [r1, #8]
 8004456:	e00b      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004458:	40023800 	.word	0x40023800
 800445c:	40007000 	.word	0x40007000
 8004460:	0ffffcff 	.word	0x0ffffcff
 8004464:	4bb3      	ldr	r3, [pc, #716]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	4ab2      	ldr	r2, [pc, #712]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800446a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800446e:	6093      	str	r3, [r2, #8]
 8004470:	4bb0      	ldr	r3, [pc, #704]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004472:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004478:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800447c:	49ad      	ldr	r1, [pc, #692]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800447e:	4313      	orrs	r3, r2
 8004480:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0310 	and.w	r3, r3, #16
 800448a:	2b00      	cmp	r3, #0
 800448c:	d010      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800448e:	4ba9      	ldr	r3, [pc, #676]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004490:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004494:	4aa7      	ldr	r2, [pc, #668]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004496:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800449a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800449e:	4ba5      	ldr	r3, [pc, #660]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044a0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a8:	49a2      	ldr	r1, [pc, #648]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00a      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044bc:	4b9d      	ldr	r3, [pc, #628]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044c2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044ca:	499a      	ldr	r1, [pc, #616]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00a      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044de:	4b95      	ldr	r3, [pc, #596]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044ec:	4991      	ldr	r1, [pc, #580]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00a      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004500:	4b8c      	ldr	r3, [pc, #560]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004506:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800450e:	4989      	ldr	r1, [pc, #548]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00a      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004522:	4b84      	ldr	r3, [pc, #528]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004528:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004530:	4980      	ldr	r1, [pc, #512]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004532:	4313      	orrs	r3, r2
 8004534:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00a      	beq.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004544:	4b7b      	ldr	r3, [pc, #492]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800454a:	f023 0203 	bic.w	r2, r3, #3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004552:	4978      	ldr	r1, [pc, #480]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004554:	4313      	orrs	r3, r2
 8004556:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00a      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004566:	4b73      	ldr	r3, [pc, #460]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004568:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800456c:	f023 020c 	bic.w	r2, r3, #12
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004574:	496f      	ldr	r1, [pc, #444]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004576:	4313      	orrs	r3, r2
 8004578:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00a      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004588:	4b6a      	ldr	r3, [pc, #424]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800458a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800458e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004596:	4967      	ldr	r1, [pc, #412]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004598:	4313      	orrs	r3, r2
 800459a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00a      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045aa:	4b62      	ldr	r3, [pc, #392]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045b8:	495e      	ldr	r1, [pc, #376]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00a      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045cc:	4b59      	ldr	r3, [pc, #356]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045da:	4956      	ldr	r1, [pc, #344]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00a      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80045ee:	4b51      	ldr	r3, [pc, #324]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045fc:	494d      	ldr	r1, [pc, #308]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00a      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004610:	4b48      	ldr	r3, [pc, #288]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004616:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800461e:	4945      	ldr	r1, [pc, #276]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004620:	4313      	orrs	r3, r2
 8004622:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00a      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004632:	4b40      	ldr	r3, [pc, #256]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004638:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004640:	493c      	ldr	r1, [pc, #240]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004642:	4313      	orrs	r3, r2
 8004644:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00a      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004654:	4b37      	ldr	r3, [pc, #220]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004662:	4934      	ldr	r1, [pc, #208]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004664:	4313      	orrs	r3, r2
 8004666:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d011      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004676:	4b2f      	ldr	r3, [pc, #188]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800467c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004684:	492b      	ldr	r1, [pc, #172]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004686:	4313      	orrs	r3, r2
 8004688:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004690:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004694:	d101      	bne.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004696:	2301      	movs	r3, #1
 8004698:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0308 	and.w	r3, r3, #8
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80046a6:	2301      	movs	r3, #1
 80046a8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00a      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046b6:	4b1f      	ldr	r3, [pc, #124]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046bc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046c4:	491b      	ldr	r1, [pc, #108]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00b      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80046d8:	4b16      	ldr	r3, [pc, #88]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046de:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046e8:	4912      	ldr	r1, [pc, #72]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00b      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80046fc:	4b0d      	ldr	r3, [pc, #52]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004702:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800470c:	4909      	ldr	r1, [pc, #36]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800470e:	4313      	orrs	r3, r2
 8004710:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00f      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004720:	4b04      	ldr	r3, [pc, #16]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004722:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004726:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004730:	e002      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004732:	bf00      	nop
 8004734:	40023800 	.word	0x40023800
 8004738:	4985      	ldr	r1, [pc, #532]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800473a:	4313      	orrs	r3, r2
 800473c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00b      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800474c:	4b80      	ldr	r3, [pc, #512]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800474e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004752:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800475c:	497c      	ldr	r1, [pc, #496]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d005      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004772:	f040 80d6 	bne.w	8004922 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004776:	4b76      	ldr	r3, [pc, #472]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a75      	ldr	r2, [pc, #468]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800477c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004780:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004782:	f7fd fa71 	bl	8001c68 <HAL_GetTick>
 8004786:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004788:	e008      	b.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800478a:	f7fd fa6d 	bl	8001c68 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b64      	cmp	r3, #100	; 0x64
 8004796:	d901      	bls.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e194      	b.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800479c:	4b6c      	ldr	r3, [pc, #432]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1f0      	bne.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d021      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x570>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d11d      	bne.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80047bc:	4b64      	ldr	r3, [pc, #400]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80047be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047c2:	0c1b      	lsrs	r3, r3, #16
 80047c4:	f003 0303 	and.w	r3, r3, #3
 80047c8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80047ca:	4b61      	ldr	r3, [pc, #388]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80047cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047d0:	0e1b      	lsrs	r3, r3, #24
 80047d2:	f003 030f 	and.w	r3, r3, #15
 80047d6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	019a      	lsls	r2, r3, #6
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	041b      	lsls	r3, r3, #16
 80047e2:	431a      	orrs	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	061b      	lsls	r3, r3, #24
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	071b      	lsls	r3, r3, #28
 80047f0:	4957      	ldr	r1, [pc, #348]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d004      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004808:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800480c:	d00a      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004816:	2b00      	cmp	r3, #0
 8004818:	d02e      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004822:	d129      	bne.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004824:	4b4a      	ldr	r3, [pc, #296]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004826:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800482a:	0c1b      	lsrs	r3, r3, #16
 800482c:	f003 0303 	and.w	r3, r3, #3
 8004830:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004832:	4b47      	ldr	r3, [pc, #284]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004834:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004838:	0f1b      	lsrs	r3, r3, #28
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	019a      	lsls	r2, r3, #6
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	041b      	lsls	r3, r3, #16
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	061b      	lsls	r3, r3, #24
 8004852:	431a      	orrs	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	071b      	lsls	r3, r3, #28
 8004858:	493d      	ldr	r1, [pc, #244]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800485a:	4313      	orrs	r3, r2
 800485c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004860:	4b3b      	ldr	r3, [pc, #236]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004862:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004866:	f023 021f 	bic.w	r2, r3, #31
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486e:	3b01      	subs	r3, #1
 8004870:	4937      	ldr	r1, [pc, #220]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004872:	4313      	orrs	r3, r2
 8004874:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d01d      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004884:	4b32      	ldr	r3, [pc, #200]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004886:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800488a:	0e1b      	lsrs	r3, r3, #24
 800488c:	f003 030f 	and.w	r3, r3, #15
 8004890:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004892:	4b2f      	ldr	r3, [pc, #188]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004894:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004898:	0f1b      	lsrs	r3, r3, #28
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	019a      	lsls	r2, r3, #6
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	041b      	lsls	r3, r3, #16
 80048ac:	431a      	orrs	r2, r3
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	061b      	lsls	r3, r3, #24
 80048b2:	431a      	orrs	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	071b      	lsls	r3, r3, #28
 80048b8:	4925      	ldr	r1, [pc, #148]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d011      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	019a      	lsls	r2, r3, #6
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	041b      	lsls	r3, r3, #16
 80048d8:	431a      	orrs	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	061b      	lsls	r3, r3, #24
 80048e0:	431a      	orrs	r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	071b      	lsls	r3, r3, #28
 80048e8:	4919      	ldr	r1, [pc, #100]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80048f0:	4b17      	ldr	r3, [pc, #92]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a16      	ldr	r2, [pc, #88]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80048fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048fc:	f7fd f9b4 	bl	8001c68 <HAL_GetTick>
 8004900:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004902:	e008      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004904:	f7fd f9b0 	bl	8001c68 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b64      	cmp	r3, #100	; 0x64
 8004910:	d901      	bls.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e0d7      	b.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004916:	4b0e      	ldr	r3, [pc, #56]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d0f0      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	2b01      	cmp	r3, #1
 8004926:	f040 80cd 	bne.w	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800492a:	4b09      	ldr	r3, [pc, #36]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a08      	ldr	r2, [pc, #32]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004930:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004934:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004936:	f7fd f997 	bl	8001c68 <HAL_GetTick>
 800493a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800493c:	e00a      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800493e:	f7fd f993 	bl	8001c68 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b64      	cmp	r3, #100	; 0x64
 800494a:	d903      	bls.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e0ba      	b.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8004950:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004954:	4b5e      	ldr	r3, [pc, #376]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800495c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004960:	d0ed      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004972:	2b00      	cmp	r3, #0
 8004974:	d009      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800497e:	2b00      	cmp	r3, #0
 8004980:	d02e      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004986:	2b00      	cmp	r3, #0
 8004988:	d12a      	bne.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800498a:	4b51      	ldr	r3, [pc, #324]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004990:	0c1b      	lsrs	r3, r3, #16
 8004992:	f003 0303 	and.w	r3, r3, #3
 8004996:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004998:	4b4d      	ldr	r3, [pc, #308]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800499a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499e:	0f1b      	lsrs	r3, r3, #28
 80049a0:	f003 0307 	and.w	r3, r3, #7
 80049a4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	019a      	lsls	r2, r3, #6
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	041b      	lsls	r3, r3, #16
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	061b      	lsls	r3, r3, #24
 80049b8:	431a      	orrs	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	071b      	lsls	r3, r3, #28
 80049be:	4944      	ldr	r1, [pc, #272]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80049c6:	4b42      	ldr	r3, [pc, #264]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80049c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049cc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d4:	3b01      	subs	r3, #1
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	493d      	ldr	r1, [pc, #244]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d022      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049f4:	d11d      	bne.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80049f6:	4b36      	ldr	r3, [pc, #216]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80049f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049fc:	0e1b      	lsrs	r3, r3, #24
 80049fe:	f003 030f 	and.w	r3, r3, #15
 8004a02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a04:	4b32      	ldr	r3, [pc, #200]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0a:	0f1b      	lsrs	r3, r3, #28
 8004a0c:	f003 0307 	and.w	r3, r3, #7
 8004a10:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	019a      	lsls	r2, r3, #6
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	041b      	lsls	r3, r3, #16
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	061b      	lsls	r3, r3, #24
 8004a24:	431a      	orrs	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	071b      	lsls	r3, r3, #28
 8004a2a:	4929      	ldr	r1, [pc, #164]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d028      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a3e:	4b24      	ldr	r3, [pc, #144]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a44:	0e1b      	lsrs	r3, r3, #24
 8004a46:	f003 030f 	and.w	r3, r3, #15
 8004a4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004a4c:	4b20      	ldr	r3, [pc, #128]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a52:	0c1b      	lsrs	r3, r3, #16
 8004a54:	f003 0303 	and.w	r3, r3, #3
 8004a58:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	019a      	lsls	r2, r3, #6
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	041b      	lsls	r3, r3, #16
 8004a64:	431a      	orrs	r2, r3
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	061b      	lsls	r3, r3, #24
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	071b      	lsls	r3, r3, #28
 8004a72:	4917      	ldr	r1, [pc, #92]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004a7a:	4b15      	ldr	r3, [pc, #84]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a88:	4911      	ldr	r1, [pc, #68]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004a90:	4b0f      	ldr	r3, [pc, #60]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a0e      	ldr	r2, [pc, #56]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004a96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a9c:	f7fd f8e4 	bl	8001c68 <HAL_GetTick>
 8004aa0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004aa2:	e008      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004aa4:	f7fd f8e0 	bl	8001c68 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	2b64      	cmp	r3, #100	; 0x64
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e007      	b.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ab6:	4b06      	ldr	r3, [pc, #24]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004abe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ac2:	d1ef      	bne.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3720      	adds	r7, #32
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	40023800 	.word	0x40023800

08004ad4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e040      	b.n	8004b68 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d106      	bne.n	8004afc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7fc fef0 	bl	80018dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2224      	movs	r2, #36	; 0x24
 8004b00:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 0201 	bic.w	r2, r2, #1
 8004b10:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 f98a 	bl	8004e2c <UART_SetConfig>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e022      	b.n	8004b68 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d002      	beq.n	8004b30 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 fc28 	bl	8005380 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689a      	ldr	r2, [r3, #8]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 fcaf 	bl	80054c4 <UART_CheckIdleState>
 8004b66:	4603      	mov	r3, r0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b08a      	sub	sp, #40	; 0x28
 8004b74:	af02      	add	r7, sp, #8
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	603b      	str	r3, [r7, #0]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b84:	2b20      	cmp	r3, #32
 8004b86:	d17f      	bne.n	8004c88 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d002      	beq.n	8004b94 <HAL_UART_Transmit+0x24>
 8004b8e:	88fb      	ldrh	r3, [r7, #6]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d101      	bne.n	8004b98 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e078      	b.n	8004c8a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d101      	bne.n	8004ba6 <HAL_UART_Transmit+0x36>
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	e071      	b.n	8004c8a <HAL_UART_Transmit+0x11a>
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2221      	movs	r2, #33	; 0x21
 8004bb8:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004bba:	f7fd f855 	bl	8001c68 <HAL_GetTick>
 8004bbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	88fa      	ldrh	r2, [r7, #6]
 8004bc4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	88fa      	ldrh	r2, [r7, #6]
 8004bcc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bd8:	d108      	bne.n	8004bec <HAL_UART_Transmit+0x7c>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d104      	bne.n	8004bec <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8004be2:	2300      	movs	r3, #0
 8004be4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	61bb      	str	r3, [r7, #24]
 8004bea:	e003      	b.n	8004bf4 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8004bfc:	e02c      	b.n	8004c58 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	2200      	movs	r2, #0
 8004c06:	2180      	movs	r1, #128	; 0x80
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 fca0 	bl	800554e <UART_WaitOnFlagUntilTimeout>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d001      	beq.n	8004c18 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e038      	b.n	8004c8a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10b      	bne.n	8004c36 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	881b      	ldrh	r3, [r3, #0]
 8004c22:	461a      	mov	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c2c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	3302      	adds	r3, #2
 8004c32:	61bb      	str	r3, [r7, #24]
 8004c34:	e007      	b.n	8004c46 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	781a      	ldrb	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	3301      	adds	r3, #1
 8004c44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d1cc      	bne.n	8004bfe <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2140      	movs	r1, #64	; 0x40
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 fc6d 	bl	800554e <UART_WaitOnFlagUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e005      	b.n	8004c8a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2220      	movs	r2, #32
 8004c82:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8004c84:	2300      	movs	r3, #0
 8004c86:	e000      	b.n	8004c8a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8004c88:	2302      	movs	r3, #2
  }
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3720      	adds	r7, #32
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b08a      	sub	sp, #40	; 0x28
 8004c96:	af02      	add	r7, sp, #8
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	603b      	str	r3, [r7, #0]
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ca6:	2b20      	cmp	r3, #32
 8004ca8:	f040 80ba 	bne.w	8004e20 <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d002      	beq.n	8004cb8 <HAL_UART_Receive+0x26>
 8004cb2:	88fb      	ldrh	r3, [r7, #6]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d101      	bne.n	8004cbc <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e0b2      	b.n	8004e22 <HAL_UART_Receive+0x190>
    }

    __HAL_LOCK(huart);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d101      	bne.n	8004cca <HAL_UART_Receive+0x38>
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	e0ab      	b.n	8004e22 <HAL_UART_Receive+0x190>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2222      	movs	r2, #34	; 0x22
 8004cdc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004cde:	f7fc ffc3 	bl	8001c68 <HAL_GetTick>
 8004ce2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	88fa      	ldrh	r2, [r7, #6]
 8004ce8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	88fa      	ldrh	r2, [r7, #6]
 8004cf0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cfc:	d10e      	bne.n	8004d1c <HAL_UART_Receive+0x8a>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d105      	bne.n	8004d12 <HAL_UART_Receive+0x80>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004d0c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d10:	e02d      	b.n	8004d6e <HAL_UART_Receive+0xdc>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	22ff      	movs	r2, #255	; 0xff
 8004d16:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d1a:	e028      	b.n	8004d6e <HAL_UART_Receive+0xdc>
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10d      	bne.n	8004d40 <HAL_UART_Receive+0xae>
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d104      	bne.n	8004d36 <HAL_UART_Receive+0xa4>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	22ff      	movs	r2, #255	; 0xff
 8004d30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d34:	e01b      	b.n	8004d6e <HAL_UART_Receive+0xdc>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	227f      	movs	r2, #127	; 0x7f
 8004d3a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d3e:	e016      	b.n	8004d6e <HAL_UART_Receive+0xdc>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d48:	d10d      	bne.n	8004d66 <HAL_UART_Receive+0xd4>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d104      	bne.n	8004d5c <HAL_UART_Receive+0xca>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	227f      	movs	r2, #127	; 0x7f
 8004d56:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d5a:	e008      	b.n	8004d6e <HAL_UART_Receive+0xdc>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	223f      	movs	r2, #63	; 0x3f
 8004d60:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d64:	e003      	b.n	8004d6e <HAL_UART_Receive+0xdc>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004d74:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d7e:	d108      	bne.n	8004d92 <HAL_UART_Receive+0x100>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d104      	bne.n	8004d92 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	61bb      	str	r3, [r7, #24]
 8004d90:	e003      	b.n	8004d9a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d96:	2300      	movs	r3, #0
 8004d98:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004da2:	e032      	b.n	8004e0a <HAL_UART_Receive+0x178>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	2200      	movs	r2, #0
 8004dac:	2120      	movs	r1, #32
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 fbcd 	bl	800554e <UART_WaitOnFlagUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e031      	b.n	8004e22 <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10c      	bne.n	8004dde <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	8a7b      	ldrh	r3, [r7, #18]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	3302      	adds	r3, #2
 8004dda:	61bb      	str	r3, [r7, #24]
 8004ddc:	e00c      	b.n	8004df8 <HAL_UART_Receive+0x166>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	8a7b      	ldrh	r3, [r7, #18]
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	4013      	ands	r3, r2
 8004dec:	b2da      	uxtb	r2, r3
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	3301      	adds	r3, #1
 8004df6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	3b01      	subs	r3, #1
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1c6      	bne.n	8004da4 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	e000      	b.n	8004e22 <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 8004e20:	2302      	movs	r3, #2
  }
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3720      	adds	r7, #32
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
	...

08004e2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b088      	sub	sp, #32
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004e34:	2300      	movs	r3, #0
 8004e36:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	431a      	orrs	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	69db      	ldr	r3, [r3, #28]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	4bb1      	ldr	r3, [pc, #708]	; (8005120 <UART_SetConfig+0x2f4>)
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	6812      	ldr	r2, [r2, #0]
 8004e62:	6939      	ldr	r1, [r7, #16]
 8004e64:	430b      	orrs	r3, r1
 8004e66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68da      	ldr	r2, [r3, #12]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a1b      	ldr	r3, [r3, #32]
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a9f      	ldr	r2, [pc, #636]	; (8005124 <UART_SetConfig+0x2f8>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d121      	bne.n	8004ef0 <UART_SetConfig+0xc4>
 8004eac:	4b9e      	ldr	r3, [pc, #632]	; (8005128 <UART_SetConfig+0x2fc>)
 8004eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	2b03      	cmp	r3, #3
 8004eb8:	d816      	bhi.n	8004ee8 <UART_SetConfig+0xbc>
 8004eba:	a201      	add	r2, pc, #4	; (adr r2, 8004ec0 <UART_SetConfig+0x94>)
 8004ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec0:	08004ed1 	.word	0x08004ed1
 8004ec4:	08004edd 	.word	0x08004edd
 8004ec8:	08004ed7 	.word	0x08004ed7
 8004ecc:	08004ee3 	.word	0x08004ee3
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	77fb      	strb	r3, [r7, #31]
 8004ed4:	e151      	b.n	800517a <UART_SetConfig+0x34e>
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	77fb      	strb	r3, [r7, #31]
 8004eda:	e14e      	b.n	800517a <UART_SetConfig+0x34e>
 8004edc:	2304      	movs	r3, #4
 8004ede:	77fb      	strb	r3, [r7, #31]
 8004ee0:	e14b      	b.n	800517a <UART_SetConfig+0x34e>
 8004ee2:	2308      	movs	r3, #8
 8004ee4:	77fb      	strb	r3, [r7, #31]
 8004ee6:	e148      	b.n	800517a <UART_SetConfig+0x34e>
 8004ee8:	2310      	movs	r3, #16
 8004eea:	77fb      	strb	r3, [r7, #31]
 8004eec:	bf00      	nop
 8004eee:	e144      	b.n	800517a <UART_SetConfig+0x34e>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a8d      	ldr	r2, [pc, #564]	; (800512c <UART_SetConfig+0x300>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d134      	bne.n	8004f64 <UART_SetConfig+0x138>
 8004efa:	4b8b      	ldr	r3, [pc, #556]	; (8005128 <UART_SetConfig+0x2fc>)
 8004efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f00:	f003 030c 	and.w	r3, r3, #12
 8004f04:	2b0c      	cmp	r3, #12
 8004f06:	d829      	bhi.n	8004f5c <UART_SetConfig+0x130>
 8004f08:	a201      	add	r2, pc, #4	; (adr r2, 8004f10 <UART_SetConfig+0xe4>)
 8004f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0e:	bf00      	nop
 8004f10:	08004f45 	.word	0x08004f45
 8004f14:	08004f5d 	.word	0x08004f5d
 8004f18:	08004f5d 	.word	0x08004f5d
 8004f1c:	08004f5d 	.word	0x08004f5d
 8004f20:	08004f51 	.word	0x08004f51
 8004f24:	08004f5d 	.word	0x08004f5d
 8004f28:	08004f5d 	.word	0x08004f5d
 8004f2c:	08004f5d 	.word	0x08004f5d
 8004f30:	08004f4b 	.word	0x08004f4b
 8004f34:	08004f5d 	.word	0x08004f5d
 8004f38:	08004f5d 	.word	0x08004f5d
 8004f3c:	08004f5d 	.word	0x08004f5d
 8004f40:	08004f57 	.word	0x08004f57
 8004f44:	2300      	movs	r3, #0
 8004f46:	77fb      	strb	r3, [r7, #31]
 8004f48:	e117      	b.n	800517a <UART_SetConfig+0x34e>
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	77fb      	strb	r3, [r7, #31]
 8004f4e:	e114      	b.n	800517a <UART_SetConfig+0x34e>
 8004f50:	2304      	movs	r3, #4
 8004f52:	77fb      	strb	r3, [r7, #31]
 8004f54:	e111      	b.n	800517a <UART_SetConfig+0x34e>
 8004f56:	2308      	movs	r3, #8
 8004f58:	77fb      	strb	r3, [r7, #31]
 8004f5a:	e10e      	b.n	800517a <UART_SetConfig+0x34e>
 8004f5c:	2310      	movs	r3, #16
 8004f5e:	77fb      	strb	r3, [r7, #31]
 8004f60:	bf00      	nop
 8004f62:	e10a      	b.n	800517a <UART_SetConfig+0x34e>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a71      	ldr	r2, [pc, #452]	; (8005130 <UART_SetConfig+0x304>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d120      	bne.n	8004fb0 <UART_SetConfig+0x184>
 8004f6e:	4b6e      	ldr	r3, [pc, #440]	; (8005128 <UART_SetConfig+0x2fc>)
 8004f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f78:	2b10      	cmp	r3, #16
 8004f7a:	d00f      	beq.n	8004f9c <UART_SetConfig+0x170>
 8004f7c:	2b10      	cmp	r3, #16
 8004f7e:	d802      	bhi.n	8004f86 <UART_SetConfig+0x15a>
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d005      	beq.n	8004f90 <UART_SetConfig+0x164>
 8004f84:	e010      	b.n	8004fa8 <UART_SetConfig+0x17c>
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	d005      	beq.n	8004f96 <UART_SetConfig+0x16a>
 8004f8a:	2b30      	cmp	r3, #48	; 0x30
 8004f8c:	d009      	beq.n	8004fa2 <UART_SetConfig+0x176>
 8004f8e:	e00b      	b.n	8004fa8 <UART_SetConfig+0x17c>
 8004f90:	2300      	movs	r3, #0
 8004f92:	77fb      	strb	r3, [r7, #31]
 8004f94:	e0f1      	b.n	800517a <UART_SetConfig+0x34e>
 8004f96:	2302      	movs	r3, #2
 8004f98:	77fb      	strb	r3, [r7, #31]
 8004f9a:	e0ee      	b.n	800517a <UART_SetConfig+0x34e>
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	77fb      	strb	r3, [r7, #31]
 8004fa0:	e0eb      	b.n	800517a <UART_SetConfig+0x34e>
 8004fa2:	2308      	movs	r3, #8
 8004fa4:	77fb      	strb	r3, [r7, #31]
 8004fa6:	e0e8      	b.n	800517a <UART_SetConfig+0x34e>
 8004fa8:	2310      	movs	r3, #16
 8004faa:	77fb      	strb	r3, [r7, #31]
 8004fac:	bf00      	nop
 8004fae:	e0e4      	b.n	800517a <UART_SetConfig+0x34e>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a5f      	ldr	r2, [pc, #380]	; (8005134 <UART_SetConfig+0x308>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d120      	bne.n	8004ffc <UART_SetConfig+0x1d0>
 8004fba:	4b5b      	ldr	r3, [pc, #364]	; (8005128 <UART_SetConfig+0x2fc>)
 8004fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fc0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004fc4:	2b40      	cmp	r3, #64	; 0x40
 8004fc6:	d00f      	beq.n	8004fe8 <UART_SetConfig+0x1bc>
 8004fc8:	2b40      	cmp	r3, #64	; 0x40
 8004fca:	d802      	bhi.n	8004fd2 <UART_SetConfig+0x1a6>
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d005      	beq.n	8004fdc <UART_SetConfig+0x1b0>
 8004fd0:	e010      	b.n	8004ff4 <UART_SetConfig+0x1c8>
 8004fd2:	2b80      	cmp	r3, #128	; 0x80
 8004fd4:	d005      	beq.n	8004fe2 <UART_SetConfig+0x1b6>
 8004fd6:	2bc0      	cmp	r3, #192	; 0xc0
 8004fd8:	d009      	beq.n	8004fee <UART_SetConfig+0x1c2>
 8004fda:	e00b      	b.n	8004ff4 <UART_SetConfig+0x1c8>
 8004fdc:	2300      	movs	r3, #0
 8004fde:	77fb      	strb	r3, [r7, #31]
 8004fe0:	e0cb      	b.n	800517a <UART_SetConfig+0x34e>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	77fb      	strb	r3, [r7, #31]
 8004fe6:	e0c8      	b.n	800517a <UART_SetConfig+0x34e>
 8004fe8:	2304      	movs	r3, #4
 8004fea:	77fb      	strb	r3, [r7, #31]
 8004fec:	e0c5      	b.n	800517a <UART_SetConfig+0x34e>
 8004fee:	2308      	movs	r3, #8
 8004ff0:	77fb      	strb	r3, [r7, #31]
 8004ff2:	e0c2      	b.n	800517a <UART_SetConfig+0x34e>
 8004ff4:	2310      	movs	r3, #16
 8004ff6:	77fb      	strb	r3, [r7, #31]
 8004ff8:	bf00      	nop
 8004ffa:	e0be      	b.n	800517a <UART_SetConfig+0x34e>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a4d      	ldr	r2, [pc, #308]	; (8005138 <UART_SetConfig+0x30c>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d124      	bne.n	8005050 <UART_SetConfig+0x224>
 8005006:	4b48      	ldr	r3, [pc, #288]	; (8005128 <UART_SetConfig+0x2fc>)
 8005008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800500c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005010:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005014:	d012      	beq.n	800503c <UART_SetConfig+0x210>
 8005016:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800501a:	d802      	bhi.n	8005022 <UART_SetConfig+0x1f6>
 800501c:	2b00      	cmp	r3, #0
 800501e:	d007      	beq.n	8005030 <UART_SetConfig+0x204>
 8005020:	e012      	b.n	8005048 <UART_SetConfig+0x21c>
 8005022:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005026:	d006      	beq.n	8005036 <UART_SetConfig+0x20a>
 8005028:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800502c:	d009      	beq.n	8005042 <UART_SetConfig+0x216>
 800502e:	e00b      	b.n	8005048 <UART_SetConfig+0x21c>
 8005030:	2300      	movs	r3, #0
 8005032:	77fb      	strb	r3, [r7, #31]
 8005034:	e0a1      	b.n	800517a <UART_SetConfig+0x34e>
 8005036:	2302      	movs	r3, #2
 8005038:	77fb      	strb	r3, [r7, #31]
 800503a:	e09e      	b.n	800517a <UART_SetConfig+0x34e>
 800503c:	2304      	movs	r3, #4
 800503e:	77fb      	strb	r3, [r7, #31]
 8005040:	e09b      	b.n	800517a <UART_SetConfig+0x34e>
 8005042:	2308      	movs	r3, #8
 8005044:	77fb      	strb	r3, [r7, #31]
 8005046:	e098      	b.n	800517a <UART_SetConfig+0x34e>
 8005048:	2310      	movs	r3, #16
 800504a:	77fb      	strb	r3, [r7, #31]
 800504c:	bf00      	nop
 800504e:	e094      	b.n	800517a <UART_SetConfig+0x34e>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a39      	ldr	r2, [pc, #228]	; (800513c <UART_SetConfig+0x310>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d124      	bne.n	80050a4 <UART_SetConfig+0x278>
 800505a:	4b33      	ldr	r3, [pc, #204]	; (8005128 <UART_SetConfig+0x2fc>)
 800505c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005060:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005064:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005068:	d012      	beq.n	8005090 <UART_SetConfig+0x264>
 800506a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800506e:	d802      	bhi.n	8005076 <UART_SetConfig+0x24a>
 8005070:	2b00      	cmp	r3, #0
 8005072:	d007      	beq.n	8005084 <UART_SetConfig+0x258>
 8005074:	e012      	b.n	800509c <UART_SetConfig+0x270>
 8005076:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800507a:	d006      	beq.n	800508a <UART_SetConfig+0x25e>
 800507c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005080:	d009      	beq.n	8005096 <UART_SetConfig+0x26a>
 8005082:	e00b      	b.n	800509c <UART_SetConfig+0x270>
 8005084:	2301      	movs	r3, #1
 8005086:	77fb      	strb	r3, [r7, #31]
 8005088:	e077      	b.n	800517a <UART_SetConfig+0x34e>
 800508a:	2302      	movs	r3, #2
 800508c:	77fb      	strb	r3, [r7, #31]
 800508e:	e074      	b.n	800517a <UART_SetConfig+0x34e>
 8005090:	2304      	movs	r3, #4
 8005092:	77fb      	strb	r3, [r7, #31]
 8005094:	e071      	b.n	800517a <UART_SetConfig+0x34e>
 8005096:	2308      	movs	r3, #8
 8005098:	77fb      	strb	r3, [r7, #31]
 800509a:	e06e      	b.n	800517a <UART_SetConfig+0x34e>
 800509c:	2310      	movs	r3, #16
 800509e:	77fb      	strb	r3, [r7, #31]
 80050a0:	bf00      	nop
 80050a2:	e06a      	b.n	800517a <UART_SetConfig+0x34e>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a25      	ldr	r2, [pc, #148]	; (8005140 <UART_SetConfig+0x314>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d124      	bne.n	80050f8 <UART_SetConfig+0x2cc>
 80050ae:	4b1e      	ldr	r3, [pc, #120]	; (8005128 <UART_SetConfig+0x2fc>)
 80050b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80050b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050bc:	d012      	beq.n	80050e4 <UART_SetConfig+0x2b8>
 80050be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050c2:	d802      	bhi.n	80050ca <UART_SetConfig+0x29e>
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d007      	beq.n	80050d8 <UART_SetConfig+0x2ac>
 80050c8:	e012      	b.n	80050f0 <UART_SetConfig+0x2c4>
 80050ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050ce:	d006      	beq.n	80050de <UART_SetConfig+0x2b2>
 80050d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80050d4:	d009      	beq.n	80050ea <UART_SetConfig+0x2be>
 80050d6:	e00b      	b.n	80050f0 <UART_SetConfig+0x2c4>
 80050d8:	2300      	movs	r3, #0
 80050da:	77fb      	strb	r3, [r7, #31]
 80050dc:	e04d      	b.n	800517a <UART_SetConfig+0x34e>
 80050de:	2302      	movs	r3, #2
 80050e0:	77fb      	strb	r3, [r7, #31]
 80050e2:	e04a      	b.n	800517a <UART_SetConfig+0x34e>
 80050e4:	2304      	movs	r3, #4
 80050e6:	77fb      	strb	r3, [r7, #31]
 80050e8:	e047      	b.n	800517a <UART_SetConfig+0x34e>
 80050ea:	2308      	movs	r3, #8
 80050ec:	77fb      	strb	r3, [r7, #31]
 80050ee:	e044      	b.n	800517a <UART_SetConfig+0x34e>
 80050f0:	2310      	movs	r3, #16
 80050f2:	77fb      	strb	r3, [r7, #31]
 80050f4:	bf00      	nop
 80050f6:	e040      	b.n	800517a <UART_SetConfig+0x34e>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a11      	ldr	r2, [pc, #68]	; (8005144 <UART_SetConfig+0x318>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d139      	bne.n	8005176 <UART_SetConfig+0x34a>
 8005102:	4b09      	ldr	r3, [pc, #36]	; (8005128 <UART_SetConfig+0x2fc>)
 8005104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005108:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800510c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005110:	d027      	beq.n	8005162 <UART_SetConfig+0x336>
 8005112:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005116:	d817      	bhi.n	8005148 <UART_SetConfig+0x31c>
 8005118:	2b00      	cmp	r3, #0
 800511a:	d01c      	beq.n	8005156 <UART_SetConfig+0x32a>
 800511c:	e027      	b.n	800516e <UART_SetConfig+0x342>
 800511e:	bf00      	nop
 8005120:	efff69f3 	.word	0xefff69f3
 8005124:	40011000 	.word	0x40011000
 8005128:	40023800 	.word	0x40023800
 800512c:	40004400 	.word	0x40004400
 8005130:	40004800 	.word	0x40004800
 8005134:	40004c00 	.word	0x40004c00
 8005138:	40005000 	.word	0x40005000
 800513c:	40011400 	.word	0x40011400
 8005140:	40007800 	.word	0x40007800
 8005144:	40007c00 	.word	0x40007c00
 8005148:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800514c:	d006      	beq.n	800515c <UART_SetConfig+0x330>
 800514e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005152:	d009      	beq.n	8005168 <UART_SetConfig+0x33c>
 8005154:	e00b      	b.n	800516e <UART_SetConfig+0x342>
 8005156:	2300      	movs	r3, #0
 8005158:	77fb      	strb	r3, [r7, #31]
 800515a:	e00e      	b.n	800517a <UART_SetConfig+0x34e>
 800515c:	2302      	movs	r3, #2
 800515e:	77fb      	strb	r3, [r7, #31]
 8005160:	e00b      	b.n	800517a <UART_SetConfig+0x34e>
 8005162:	2304      	movs	r3, #4
 8005164:	77fb      	strb	r3, [r7, #31]
 8005166:	e008      	b.n	800517a <UART_SetConfig+0x34e>
 8005168:	2308      	movs	r3, #8
 800516a:	77fb      	strb	r3, [r7, #31]
 800516c:	e005      	b.n	800517a <UART_SetConfig+0x34e>
 800516e:	2310      	movs	r3, #16
 8005170:	77fb      	strb	r3, [r7, #31]
 8005172:	bf00      	nop
 8005174:	e001      	b.n	800517a <UART_SetConfig+0x34e>
 8005176:	2310      	movs	r3, #16
 8005178:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005182:	d17f      	bne.n	8005284 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8005184:	7ffb      	ldrb	r3, [r7, #31]
 8005186:	2b08      	cmp	r3, #8
 8005188:	d85c      	bhi.n	8005244 <UART_SetConfig+0x418>
 800518a:	a201      	add	r2, pc, #4	; (adr r2, 8005190 <UART_SetConfig+0x364>)
 800518c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005190:	080051b5 	.word	0x080051b5
 8005194:	080051d5 	.word	0x080051d5
 8005198:	080051f5 	.word	0x080051f5
 800519c:	08005245 	.word	0x08005245
 80051a0:	0800520d 	.word	0x0800520d
 80051a4:	08005245 	.word	0x08005245
 80051a8:	08005245 	.word	0x08005245
 80051ac:	08005245 	.word	0x08005245
 80051b0:	0800522d 	.word	0x0800522d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b4:	f7ff f840 	bl	8004238 <HAL_RCC_GetPCLK1Freq>
 80051b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	005a      	lsls	r2, r3, #1
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	085b      	lsrs	r3, r3, #1
 80051c4:	441a      	add	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	61bb      	str	r3, [r7, #24]
        break;
 80051d2:	e03a      	b.n	800524a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051d4:	f7ff f844 	bl	8004260 <HAL_RCC_GetPCLK2Freq>
 80051d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	005a      	lsls	r2, r3, #1
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	085b      	lsrs	r3, r3, #1
 80051e4:	441a      	add	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	61bb      	str	r3, [r7, #24]
        break;
 80051f2:	e02a      	b.n	800524a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	085a      	lsrs	r2, r3, #1
 80051fa:	4b5f      	ldr	r3, [pc, #380]	; (8005378 <UART_SetConfig+0x54c>)
 80051fc:	4413      	add	r3, r2
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6852      	ldr	r2, [r2, #4]
 8005202:	fbb3 f3f2 	udiv	r3, r3, r2
 8005206:	b29b      	uxth	r3, r3
 8005208:	61bb      	str	r3, [r7, #24]
        break;
 800520a:	e01e      	b.n	800524a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800520c:	f7fe ff30 	bl	8004070 <HAL_RCC_GetSysClockFreq>
 8005210:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	005a      	lsls	r2, r3, #1
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	085b      	lsrs	r3, r3, #1
 800521c:	441a      	add	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	fbb2 f3f3 	udiv	r3, r2, r3
 8005226:	b29b      	uxth	r3, r3
 8005228:	61bb      	str	r3, [r7, #24]
        break;
 800522a:	e00e      	b.n	800524a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	085b      	lsrs	r3, r3, #1
 8005232:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	fbb2 f3f3 	udiv	r3, r2, r3
 800523e:	b29b      	uxth	r3, r3
 8005240:	61bb      	str	r3, [r7, #24]
        break;
 8005242:	e002      	b.n	800524a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	75fb      	strb	r3, [r7, #23]
        break;
 8005248:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	2b0f      	cmp	r3, #15
 800524e:	d916      	bls.n	800527e <UART_SetConfig+0x452>
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005256:	d212      	bcs.n	800527e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	b29b      	uxth	r3, r3
 800525c:	f023 030f 	bic.w	r3, r3, #15
 8005260:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	085b      	lsrs	r3, r3, #1
 8005266:	b29b      	uxth	r3, r3
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	b29a      	uxth	r2, r3
 800526e:	897b      	ldrh	r3, [r7, #10]
 8005270:	4313      	orrs	r3, r2
 8005272:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	897a      	ldrh	r2, [r7, #10]
 800527a:	60da      	str	r2, [r3, #12]
 800527c:	e070      	b.n	8005360 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	75fb      	strb	r3, [r7, #23]
 8005282:	e06d      	b.n	8005360 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8005284:	7ffb      	ldrb	r3, [r7, #31]
 8005286:	2b08      	cmp	r3, #8
 8005288:	d859      	bhi.n	800533e <UART_SetConfig+0x512>
 800528a:	a201      	add	r2, pc, #4	; (adr r2, 8005290 <UART_SetConfig+0x464>)
 800528c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005290:	080052b5 	.word	0x080052b5
 8005294:	080052d3 	.word	0x080052d3
 8005298:	080052f1 	.word	0x080052f1
 800529c:	0800533f 	.word	0x0800533f
 80052a0:	08005309 	.word	0x08005309
 80052a4:	0800533f 	.word	0x0800533f
 80052a8:	0800533f 	.word	0x0800533f
 80052ac:	0800533f 	.word	0x0800533f
 80052b0:	08005327 	.word	0x08005327
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052b4:	f7fe ffc0 	bl	8004238 <HAL_RCC_GetPCLK1Freq>
 80052b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	085a      	lsrs	r2, r3, #1
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	441a      	add	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	61bb      	str	r3, [r7, #24]
        break;
 80052d0:	e038      	b.n	8005344 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052d2:	f7fe ffc5 	bl	8004260 <HAL_RCC_GetPCLK2Freq>
 80052d6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	085a      	lsrs	r2, r3, #1
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	441a      	add	r2, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	61bb      	str	r3, [r7, #24]
        break;
 80052ee:	e029      	b.n	8005344 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	085a      	lsrs	r2, r3, #1
 80052f6:	4b21      	ldr	r3, [pc, #132]	; (800537c <UART_SetConfig+0x550>)
 80052f8:	4413      	add	r3, r2
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	6852      	ldr	r2, [r2, #4]
 80052fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8005302:	b29b      	uxth	r3, r3
 8005304:	61bb      	str	r3, [r7, #24]
        break;
 8005306:	e01d      	b.n	8005344 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005308:	f7fe feb2 	bl	8004070 <HAL_RCC_GetSysClockFreq>
 800530c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	085a      	lsrs	r2, r3, #1
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	441a      	add	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005320:	b29b      	uxth	r3, r3
 8005322:	61bb      	str	r3, [r7, #24]
        break;
 8005324:	e00e      	b.n	8005344 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	085b      	lsrs	r3, r3, #1
 800532c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	fbb2 f3f3 	udiv	r3, r2, r3
 8005338:	b29b      	uxth	r3, r3
 800533a:	61bb      	str	r3, [r7, #24]
        break;
 800533c:	e002      	b.n	8005344 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	75fb      	strb	r3, [r7, #23]
        break;
 8005342:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	2b0f      	cmp	r3, #15
 8005348:	d908      	bls.n	800535c <UART_SetConfig+0x530>
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005350:	d204      	bcs.n	800535c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	60da      	str	r2, [r3, #12]
 800535a:	e001      	b.n	8005360 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800536c:	7dfb      	ldrb	r3, [r7, #23]
}
 800536e:	4618      	mov	r0, r3
 8005370:	3720      	adds	r7, #32
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	01e84800 	.word	0x01e84800
 800537c:	00f42400 	.word	0x00f42400

08005380 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00a      	beq.n	80053aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	430a      	orrs	r2, r1
 80053ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00a      	beq.n	80053ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f2:	f003 0308 	and.w	r3, r3, #8
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00a      	beq.n	8005410 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	430a      	orrs	r2, r1
 800540e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00a      	beq.n	8005432 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005436:	f003 0320 	and.w	r3, r3, #32
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00a      	beq.n	8005454 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800545c:	2b00      	cmp	r3, #0
 800545e:	d01a      	beq.n	8005496 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	430a      	orrs	r2, r1
 8005474:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800547e:	d10a      	bne.n	8005496 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	605a      	str	r2, [r3, #4]
  }
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af02      	add	r7, sp, #8
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80054d2:	f7fc fbc9 	bl	8001c68 <HAL_GetTick>
 80054d6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0308 	and.w	r3, r3, #8
 80054e2:	2b08      	cmp	r3, #8
 80054e4:	d10e      	bne.n	8005504 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 f82a 	bl	800554e <UART_WaitOnFlagUntilTimeout>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d001      	beq.n	8005504 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e020      	b.n	8005546 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0304 	and.w	r3, r3, #4
 800550e:	2b04      	cmp	r3, #4
 8005510:	d10e      	bne.n	8005530 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005512:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f000 f814 	bl	800554e <UART_WaitOnFlagUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d001      	beq.n	8005530 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e00a      	b.n	8005546 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2220      	movs	r2, #32
 800553a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3710      	adds	r7, #16
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b084      	sub	sp, #16
 8005552:	af00      	add	r7, sp, #0
 8005554:	60f8      	str	r0, [r7, #12]
 8005556:	60b9      	str	r1, [r7, #8]
 8005558:	603b      	str	r3, [r7, #0]
 800555a:	4613      	mov	r3, r2
 800555c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800555e:	e05d      	b.n	800561c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005566:	d059      	beq.n	800561c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005568:	f7fc fb7e 	bl	8001c68 <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	69ba      	ldr	r2, [r7, #24]
 8005574:	429a      	cmp	r2, r3
 8005576:	d302      	bcc.n	800557e <UART_WaitOnFlagUntilTimeout+0x30>
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d11b      	bne.n	80055b6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800558c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 0201 	bic.w	r2, r2, #1
 800559c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2220      	movs	r2, #32
 80055a2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2220      	movs	r2, #32
 80055a8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	e042      	b.n	800563c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0304 	and.w	r3, r3, #4
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d02b      	beq.n	800561c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055d2:	d123      	bne.n	800561c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055dc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80055ec:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	689a      	ldr	r2, [r3, #8]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f022 0201 	bic.w	r2, r2, #1
 80055fc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2220      	movs	r2, #32
 8005608:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2220      	movs	r2, #32
 800560e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	e00f      	b.n	800563c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	69da      	ldr	r2, [r3, #28]
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	4013      	ands	r3, r2
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	429a      	cmp	r2, r3
 800562a:	bf0c      	ite	eq
 800562c:	2301      	moveq	r3, #1
 800562e:	2300      	movne	r3, #0
 8005630:	b2db      	uxtb	r3, r3
 8005632:	461a      	mov	r2, r3
 8005634:	79fb      	ldrb	r3, [r7, #7]
 8005636:	429a      	cmp	r2, r3
 8005638:	d092      	beq.n	8005560 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005644:	b084      	sub	sp, #16
 8005646:	b580      	push	{r7, lr}
 8005648:	b084      	sub	sp, #16
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
 800564e:	f107 001c 	add.w	r0, r7, #28
 8005652:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005658:	2b01      	cmp	r3, #1
 800565a:	d120      	bne.n	800569e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005660:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68da      	ldr	r2, [r3, #12]
 800566c:	4b20      	ldr	r3, [pc, #128]	; (80056f0 <USB_CoreInit+0xac>)
 800566e:	4013      	ands	r3, r2
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005682:	2b01      	cmp	r3, #1
 8005684:	d105      	bne.n	8005692 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 fa52 	bl	8005b3c <USB_CoreReset>
 8005698:	4603      	mov	r3, r0
 800569a:	73fb      	strb	r3, [r7, #15]
 800569c:	e010      	b.n	80056c0 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 fa46 	bl	8005b3c <USB_CoreReset>
 80056b0:	4603      	mov	r3, r0
 80056b2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80056c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d10b      	bne.n	80056de <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f043 0206 	orr.w	r2, r3, #6
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f043 0220 	orr.w	r2, r3, #32
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80056de:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056ea:	b004      	add	sp, #16
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	ffbdffbf 	.word	0xffbdffbf

080056f4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f023 0201 	bic.w	r2, r3, #1
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b082      	sub	sp, #8
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	460b      	mov	r3, r1
 8005720:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800572e:	78fb      	ldrb	r3, [r7, #3]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d106      	bne.n	8005742 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	60da      	str	r2, [r3, #12]
 8005740:	e00b      	b.n	800575a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005742:	78fb      	ldrb	r3, [r7, #3]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d106      	bne.n	8005756 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	60da      	str	r2, [r3, #12]
 8005754:	e001      	b.n	800575a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e003      	b.n	8005762 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800575a:	2032      	movs	r0, #50	; 0x32
 800575c:	f7fc fa90 	bl	8001c80 <HAL_Delay>

  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
	...

0800576c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800576c:	b084      	sub	sp, #16
 800576e:	b580      	push	{r7, lr}
 8005770:	b086      	sub	sp, #24
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
 8005776:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800577a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800577e:	2300      	movs	r3, #0
 8005780:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005786:	2300      	movs	r3, #0
 8005788:	613b      	str	r3, [r7, #16]
 800578a:	e009      	b.n	80057a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	3340      	adds	r3, #64	; 0x40
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4413      	add	r3, r2
 8005796:	2200      	movs	r2, #0
 8005798:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	3301      	adds	r3, #1
 800579e:	613b      	str	r3, [r7, #16]
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	2b0e      	cmp	r3, #14
 80057a4:	d9f2      	bls.n	800578c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80057a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d11c      	bne.n	80057e6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057ba:	f043 0302 	orr.w	r3, r3, #2
 80057be:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	e005      	b.n	80057f2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80057f8:	461a      	mov	r2, r3
 80057fa:	2300      	movs	r3, #0
 80057fc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005804:	4619      	mov	r1, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800580c:	461a      	mov	r2, r3
 800580e:	680b      	ldr	r3, [r1, #0]
 8005810:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005814:	2b01      	cmp	r3, #1
 8005816:	d10c      	bne.n	8005832 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800581a:	2b00      	cmp	r3, #0
 800581c:	d104      	bne.n	8005828 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800581e:	2100      	movs	r1, #0
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 f959 	bl	8005ad8 <USB_SetDevSpeed>
 8005826:	e018      	b.n	800585a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005828:	2101      	movs	r1, #1
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f954 	bl	8005ad8 <USB_SetDevSpeed>
 8005830:	e013      	b.n	800585a <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005834:	2b03      	cmp	r3, #3
 8005836:	d10c      	bne.n	8005852 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800583a:	2b00      	cmp	r3, #0
 800583c:	d104      	bne.n	8005848 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800583e:	2100      	movs	r1, #0
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 f949 	bl	8005ad8 <USB_SetDevSpeed>
 8005846:	e008      	b.n	800585a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005848:	2101      	movs	r1, #1
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f944 	bl	8005ad8 <USB_SetDevSpeed>
 8005850:	e003      	b.n	800585a <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005852:	2103      	movs	r1, #3
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 f93f 	bl	8005ad8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800585a:	2110      	movs	r1, #16
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 f8f3 	bl	8005a48 <USB_FlushTxFifo>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d001      	beq.n	800586c <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f911 	bl	8005a94 <USB_FlushRxFifo>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005882:	461a      	mov	r2, r3
 8005884:	2300      	movs	r3, #0
 8005886:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800588e:	461a      	mov	r2, r3
 8005890:	2300      	movs	r3, #0
 8005892:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800589a:	461a      	mov	r2, r3
 800589c:	2300      	movs	r3, #0
 800589e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80058a0:	2300      	movs	r3, #0
 80058a2:	613b      	str	r3, [r7, #16]
 80058a4:	e043      	b.n	800592e <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	015a      	lsls	r2, r3, #5
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	4413      	add	r3, r2
 80058ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80058b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80058bc:	d118      	bne.n	80058f0 <USB_DevInit+0x184>
    {
      if (i == 0U)
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10a      	bne.n	80058da <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	015a      	lsls	r2, r3, #5
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	4413      	add	r3, r2
 80058cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058d0:	461a      	mov	r2, r3
 80058d2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80058d6:	6013      	str	r3, [r2, #0]
 80058d8:	e013      	b.n	8005902 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	015a      	lsls	r2, r3, #5
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	4413      	add	r3, r2
 80058e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058e6:	461a      	mov	r2, r3
 80058e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80058ec:	6013      	str	r3, [r2, #0]
 80058ee:	e008      	b.n	8005902 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	015a      	lsls	r2, r3, #5
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	4413      	add	r3, r2
 80058f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058fc:	461a      	mov	r2, r3
 80058fe:	2300      	movs	r3, #0
 8005900:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	015a      	lsls	r2, r3, #5
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	4413      	add	r3, r2
 800590a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800590e:	461a      	mov	r2, r3
 8005910:	2300      	movs	r3, #0
 8005912:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	015a      	lsls	r2, r3, #5
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	4413      	add	r3, r2
 800591c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005920:	461a      	mov	r2, r3
 8005922:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005926:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	3301      	adds	r3, #1
 800592c:	613b      	str	r3, [r7, #16]
 800592e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005930:	693a      	ldr	r2, [r7, #16]
 8005932:	429a      	cmp	r2, r3
 8005934:	d3b7      	bcc.n	80058a6 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005936:	2300      	movs	r3, #0
 8005938:	613b      	str	r3, [r7, #16]
 800593a:	e043      	b.n	80059c4 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	015a      	lsls	r2, r3, #5
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4413      	add	r3, r2
 8005944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800594e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005952:	d118      	bne.n	8005986 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10a      	bne.n	8005970 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	015a      	lsls	r2, r3, #5
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	4413      	add	r3, r2
 8005962:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005966:	461a      	mov	r2, r3
 8005968:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800596c:	6013      	str	r3, [r2, #0]
 800596e:	e013      	b.n	8005998 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	015a      	lsls	r2, r3, #5
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	4413      	add	r3, r2
 8005978:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800597c:	461a      	mov	r2, r3
 800597e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005982:	6013      	str	r3, [r2, #0]
 8005984:	e008      	b.n	8005998 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	015a      	lsls	r2, r3, #5
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	4413      	add	r3, r2
 800598e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005992:	461a      	mov	r2, r3
 8005994:	2300      	movs	r3, #0
 8005996:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	015a      	lsls	r2, r3, #5
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	4413      	add	r3, r2
 80059a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059a4:	461a      	mov	r2, r3
 80059a6:	2300      	movs	r3, #0
 80059a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	015a      	lsls	r2, r3, #5
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	4413      	add	r3, r2
 80059b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059b6:	461a      	mov	r2, r3
 80059b8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80059bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	3301      	adds	r3, #1
 80059c2:	613b      	str	r3, [r7, #16]
 80059c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d3b7      	bcc.n	800593c <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d2:	691b      	ldr	r3, [r3, #16]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059de:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80059ec:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80059ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d105      	bne.n	8005a00 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	699b      	ldr	r3, [r3, #24]
 80059f8:	f043 0210 	orr.w	r2, r3, #16
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	699a      	ldr	r2, [r3, #24]
 8005a04:	4b0e      	ldr	r3, [pc, #56]	; (8005a40 <USB_DevInit+0x2d4>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d005      	beq.n	8005a1e <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	f043 0208 	orr.w	r2, r3, #8
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005a1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d105      	bne.n	8005a30 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	699a      	ldr	r2, [r3, #24]
 8005a28:	4b06      	ldr	r3, [pc, #24]	; (8005a44 <USB_DevInit+0x2d8>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005a30:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3718      	adds	r7, #24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a3c:	b004      	add	sp, #16
 8005a3e:	4770      	bx	lr
 8005a40:	803c3800 	.word	0x803c3800
 8005a44:	40000004 	.word	0x40000004

08005a48 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005a52:	2300      	movs	r3, #0
 8005a54:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	019b      	lsls	r3, r3, #6
 8005a5a:	f043 0220 	orr.w	r2, r3, #32
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	3301      	adds	r3, #1
 8005a66:	60fb      	str	r3, [r7, #12]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4a09      	ldr	r2, [pc, #36]	; (8005a90 <USB_FlushTxFifo+0x48>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d901      	bls.n	8005a74 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e006      	b.n	8005a82 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	f003 0320 	and.w	r3, r3, #32
 8005a7c:	2b20      	cmp	r3, #32
 8005a7e:	d0f0      	beq.n	8005a62 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	00030d40 	.word	0x00030d40

08005a94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2210      	movs	r2, #16
 8005aa4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	4a09      	ldr	r2, [pc, #36]	; (8005ad4 <USB_FlushRxFifo+0x40>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d901      	bls.n	8005ab8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e006      	b.n	8005ac6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	f003 0310 	and.w	r3, r3, #16
 8005ac0:	2b10      	cmp	r3, #16
 8005ac2:	d0f0      	beq.n	8005aa6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	00030d40 	.word	0x00030d40

08005ad8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	78fb      	ldrb	r3, [r7, #3]
 8005af2:	68f9      	ldr	r1, [r7, #12]
 8005af4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005af8:	4313      	orrs	r3, r2
 8005afa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b084      	sub	sp, #16
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b24:	f043 0302 	orr.w	r3, r3, #2
 8005b28:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8005b2a:	2003      	movs	r0, #3
 8005b2c:	f7fc f8a8 	bl	8001c80 <HAL_Delay>

  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3710      	adds	r7, #16
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
	...

08005b3c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	60fb      	str	r3, [r7, #12]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4a13      	ldr	r2, [pc, #76]	; (8005ba0 <USB_CoreReset+0x64>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d901      	bls.n	8005b5a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e01b      	b.n	8005b92 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	daf2      	bge.n	8005b48 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005b62:	2300      	movs	r3, #0
 8005b64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	f043 0201 	orr.w	r2, r3, #1
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	3301      	adds	r3, #1
 8005b76:	60fb      	str	r3, [r7, #12]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4a09      	ldr	r2, [pc, #36]	; (8005ba0 <USB_CoreReset+0x64>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d901      	bls.n	8005b84 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e006      	b.n	8005b92 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	f003 0301 	and.w	r3, r3, #1
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d0f0      	beq.n	8005b72 <USB_CoreReset+0x36>

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3714      	adds	r7, #20
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	00030d40 	.word	0x00030d40

08005ba4 <__errno>:
 8005ba4:	4b01      	ldr	r3, [pc, #4]	; (8005bac <__errno+0x8>)
 8005ba6:	6818      	ldr	r0, [r3, #0]
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	20000014 	.word	0x20000014

08005bb0 <__libc_init_array>:
 8005bb0:	b570      	push	{r4, r5, r6, lr}
 8005bb2:	4e0d      	ldr	r6, [pc, #52]	; (8005be8 <__libc_init_array+0x38>)
 8005bb4:	4c0d      	ldr	r4, [pc, #52]	; (8005bec <__libc_init_array+0x3c>)
 8005bb6:	1ba4      	subs	r4, r4, r6
 8005bb8:	10a4      	asrs	r4, r4, #2
 8005bba:	2500      	movs	r5, #0
 8005bbc:	42a5      	cmp	r5, r4
 8005bbe:	d109      	bne.n	8005bd4 <__libc_init_array+0x24>
 8005bc0:	4e0b      	ldr	r6, [pc, #44]	; (8005bf0 <__libc_init_array+0x40>)
 8005bc2:	4c0c      	ldr	r4, [pc, #48]	; (8005bf4 <__libc_init_array+0x44>)
 8005bc4:	f000 fc26 	bl	8006414 <_init>
 8005bc8:	1ba4      	subs	r4, r4, r6
 8005bca:	10a4      	asrs	r4, r4, #2
 8005bcc:	2500      	movs	r5, #0
 8005bce:	42a5      	cmp	r5, r4
 8005bd0:	d105      	bne.n	8005bde <__libc_init_array+0x2e>
 8005bd2:	bd70      	pop	{r4, r5, r6, pc}
 8005bd4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bd8:	4798      	blx	r3
 8005bda:	3501      	adds	r5, #1
 8005bdc:	e7ee      	b.n	8005bbc <__libc_init_array+0xc>
 8005bde:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005be2:	4798      	blx	r3
 8005be4:	3501      	adds	r5, #1
 8005be6:	e7f2      	b.n	8005bce <__libc_init_array+0x1e>
 8005be8:	0800695c 	.word	0x0800695c
 8005bec:	0800695c 	.word	0x0800695c
 8005bf0:	0800695c 	.word	0x0800695c
 8005bf4:	08006960 	.word	0x08006960

08005bf8 <memset>:
 8005bf8:	4402      	add	r2, r0
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d100      	bne.n	8005c02 <memset+0xa>
 8005c00:	4770      	bx	lr
 8005c02:	f803 1b01 	strb.w	r1, [r3], #1
 8005c06:	e7f9      	b.n	8005bfc <memset+0x4>

08005c08 <_vsiprintf_r>:
 8005c08:	b500      	push	{lr}
 8005c0a:	b09b      	sub	sp, #108	; 0x6c
 8005c0c:	9100      	str	r1, [sp, #0]
 8005c0e:	9104      	str	r1, [sp, #16]
 8005c10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c14:	9105      	str	r1, [sp, #20]
 8005c16:	9102      	str	r1, [sp, #8]
 8005c18:	4905      	ldr	r1, [pc, #20]	; (8005c30 <_vsiprintf_r+0x28>)
 8005c1a:	9103      	str	r1, [sp, #12]
 8005c1c:	4669      	mov	r1, sp
 8005c1e:	f000 f86d 	bl	8005cfc <_svfiprintf_r>
 8005c22:	9b00      	ldr	r3, [sp, #0]
 8005c24:	2200      	movs	r2, #0
 8005c26:	701a      	strb	r2, [r3, #0]
 8005c28:	b01b      	add	sp, #108	; 0x6c
 8005c2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c2e:	bf00      	nop
 8005c30:	ffff0208 	.word	0xffff0208

08005c34 <vsiprintf>:
 8005c34:	4613      	mov	r3, r2
 8005c36:	460a      	mov	r2, r1
 8005c38:	4601      	mov	r1, r0
 8005c3a:	4802      	ldr	r0, [pc, #8]	; (8005c44 <vsiprintf+0x10>)
 8005c3c:	6800      	ldr	r0, [r0, #0]
 8005c3e:	f7ff bfe3 	b.w	8005c08 <_vsiprintf_r>
 8005c42:	bf00      	nop
 8005c44:	20000014 	.word	0x20000014

08005c48 <__ssputs_r>:
 8005c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c4c:	688e      	ldr	r6, [r1, #8]
 8005c4e:	429e      	cmp	r6, r3
 8005c50:	4682      	mov	sl, r0
 8005c52:	460c      	mov	r4, r1
 8005c54:	4690      	mov	r8, r2
 8005c56:	4699      	mov	r9, r3
 8005c58:	d837      	bhi.n	8005cca <__ssputs_r+0x82>
 8005c5a:	898a      	ldrh	r2, [r1, #12]
 8005c5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005c60:	d031      	beq.n	8005cc6 <__ssputs_r+0x7e>
 8005c62:	6825      	ldr	r5, [r4, #0]
 8005c64:	6909      	ldr	r1, [r1, #16]
 8005c66:	1a6f      	subs	r7, r5, r1
 8005c68:	6965      	ldr	r5, [r4, #20]
 8005c6a:	2302      	movs	r3, #2
 8005c6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c70:	fb95 f5f3 	sdiv	r5, r5, r3
 8005c74:	f109 0301 	add.w	r3, r9, #1
 8005c78:	443b      	add	r3, r7
 8005c7a:	429d      	cmp	r5, r3
 8005c7c:	bf38      	it	cc
 8005c7e:	461d      	movcc	r5, r3
 8005c80:	0553      	lsls	r3, r2, #21
 8005c82:	d530      	bpl.n	8005ce6 <__ssputs_r+0x9e>
 8005c84:	4629      	mov	r1, r5
 8005c86:	f000 fb2b 	bl	80062e0 <_malloc_r>
 8005c8a:	4606      	mov	r6, r0
 8005c8c:	b950      	cbnz	r0, 8005ca4 <__ssputs_r+0x5c>
 8005c8e:	230c      	movs	r3, #12
 8005c90:	f8ca 3000 	str.w	r3, [sl]
 8005c94:	89a3      	ldrh	r3, [r4, #12]
 8005c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c9a:	81a3      	strh	r3, [r4, #12]
 8005c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca4:	463a      	mov	r2, r7
 8005ca6:	6921      	ldr	r1, [r4, #16]
 8005ca8:	f000 faa8 	bl	80061fc <memcpy>
 8005cac:	89a3      	ldrh	r3, [r4, #12]
 8005cae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb6:	81a3      	strh	r3, [r4, #12]
 8005cb8:	6126      	str	r6, [r4, #16]
 8005cba:	6165      	str	r5, [r4, #20]
 8005cbc:	443e      	add	r6, r7
 8005cbe:	1bed      	subs	r5, r5, r7
 8005cc0:	6026      	str	r6, [r4, #0]
 8005cc2:	60a5      	str	r5, [r4, #8]
 8005cc4:	464e      	mov	r6, r9
 8005cc6:	454e      	cmp	r6, r9
 8005cc8:	d900      	bls.n	8005ccc <__ssputs_r+0x84>
 8005cca:	464e      	mov	r6, r9
 8005ccc:	4632      	mov	r2, r6
 8005cce:	4641      	mov	r1, r8
 8005cd0:	6820      	ldr	r0, [r4, #0]
 8005cd2:	f000 fa9e 	bl	8006212 <memmove>
 8005cd6:	68a3      	ldr	r3, [r4, #8]
 8005cd8:	1b9b      	subs	r3, r3, r6
 8005cda:	60a3      	str	r3, [r4, #8]
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	441e      	add	r6, r3
 8005ce0:	6026      	str	r6, [r4, #0]
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	e7dc      	b.n	8005ca0 <__ssputs_r+0x58>
 8005ce6:	462a      	mov	r2, r5
 8005ce8:	f000 fb54 	bl	8006394 <_realloc_r>
 8005cec:	4606      	mov	r6, r0
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	d1e2      	bne.n	8005cb8 <__ssputs_r+0x70>
 8005cf2:	6921      	ldr	r1, [r4, #16]
 8005cf4:	4650      	mov	r0, sl
 8005cf6:	f000 faa5 	bl	8006244 <_free_r>
 8005cfa:	e7c8      	b.n	8005c8e <__ssputs_r+0x46>

08005cfc <_svfiprintf_r>:
 8005cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d00:	461d      	mov	r5, r3
 8005d02:	898b      	ldrh	r3, [r1, #12]
 8005d04:	061f      	lsls	r7, r3, #24
 8005d06:	b09d      	sub	sp, #116	; 0x74
 8005d08:	4680      	mov	r8, r0
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	4616      	mov	r6, r2
 8005d0e:	d50f      	bpl.n	8005d30 <_svfiprintf_r+0x34>
 8005d10:	690b      	ldr	r3, [r1, #16]
 8005d12:	b96b      	cbnz	r3, 8005d30 <_svfiprintf_r+0x34>
 8005d14:	2140      	movs	r1, #64	; 0x40
 8005d16:	f000 fae3 	bl	80062e0 <_malloc_r>
 8005d1a:	6020      	str	r0, [r4, #0]
 8005d1c:	6120      	str	r0, [r4, #16]
 8005d1e:	b928      	cbnz	r0, 8005d2c <_svfiprintf_r+0x30>
 8005d20:	230c      	movs	r3, #12
 8005d22:	f8c8 3000 	str.w	r3, [r8]
 8005d26:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2a:	e0c8      	b.n	8005ebe <_svfiprintf_r+0x1c2>
 8005d2c:	2340      	movs	r3, #64	; 0x40
 8005d2e:	6163      	str	r3, [r4, #20]
 8005d30:	2300      	movs	r3, #0
 8005d32:	9309      	str	r3, [sp, #36]	; 0x24
 8005d34:	2320      	movs	r3, #32
 8005d36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d3a:	2330      	movs	r3, #48	; 0x30
 8005d3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d40:	9503      	str	r5, [sp, #12]
 8005d42:	f04f 0b01 	mov.w	fp, #1
 8005d46:	4637      	mov	r7, r6
 8005d48:	463d      	mov	r5, r7
 8005d4a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005d4e:	b10b      	cbz	r3, 8005d54 <_svfiprintf_r+0x58>
 8005d50:	2b25      	cmp	r3, #37	; 0x25
 8005d52:	d13e      	bne.n	8005dd2 <_svfiprintf_r+0xd6>
 8005d54:	ebb7 0a06 	subs.w	sl, r7, r6
 8005d58:	d00b      	beq.n	8005d72 <_svfiprintf_r+0x76>
 8005d5a:	4653      	mov	r3, sl
 8005d5c:	4632      	mov	r2, r6
 8005d5e:	4621      	mov	r1, r4
 8005d60:	4640      	mov	r0, r8
 8005d62:	f7ff ff71 	bl	8005c48 <__ssputs_r>
 8005d66:	3001      	adds	r0, #1
 8005d68:	f000 80a4 	beq.w	8005eb4 <_svfiprintf_r+0x1b8>
 8005d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d6e:	4453      	add	r3, sl
 8005d70:	9309      	str	r3, [sp, #36]	; 0x24
 8005d72:	783b      	ldrb	r3, [r7, #0]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 809d 	beq.w	8005eb4 <_svfiprintf_r+0x1b8>
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d84:	9304      	str	r3, [sp, #16]
 8005d86:	9307      	str	r3, [sp, #28]
 8005d88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d8c:	931a      	str	r3, [sp, #104]	; 0x68
 8005d8e:	462f      	mov	r7, r5
 8005d90:	2205      	movs	r2, #5
 8005d92:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005d96:	4850      	ldr	r0, [pc, #320]	; (8005ed8 <_svfiprintf_r+0x1dc>)
 8005d98:	f7fa fa5a 	bl	8000250 <memchr>
 8005d9c:	9b04      	ldr	r3, [sp, #16]
 8005d9e:	b9d0      	cbnz	r0, 8005dd6 <_svfiprintf_r+0xda>
 8005da0:	06d9      	lsls	r1, r3, #27
 8005da2:	bf44      	itt	mi
 8005da4:	2220      	movmi	r2, #32
 8005da6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005daa:	071a      	lsls	r2, r3, #28
 8005dac:	bf44      	itt	mi
 8005dae:	222b      	movmi	r2, #43	; 0x2b
 8005db0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005db4:	782a      	ldrb	r2, [r5, #0]
 8005db6:	2a2a      	cmp	r2, #42	; 0x2a
 8005db8:	d015      	beq.n	8005de6 <_svfiprintf_r+0xea>
 8005dba:	9a07      	ldr	r2, [sp, #28]
 8005dbc:	462f      	mov	r7, r5
 8005dbe:	2000      	movs	r0, #0
 8005dc0:	250a      	movs	r5, #10
 8005dc2:	4639      	mov	r1, r7
 8005dc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dc8:	3b30      	subs	r3, #48	; 0x30
 8005dca:	2b09      	cmp	r3, #9
 8005dcc:	d94d      	bls.n	8005e6a <_svfiprintf_r+0x16e>
 8005dce:	b1b8      	cbz	r0, 8005e00 <_svfiprintf_r+0x104>
 8005dd0:	e00f      	b.n	8005df2 <_svfiprintf_r+0xf6>
 8005dd2:	462f      	mov	r7, r5
 8005dd4:	e7b8      	b.n	8005d48 <_svfiprintf_r+0x4c>
 8005dd6:	4a40      	ldr	r2, [pc, #256]	; (8005ed8 <_svfiprintf_r+0x1dc>)
 8005dd8:	1a80      	subs	r0, r0, r2
 8005dda:	fa0b f000 	lsl.w	r0, fp, r0
 8005dde:	4318      	orrs	r0, r3
 8005de0:	9004      	str	r0, [sp, #16]
 8005de2:	463d      	mov	r5, r7
 8005de4:	e7d3      	b.n	8005d8e <_svfiprintf_r+0x92>
 8005de6:	9a03      	ldr	r2, [sp, #12]
 8005de8:	1d11      	adds	r1, r2, #4
 8005dea:	6812      	ldr	r2, [r2, #0]
 8005dec:	9103      	str	r1, [sp, #12]
 8005dee:	2a00      	cmp	r2, #0
 8005df0:	db01      	blt.n	8005df6 <_svfiprintf_r+0xfa>
 8005df2:	9207      	str	r2, [sp, #28]
 8005df4:	e004      	b.n	8005e00 <_svfiprintf_r+0x104>
 8005df6:	4252      	negs	r2, r2
 8005df8:	f043 0302 	orr.w	r3, r3, #2
 8005dfc:	9207      	str	r2, [sp, #28]
 8005dfe:	9304      	str	r3, [sp, #16]
 8005e00:	783b      	ldrb	r3, [r7, #0]
 8005e02:	2b2e      	cmp	r3, #46	; 0x2e
 8005e04:	d10c      	bne.n	8005e20 <_svfiprintf_r+0x124>
 8005e06:	787b      	ldrb	r3, [r7, #1]
 8005e08:	2b2a      	cmp	r3, #42	; 0x2a
 8005e0a:	d133      	bne.n	8005e74 <_svfiprintf_r+0x178>
 8005e0c:	9b03      	ldr	r3, [sp, #12]
 8005e0e:	1d1a      	adds	r2, r3, #4
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	9203      	str	r2, [sp, #12]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	bfb8      	it	lt
 8005e18:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e1c:	3702      	adds	r7, #2
 8005e1e:	9305      	str	r3, [sp, #20]
 8005e20:	4d2e      	ldr	r5, [pc, #184]	; (8005edc <_svfiprintf_r+0x1e0>)
 8005e22:	7839      	ldrb	r1, [r7, #0]
 8005e24:	2203      	movs	r2, #3
 8005e26:	4628      	mov	r0, r5
 8005e28:	f7fa fa12 	bl	8000250 <memchr>
 8005e2c:	b138      	cbz	r0, 8005e3e <_svfiprintf_r+0x142>
 8005e2e:	2340      	movs	r3, #64	; 0x40
 8005e30:	1b40      	subs	r0, r0, r5
 8005e32:	fa03 f000 	lsl.w	r0, r3, r0
 8005e36:	9b04      	ldr	r3, [sp, #16]
 8005e38:	4303      	orrs	r3, r0
 8005e3a:	3701      	adds	r7, #1
 8005e3c:	9304      	str	r3, [sp, #16]
 8005e3e:	7839      	ldrb	r1, [r7, #0]
 8005e40:	4827      	ldr	r0, [pc, #156]	; (8005ee0 <_svfiprintf_r+0x1e4>)
 8005e42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e46:	2206      	movs	r2, #6
 8005e48:	1c7e      	adds	r6, r7, #1
 8005e4a:	f7fa fa01 	bl	8000250 <memchr>
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	d038      	beq.n	8005ec4 <_svfiprintf_r+0x1c8>
 8005e52:	4b24      	ldr	r3, [pc, #144]	; (8005ee4 <_svfiprintf_r+0x1e8>)
 8005e54:	bb13      	cbnz	r3, 8005e9c <_svfiprintf_r+0x1a0>
 8005e56:	9b03      	ldr	r3, [sp, #12]
 8005e58:	3307      	adds	r3, #7
 8005e5a:	f023 0307 	bic.w	r3, r3, #7
 8005e5e:	3308      	adds	r3, #8
 8005e60:	9303      	str	r3, [sp, #12]
 8005e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e64:	444b      	add	r3, r9
 8005e66:	9309      	str	r3, [sp, #36]	; 0x24
 8005e68:	e76d      	b.n	8005d46 <_svfiprintf_r+0x4a>
 8005e6a:	fb05 3202 	mla	r2, r5, r2, r3
 8005e6e:	2001      	movs	r0, #1
 8005e70:	460f      	mov	r7, r1
 8005e72:	e7a6      	b.n	8005dc2 <_svfiprintf_r+0xc6>
 8005e74:	2300      	movs	r3, #0
 8005e76:	3701      	adds	r7, #1
 8005e78:	9305      	str	r3, [sp, #20]
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	250a      	movs	r5, #10
 8005e7e:	4638      	mov	r0, r7
 8005e80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e84:	3a30      	subs	r2, #48	; 0x30
 8005e86:	2a09      	cmp	r2, #9
 8005e88:	d903      	bls.n	8005e92 <_svfiprintf_r+0x196>
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d0c8      	beq.n	8005e20 <_svfiprintf_r+0x124>
 8005e8e:	9105      	str	r1, [sp, #20]
 8005e90:	e7c6      	b.n	8005e20 <_svfiprintf_r+0x124>
 8005e92:	fb05 2101 	mla	r1, r5, r1, r2
 8005e96:	2301      	movs	r3, #1
 8005e98:	4607      	mov	r7, r0
 8005e9a:	e7f0      	b.n	8005e7e <_svfiprintf_r+0x182>
 8005e9c:	ab03      	add	r3, sp, #12
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	4622      	mov	r2, r4
 8005ea2:	4b11      	ldr	r3, [pc, #68]	; (8005ee8 <_svfiprintf_r+0x1ec>)
 8005ea4:	a904      	add	r1, sp, #16
 8005ea6:	4640      	mov	r0, r8
 8005ea8:	f3af 8000 	nop.w
 8005eac:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005eb0:	4681      	mov	r9, r0
 8005eb2:	d1d6      	bne.n	8005e62 <_svfiprintf_r+0x166>
 8005eb4:	89a3      	ldrh	r3, [r4, #12]
 8005eb6:	065b      	lsls	r3, r3, #25
 8005eb8:	f53f af35 	bmi.w	8005d26 <_svfiprintf_r+0x2a>
 8005ebc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ebe:	b01d      	add	sp, #116	; 0x74
 8005ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec4:	ab03      	add	r3, sp, #12
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	4622      	mov	r2, r4
 8005eca:	4b07      	ldr	r3, [pc, #28]	; (8005ee8 <_svfiprintf_r+0x1ec>)
 8005ecc:	a904      	add	r1, sp, #16
 8005ece:	4640      	mov	r0, r8
 8005ed0:	f000 f882 	bl	8005fd8 <_printf_i>
 8005ed4:	e7ea      	b.n	8005eac <_svfiprintf_r+0x1b0>
 8005ed6:	bf00      	nop
 8005ed8:	08006920 	.word	0x08006920
 8005edc:	08006926 	.word	0x08006926
 8005ee0:	0800692a 	.word	0x0800692a
 8005ee4:	00000000 	.word	0x00000000
 8005ee8:	08005c49 	.word	0x08005c49

08005eec <_printf_common>:
 8005eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ef0:	4691      	mov	r9, r2
 8005ef2:	461f      	mov	r7, r3
 8005ef4:	688a      	ldr	r2, [r1, #8]
 8005ef6:	690b      	ldr	r3, [r1, #16]
 8005ef8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005efc:	4293      	cmp	r3, r2
 8005efe:	bfb8      	it	lt
 8005f00:	4613      	movlt	r3, r2
 8005f02:	f8c9 3000 	str.w	r3, [r9]
 8005f06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f0a:	4606      	mov	r6, r0
 8005f0c:	460c      	mov	r4, r1
 8005f0e:	b112      	cbz	r2, 8005f16 <_printf_common+0x2a>
 8005f10:	3301      	adds	r3, #1
 8005f12:	f8c9 3000 	str.w	r3, [r9]
 8005f16:	6823      	ldr	r3, [r4, #0]
 8005f18:	0699      	lsls	r1, r3, #26
 8005f1a:	bf42      	ittt	mi
 8005f1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005f20:	3302      	addmi	r3, #2
 8005f22:	f8c9 3000 	strmi.w	r3, [r9]
 8005f26:	6825      	ldr	r5, [r4, #0]
 8005f28:	f015 0506 	ands.w	r5, r5, #6
 8005f2c:	d107      	bne.n	8005f3e <_printf_common+0x52>
 8005f2e:	f104 0a19 	add.w	sl, r4, #25
 8005f32:	68e3      	ldr	r3, [r4, #12]
 8005f34:	f8d9 2000 	ldr.w	r2, [r9]
 8005f38:	1a9b      	subs	r3, r3, r2
 8005f3a:	42ab      	cmp	r3, r5
 8005f3c:	dc28      	bgt.n	8005f90 <_printf_common+0xa4>
 8005f3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005f42:	6822      	ldr	r2, [r4, #0]
 8005f44:	3300      	adds	r3, #0
 8005f46:	bf18      	it	ne
 8005f48:	2301      	movne	r3, #1
 8005f4a:	0692      	lsls	r2, r2, #26
 8005f4c:	d42d      	bmi.n	8005faa <_printf_common+0xbe>
 8005f4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f52:	4639      	mov	r1, r7
 8005f54:	4630      	mov	r0, r6
 8005f56:	47c0      	blx	r8
 8005f58:	3001      	adds	r0, #1
 8005f5a:	d020      	beq.n	8005f9e <_printf_common+0xb2>
 8005f5c:	6823      	ldr	r3, [r4, #0]
 8005f5e:	68e5      	ldr	r5, [r4, #12]
 8005f60:	f8d9 2000 	ldr.w	r2, [r9]
 8005f64:	f003 0306 	and.w	r3, r3, #6
 8005f68:	2b04      	cmp	r3, #4
 8005f6a:	bf08      	it	eq
 8005f6c:	1aad      	subeq	r5, r5, r2
 8005f6e:	68a3      	ldr	r3, [r4, #8]
 8005f70:	6922      	ldr	r2, [r4, #16]
 8005f72:	bf0c      	ite	eq
 8005f74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f78:	2500      	movne	r5, #0
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	bfc4      	itt	gt
 8005f7e:	1a9b      	subgt	r3, r3, r2
 8005f80:	18ed      	addgt	r5, r5, r3
 8005f82:	f04f 0900 	mov.w	r9, #0
 8005f86:	341a      	adds	r4, #26
 8005f88:	454d      	cmp	r5, r9
 8005f8a:	d11a      	bne.n	8005fc2 <_printf_common+0xd6>
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	e008      	b.n	8005fa2 <_printf_common+0xb6>
 8005f90:	2301      	movs	r3, #1
 8005f92:	4652      	mov	r2, sl
 8005f94:	4639      	mov	r1, r7
 8005f96:	4630      	mov	r0, r6
 8005f98:	47c0      	blx	r8
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	d103      	bne.n	8005fa6 <_printf_common+0xba>
 8005f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa6:	3501      	adds	r5, #1
 8005fa8:	e7c3      	b.n	8005f32 <_printf_common+0x46>
 8005faa:	18e1      	adds	r1, r4, r3
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	2030      	movs	r0, #48	; 0x30
 8005fb0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005fb4:	4422      	add	r2, r4
 8005fb6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005fba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005fbe:	3302      	adds	r3, #2
 8005fc0:	e7c5      	b.n	8005f4e <_printf_common+0x62>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	4622      	mov	r2, r4
 8005fc6:	4639      	mov	r1, r7
 8005fc8:	4630      	mov	r0, r6
 8005fca:	47c0      	blx	r8
 8005fcc:	3001      	adds	r0, #1
 8005fce:	d0e6      	beq.n	8005f9e <_printf_common+0xb2>
 8005fd0:	f109 0901 	add.w	r9, r9, #1
 8005fd4:	e7d8      	b.n	8005f88 <_printf_common+0x9c>
	...

08005fd8 <_printf_i>:
 8005fd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005fdc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005fe0:	460c      	mov	r4, r1
 8005fe2:	7e09      	ldrb	r1, [r1, #24]
 8005fe4:	b085      	sub	sp, #20
 8005fe6:	296e      	cmp	r1, #110	; 0x6e
 8005fe8:	4617      	mov	r7, r2
 8005fea:	4606      	mov	r6, r0
 8005fec:	4698      	mov	r8, r3
 8005fee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ff0:	f000 80b3 	beq.w	800615a <_printf_i+0x182>
 8005ff4:	d822      	bhi.n	800603c <_printf_i+0x64>
 8005ff6:	2963      	cmp	r1, #99	; 0x63
 8005ff8:	d036      	beq.n	8006068 <_printf_i+0x90>
 8005ffa:	d80a      	bhi.n	8006012 <_printf_i+0x3a>
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	f000 80b9 	beq.w	8006174 <_printf_i+0x19c>
 8006002:	2958      	cmp	r1, #88	; 0x58
 8006004:	f000 8083 	beq.w	800610e <_printf_i+0x136>
 8006008:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800600c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006010:	e032      	b.n	8006078 <_printf_i+0xa0>
 8006012:	2964      	cmp	r1, #100	; 0x64
 8006014:	d001      	beq.n	800601a <_printf_i+0x42>
 8006016:	2969      	cmp	r1, #105	; 0x69
 8006018:	d1f6      	bne.n	8006008 <_printf_i+0x30>
 800601a:	6820      	ldr	r0, [r4, #0]
 800601c:	6813      	ldr	r3, [r2, #0]
 800601e:	0605      	lsls	r5, r0, #24
 8006020:	f103 0104 	add.w	r1, r3, #4
 8006024:	d52a      	bpl.n	800607c <_printf_i+0xa4>
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6011      	str	r1, [r2, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	da03      	bge.n	8006036 <_printf_i+0x5e>
 800602e:	222d      	movs	r2, #45	; 0x2d
 8006030:	425b      	negs	r3, r3
 8006032:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006036:	486f      	ldr	r0, [pc, #444]	; (80061f4 <_printf_i+0x21c>)
 8006038:	220a      	movs	r2, #10
 800603a:	e039      	b.n	80060b0 <_printf_i+0xd8>
 800603c:	2973      	cmp	r1, #115	; 0x73
 800603e:	f000 809d 	beq.w	800617c <_printf_i+0x1a4>
 8006042:	d808      	bhi.n	8006056 <_printf_i+0x7e>
 8006044:	296f      	cmp	r1, #111	; 0x6f
 8006046:	d020      	beq.n	800608a <_printf_i+0xb2>
 8006048:	2970      	cmp	r1, #112	; 0x70
 800604a:	d1dd      	bne.n	8006008 <_printf_i+0x30>
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	f043 0320 	orr.w	r3, r3, #32
 8006052:	6023      	str	r3, [r4, #0]
 8006054:	e003      	b.n	800605e <_printf_i+0x86>
 8006056:	2975      	cmp	r1, #117	; 0x75
 8006058:	d017      	beq.n	800608a <_printf_i+0xb2>
 800605a:	2978      	cmp	r1, #120	; 0x78
 800605c:	d1d4      	bne.n	8006008 <_printf_i+0x30>
 800605e:	2378      	movs	r3, #120	; 0x78
 8006060:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006064:	4864      	ldr	r0, [pc, #400]	; (80061f8 <_printf_i+0x220>)
 8006066:	e055      	b.n	8006114 <_printf_i+0x13c>
 8006068:	6813      	ldr	r3, [r2, #0]
 800606a:	1d19      	adds	r1, r3, #4
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6011      	str	r1, [r2, #0]
 8006070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006074:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006078:	2301      	movs	r3, #1
 800607a:	e08c      	b.n	8006196 <_printf_i+0x1be>
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	6011      	str	r1, [r2, #0]
 8006080:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006084:	bf18      	it	ne
 8006086:	b21b      	sxthne	r3, r3
 8006088:	e7cf      	b.n	800602a <_printf_i+0x52>
 800608a:	6813      	ldr	r3, [r2, #0]
 800608c:	6825      	ldr	r5, [r4, #0]
 800608e:	1d18      	adds	r0, r3, #4
 8006090:	6010      	str	r0, [r2, #0]
 8006092:	0628      	lsls	r0, r5, #24
 8006094:	d501      	bpl.n	800609a <_printf_i+0xc2>
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	e002      	b.n	80060a0 <_printf_i+0xc8>
 800609a:	0668      	lsls	r0, r5, #25
 800609c:	d5fb      	bpl.n	8006096 <_printf_i+0xbe>
 800609e:	881b      	ldrh	r3, [r3, #0]
 80060a0:	4854      	ldr	r0, [pc, #336]	; (80061f4 <_printf_i+0x21c>)
 80060a2:	296f      	cmp	r1, #111	; 0x6f
 80060a4:	bf14      	ite	ne
 80060a6:	220a      	movne	r2, #10
 80060a8:	2208      	moveq	r2, #8
 80060aa:	2100      	movs	r1, #0
 80060ac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80060b0:	6865      	ldr	r5, [r4, #4]
 80060b2:	60a5      	str	r5, [r4, #8]
 80060b4:	2d00      	cmp	r5, #0
 80060b6:	f2c0 8095 	blt.w	80061e4 <_printf_i+0x20c>
 80060ba:	6821      	ldr	r1, [r4, #0]
 80060bc:	f021 0104 	bic.w	r1, r1, #4
 80060c0:	6021      	str	r1, [r4, #0]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d13d      	bne.n	8006142 <_printf_i+0x16a>
 80060c6:	2d00      	cmp	r5, #0
 80060c8:	f040 808e 	bne.w	80061e8 <_printf_i+0x210>
 80060cc:	4665      	mov	r5, ip
 80060ce:	2a08      	cmp	r2, #8
 80060d0:	d10b      	bne.n	80060ea <_printf_i+0x112>
 80060d2:	6823      	ldr	r3, [r4, #0]
 80060d4:	07db      	lsls	r3, r3, #31
 80060d6:	d508      	bpl.n	80060ea <_printf_i+0x112>
 80060d8:	6923      	ldr	r3, [r4, #16]
 80060da:	6862      	ldr	r2, [r4, #4]
 80060dc:	429a      	cmp	r2, r3
 80060de:	bfde      	ittt	le
 80060e0:	2330      	movle	r3, #48	; 0x30
 80060e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060ea:	ebac 0305 	sub.w	r3, ip, r5
 80060ee:	6123      	str	r3, [r4, #16]
 80060f0:	f8cd 8000 	str.w	r8, [sp]
 80060f4:	463b      	mov	r3, r7
 80060f6:	aa03      	add	r2, sp, #12
 80060f8:	4621      	mov	r1, r4
 80060fa:	4630      	mov	r0, r6
 80060fc:	f7ff fef6 	bl	8005eec <_printf_common>
 8006100:	3001      	adds	r0, #1
 8006102:	d14d      	bne.n	80061a0 <_printf_i+0x1c8>
 8006104:	f04f 30ff 	mov.w	r0, #4294967295
 8006108:	b005      	add	sp, #20
 800610a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800610e:	4839      	ldr	r0, [pc, #228]	; (80061f4 <_printf_i+0x21c>)
 8006110:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006114:	6813      	ldr	r3, [r2, #0]
 8006116:	6821      	ldr	r1, [r4, #0]
 8006118:	1d1d      	adds	r5, r3, #4
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6015      	str	r5, [r2, #0]
 800611e:	060a      	lsls	r2, r1, #24
 8006120:	d50b      	bpl.n	800613a <_printf_i+0x162>
 8006122:	07ca      	lsls	r2, r1, #31
 8006124:	bf44      	itt	mi
 8006126:	f041 0120 	orrmi.w	r1, r1, #32
 800612a:	6021      	strmi	r1, [r4, #0]
 800612c:	b91b      	cbnz	r3, 8006136 <_printf_i+0x15e>
 800612e:	6822      	ldr	r2, [r4, #0]
 8006130:	f022 0220 	bic.w	r2, r2, #32
 8006134:	6022      	str	r2, [r4, #0]
 8006136:	2210      	movs	r2, #16
 8006138:	e7b7      	b.n	80060aa <_printf_i+0xd2>
 800613a:	064d      	lsls	r5, r1, #25
 800613c:	bf48      	it	mi
 800613e:	b29b      	uxthmi	r3, r3
 8006140:	e7ef      	b.n	8006122 <_printf_i+0x14a>
 8006142:	4665      	mov	r5, ip
 8006144:	fbb3 f1f2 	udiv	r1, r3, r2
 8006148:	fb02 3311 	mls	r3, r2, r1, r3
 800614c:	5cc3      	ldrb	r3, [r0, r3]
 800614e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006152:	460b      	mov	r3, r1
 8006154:	2900      	cmp	r1, #0
 8006156:	d1f5      	bne.n	8006144 <_printf_i+0x16c>
 8006158:	e7b9      	b.n	80060ce <_printf_i+0xf6>
 800615a:	6813      	ldr	r3, [r2, #0]
 800615c:	6825      	ldr	r5, [r4, #0]
 800615e:	6961      	ldr	r1, [r4, #20]
 8006160:	1d18      	adds	r0, r3, #4
 8006162:	6010      	str	r0, [r2, #0]
 8006164:	0628      	lsls	r0, r5, #24
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	d501      	bpl.n	800616e <_printf_i+0x196>
 800616a:	6019      	str	r1, [r3, #0]
 800616c:	e002      	b.n	8006174 <_printf_i+0x19c>
 800616e:	066a      	lsls	r2, r5, #25
 8006170:	d5fb      	bpl.n	800616a <_printf_i+0x192>
 8006172:	8019      	strh	r1, [r3, #0]
 8006174:	2300      	movs	r3, #0
 8006176:	6123      	str	r3, [r4, #16]
 8006178:	4665      	mov	r5, ip
 800617a:	e7b9      	b.n	80060f0 <_printf_i+0x118>
 800617c:	6813      	ldr	r3, [r2, #0]
 800617e:	1d19      	adds	r1, r3, #4
 8006180:	6011      	str	r1, [r2, #0]
 8006182:	681d      	ldr	r5, [r3, #0]
 8006184:	6862      	ldr	r2, [r4, #4]
 8006186:	2100      	movs	r1, #0
 8006188:	4628      	mov	r0, r5
 800618a:	f7fa f861 	bl	8000250 <memchr>
 800618e:	b108      	cbz	r0, 8006194 <_printf_i+0x1bc>
 8006190:	1b40      	subs	r0, r0, r5
 8006192:	6060      	str	r0, [r4, #4]
 8006194:	6863      	ldr	r3, [r4, #4]
 8006196:	6123      	str	r3, [r4, #16]
 8006198:	2300      	movs	r3, #0
 800619a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800619e:	e7a7      	b.n	80060f0 <_printf_i+0x118>
 80061a0:	6923      	ldr	r3, [r4, #16]
 80061a2:	462a      	mov	r2, r5
 80061a4:	4639      	mov	r1, r7
 80061a6:	4630      	mov	r0, r6
 80061a8:	47c0      	blx	r8
 80061aa:	3001      	adds	r0, #1
 80061ac:	d0aa      	beq.n	8006104 <_printf_i+0x12c>
 80061ae:	6823      	ldr	r3, [r4, #0]
 80061b0:	079b      	lsls	r3, r3, #30
 80061b2:	d413      	bmi.n	80061dc <_printf_i+0x204>
 80061b4:	68e0      	ldr	r0, [r4, #12]
 80061b6:	9b03      	ldr	r3, [sp, #12]
 80061b8:	4298      	cmp	r0, r3
 80061ba:	bfb8      	it	lt
 80061bc:	4618      	movlt	r0, r3
 80061be:	e7a3      	b.n	8006108 <_printf_i+0x130>
 80061c0:	2301      	movs	r3, #1
 80061c2:	464a      	mov	r2, r9
 80061c4:	4639      	mov	r1, r7
 80061c6:	4630      	mov	r0, r6
 80061c8:	47c0      	blx	r8
 80061ca:	3001      	adds	r0, #1
 80061cc:	d09a      	beq.n	8006104 <_printf_i+0x12c>
 80061ce:	3501      	adds	r5, #1
 80061d0:	68e3      	ldr	r3, [r4, #12]
 80061d2:	9a03      	ldr	r2, [sp, #12]
 80061d4:	1a9b      	subs	r3, r3, r2
 80061d6:	42ab      	cmp	r3, r5
 80061d8:	dcf2      	bgt.n	80061c0 <_printf_i+0x1e8>
 80061da:	e7eb      	b.n	80061b4 <_printf_i+0x1dc>
 80061dc:	2500      	movs	r5, #0
 80061de:	f104 0919 	add.w	r9, r4, #25
 80061e2:	e7f5      	b.n	80061d0 <_printf_i+0x1f8>
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1ac      	bne.n	8006142 <_printf_i+0x16a>
 80061e8:	7803      	ldrb	r3, [r0, #0]
 80061ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061f2:	e76c      	b.n	80060ce <_printf_i+0xf6>
 80061f4:	08006931 	.word	0x08006931
 80061f8:	08006942 	.word	0x08006942

080061fc <memcpy>:
 80061fc:	b510      	push	{r4, lr}
 80061fe:	1e43      	subs	r3, r0, #1
 8006200:	440a      	add	r2, r1
 8006202:	4291      	cmp	r1, r2
 8006204:	d100      	bne.n	8006208 <memcpy+0xc>
 8006206:	bd10      	pop	{r4, pc}
 8006208:	f811 4b01 	ldrb.w	r4, [r1], #1
 800620c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006210:	e7f7      	b.n	8006202 <memcpy+0x6>

08006212 <memmove>:
 8006212:	4288      	cmp	r0, r1
 8006214:	b510      	push	{r4, lr}
 8006216:	eb01 0302 	add.w	r3, r1, r2
 800621a:	d807      	bhi.n	800622c <memmove+0x1a>
 800621c:	1e42      	subs	r2, r0, #1
 800621e:	4299      	cmp	r1, r3
 8006220:	d00a      	beq.n	8006238 <memmove+0x26>
 8006222:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006226:	f802 4f01 	strb.w	r4, [r2, #1]!
 800622a:	e7f8      	b.n	800621e <memmove+0xc>
 800622c:	4283      	cmp	r3, r0
 800622e:	d9f5      	bls.n	800621c <memmove+0xa>
 8006230:	1881      	adds	r1, r0, r2
 8006232:	1ad2      	subs	r2, r2, r3
 8006234:	42d3      	cmn	r3, r2
 8006236:	d100      	bne.n	800623a <memmove+0x28>
 8006238:	bd10      	pop	{r4, pc}
 800623a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800623e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006242:	e7f7      	b.n	8006234 <memmove+0x22>

08006244 <_free_r>:
 8006244:	b538      	push	{r3, r4, r5, lr}
 8006246:	4605      	mov	r5, r0
 8006248:	2900      	cmp	r1, #0
 800624a:	d045      	beq.n	80062d8 <_free_r+0x94>
 800624c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006250:	1f0c      	subs	r4, r1, #4
 8006252:	2b00      	cmp	r3, #0
 8006254:	bfb8      	it	lt
 8006256:	18e4      	addlt	r4, r4, r3
 8006258:	f000 f8d2 	bl	8006400 <__malloc_lock>
 800625c:	4a1f      	ldr	r2, [pc, #124]	; (80062dc <_free_r+0x98>)
 800625e:	6813      	ldr	r3, [r2, #0]
 8006260:	4610      	mov	r0, r2
 8006262:	b933      	cbnz	r3, 8006272 <_free_r+0x2e>
 8006264:	6063      	str	r3, [r4, #4]
 8006266:	6014      	str	r4, [r2, #0]
 8006268:	4628      	mov	r0, r5
 800626a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800626e:	f000 b8c8 	b.w	8006402 <__malloc_unlock>
 8006272:	42a3      	cmp	r3, r4
 8006274:	d90c      	bls.n	8006290 <_free_r+0x4c>
 8006276:	6821      	ldr	r1, [r4, #0]
 8006278:	1862      	adds	r2, r4, r1
 800627a:	4293      	cmp	r3, r2
 800627c:	bf04      	itt	eq
 800627e:	681a      	ldreq	r2, [r3, #0]
 8006280:	685b      	ldreq	r3, [r3, #4]
 8006282:	6063      	str	r3, [r4, #4]
 8006284:	bf04      	itt	eq
 8006286:	1852      	addeq	r2, r2, r1
 8006288:	6022      	streq	r2, [r4, #0]
 800628a:	6004      	str	r4, [r0, #0]
 800628c:	e7ec      	b.n	8006268 <_free_r+0x24>
 800628e:	4613      	mov	r3, r2
 8006290:	685a      	ldr	r2, [r3, #4]
 8006292:	b10a      	cbz	r2, 8006298 <_free_r+0x54>
 8006294:	42a2      	cmp	r2, r4
 8006296:	d9fa      	bls.n	800628e <_free_r+0x4a>
 8006298:	6819      	ldr	r1, [r3, #0]
 800629a:	1858      	adds	r0, r3, r1
 800629c:	42a0      	cmp	r0, r4
 800629e:	d10b      	bne.n	80062b8 <_free_r+0x74>
 80062a0:	6820      	ldr	r0, [r4, #0]
 80062a2:	4401      	add	r1, r0
 80062a4:	1858      	adds	r0, r3, r1
 80062a6:	4282      	cmp	r2, r0
 80062a8:	6019      	str	r1, [r3, #0]
 80062aa:	d1dd      	bne.n	8006268 <_free_r+0x24>
 80062ac:	6810      	ldr	r0, [r2, #0]
 80062ae:	6852      	ldr	r2, [r2, #4]
 80062b0:	605a      	str	r2, [r3, #4]
 80062b2:	4401      	add	r1, r0
 80062b4:	6019      	str	r1, [r3, #0]
 80062b6:	e7d7      	b.n	8006268 <_free_r+0x24>
 80062b8:	d902      	bls.n	80062c0 <_free_r+0x7c>
 80062ba:	230c      	movs	r3, #12
 80062bc:	602b      	str	r3, [r5, #0]
 80062be:	e7d3      	b.n	8006268 <_free_r+0x24>
 80062c0:	6820      	ldr	r0, [r4, #0]
 80062c2:	1821      	adds	r1, r4, r0
 80062c4:	428a      	cmp	r2, r1
 80062c6:	bf04      	itt	eq
 80062c8:	6811      	ldreq	r1, [r2, #0]
 80062ca:	6852      	ldreq	r2, [r2, #4]
 80062cc:	6062      	str	r2, [r4, #4]
 80062ce:	bf04      	itt	eq
 80062d0:	1809      	addeq	r1, r1, r0
 80062d2:	6021      	streq	r1, [r4, #0]
 80062d4:	605c      	str	r4, [r3, #4]
 80062d6:	e7c7      	b.n	8006268 <_free_r+0x24>
 80062d8:	bd38      	pop	{r3, r4, r5, pc}
 80062da:	bf00      	nop
 80062dc:	20000098 	.word	0x20000098

080062e0 <_malloc_r>:
 80062e0:	b570      	push	{r4, r5, r6, lr}
 80062e2:	1ccd      	adds	r5, r1, #3
 80062e4:	f025 0503 	bic.w	r5, r5, #3
 80062e8:	3508      	adds	r5, #8
 80062ea:	2d0c      	cmp	r5, #12
 80062ec:	bf38      	it	cc
 80062ee:	250c      	movcc	r5, #12
 80062f0:	2d00      	cmp	r5, #0
 80062f2:	4606      	mov	r6, r0
 80062f4:	db01      	blt.n	80062fa <_malloc_r+0x1a>
 80062f6:	42a9      	cmp	r1, r5
 80062f8:	d903      	bls.n	8006302 <_malloc_r+0x22>
 80062fa:	230c      	movs	r3, #12
 80062fc:	6033      	str	r3, [r6, #0]
 80062fe:	2000      	movs	r0, #0
 8006300:	bd70      	pop	{r4, r5, r6, pc}
 8006302:	f000 f87d 	bl	8006400 <__malloc_lock>
 8006306:	4a21      	ldr	r2, [pc, #132]	; (800638c <_malloc_r+0xac>)
 8006308:	6814      	ldr	r4, [r2, #0]
 800630a:	4621      	mov	r1, r4
 800630c:	b991      	cbnz	r1, 8006334 <_malloc_r+0x54>
 800630e:	4c20      	ldr	r4, [pc, #128]	; (8006390 <_malloc_r+0xb0>)
 8006310:	6823      	ldr	r3, [r4, #0]
 8006312:	b91b      	cbnz	r3, 800631c <_malloc_r+0x3c>
 8006314:	4630      	mov	r0, r6
 8006316:	f000 f863 	bl	80063e0 <_sbrk_r>
 800631a:	6020      	str	r0, [r4, #0]
 800631c:	4629      	mov	r1, r5
 800631e:	4630      	mov	r0, r6
 8006320:	f000 f85e 	bl	80063e0 <_sbrk_r>
 8006324:	1c43      	adds	r3, r0, #1
 8006326:	d124      	bne.n	8006372 <_malloc_r+0x92>
 8006328:	230c      	movs	r3, #12
 800632a:	6033      	str	r3, [r6, #0]
 800632c:	4630      	mov	r0, r6
 800632e:	f000 f868 	bl	8006402 <__malloc_unlock>
 8006332:	e7e4      	b.n	80062fe <_malloc_r+0x1e>
 8006334:	680b      	ldr	r3, [r1, #0]
 8006336:	1b5b      	subs	r3, r3, r5
 8006338:	d418      	bmi.n	800636c <_malloc_r+0x8c>
 800633a:	2b0b      	cmp	r3, #11
 800633c:	d90f      	bls.n	800635e <_malloc_r+0x7e>
 800633e:	600b      	str	r3, [r1, #0]
 8006340:	50cd      	str	r5, [r1, r3]
 8006342:	18cc      	adds	r4, r1, r3
 8006344:	4630      	mov	r0, r6
 8006346:	f000 f85c 	bl	8006402 <__malloc_unlock>
 800634a:	f104 000b 	add.w	r0, r4, #11
 800634e:	1d23      	adds	r3, r4, #4
 8006350:	f020 0007 	bic.w	r0, r0, #7
 8006354:	1ac3      	subs	r3, r0, r3
 8006356:	d0d3      	beq.n	8006300 <_malloc_r+0x20>
 8006358:	425a      	negs	r2, r3
 800635a:	50e2      	str	r2, [r4, r3]
 800635c:	e7d0      	b.n	8006300 <_malloc_r+0x20>
 800635e:	428c      	cmp	r4, r1
 8006360:	684b      	ldr	r3, [r1, #4]
 8006362:	bf16      	itet	ne
 8006364:	6063      	strne	r3, [r4, #4]
 8006366:	6013      	streq	r3, [r2, #0]
 8006368:	460c      	movne	r4, r1
 800636a:	e7eb      	b.n	8006344 <_malloc_r+0x64>
 800636c:	460c      	mov	r4, r1
 800636e:	6849      	ldr	r1, [r1, #4]
 8006370:	e7cc      	b.n	800630c <_malloc_r+0x2c>
 8006372:	1cc4      	adds	r4, r0, #3
 8006374:	f024 0403 	bic.w	r4, r4, #3
 8006378:	42a0      	cmp	r0, r4
 800637a:	d005      	beq.n	8006388 <_malloc_r+0xa8>
 800637c:	1a21      	subs	r1, r4, r0
 800637e:	4630      	mov	r0, r6
 8006380:	f000 f82e 	bl	80063e0 <_sbrk_r>
 8006384:	3001      	adds	r0, #1
 8006386:	d0cf      	beq.n	8006328 <_malloc_r+0x48>
 8006388:	6025      	str	r5, [r4, #0]
 800638a:	e7db      	b.n	8006344 <_malloc_r+0x64>
 800638c:	20000098 	.word	0x20000098
 8006390:	2000009c 	.word	0x2000009c

08006394 <_realloc_r>:
 8006394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006396:	4607      	mov	r7, r0
 8006398:	4614      	mov	r4, r2
 800639a:	460e      	mov	r6, r1
 800639c:	b921      	cbnz	r1, 80063a8 <_realloc_r+0x14>
 800639e:	4611      	mov	r1, r2
 80063a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80063a4:	f7ff bf9c 	b.w	80062e0 <_malloc_r>
 80063a8:	b922      	cbnz	r2, 80063b4 <_realloc_r+0x20>
 80063aa:	f7ff ff4b 	bl	8006244 <_free_r>
 80063ae:	4625      	mov	r5, r4
 80063b0:	4628      	mov	r0, r5
 80063b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063b4:	f000 f826 	bl	8006404 <_malloc_usable_size_r>
 80063b8:	42a0      	cmp	r0, r4
 80063ba:	d20f      	bcs.n	80063dc <_realloc_r+0x48>
 80063bc:	4621      	mov	r1, r4
 80063be:	4638      	mov	r0, r7
 80063c0:	f7ff ff8e 	bl	80062e0 <_malloc_r>
 80063c4:	4605      	mov	r5, r0
 80063c6:	2800      	cmp	r0, #0
 80063c8:	d0f2      	beq.n	80063b0 <_realloc_r+0x1c>
 80063ca:	4631      	mov	r1, r6
 80063cc:	4622      	mov	r2, r4
 80063ce:	f7ff ff15 	bl	80061fc <memcpy>
 80063d2:	4631      	mov	r1, r6
 80063d4:	4638      	mov	r0, r7
 80063d6:	f7ff ff35 	bl	8006244 <_free_r>
 80063da:	e7e9      	b.n	80063b0 <_realloc_r+0x1c>
 80063dc:	4635      	mov	r5, r6
 80063de:	e7e7      	b.n	80063b0 <_realloc_r+0x1c>

080063e0 <_sbrk_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4c06      	ldr	r4, [pc, #24]	; (80063fc <_sbrk_r+0x1c>)
 80063e4:	2300      	movs	r3, #0
 80063e6:	4605      	mov	r5, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	6023      	str	r3, [r4, #0]
 80063ec:	f7fb fb76 	bl	8001adc <_sbrk>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_sbrk_r+0x1a>
 80063f4:	6823      	ldr	r3, [r4, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_sbrk_r+0x1a>
 80063f8:	602b      	str	r3, [r5, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	200006f8 	.word	0x200006f8

08006400 <__malloc_lock>:
 8006400:	4770      	bx	lr

08006402 <__malloc_unlock>:
 8006402:	4770      	bx	lr

08006404 <_malloc_usable_size_r>:
 8006404:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006408:	1f18      	subs	r0, r3, #4
 800640a:	2b00      	cmp	r3, #0
 800640c:	bfbc      	itt	lt
 800640e:	580b      	ldrlt	r3, [r1, r0]
 8006410:	18c0      	addlt	r0, r0, r3
 8006412:	4770      	bx	lr

08006414 <_init>:
 8006414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006416:	bf00      	nop
 8006418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800641a:	bc08      	pop	{r3}
 800641c:	469e      	mov	lr, r3
 800641e:	4770      	bx	lr

08006420 <_fini>:
 8006420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006422:	bf00      	nop
 8006424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006426:	bc08      	pop	{r3}
 8006428:	469e      	mov	lr, r3
 800642a:	4770      	bx	lr
