

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum'
================================================================
* Date:           Mon Dec 20 18:46:31 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1466|     1466|  5.864 us|  5.864 us|  1466|  1466|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_28_10_s_fu_156  |exp_28_10_s  |       12|       12|  48.000 ns|  48.000 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3  |     1464|     1464|        22|          1|          1|  1444|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      228|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      113|    -|
|Register             |        -|     -|      477|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      477|      501|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_10ns_7ns_5ns_16_4_1_U1919  |mac_muladd_10ns_7ns_5ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_7ns_5ns_10_4_1_U1917   |mac_muladd_3ns_7ns_5ns_10_4_1   |  i0 * i1 + i2|
    |mac_muladd_5ns_7ns_5ns_12_4_1_U1918   |mac_muladd_5ns_7ns_5ns_12_4_1   |  i0 * i1 + i2|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_211_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln108_fu_223_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln109_1_fu_250_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln109_fu_309_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln111_fu_340_p2       |         +|   0|  0|  12|           5|           1|
    |sum_V_1_fu_402_p2         |         +|   0|  0|  35|          28|          28|
    |and_ln108_fu_303_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_205_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln109_fu_229_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln111_1_fu_346_p2    |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln111_fu_297_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln113_fu_382_p2      |      icmp|   0|  0|  20|          32|          33|
    |or_ln109_fu_315_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln108_1_fu_235_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln108_fu_285_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln109_1_fu_395_p3  |    select|   0|  0|  28|           1|           1|
    |select_ln109_2_fu_328_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln109_3_fu_256_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln109_fu_320_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln108_fu_292_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 228|         135|         114|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|   10|         20|
    |ap_sig_allocacmp_nh_load                |   9|          2|    3|          6|
    |indvar_flatten14_fu_104                 |   9|          2|   11|         22|
    |indvar_flatten_fu_96                    |   9|          2|   10|         20|
    |n1_fu_92                                |   9|          2|    5|         10|
    |n2_fu_88                                |   9|          2|    5|         10|
    |nh_fu_100                               |   9|          2|    3|          6|
    |sum_V_fu_84                             |  14|          3|   28|         84|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 113|         25|   98|        224|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |attention_coefficients_sum_V_addr_reg_545  |   9|   0|    9|          0|
    |grp_exp_28_10_s_fu_156_ap_start_reg        |   1|   0|    1|          0|
    |icmp_ln109_reg_498                         |   1|   0|    1|          0|
    |icmp_ln111_1_reg_531                       |   1|   0|    1|          0|
    |icmp_ln113_reg_565                         |   1|   0|    1|          0|
    |indvar_flatten14_fu_104                    |  11|   0|   11|          0|
    |indvar_flatten_fu_96                       |  10|   0|   10|          0|
    |n1_fu_92                                   |   5|   0|    5|          0|
    |n2_fu_88                                   |   5|   0|    5|          0|
    |nh_fu_100                                  |   3|   0|    3|          0|
    |op2_V_reg_574                              |  28|   0|   28|          0|
    |or_ln109_reg_510                           |   1|   0|    1|          0|
    |select_ln109_2_reg_521                     |   5|   0|    5|          0|
    |select_ln109_reg_515                       |   5|   0|    5|          0|
    |sum_V_fu_84                                |  28|   0|   28|          0|
    |attention_coefficients_sum_V_addr_reg_545  |  64|  32|    9|          0|
    |icmp_ln111_1_reg_531                       |  64|  32|    1|          0|
    |icmp_ln113_reg_565                         |  64|  32|    1|          0|
    |or_ln109_reg_510                           |  64|  32|    1|          0|
    |select_ln109_reg_515                       |  64|  32|    5|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 477| 160|  174|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|grp_exp_28_10_s_fu_5295_p_din1         |  out|   28|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|grp_exp_28_10_s_fu_5295_p_dout0        |   in|   28|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|grp_exp_28_10_s_fu_5295_p_start        |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|grp_exp_28_10_s_fu_5295_p_ready        |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|grp_exp_28_10_s_fu_5295_p_done         |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|grp_exp_28_10_s_fu_5295_p_idle         |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|all_scores_V_address0                  |  out|   16|   ap_memory|                        all_scores_V|         array|
|all_scores_V_ce0                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_q0                        |   in|   28|   ap_memory|                        all_scores_V|         array|
|all_scores_V_address1                  |  out|   16|   ap_memory|                        all_scores_V|         array|
|all_scores_V_ce1                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_we1                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_d1                        |  out|   28|   ap_memory|                        all_scores_V|         array|
|attention_coefficients_sum_V_address1  |  out|    9|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_ce1       |  out|    1|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_we1       |  out|    1|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_d1        |  out|   28|   ap_memory|        attention_coefficients_sum_V|         array|
|connectivity_mask_final_address0       |  out|   14|   ap_memory|             connectivity_mask_final|         array|
|connectivity_mask_final_ce0            |  out|    1|   ap_memory|             connectivity_mask_final|         array|
|connectivity_mask_final_q0             |   in|   32|   ap_memory|             connectivity_mask_final|         array|
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+

