git clone --depth 1 --no-tags https://github.com/josh-macfie/FPGAtoLCD.git f:/verilog_sva_gh_scraper/data/full_repos/249990334
git clone --depth 1 --no-tags https://github.com/zwm/psram.git f:/verilog_sva_gh_scraper/data/full_repos/249707168
git clone --depth 1 --no-tags https://github.com/Yongxiang-Guo/Verilog_uart_fifo_smg.git f:/verilog_sva_gh_scraper/data/full_repos/248128509
git clone --depth 1 --no-tags https://github.com/Dhiraj03/uPowerALU.git f:/verilog_sva_gh_scraper/data/full_repos/247469030
git clone --depth 1 --no-tags https://github.com/tan1998lei/FPGA_text.git f:/verilog_sva_gh_scraper/data/full_repos/256376647
git clone --depth 1 --no-tags https://github.com/Ananya-B/Asynchonous-FIFO-.git f:/verilog_sva_gh_scraper/data/full_repos/253600429
git clone --depth 1 --no-tags https://github.com/acintr/4215-RISC_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/253986343
git clone --depth 1 --no-tags https://github.com/kishan132/Image-Enhancement-on-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/255616707
git clone --depth 1 --no-tags https://github.com/Noris4est/Debounce-FPGA-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/255187089
git clone --depth 1 --no-tags https://github.com/DROZD-01/DROZD-01-PLIS-LAB_2.git f:/verilog_sva_gh_scraper/data/full_repos/251299144
git clone --depth 1 --no-tags https://github.com/prabpabla/Tug-of-War.git f:/verilog_sva_gh_scraper/data/full_repos/250926045
git clone --depth 1 --no-tags https://github.com/sjaemoon/EE470_BlackParrot.git f:/verilog_sva_gh_scraper/data/full_repos/254771153
git clone --depth 1 --no-tags https://github.com/DhruvkBhatt/mips_multi_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/247766962
git clone --depth 1 --no-tags https://github.com/ChocolateJin/IIS.git f:/verilog_sva_gh_scraper/data/full_repos/256551043
git clone --depth 1 --no-tags https://github.com/dajoariando/NMR_PCBv5_HDLv1_2019_Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/249796239
git clone --depth 1 --no-tags https://github.com/andreilaur98/Verilog---Multiplication-of-sign-numbers.git f:/verilog_sva_gh_scraper/data/full_repos/248228911
git clone --depth 1 --no-tags https://github.com/neurorulez/Mister_Test_Joys.git f:/verilog_sva_gh_scraper/data/full_repos/248226604
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/I2C-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/247983771
git clone --depth 1 --no-tags https://github.com/Allanmon1/CECS-440-Comp-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/251495994
git clone --depth 1 --no-tags https://github.com/RomeoMe5/DE10-Nano_cooling.git f:/verilog_sva_gh_scraper/data/full_repos/247518507
git clone --depth 1 --no-tags https://github.com/WonkieB/I2S-buffer.git f:/verilog_sva_gh_scraper/data/full_repos/254722135
git clone --depth 1 --no-tags https://github.com/TKLabStudio/Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/253829490
git clone --depth 1 --no-tags https://github.com/travisbartholome/sudoku-master.git f:/verilog_sva_gh_scraper/data/full_repos/254504909
git clone --depth 1 --no-tags https://github.com/hungvo0603/EE2026--Project.git f:/verilog_sva_gh_scraper/data/full_repos/249348235
git clone --depth 1 --no-tags https://github.com/Noris4est/UART-FPGA-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/254165351
git clone --depth 1 --no-tags https://github.com/MireleSCos/ULA.git f:/verilog_sva_gh_scraper/data/full_repos/249306317
git clone --depth 1 --no-tags https://github.com/shioya-lab/cpu-exercise.git f:/verilog_sva_gh_scraper/data/full_repos/253459481
git clone --depth 1 --no-tags https://github.com/Arcadia-Microcomputer/SOC.git f:/verilog_sva_gh_scraper/data/full_repos/255805736
git clone --depth 1 --no-tags https://github.com/PravallikaNalla/Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/253973425
git clone --depth 1 --no-tags https://github.com/deigiudi/kayrv32.git f:/verilog_sva_gh_scraper/data/full_repos/247245878
git clone --depth 1 --no-tags https://github.com/bdiaz29/MicroController.git f:/verilog_sva_gh_scraper/data/full_repos/247573521
git clone --depth 1 --no-tags https://github.com/eiclpy/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/251559140
git clone --depth 1 --no-tags https://github.com/Paulatil/Hardware_security1.git f:/verilog_sva_gh_scraper/data/full_repos/252366115
git clone --depth 1 --no-tags https://github.com/cheungxi/vivado_tcl.git f:/verilog_sva_gh_scraper/data/full_repos/252470881
git clone --depth 1 --no-tags https://github.com/glitchy-boy-mahyar/CA_CA2.git f:/verilog_sva_gh_scraper/data/full_repos/255715575
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Digital-Clock-in-Spartan-6-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/255428286
git clone --depth 1 --no-tags https://github.com/GGuedesAB/RISCV16.git f:/verilog_sva_gh_scraper/data/full_repos/253036474
git clone --depth 1 --no-tags https://github.com/Noris4est/PWM-FPGA-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/254688587
git clone --depth 1 --no-tags https://github.com/jainmohit2001/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/254392233
git clone --depth 1 --no-tags https://github.com/PravallikaNalla/Verilog_projects_basic.git f:/verilog_sva_gh_scraper/data/full_repos/253972635
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01.git f:/verilog_sva_gh_scraper/data/full_repos/247693521
git clone --depth 1 --no-tags https://github.com/imuguruza/alhambra_II_test.git f:/verilog_sva_gh_scraper/data/full_repos/253850666
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/round-robin-arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/248458724
git clone --depth 1 --no-tags https://github.com/jerry871002/Computer-Organization-Course.git f:/verilog_sva_gh_scraper/data/full_repos/255090680
git clone --depth 1 --no-tags https://github.com/enquestor/32bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/255518490
git clone --depth 1 --no-tags https://github.com/Noris4est/Pulse-shortening-device-FPGA-VERILOG-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/254901285
git clone --depth 1 --no-tags https://github.com/mylin0405/2019_NCTU_CO_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/248515398
git clone --depth 1 --no-tags https://github.com/Offliners/NTNU-ME-Digital-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/248500751
git clone --depth 1 --no-tags https://github.com/MarsWang1996/FPGA-Course-Design.git f:/verilog_sva_gh_scraper/data/full_repos/247248215
git clone --depth 1 --no-tags https://github.com/mattvenn/fv-busy-counter.git f:/verilog_sva_gh_scraper/data/full_repos/251684143
git clone --depth 1 --no-tags https://github.com/john777100/Pipeline-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/249658480
git clone --depth 1 --no-tags https://github.com/QXX0607/8-bit-Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/249934658
git clone --depth 1 --no-tags https://github.com/jmkoenig/EE480_Proj3.git f:/verilog_sva_gh_scraper/data/full_repos/251034141
git clone --depth 1 --no-tags https://github.com/moste00/CarrySelectAdderVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/248005213
git clone --depth 1 --no-tags https://github.com/timurxo/RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/251521324
git clone --depth 1 --no-tags https://github.com/CJYJZBG/my-npu-design.git f:/verilog_sva_gh_scraper/data/full_repos/251493747
git clone --depth 1 --no-tags https://github.com/Myaats/chip8.git f:/verilog_sva_gh_scraper/data/full_repos/247639739
git clone --depth 1 --no-tags https://github.com/dchwebb/ICE40_FPGA_Test.git f:/verilog_sva_gh_scraper/data/full_repos/248980252
git clone --depth 1 --no-tags https://github.com/mehagupta22/ECE243.git f:/verilog_sva_gh_scraper/data/full_repos/249075886
git clone --depth 1 --no-tags https://github.com/curiosity654/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/251013239
git clone --depth 1 --no-tags https://github.com/alvn530/696-public-key.git f:/verilog_sva_gh_scraper/data/full_repos/250395097
git clone --depth 1 --no-tags https://github.com/reggiehsu111/ECC.git f:/verilog_sva_gh_scraper/data/full_repos/255646502
git clone --depth 1 --no-tags https://github.com/arc968/ECE583_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/255690958
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/Approximate-1D-DCT-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/250023338
git clone --depth 1 --no-tags https://github.com/Archfx/assert_NoC.git f:/verilog_sva_gh_scraper/data/full_repos/256574331
git clone --depth 1 --no-tags https://github.com/anirudh-11/CA.git f:/verilog_sva_gh_scraper/data/full_repos/249290791
git clone --depth 1 --no-tags https://github.com/zackfravel/Design-Verification-and-Validation.git f:/verilog_sva_gh_scraper/data/full_repos/249570568
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-11.git f:/verilog_sva_gh_scraper/data/full_repos/249565098
git clone --depth 1 --no-tags https://github.com/sauravgupta139/VLSI_ASSIGNMENTS.git f:/verilog_sva_gh_scraper/data/full_repos/248968983
git clone --depth 1 --no-tags https://github.com/worldinmyfist/VLSI-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/250290651
git clone --depth 1 --no-tags https://github.com/Huangyuren/SingleCycleCPU_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/247930847
git clone --depth 1 --no-tags https://github.com/bdiaz29/FFT-project-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/247571654
git clone --depth 1 --no-tags https://github.com/84KaliPleXon3/ipc_sniffer_tpm.git f:/verilog_sva_gh_scraper/data/full_repos/253655621
git clone --depth 1 --no-tags https://github.com/hoser21/ee435-project4.git f:/verilog_sva_gh_scraper/data/full_repos/253976338
git clone --depth 1 --no-tags https://github.com/YirenZzz/FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/253095379
git clone --depth 1 --no-tags https://github.com/henrymaxxoo/EE-M16-Winter2019-Project3.git f:/verilog_sva_gh_scraper/data/full_repos/253653879
git clone --depth 1 --no-tags https://github.com/metanoiia/PLD_Lab_1.git f:/verilog_sva_gh_scraper/data/full_repos/251128499
git clone --depth 1 --no-tags https://github.com/caltorres/Wildfire-Cube.git f:/verilog_sva_gh_scraper/data/full_repos/250725779
git clone --depth 1 --no-tags https://github.com/threevc/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/252960824
git clone --depth 1 --no-tags https://github.com/haffeez/Router1X3.git f:/verilog_sva_gh_scraper/data/full_repos/254921191
git clone --depth 1 --no-tags https://github.com/frank841220/Redpitaya.git f:/verilog_sva_gh_scraper/data/full_repos/254967591
git clone --depth 1 --no-tags https://github.com/andy89923/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/256439393
git clone --depth 1 --no-tags https://github.com/kevin51034/DDlab.git f:/verilog_sva_gh_scraper/data/full_repos/247974885
git clone --depth 1 --no-tags https://github.com/tl-wave/testgit.git f:/verilog_sva_gh_scraper/data/full_repos/247911023
git clone --depth 1 --no-tags https://github.com/bdiaz29/vga-project.git f:/verilog_sva_gh_scraper/data/full_repos/247574078
git clone --depth 1 --no-tags https://github.com/whensungoesdown/cpu5.git f:/verilog_sva_gh_scraper/data/full_repos/252478267
git clone --depth 1 --no-tags https://github.com/Z0b/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/252632133
git clone --depth 1 --no-tags https://github.com/ecoaktivist/Plis.git f:/verilog_sva_gh_scraper/data/full_repos/251622668
git clone --depth 1 --no-tags https://github.com/krsnvir/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/251151444
git clone --depth 1 --no-tags https://github.com/misomochi/108-1-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/250468914
git clone --depth 1 --no-tags https://github.com/aydinsimsek/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/250527250
git clone --depth 1 --no-tags https://github.com/PannenetsF/CS-APP-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/250716300
git clone --depth 1 --no-tags https://github.com/601-not-bad/contest-collection.git f:/verilog_sva_gh_scraper/data/full_repos/249304939
git clone --depth 1 --no-tags https://github.com/wjdwls0630/2019_2_Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/250510131
git clone --depth 1 --no-tags https://github.com/loctran107/32-bit-ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/250048104
git clone --depth 1 --no-tags https://github.com/redrabbit329/usrp_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/249852397
git clone --depth 1 --no-tags https://github.com/seshujacob/Parallel-adder.git f:/verilog_sva_gh_scraper/data/full_repos/255051645
git clone --depth 1 --no-tags https://github.com/FPGA-robot/FPGA-robot-vision.git f:/verilog_sva_gh_scraper/data/full_repos/256382568
git clone --depth 1 --no-tags https://github.com/Je-Wei-Chuang/dcdesign.git f:/verilog_sva_gh_scraper/data/full_repos/247209500
git clone --depth 1 --no-tags https://github.com/armleo/async_mem_example.git f:/verilog_sva_gh_scraper/data/full_repos/252643897
