<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="clk_wiz_5Mhz_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/clk_wiz_5Mhz_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dbgIla_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/dbgIla_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memory_bd_memory_0_0_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/memory_bd_memory_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_bd_control_0_0_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/control_bd_control_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="uart_fifo_rx_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/uart_fifo_rx_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="uart_fifo_tx_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/uart_fifo_tx_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memory_bd_blk_mem_gen_0_1_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/memory_bd_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_bd_instrRom_0_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/control_bd_instrRom_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memory_bd_ram_0_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/memory_bd_ram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memory_bd_blk_mem_gen_0_0_synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/memory_bd_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memory_bd_ram_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="clk_wiz_5Mhz_synth_1"/>
		<Parent Id="dbgIla_synth_1"/>
		<Parent Id="memory_bd_memory_0_0_synth_1"/>
		<Parent Id="control_bd_control_0_0_synth_1"/>
		<Parent Id="uart_fifo_rx_synth_1"/>
		<Parent Id="uart_fifo_tx_synth_1"/>
		<Parent Id="memory_bd_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="control_bd_instrRom_0_synth_1"/>
		<Parent Id="memory_bd_ram_0_synth_1"/>
		<Parent Id="memory_bd_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/niklas/dev/EDiC/vivado/EDiC.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="clk_wiz_5Mhz_synth_1"/>
		<Parent Id="dbgIla_synth_1"/>
		<Parent Id="memory_bd_memory_0_0_synth_1"/>
		<Parent Id="control_bd_control_0_0_synth_1"/>
		<Parent Id="uart_fifo_rx_synth_1"/>
		<Parent Id="uart_fifo_tx_synth_1"/>
		<Parent Id="memory_bd_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="control_bd_instrRom_0_synth_1"/>
		<Parent Id="memory_bd_ram_0_synth_1"/>
		<Parent Id="memory_bd_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

