#ifndef __HALSATAHWIO_H__
#define __HALSATAHWIO_H__

/*
===========================================================================
*/
/**
  @file HALsata0HWIO.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    Amberwing [amberwing_v1.0_p3r63.0]

  This file contains HWIO register definitions for the following modules:
    I0_SATA

  'Include' filters applied:
  'Exclude' filters applied: RESERVED DUMMY
*/
/*
  ===========================================================================

  Copyright (c) 2016 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly
  reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: $
  $DateTime: $
  $Author: $

  ===========================================================================
*/

#include "asm/hal/HALhwio.h"
#include "asm/mach/hal/msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: SATA
 *--------------------------------------------------------------------------*/

#define SATA_REG_BASE (SATA_SS_VBU_TN_BASE + 0x00000000)
#define SATA_REG_BASE_OFFS 0x00000000

#define HWIO_SATA_CAP_ADDR (SATA_REG_BASE + 0x00000000)
#define HWIO_SATA_CAP_OFFS (SATA_REG_BASE_OFFS + 0x00000000)
#define HWIO_SATA_CAP_RMSK 0xfffeffff
#define HWIO_SATA_CAP_IN in_dword_masked(HWIO_SATA_CAP_ADDR, HWIO_SATA_CAP_RMSK)
#define HWIO_SATA_CAP_INM(m) in_dword_masked(HWIO_SATA_CAP_ADDR, m)
#define HWIO_SATA_CAP_S64A_BMSK 0x80000000
#define HWIO_SATA_CAP_S64A_SHFT 0x1f
#define HWIO_SATA_CAP_SNCQ_BMSK 0x40000000
#define HWIO_SATA_CAP_SNCQ_SHFT 0x1e
#define HWIO_SATA_CAP_SSNTF_BMSK 0x20000000
#define HWIO_SATA_CAP_SSNTF_SHFT 0x1d
#define HWIO_SATA_CAP_SMPS_BMSK 0x10000000
#define HWIO_SATA_CAP_SMPS_SHFT 0x1c
#define HWIO_SATA_CAP_SSS_BMSK 0x8000000
#define HWIO_SATA_CAP_SSS_SHFT 0x1b
#define HWIO_SATA_CAP_SALP_BMSK 0x4000000
#define HWIO_SATA_CAP_SALP_SHFT 0x1a
#define HWIO_SATA_CAP_SAL_BMSK 0x2000000
#define HWIO_SATA_CAP_SAL_SHFT 0x19
#define HWIO_SATA_CAP_SCLO_BMSK 0x1000000
#define HWIO_SATA_CAP_SCLO_SHFT 0x18
#define HWIO_SATA_CAP_ISS_BMSK 0xf00000
#define HWIO_SATA_CAP_ISS_SHFT 0x14
#define HWIO_SATA_CAP_SNZO_BMSK 0x80000
#define HWIO_SATA_CAP_SNZO_SHFT 0x13
#define HWIO_SATA_CAP_SAM_BMSK 0x40000
#define HWIO_SATA_CAP_SAM_SHFT 0x12
#define HWIO_SATA_CAP_SPM_BMSK 0x20000
#define HWIO_SATA_CAP_SPM_SHFT 0x11
#define HWIO_SATA_CAP_PMD_BMSK 0x8000
#define HWIO_SATA_CAP_PMD_SHFT 0xf
#define HWIO_SATA_CAP_SSC_BMSK 0x4000
#define HWIO_SATA_CAP_SSC_SHFT 0xe
#define HWIO_SATA_CAP_PSC_BMSK 0x2000
#define HWIO_SATA_CAP_PSC_SHFT 0xd
#define HWIO_SATA_CAP_NCS_BMSK 0x1f00
#define HWIO_SATA_CAP_NCS_SHFT 0x8
#define HWIO_SATA_CAP_CCCS_BMSK 0x80
#define HWIO_SATA_CAP_CCCS_SHFT 0x7
#define HWIO_SATA_CAP_EMS_BMSK 0x40
#define HWIO_SATA_CAP_EMS_SHFT 0x6
#define HWIO_SATA_CAP_SXS_BMSK 0x20
#define HWIO_SATA_CAP_SXS_SHFT 0x5
#define HWIO_SATA_CAP_NP_BMSK 0x1f
#define HWIO_SATA_CAP_NP_SHFT 0x0

#define HWIO_SATA_GHC_ADDR (SATA_REG_BASE + 0x00000004)
#define HWIO_SATA_GHC_OFFS (SATA_REG_BASE_OFFS + 0x00000004)
#define HWIO_SATA_GHC_RMSK 0x80000003
#define HWIO_SATA_GHC_IN in_dword_masked(HWIO_SATA_GHC_ADDR, HWIO_SATA_GHC_RMSK)
#define HWIO_SATA_GHC_INM(m) in_dword_masked(HWIO_SATA_GHC_ADDR, m)
#define HWIO_SATA_GHC_OUT(v) out_dword(HWIO_SATA_GHC_ADDR, v)
#define HWIO_SATA_GHC_OUTM(m, v)                                               \
  out_dword_masked_ns(HWIO_SATA_GHC_ADDR, m, v, HWIO_SATA_GHC_IN)
#define HWIO_SATA_GHC_AE_BMSK 0x80000000
#define HWIO_SATA_GHC_AE_SHFT 0x1f
#define HWIO_SATA_GHC_IE_BMSK 0x2
#define HWIO_SATA_GHC_IE_SHFT 0x1
#define HWIO_SATA_GHC_HR_BMSK 0x1
#define HWIO_SATA_GHC_HR_SHFT 0x0

#define HWIO_SATA_IS_ADDR (SATA_REG_BASE + 0x00000008)
#define HWIO_SATA_IS_OFFS (SATA_REG_BASE_OFFS + 0x00000008)
#define HWIO_SATA_IS_RMSK 0x3
#define HWIO_SATA_IS_IN in_dword_masked(HWIO_SATA_IS_ADDR, HWIO_SATA_IS_RMSK)
#define HWIO_SATA_IS_INM(m) in_dword_masked(HWIO_SATA_IS_ADDR, m)
#define HWIO_SATA_IS_IPS_BMSK 0x3
#define HWIO_SATA_IS_IPS_SHFT 0x0

#define HWIO_SATA_PI_ADDR (SATA_REG_BASE + 0x0000000c)
#define HWIO_SATA_PI_OFFS (SATA_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SATA_PI_RMSK 0x1
#define HWIO_SATA_PI_IN in_dword_masked(HWIO_SATA_PI_ADDR, HWIO_SATA_PI_RMSK)
#define HWIO_SATA_PI_INM(m) in_dword_masked(HWIO_SATA_PI_ADDR, m)
#define HWIO_SATA_PI_OUT(v) out_dword(HWIO_SATA_PI_ADDR, v)
#define HWIO_SATA_PI_OUTM(m, v)                                                \
  out_dword_masked_ns(HWIO_SATA_PI_ADDR, m, v, HWIO_SATA_PI_IN)
#define HWIO_SATA_PI_PI_BMSK 0x1
#define HWIO_SATA_PI_PI_SHFT 0x0

#define HWIO_SATA_VS_ADDR (SATA_REG_BASE + 0x00000010)
#define HWIO_SATA_VS_OFFS (SATA_REG_BASE_OFFS + 0x00000010)
#define HWIO_SATA_VS_RMSK 0xffffffff
#define HWIO_SATA_VS_IN in_dword_masked(HWIO_SATA_VS_ADDR, HWIO_SATA_VS_RMSK)
#define HWIO_SATA_VS_INM(m) in_dword_masked(HWIO_SATA_VS_ADDR, m)
#define HWIO_SATA_VS_MJR_BMSK 0xffff0000
#define HWIO_SATA_VS_MJR_SHFT 0x10
#define HWIO_SATA_VS_MNR_BMSK 0xffff
#define HWIO_SATA_VS_MNR_SHFT 0x0

#define HWIO_SATA_CCC_CTL_ADDR (SATA_REG_BASE + 0x00000014)
#define HWIO_SATA_CCC_CTL_OFFS (SATA_REG_BASE_OFFS + 0x00000014)
#define HWIO_SATA_CCC_CTL_RMSK 0xfffffff9
#define HWIO_SATA_CCC_CTL_IN                                                   \
  in_dword_masked(HWIO_SATA_CCC_CTL_ADDR, HWIO_SATA_CCC_CTL_RMSK)
#define HWIO_SATA_CCC_CTL_INM(m) in_dword_masked(HWIO_SATA_CCC_CTL_ADDR, m)
#define HWIO_SATA_CCC_CTL_OUT(v) out_dword(HWIO_SATA_CCC_CTL_ADDR, v)
#define HWIO_SATA_CCC_CTL_OUTM(m, v)                                           \
  out_dword_masked_ns(HWIO_SATA_CCC_CTL_ADDR, m, v, HWIO_SATA_CCC_CTL_IN)
#define HWIO_SATA_CCC_CTL_TV_BMSK 0xffff0000
#define HWIO_SATA_CCC_CTL_TV_SHFT 0x10
#define HWIO_SATA_CCC_CTL_CC_BMSK 0xff00
#define HWIO_SATA_CCC_CTL_CC_SHFT 0x8
#define HWIO_SATA_CCC_CTL_INT_BMSK 0xf8
#define HWIO_SATA_CCC_CTL_INT_SHFT 0x3
#define HWIO_SATA_CCC_CTL_EN_BMSK 0x1
#define HWIO_SATA_CCC_CTL_EN_SHFT 0x0

#define HWIO_SATA_CCC_PORTS_ADDR (SATA_REG_BASE + 0x00000018)
#define HWIO_SATA_CCC_PORTS_OFFS (SATA_REG_BASE_OFFS + 0x00000018)
#define HWIO_SATA_CCC_PORTS_RMSK 0xffffffff
#define HWIO_SATA_CCC_PORTS_IN                                                 \
  in_dword_masked(HWIO_SATA_CCC_PORTS_ADDR, HWIO_SATA_CCC_PORTS_RMSK)
#define HWIO_SATA_CCC_PORTS_INM(m) in_dword_masked(HWIO_SATA_CCC_PORTS_ADDR, m)
#define HWIO_SATA_CCC_PORTS_OUT(v) out_dword(HWIO_SATA_CCC_PORTS_ADDR, v)
#define HWIO_SATA_CCC_PORTS_OUTM(m, v)                                         \
  out_dword_masked_ns(HWIO_SATA_CCC_PORTS_ADDR, m, v, HWIO_SATA_CCC_PORTS_IN)
#define HWIO_SATA_CCC_PORTS_PRT_BMSK 0xffffffff
#define HWIO_SATA_CCC_PORTS_PRT_SHFT 0x0

#define HWIO_SATA_CAP2_ADDR (SATA_REG_BASE + 0x00000024)
#define HWIO_SATA_CAP2_OFFS (SATA_REG_BASE_OFFS + 0x00000024)
#define HWIO_SATA_CAP2_RMSK 0x3f
#define HWIO_SATA_CAP2_IN                                                      \
  in_dword_masked(HWIO_SATA_CAP2_ADDR, HWIO_SATA_CAP2_RMSK)
#define HWIO_SATA_CAP2_INM(m) in_dword_masked(HWIO_SATA_CAP2_ADDR, m)
#define HWIO_SATA_CAP2_DESO_BMSK 0x20
#define HWIO_SATA_CAP2_DESO_SHFT 0x5
#define HWIO_SATA_CAP2_SADM_BMSK 0x10
#define HWIO_SATA_CAP2_SADM_SHFT 0x4
#define HWIO_SATA_CAP2_SDS_BMSK 0x8
#define HWIO_SATA_CAP2_SDS_SHFT 0x3
#define HWIO_SATA_CAP2_APST_BMSK 0x4
#define HWIO_SATA_CAP2_APST_SHFT 0x2
#define HWIO_SATA_CAP2_NVMP_BMSK 0x2
#define HWIO_SATA_CAP2_NVMP_SHFT 0x1
#define HWIO_SATA_CAP2_BOH_BMSK 0x1
#define HWIO_SATA_CAP2_BOH_SHFT 0x0

#define HWIO_SATA_BISTAFR_ADDR (SATA_REG_BASE + 0x000000a0)
#define HWIO_SATA_BISTAFR_OFFS (SATA_REG_BASE_OFFS + 0x000000a0)
#define HWIO_SATA_BISTAFR_RMSK 0xffff
#define HWIO_SATA_BISTAFR_IN                                                   \
  in_dword_masked(HWIO_SATA_BISTAFR_ADDR, HWIO_SATA_BISTAFR_RMSK)
#define HWIO_SATA_BISTAFR_INM(m) in_dword_masked(HWIO_SATA_BISTAFR_ADDR, m)
#define HWIO_SATA_BISTAFR_NCP_BMSK 0xff00
#define HWIO_SATA_BISTAFR_NCP_SHFT 0x8
#define HWIO_SATA_BISTAFR_PD_BMSK 0xff
#define HWIO_SATA_BISTAFR_PD_SHFT 0x0

#define HWIO_SATA_BISTCR_ADDR (SATA_REG_BASE + 0x000000a4)
#define HWIO_SATA_BISTCR_OFFS (SATA_REG_BASE_OFFS + 0x000000a4)
#define HWIO_SATA_BISTCR_RMSK 0x317f77f
#define HWIO_SATA_BISTCR_IN                                                    \
  in_dword_masked(HWIO_SATA_BISTCR_ADDR, HWIO_SATA_BISTCR_RMSK)
#define HWIO_SATA_BISTCR_INM(m) in_dword_masked(HWIO_SATA_BISTCR_ADDR, m)
#define HWIO_SATA_BISTCR_OUT(v) out_dword(HWIO_SATA_BISTCR_ADDR, v)
#define HWIO_SATA_BISTCR_OUTM(m, v)                                            \
  out_dword_masked_ns(HWIO_SATA_BISTCR_ADDR, m, v, HWIO_SATA_BISTCR_IN)
#define HWIO_SATA_BISTCR_OLD_PHY_READY_BMSK 0x2000000
#define HWIO_SATA_BISTCR_OLD_PHY_READY_SHFT 0x19
#define HWIO_SATA_BISTCR_LATE_PHY_READY_BMSK 0x1000000
#define HWIO_SATA_BISTCR_LATE_PHY_READY_SHFT 0x18
#define HWIO_SATA_BISTCR_FERLB_BMSK 0x100000
#define HWIO_SATA_BISTCR_FERLB_SHFT 0x14
#define HWIO_SATA_BISTCR_TXO_BMSK 0x40000
#define HWIO_SATA_BISTCR_TXO_SHFT 0x12
#define HWIO_SATA_BISTCR_CNTCLR_BMSK 0x20000
#define HWIO_SATA_BISTCR_CNTCLR_SHFT 0x11
#define HWIO_SATA_BISTCR_NEALB_BMSK 0x10000
#define HWIO_SATA_BISTCR_NEALB_SHFT 0x10
#define HWIO_SATA_BISTCR_LLB_BMSK 0x8000
#define HWIO_SATA_BISTCR_LLB_SHFT 0xf
#define HWIO_SATA_BISTCR_QPHYINIT_BMSK 0x4000
#define HWIO_SATA_BISTCR_QPHYINIT_SHFT 0xe
#define HWIO_SATA_BISTCR_ERRLOSSEN_BMSK 0x2000
#define HWIO_SATA_BISTCR_ERRLOSSEN_SHFT 0xd
#define HWIO_SATA_BISTCR_SDFE_BMSK 0x1000
#define HWIO_SATA_BISTCR_SDFE_SHFT 0xc
#define HWIO_SATA_BISTCR_LLC_BMSK 0x700
#define HWIO_SATA_BISTCR_LLC_SHFT 0x8
#define HWIO_SATA_BISTCR_ERREN_BMSK 0x40
#define HWIO_SATA_BISTCR_ERREN_SHFT 0x6
#define HWIO_SATA_BISTCR_FLIP_BMSK 0x20
#define HWIO_SATA_BISTCR_FLIP_SHFT 0x5
#define HWIO_SATA_BISTCR_PV_BMSK 0x10
#define HWIO_SATA_BISTCR_PV_SHFT 0x4
#define HWIO_SATA_BISTCR_PATTERN_BMSK 0xf
#define HWIO_SATA_BISTCR_PATTERN_SHFT 0x0

#define HWIO_SATA_BISTFCTR_ADDR (SATA_REG_BASE + 0x000000a8)
#define HWIO_SATA_BISTFCTR_OFFS (SATA_REG_BASE_OFFS + 0x000000a8)
#define HWIO_SATA_BISTFCTR_RMSK 0xffffffff
#define HWIO_SATA_BISTFCTR_IN                                                  \
  in_dword_masked(HWIO_SATA_BISTFCTR_ADDR, HWIO_SATA_BISTFCTR_RMSK)
#define HWIO_SATA_BISTFCTR_INM(m) in_dword_masked(HWIO_SATA_BISTFCTR_ADDR, m)
#define HWIO_SATA_BISTFCTR_CNT_BMSK 0xffffffff
#define HWIO_SATA_BISTFCTR_CNT_SHFT 0x0

#define HWIO_SATA_BISTSR_ADDR (SATA_REG_BASE + 0x000000ac)
#define HWIO_SATA_BISTSR_OFFS (SATA_REG_BASE_OFFS + 0x000000ac)
#define HWIO_SATA_BISTSR_RMSK 0xffffff
#define HWIO_SATA_BISTSR_IN                                                    \
  in_dword_masked(HWIO_SATA_BISTSR_ADDR, HWIO_SATA_BISTSR_RMSK)
#define HWIO_SATA_BISTSR_INM(m) in_dword_masked(HWIO_SATA_BISTSR_ADDR, m)
#define HWIO_SATA_BISTSR_BRSTERR_BMSK 0xff0000
#define HWIO_SATA_BISTSR_BRSTERR_SHFT 0x10
#define HWIO_SATA_BISTSR_FRAMERR_BMSK 0xffff
#define HWIO_SATA_BISTSR_FRAMERR_SHFT 0x0

#define HWIO_SATA_BISTDECR_ADDR (SATA_REG_BASE + 0x000000b0)
#define HWIO_SATA_BISTDECR_OFFS (SATA_REG_BASE_OFFS + 0x000000b0)
#define HWIO_SATA_BISTDECR_RMSK 0xffffffff
#define HWIO_SATA_BISTDECR_IN                                                  \
  in_dword_masked(HWIO_SATA_BISTDECR_ADDR, HWIO_SATA_BISTDECR_RMSK)
#define HWIO_SATA_BISTDECR_INM(m) in_dword_masked(HWIO_SATA_BISTDECR_ADDR, m)
#define HWIO_SATA_BISTDECR_DWERR_BMSK 0xffffffff
#define HWIO_SATA_BISTDECR_DWERR_SHFT 0x0

#define HWIO_SATA_DIAGNR_ADDR (SATA_REG_BASE + 0x000000b4)
#define HWIO_SATA_DIAGNR_OFFS (SATA_REG_BASE_OFFS + 0x000000b4)
#define HWIO_SATA_DIAGNR_RMSK 0xdfffffff
#define HWIO_SATA_DIAGNR_IN                                                    \
  in_dword_masked(HWIO_SATA_DIAGNR_ADDR, HWIO_SATA_DIAGNR_RMSK)
#define HWIO_SATA_DIAGNR_INM(m) in_dword_masked(HWIO_SATA_DIAGNR_ADDR, m)
#define HWIO_SATA_DIAGNR_E31_BMSK 0x80000000
#define HWIO_SATA_DIAGNR_E31_SHFT 0x1f
#define HWIO_SATA_DIAGNR_E30_BMSK 0x40000000
#define HWIO_SATA_DIAGNR_E30_SHFT 0x1e
#define HWIO_SATA_DIAGNR_LSM_BMSK 0x1f000000
#define HWIO_SATA_DIAGNR_LSM_SHFT 0x18
#define HWIO_SATA_DIAGNR_TCHK_BMSK 0xf80000
#define HWIO_SATA_DIAGNR_TCHK_SHFT 0x13
#define HWIO_SATA_DIAGNR_TSM_BMSK 0x7e000
#define HWIO_SATA_DIAGNR_TSM_SHFT 0xd
#define HWIO_SATA_DIAGNR_RFSM_BMSK 0x1f80
#define HWIO_SATA_DIAGNR_RFSM_SHFT 0x7
#define HWIO_SATA_DIAGNR_PDMASM_BMSK 0x7f
#define HWIO_SATA_DIAGNR_PDMASM_SHFT 0x0

#define HWIO_SATA_DIAGNR1_ADDR (SATA_REG_BASE + 0x000000b8)
#define HWIO_SATA_DIAGNR1_OFFS (SATA_REG_BASE_OFFS + 0x000000b8)
#define HWIO_SATA_DIAGNR1_RMSK 0xfe0affff
#define HWIO_SATA_DIAGNR1_IN                                                   \
  in_dword_masked(HWIO_SATA_DIAGNR1_ADDR, HWIO_SATA_DIAGNR1_RMSK)
#define HWIO_SATA_DIAGNR1_INM(m) in_dword_masked(HWIO_SATA_DIAGNR1_ADDR, m)
#define HWIO_SATA_DIAGNR1_LINK_PRIM_ERR_BMSK 0x80000000
#define HWIO_SATA_DIAGNR1_LINK_PRIM_ERR_SHFT 0x1f
#define HWIO_SATA_DIAGNR1_LINK_DATA_DISP_BMSK 0x40000000
#define HWIO_SATA_DIAGNR1_LINK_DATA_DISP_SHFT 0x1e
#define HWIO_SATA_DIAGNR1_LINK_DATA_DEC_BMSK 0x20000000
#define HWIO_SATA_DIAGNR1_LINK_DATA_DEC_SHFT 0x1d
#define HWIO_SATA_DIAGNR1_CMD_ABORT_BMSK 0x10000000
#define HWIO_SATA_DIAGNR1_CMD_ABORT_SHFT 0x1c
#define HWIO_SATA_DIAGNR1_CMD_GOOD_BMSK 0x8000000
#define HWIO_SATA_DIAGNR1_CMD_GOOD_SHFT 0x1b
#define HWIO_SATA_DIAGNR1_LINK_BAD_BMSK 0x4000000
#define HWIO_SATA_DIAGNR1_LINK_BAD_SHFT 0x1a
#define HWIO_SATA_DIAGNR1_TLERR_BLPS_BMSK 0x2000000
#define HWIO_SATA_DIAGNR1_TLERR_BLPS_SHFT 0x19
#define HWIO_SATA_DIAGNR1_SHORT_TO_BMSK 0x80000
#define HWIO_SATA_DIAGNR1_SHORT_TO_SHFT 0x13
#define HWIO_SATA_DIAGNR1_PRD_PREF_DIS_BMSK 0x20000
#define HWIO_SATA_DIAGNR1_PRD_PREF_DIS_SHFT 0x11
#define HWIO_SATA_DIAGNR1_RXFISM_LBFS_BMSK 0xff00
#define HWIO_SATA_DIAGNR1_RXFISM_LBFS_SHFT 0x8
#define HWIO_SATA_DIAGNR1_PORTSM_LBFS_BMSK 0xff
#define HWIO_SATA_DIAGNR1_PORTSM_LBFS_SHFT 0x0

#define HWIO_SATA_OOBR_ADDR (SATA_REG_BASE + 0x000000bc)
#define HWIO_SATA_OOBR_OFFS (SATA_REG_BASE_OFFS + 0x000000bc)
#define HWIO_SATA_OOBR_RMSK 0xffffffff
#define HWIO_SATA_OOBR_IN                                                      \
  in_dword_masked(HWIO_SATA_OOBR_ADDR, HWIO_SATA_OOBR_RMSK)
#define HWIO_SATA_OOBR_INM(m) in_dword_masked(HWIO_SATA_OOBR_ADDR, m)
#define HWIO_SATA_OOBR_WE_BMSK 0x80000000
#define HWIO_SATA_OOBR_WE_SHFT 0x1f
#define HWIO_SATA_OOBR_CWMIN_BMSK 0x7f000000
#define HWIO_SATA_OOBR_CWMIN_SHFT 0x18
#define HWIO_SATA_OOBR_CWMAX_BMSK 0xff0000
#define HWIO_SATA_OOBR_CWMAX_SHFT 0x10
#define HWIO_SATA_OOBR_CIMIN_BMSK 0xff00
#define HWIO_SATA_OOBR_CIMIN_SHFT 0x8
#define HWIO_SATA_OOBR_CIMAX_BMSK 0xff
#define HWIO_SATA_OOBR_CIMAX_SHFT 0x0

#define HWIO_GPCR_ADDR (SATA_REG_BASE + 0x000000d0)
#define HWIO_GPCR_OFFS (SATA_REG_BASE_OFFS + 0x000000d0)
#define HWIO_GPCR_RMSK 0xffffffff
#define HWIO_GPCR_IN in_dword_masked(HWIO_GPCR_ADDR, HWIO_GPCR_RMSK)
#define HWIO_GPCR_INM(m) in_dword_masked(HWIO_GPCR_ADDR, m)
#define HWIO_GPCR_OUT(v) out_dword(HWIO_GPCR_ADDR, v)
#define HWIO_GPCR_OUTM(m, v)                                                   \
  out_dword_masked_ns(HWIO_GPCR_ADDR, m, v, HWIO_GPCR_IN)
#define HWIO_GPCR_GP_CTRL_BMSK 0xffff0000
#define HWIO_GPCR_GP_CTRL_SHFT 0x10
#define HWIO_GPCR_QSBCFG_AWCACHE_BMSK 0xf000
#define HWIO_GPCR_QSBCFG_AWCACHE_SHFT 0xc
#define HWIO_GPCR_QSBCFG_ARCACHE_BMSK 0xf00
#define HWIO_GPCR_QSBCFG_ARCACHE_SHFT 0x8
#define HWIO_GPCR_QSBCFG_AWNOALLOCATE_BMSK 0x80
#define HWIO_GPCR_QSBCFG_AWNOALLOCATE_SHFT 0x7
#define HWIO_GPCR_QSBCFG_AWMEMTYPE_BMSK 0x70
#define HWIO_GPCR_QSBCFG_AWMEMTYPE_SHFT 0x4
#define HWIO_GPCR_QSBCFG_ARNOALLOCATE_BMSK 0x8
#define HWIO_GPCR_QSBCFG_ARNOALLOCATE_SHFT 0x3
#define HWIO_GPCR_QSBCFG_ARMEMTYPE_BMSK 0x7
#define HWIO_GPCR_QSBCFG_ARMEMTYPE_SHFT 0x0

#define HWIO_GPSR_ADDR (SATA_REG_BASE + 0x000000d4)
#define HWIO_GPSR_OFFS (SATA_REG_BASE_OFFS + 0x000000d4)
#define HWIO_GPSR_RMSK 0xffffffff
#define HWIO_GPSR_IN in_dword_masked(HWIO_GPSR_ADDR, HWIO_GPSR_RMSK)
#define HWIO_GPSR_INM(m) in_dword_masked(HWIO_GPSR_ADDR, m)
#define HWIO_GPSR_MAJOR_BMSK 0xf0000000
#define HWIO_GPSR_MAJOR_SHFT 0x1c
#define HWIO_GPSR_MINOR_BMSK 0xfff0000
#define HWIO_GPSR_MINOR_SHFT 0x10
#define HWIO_GPSR_STEP_BMSK 0xffff
#define HWIO_GPSR_STEP_SHFT 0x0

#define HWIO_SATA_TIMER1MS_ADDR (SATA_REG_BASE + 0x000000e0)
#define HWIO_SATA_TIMER1MS_OFFS (SATA_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SATA_TIMER1MS_RMSK 0xfffff
#define HWIO_SATA_TIMER1MS_IN                                                  \
  in_dword_masked(HWIO_SATA_TIMER1MS_ADDR, HWIO_SATA_TIMER1MS_RMSK)
#define HWIO_SATA_TIMER1MS_INM(m) in_dword_masked(HWIO_SATA_TIMER1MS_ADDR, m)
#define HWIO_SATA_TIMER1MS_OUT(v) out_dword(HWIO_SATA_TIMER1MS_ADDR, v)
#define HWIO_SATA_TIMER1MS_OUTM(m, v)                                          \
  out_dword_masked_ns(HWIO_SATA_TIMER1MS_ADDR, m, v, HWIO_SATA_TIMER1MS_IN)
#define HWIO_SATA_TIMER1MS_TIMV_BMSK 0xfffff
#define HWIO_SATA_TIMER1MS_TIMV_SHFT 0x0

#define HWIO_SATA_GPARAM1R_ADDR (SATA_REG_BASE + 0x000000e8)
#define HWIO_SATA_GPARAM1R_OFFS (SATA_REG_BASE_OFFS + 0x000000e8)
#define HWIO_SATA_GPARAM1R_RMSK 0xffffffff
#define HWIO_SATA_GPARAM1R_IN                                                  \
  in_dword_masked(HWIO_SATA_GPARAM1R_ADDR, HWIO_SATA_GPARAM1R_RMSK)
#define HWIO_SATA_GPARAM1R_INM(m) in_dword_masked(HWIO_SATA_GPARAM1R_ADDR, m)
#define HWIO_SATA_GPARAM1R_ALIGN_M_BMSK 0x80000000
#define HWIO_SATA_GPARAM1R_ALIGN_M_SHFT 0x1f
#define HWIO_SATA_GPARAM1R_RX_BUFFER_BMSK 0x40000000
#define HWIO_SATA_GPARAM1R_RX_BUFFER_SHFT 0x1e
#define HWIO_SATA_GPARAM1R_PHY_DATA_BMSK 0x30000000
#define HWIO_SATA_GPARAM1R_PHY_DATA_SHFT 0x1c
#define HWIO_SATA_GPARAM1R_PHY_RST_BMSK 0x8000000
#define HWIO_SATA_GPARAM1R_PHY_RST_SHFT 0x1b
#define HWIO_SATA_GPARAM1R_PHY_CTRL_BMSK 0x7e00000
#define HWIO_SATA_GPARAM1R_PHY_CTRL_SHFT 0x15
#define HWIO_SATA_GPARAM1R_PHY_STAT_BMSK 0x1f8000
#define HWIO_SATA_GPARAM1R_PHY_STAT_SHFT 0xf
#define HWIO_SATA_GPARAM1R_LATCH_M_BMSK 0x4000
#define HWIO_SATA_GPARAM1R_LATCH_M_SHFT 0xe
#define HWIO_SATA_GPARAM1R_BIST_M_BMSK 0x2000
#define HWIO_SATA_GPARAM1R_BIST_M_SHFT 0xd
#define HWIO_SATA_GPARAM1R_PHY_TYPE_BMSK 0x1800
#define HWIO_SATA_GPARAM1R_PHY_TYPE_SHFT 0xb
#define HWIO_SATA_GPARAM1R_RETURN_ERR_BMSK 0x400
#define HWIO_SATA_GPARAM1R_RETURN_ERR_SHFT 0xa
#define HWIO_SATA_GPARAM1R_AHB_ENDIAN_BMSK 0x300
#define HWIO_SATA_GPARAM1R_AHB_ENDIAN_SHFT 0x8
#define HWIO_SATA_GPARAM1R_S_HADDR_BMSK 0x80
#define HWIO_SATA_GPARAM1R_S_HADDR_SHFT 0x7
#define HWIO_SATA_GPARAM1R_M_HADDR_BMSK 0x40
#define HWIO_SATA_GPARAM1R_M_HADDR_SHFT 0x6
#define HWIO_SATA_GPARAM1R_S_HDATA_BMSK 0x38
#define HWIO_SATA_GPARAM1R_S_HDATA_SHFT 0x3
#define HWIO_SATA_GPARAM1R_M_HDATA_BMSK 0x7
#define HWIO_SATA_GPARAM1R_M_HDATA_SHFT 0x0

#define HWIO_SATA_GPARAM2R_ADDR (SATA_REG_BASE + 0x000000ec)
#define HWIO_SATA_GPARAM2R_OFFS (SATA_REG_BASE_OFFS + 0x000000ec)
#define HWIO_SATA_GPARAM2R_RMSK 0xfffff
#define HWIO_SATA_GPARAM2R_IN                                                  \
  in_dword_masked(HWIO_SATA_GPARAM2R_ADDR, HWIO_SATA_GPARAM2R_RMSK)
#define HWIO_SATA_GPARAM2R_INM(m) in_dword_masked(HWIO_SATA_GPARAM2R_ADDR, m)
#define HWIO_SATA_GPARAM2R_BIST_M_BMSK 0x80000
#define HWIO_SATA_GPARAM2R_BIST_M_SHFT 0x13
#define HWIO_SATA_GPARAM2R_FBS_MEM_S_BMSK 0x40000
#define HWIO_SATA_GPARAM2R_FBS_MEM_S_SHFT 0x12
#define HWIO_SATA_GPARAM2R_FBS_PMPN_BMSK 0x30000
#define HWIO_SATA_GPARAM2R_FBS_PMPN_SHFT 0x10
#define HWIO_SATA_GPARAM2R_FBS_SUPPORT_BMSK 0x8000
#define HWIO_SATA_GPARAM2R_FBS_SUPPORT_SHFT 0xf
#define HWIO_SATA_GPARAM2R_DEV_CP_BMSK 0x4000
#define HWIO_SATA_GPARAM2R_DEV_CP_SHFT 0xe
#define HWIO_SATA_GPARAM2R_DEV_MP_BMSK 0x2000
#define HWIO_SATA_GPARAM2R_DEV_MP_SHFT 0xd
#define HWIO_SATA_GPARAM2R_ENCODE_M_BMSK 0x1000
#define HWIO_SATA_GPARAM2R_ENCODE_M_SHFT 0xc
#define HWIO_SATA_GPARAM2R_RXOOB_CLK_M_BMSK 0x800
#define HWIO_SATA_GPARAM2R_RXOOB_CLK_M_SHFT 0xb
#define HWIO_SATA_GPARAM2R_RX_OOB_M_BMSK 0x400
#define HWIO_SATA_GPARAM2R_RX_OOB_M_SHFT 0xa
#define HWIO_SATA_GPARAM2R_TX_OOB_M_BMSK 0x200
#define HWIO_SATA_GPARAM2R_TX_OOB_M_SHFT 0x9
#define HWIO_SATA_GPARAM2R_RXOOB_CLK_BMSK 0x1ff
#define HWIO_SATA_GPARAM2R_RXOOB_CLK_SHFT 0x0

#define HWIO_SATA_PPARAMR_ADDR (SATA_REG_BASE + 0x000000f0)
#define HWIO_SATA_PPARAMR_OFFS (SATA_REG_BASE_OFFS + 0x000000f0)
#define HWIO_SATA_PPARAMR_RMSK 0xfff
#define HWIO_SATA_PPARAMR_IN                                                   \
  in_dword_masked(HWIO_SATA_PPARAMR_ADDR, HWIO_SATA_PPARAMR_RMSK)
#define HWIO_SATA_PPARAMR_INM(m) in_dword_masked(HWIO_SATA_PPARAMR_ADDR, m)
#define HWIO_SATA_PPARAMR_TX_MEM_M_BMSK 0x800
#define HWIO_SATA_PPARAMR_TX_MEM_M_SHFT 0xb
#define HWIO_SATA_PPARAMR_TX_MEM_S_BMSK 0x400
#define HWIO_SATA_PPARAMR_TX_MEM_S_SHFT 0xa
#define HWIO_SATA_PPARAMR_RX_MEM_M_BMSK 0x200
#define HWIO_SATA_PPARAMR_RX_MEM_M_SHFT 0x9
#define HWIO_SATA_PPARAMR_RX_MEM_S_BMSK 0x100
#define HWIO_SATA_PPARAMR_RX_MEM_S_SHFT 0x8
#define HWIO_SATA_PPARAMR_TXFIFO_DEPTH_BMSK 0xf0
#define HWIO_SATA_PPARAMR_TXFIFO_DEPTH_SHFT 0x4
#define HWIO_SATA_PPARAMR_RXFIFO_DEPTH_BMSK 0xf
#define HWIO_SATA_PPARAMR_RXFIFO_DEPTH_SHFT 0x0

#define HWIO_SATA_TESTR_ADDR (SATA_REG_BASE + 0x000000f4)
#define HWIO_SATA_TESTR_OFFS (SATA_REG_BASE_OFFS + 0x000000f4)
#define HWIO_SATA_TESTR_RMSK 0x70001
#define HWIO_SATA_TESTR_IN                                                     \
  in_dword_masked(HWIO_SATA_TESTR_ADDR, HWIO_SATA_TESTR_RMSK)
#define HWIO_SATA_TESTR_INM(m) in_dword_masked(HWIO_SATA_TESTR_ADDR, m)
#define HWIO_SATA_TESTR_OUT(v) out_dword(HWIO_SATA_TESTR_ADDR, v)
#define HWIO_SATA_TESTR_OUTM(m, v)                                             \
  out_dword_masked_ns(HWIO_SATA_TESTR_ADDR, m, v, HWIO_SATA_TESTR_IN)
#define HWIO_SATA_TESTR_PSEL_BMSK 0x70000
#define HWIO_SATA_TESTR_PSEL_SHFT 0x10
#define HWIO_SATA_TESTR_TEST_IF_BMSK 0x1
#define HWIO_SATA_TESTR_TEST_IF_SHFT 0x0

#define HWIO_SATA_VERSIONR_ADDR (SATA_REG_BASE + 0x000000f8)
#define HWIO_SATA_VERSIONR_OFFS (SATA_REG_BASE_OFFS + 0x000000f8)
#define HWIO_SATA_VERSIONR_RMSK 0xffffffff
#define HWIO_SATA_VERSIONR_IN                                                  \
  in_dword_masked(HWIO_SATA_VERSIONR_ADDR, HWIO_SATA_VERSIONR_RMSK)
#define HWIO_SATA_VERSIONR_INM(m) in_dword_masked(HWIO_SATA_VERSIONR_ADDR, m)
#define HWIO_SATA_VERSIONR_VERSION_NUM_BMSK 0xffffffff
#define HWIO_SATA_VERSIONR_VERSION_NUM_SHFT 0x0

#define HWIO_SATA_IDR_ADDR (SATA_REG_BASE + 0x000000fc)
#define HWIO_SATA_IDR_OFFS (SATA_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SATA_IDR_RMSK 0xffffffff
#define HWIO_SATA_IDR_IN in_dword_masked(HWIO_SATA_IDR_ADDR, HWIO_SATA_IDR_RMSK)
#define HWIO_SATA_IDR_INM(m) in_dword_masked(HWIO_SATA_IDR_ADDR, m)
#define HWIO_SATA_IDR_CORE_ID_BMSK 0xffffffff
#define HWIO_SATA_IDR_CORE_ID_SHFT 0x0

#define HWIO_SATA_P0CLB_ADDR (SATA_REG_BASE + 0x00000100)
#define HWIO_SATA_P0CLB_OFFS (SATA_REG_BASE_OFFS + 0x00000100)
#define HWIO_SATA_P0CLB_RMSK 0xfffffc00
#define HWIO_SATA_P0CLB_IN                                                     \
  in_dword_masked(HWIO_SATA_P0CLB_ADDR, HWIO_SATA_P0CLB_RMSK)
#define HWIO_SATA_P0CLB_INM(m) in_dword_masked(HWIO_SATA_P0CLB_ADDR, m)
#define HWIO_SATA_P0CLB_OUT(v) out_dword(HWIO_SATA_P0CLB_ADDR, v)
#define HWIO_SATA_P0CLB_OUTM(m, v)                                             \
  out_dword_masked_ns(HWIO_SATA_P0CLB_ADDR, m, v, HWIO_SATA_P0CLB_IN)
#define HWIO_SATA_P0CLB_CLB_BMSK 0xfffffc00
#define HWIO_SATA_P0CLB_CLB_SHFT 0xa

#define HWIO_SATA_P0CLBU_ADDR (SATA_REG_BASE + 0x00000104)
#define HWIO_SATA_P0CLBU_OFFS (SATA_REG_BASE_OFFS + 0x00000104)
#define HWIO_SATA_P0CLBU_RMSK 0xffffffff
#define HWIO_SATA_P0CLBU_IN                                                    \
  in_dword_masked(HWIO_SATA_P0CLBU_ADDR, HWIO_SATA_P0CLBU_RMSK)
#define HWIO_SATA_P0CLBU_INM(m) in_dword_masked(HWIO_SATA_P0CLBU_ADDR, m)
#define HWIO_SATA_P0CLBU_OUT(v) out_dword(HWIO_SATA_P0CLBU_ADDR, v)
#define HWIO_SATA_P0CLBU_OUTM(m, v)                                            \
  out_dword_masked_ns(HWIO_SATA_P0CLBU_ADDR, m, v, HWIO_SATA_P0CLBU_IN)
#define HWIO_SATA_P0CLBU_CLBU_BMSK 0xffffffff
#define HWIO_SATA_P0CLBU_CLBU_SHFT 0x0

#define HWIO_SATA_P0FB_ADDR (SATA_REG_BASE + 0x00000108)
#define HWIO_SATA_P0FB_OFFS (SATA_REG_BASE_OFFS + 0x00000108)
#define HWIO_SATA_P0FB_RMSK 0xffffff00
#define HWIO_SATA_P0FB_IN                                                      \
  in_dword_masked(HWIO_SATA_P0FB_ADDR, HWIO_SATA_P0FB_RMSK)
#define HWIO_SATA_P0FB_INM(m) in_dword_masked(HWIO_SATA_P0FB_ADDR, m)
#define HWIO_SATA_P0FB_OUT(v) out_dword(HWIO_SATA_P0FB_ADDR, v)
#define HWIO_SATA_P0FB_OUTM(m, v)                                              \
  out_dword_masked_ns(HWIO_SATA_P0FB_ADDR, m, v, HWIO_SATA_P0FB_IN)
#define HWIO_SATA_P0FB_FB_BMSK 0xffffff00
#define HWIO_SATA_P0FB_FB_SHFT 0x8

#define HWIO_SATA_P0FBU_ADDR (SATA_REG_BASE + 0x0000010c)
#define HWIO_SATA_P0FBU_OFFS (SATA_REG_BASE_OFFS + 0x0000010c)
#define HWIO_SATA_P0FBU_RMSK 0xffffffff
#define HWIO_SATA_P0FBU_IN                                                     \
  in_dword_masked(HWIO_SATA_P0FBU_ADDR, HWIO_SATA_P0FBU_RMSK)
#define HWIO_SATA_P0FBU_INM(m) in_dword_masked(HWIO_SATA_P0FBU_ADDR, m)
#define HWIO_SATA_P0FBU_OUT(v) out_dword(HWIO_SATA_P0FBU_ADDR, v)
#define HWIO_SATA_P0FBU_OUTM(m, v)                                             \
  out_dword_masked_ns(HWIO_SATA_P0FBU_ADDR, m, v, HWIO_SATA_P0FBU_IN)
#define HWIO_SATA_P0FBU_FBU_BMSK 0xffffffff
#define HWIO_SATA_P0FBU_FBU_SHFT 0x0

#define HWIO_SATA_P0IS_ADDR (SATA_REG_BASE + 0x00000110)
#define HWIO_SATA_P0IS_OFFS (SATA_REG_BASE_OFFS + 0x00000110)
#define HWIO_SATA_P0IS_RMSK 0xfdc000ff
#define HWIO_SATA_P0IS_IN                                                      \
  in_dword_masked(HWIO_SATA_P0IS_ADDR, HWIO_SATA_P0IS_RMSK)
#define HWIO_SATA_P0IS_INM(m) in_dword_masked(HWIO_SATA_P0IS_ADDR, m)
#define HWIO_SATA_P0IS_CPDS_BMSK 0x80000000
#define HWIO_SATA_P0IS_CPDS_SHFT 0x1f
#define HWIO_SATA_P0IS_TFES_BMSK 0x40000000
#define HWIO_SATA_P0IS_TFES_SHFT 0x1e
#define HWIO_SATA_P0IS_HBFS_BMSK 0x20000000
#define HWIO_SATA_P0IS_HBFS_SHFT 0x1d
#define HWIO_SATA_P0IS_HBDS_BMSK 0x10000000
#define HWIO_SATA_P0IS_HBDS_SHFT 0x1c
#define HWIO_SATA_P0IS_IFS_BMSK 0x8000000
#define HWIO_SATA_P0IS_IFS_SHFT 0x1b
#define HWIO_SATA_P0IS_INFS_BMSK 0x4000000
#define HWIO_SATA_P0IS_INFS_SHFT 0x1a
#define HWIO_SATA_P0IS_OFS_BMSK 0x1000000
#define HWIO_SATA_P0IS_OFS_SHFT 0x18
#define HWIO_SATA_P0IS_IPMS_BMSK 0x800000
#define HWIO_SATA_P0IS_IPMS_SHFT 0x17
#define HWIO_SATA_P0IS_PRCS_BMSK 0x400000
#define HWIO_SATA_P0IS_PRCS_SHFT 0x16
#define HWIO_SATA_P0IS_DMPS_BMSK 0x80
#define HWIO_SATA_P0IS_DMPS_SHFT 0x7
#define HWIO_SATA_P0IS_PCS_BMSK 0x40
#define HWIO_SATA_P0IS_PCS_SHFT 0x6
#define HWIO_SATA_P0IS_DPS_BMSK 0x20
#define HWIO_SATA_P0IS_DPS_SHFT 0x5
#define HWIO_SATA_P0IS_UFS_BMSK 0x10
#define HWIO_SATA_P0IS_UFS_SHFT 0x4
#define HWIO_SATA_P0IS_SDBS_BMSK 0x8
#define HWIO_SATA_P0IS_SDBS_SHFT 0x3
#define HWIO_SATA_P0IS_DSS_BMSK 0x4
#define HWIO_SATA_P0IS_DSS_SHFT 0x2
#define HWIO_SATA_P0IS_PSS_BMSK 0x2
#define HWIO_SATA_P0IS_PSS_SHFT 0x1
#define HWIO_SATA_P0IS_DHRS_BMSK 0x1
#define HWIO_SATA_P0IS_DHRS_SHFT 0x0

#define HWIO_SATA_P0IE_ADDR (SATA_REG_BASE + 0x00000114)
#define HWIO_SATA_P0IE_OFFS (SATA_REG_BASE_OFFS + 0x00000114)
#define HWIO_SATA_P0IE_RMSK 0xfdc000ff
#define HWIO_SATA_P0IE_IN                                                      \
  in_dword_masked(HWIO_SATA_P0IE_ADDR, HWIO_SATA_P0IE_RMSK)
#define HWIO_SATA_P0IE_INM(m) in_dword_masked(HWIO_SATA_P0IE_ADDR, m)
#define HWIO_SATA_P0IE_OUT(v) out_dword(HWIO_SATA_P0IE_ADDR, v)
#define HWIO_SATA_P0IE_OUTM(m, v)                                              \
  out_dword_masked_ns(HWIO_SATA_P0IE_ADDR, m, v, HWIO_SATA_P0IE_IN)
#define HWIO_SATA_P0IE_CPDE_BMSK 0x80000000
#define HWIO_SATA_P0IE_CPDE_SHFT 0x1f
#define HWIO_SATA_P0IE_TFEE_BMSK 0x40000000
#define HWIO_SATA_P0IE_TFEE_SHFT 0x1e
#define HWIO_SATA_P0IE_HBFE_BMSK 0x20000000
#define HWIO_SATA_P0IE_HBFE_SHFT 0x1d
#define HWIO_SATA_P0IE_HBDE_BMSK 0x10000000
#define HWIO_SATA_P0IE_HBDE_SHFT 0x1c
#define HWIO_SATA_P0IE_IFE_BMSK 0x8000000
#define HWIO_SATA_P0IE_IFE_SHFT 0x1b
#define HWIO_SATA_P0IE_INFE_BMSK 0x4000000
#define HWIO_SATA_P0IE_INFE_SHFT 0x1a
#define HWIO_SATA_P0IE_OFE_BMSK 0x1000000
#define HWIO_SATA_P0IE_OFE_SHFT 0x18
#define HWIO_SATA_P0IE_IPME_BMSK 0x800000
#define HWIO_SATA_P0IE_IPME_SHFT 0x17
#define HWIO_SATA_P0IE_PRCE_BMSK 0x400000
#define HWIO_SATA_P0IE_PRCE_SHFT 0x16
#define HWIO_SATA_P0IE_DMPE_BMSK 0x80
#define HWIO_SATA_P0IE_DMPE_SHFT 0x7
#define HWIO_SATA_P0IE_PCE_BMSK 0x40
#define HWIO_SATA_P0IE_PCE_SHFT 0x6
#define HWIO_SATA_P0IE_DPE_BMSK 0x20
#define HWIO_SATA_P0IE_DPE_SHFT 0x5
#define HWIO_SATA_P0IE_UFE_BMSK 0x10
#define HWIO_SATA_P0IE_UFE_SHFT 0x4
#define HWIO_SATA_P0IE_SDBE_BMSK 0x8
#define HWIO_SATA_P0IE_SDBE_SHFT 0x3
#define HWIO_SATA_P0IE_DSE_BMSK 0x4
#define HWIO_SATA_P0IE_DSE_SHFT 0x2
#define HWIO_SATA_P0IE_PSE_BMSK 0x2
#define HWIO_SATA_P0IE_PSE_SHFT 0x1
#define HWIO_SATA_P0IE_DHRE_BMSK 0x1
#define HWIO_SATA_P0IE_DHRE_SHFT 0x0

#define HWIO_SATA_P0CMD_ADDR (SATA_REG_BASE + 0x00000118)
#define HWIO_SATA_P0CMD_OFFS (SATA_REG_BASE_OFFS + 0x00000118)
#define HWIO_SATA_P0CMD_RMSK 0xffbfff1f
#define HWIO_SATA_P0CMD_IN                                                     \
  in_dword_masked(HWIO_SATA_P0CMD_ADDR, HWIO_SATA_P0CMD_RMSK)
#define HWIO_SATA_P0CMD_INM(m) in_dword_masked(HWIO_SATA_P0CMD_ADDR, m)
#define HWIO_SATA_P0CMD_OUT(v) out_dword(HWIO_SATA_P0CMD_ADDR, v)
#define HWIO_SATA_P0CMD_OUTM(m, v)                                             \
  out_dword_masked_ns(HWIO_SATA_P0CMD_ADDR, m, v, HWIO_SATA_P0CMD_IN)
#define HWIO_SATA_P0CMD_ICC_BMSK 0xf0000000
#define HWIO_SATA_P0CMD_ICC_SHFT 0x1c
#define HWIO_SATA_P0CMD_ASP_BMSK 0x8000000
#define HWIO_SATA_P0CMD_ASP_SHFT 0x1b
#define HWIO_SATA_P0CMD_ALPE_BMSK 0x4000000
#define HWIO_SATA_P0CMD_ALPE_SHFT 0x1a
#define HWIO_SATA_P0CMD_DLAE_BMSK 0x2000000
#define HWIO_SATA_P0CMD_DLAE_SHFT 0x19
#define HWIO_SATA_P0CMD_ATAPI_BMSK 0x1000000
#define HWIO_SATA_P0CMD_ATAPI_SHFT 0x18
#define HWIO_SATA_P0CMD_APSTE_BMSK 0x800000
#define HWIO_SATA_P0CMD_APSTE_SHFT 0x17
#define HWIO_SATA_P0CMD_ESP_BMSK 0x200000
#define HWIO_SATA_P0CMD_ESP_SHFT 0x15
#define HWIO_SATA_P0CMD_CPD_BMSK 0x100000
#define HWIO_SATA_P0CMD_CPD_SHFT 0x14
#define HWIO_SATA_P0CMD_MPSP_BMSK 0x80000
#define HWIO_SATA_P0CMD_MPSP_SHFT 0x13
#define HWIO_SATA_P0CMD_HPCP_BMSK 0x40000
#define HWIO_SATA_P0CMD_HPCP_SHFT 0x12
#define HWIO_SATA_P0CMD_PMA_BMSK 0x20000
#define HWIO_SATA_P0CMD_PMA_SHFT 0x11
#define HWIO_SATA_P0CMD_CPS_BMSK 0x10000
#define HWIO_SATA_P0CMD_CPS_SHFT 0x10
#define HWIO_SATA_P0CMD_CR_BMSK 0x8000
#define HWIO_SATA_P0CMD_CR_SHFT 0xf
#define HWIO_SATA_P0CMD_FR_BMSK 0x4000
#define HWIO_SATA_P0CMD_FR_SHFT 0xe
#define HWIO_SATA_P0CMD_MPSS_BMSK 0x2000
#define HWIO_SATA_P0CMD_MPSS_SHFT 0xd
#define HWIO_SATA_P0CMD_CCS_BMSK 0x1f00
#define HWIO_SATA_P0CMD_CCS_SHFT 0x8
#define HWIO_SATA_P0CMD_FRE_BMSK 0x10
#define HWIO_SATA_P0CMD_FRE_SHFT 0x4
#define HWIO_SATA_P0CMD_CLO_BMSK 0x8
#define HWIO_SATA_P0CMD_CLO_SHFT 0x3
#define HWIO_SATA_P0CMD_POD_BMSK 0x4
#define HWIO_SATA_P0CMD_POD_SHFT 0x2
#define HWIO_SATA_P0CMD_SUD_BMSK 0x2
#define HWIO_SATA_P0CMD_SUD_SHFT 0x1
#define HWIO_SATA_P0CMD_ST_BMSK 0x1
#define HWIO_SATA_P0CMD_ST_SHFT 0x0

#define HWIO_SATA_P0TFD_ADDR (SATA_REG_BASE + 0x00000120)
#define HWIO_SATA_P0TFD_OFFS (SATA_REG_BASE_OFFS + 0x00000120)
#define HWIO_SATA_P0TFD_RMSK 0xffff
#define HWIO_SATA_P0TFD_IN                                                     \
  in_dword_masked(HWIO_SATA_P0TFD_ADDR, HWIO_SATA_P0TFD_RMSK)
#define HWIO_SATA_P0TFD_INM(m) in_dword_masked(HWIO_SATA_P0TFD_ADDR, m)
#define HWIO_SATA_P0TFD_ERR_BMSK 0xff00
#define HWIO_SATA_P0TFD_ERR_SHFT 0x8
#define HWIO_SATA_P0TFD_STS_BMSK 0xff
#define HWIO_SATA_P0TFD_STS_SHFT 0x0

#define HWIO_SATA_P0SIG_ADDR (SATA_REG_BASE + 0x00000124)
#define HWIO_SATA_P0SIG_OFFS (SATA_REG_BASE_OFFS + 0x00000124)
#define HWIO_SATA_P0SIG_RMSK 0xffffffff
#define HWIO_SATA_P0SIG_IN                                                     \
  in_dword_masked(HWIO_SATA_P0SIG_ADDR, HWIO_SATA_P0SIG_RMSK)
#define HWIO_SATA_P0SIG_INM(m) in_dword_masked(HWIO_SATA_P0SIG_ADDR, m)
#define HWIO_SATA_P0SIG_SIG_BMSK 0xffffffff
#define HWIO_SATA_P0SIG_SIG_SHFT 0x0

#define HWIO_SATA_P0SSTS_ADDR (SATA_REG_BASE + 0x00000128)
#define HWIO_SATA_P0SSTS_OFFS (SATA_REG_BASE_OFFS + 0x00000128)
#define HWIO_SATA_P0SSTS_RMSK 0xfff
#define HWIO_SATA_P0SSTS_IN                                                    \
  in_dword_masked(HWIO_SATA_P0SSTS_ADDR, HWIO_SATA_P0SSTS_RMSK)
#define HWIO_SATA_P0SSTS_INM(m) in_dword_masked(HWIO_SATA_P0SSTS_ADDR, m)
#define HWIO_SATA_P0SSTS_IPM_BMSK 0xf00
#define HWIO_SATA_P0SSTS_IPM_SHFT 0x8
#define HWIO_SATA_P0SSTS_SPD_BMSK 0xf0
#define HWIO_SATA_P0SSTS_SPD_SHFT 0x4
#define HWIO_SATA_P0SSTS_DET_BMSK 0xf
#define HWIO_SATA_P0SSTS_DET_SHFT 0x0

#define HWIO_SATA_P0SCTL_ADDR (SATA_REG_BASE + 0x0000012c)
#define HWIO_SATA_P0SCTL_OFFS (SATA_REG_BASE_OFFS + 0x0000012c)
#define HWIO_SATA_P0SCTL_RMSK 0xfff
#define HWIO_SATA_P0SCTL_IN                                                    \
  in_dword_masked(HWIO_SATA_P0SCTL_ADDR, HWIO_SATA_P0SCTL_RMSK)
#define HWIO_SATA_P0SCTL_INM(m) in_dword_masked(HWIO_SATA_P0SCTL_ADDR, m)
#define HWIO_SATA_P0SCTL_OUT(v) out_dword(HWIO_SATA_P0SCTL_ADDR, v)
#define HWIO_SATA_P0SCTL_OUTM(m, v)                                            \
  out_dword_masked_ns(HWIO_SATA_P0SCTL_ADDR, m, v, HWIO_SATA_P0SCTL_IN)
#define HWIO_SATA_P0SCTL_IPM_BMSK 0xf00
#define HWIO_SATA_P0SCTL_IPM_SHFT 0x8
#define HWIO_SATA_P0SCTL_SPD_BMSK 0xf0
#define HWIO_SATA_P0SCTL_SPD_SHFT 0x4
#define HWIO_SATA_P0SCTL_DET_BMSK 0xf
#define HWIO_SATA_P0SCTL_DET_SHFT 0x0

#define HWIO_SATA_P0SERR_ADDR (SATA_REG_BASE + 0x00000130)
#define HWIO_SATA_P0SERR_OFFS (SATA_REG_BASE_OFFS + 0x00000130)
#define HWIO_SATA_P0SERR_RMSK 0x7ff0f03
#define HWIO_SATA_P0SERR_IN                                                    \
  in_dword_masked(HWIO_SATA_P0SERR_ADDR, HWIO_SATA_P0SERR_RMSK)
#define HWIO_SATA_P0SERR_INM(m) in_dword_masked(HWIO_SATA_P0SERR_ADDR, m)
#define HWIO_SATA_P0SERR_DIAG_X_BMSK 0x4000000
#define HWIO_SATA_P0SERR_DIAG_X_SHFT 0x1a
#define HWIO_SATA_P0SERR_DIAG_F_BMSK 0x2000000
#define HWIO_SATA_P0SERR_DIAG_F_SHFT 0x19
#define HWIO_SATA_P0SERR_DIAG_T_BMSK 0x1000000
#define HWIO_SATA_P0SERR_DIAG_T_SHFT 0x18
#define HWIO_SATA_P0SERR_DIAG_S_BMSK 0x800000
#define HWIO_SATA_P0SERR_DIAG_S_SHFT 0x17
#define HWIO_SATA_P0SERR_DIAG_H_BMSK 0x400000
#define HWIO_SATA_P0SERR_DIAG_H_SHFT 0x16
#define HWIO_SATA_P0SERR_DIAG_C_BMSK 0x200000
#define HWIO_SATA_P0SERR_DIAG_C_SHFT 0x15
#define HWIO_SATA_P0SERR_DIAG_D_BMSK 0x100000
#define HWIO_SATA_P0SERR_DIAG_D_SHFT 0x14
#define HWIO_SATA_P0SERR_DIAG_B_BMSK 0x80000
#define HWIO_SATA_P0SERR_DIAG_B_SHFT 0x13
#define HWIO_SATA_P0SERR_DIAG_W_BMSK 0x40000
#define HWIO_SATA_P0SERR_DIAG_W_SHFT 0x12
#define HWIO_SATA_P0SERR_DIAG_I_BMSK 0x20000
#define HWIO_SATA_P0SERR_DIAG_I_SHFT 0x11
#define HWIO_SATA_P0SERR_DIAG_N_BMSK 0x10000
#define HWIO_SATA_P0SERR_DIAG_N_SHFT 0x10
#define HWIO_SATA_P0SERR_ERR_E_BMSK 0x800
#define HWIO_SATA_P0SERR_ERR_E_SHFT 0xb
#define HWIO_SATA_P0SERR_ERR_P_BMSK 0x400
#define HWIO_SATA_P0SERR_ERR_P_SHFT 0xa
#define HWIO_SATA_P0SERR_ERR_C_BMSK 0x200
#define HWIO_SATA_P0SERR_ERR_C_SHFT 0x9
#define HWIO_SATA_P0SERR_ERR_T_BMSK 0x100
#define HWIO_SATA_P0SERR_ERR_T_SHFT 0x8
#define HWIO_SATA_P0SERR_ERR_M_BMSK 0x2
#define HWIO_SATA_P0SERR_ERR_M_SHFT 0x1
#define HWIO_SATA_P0SERR_ERR_I_BMSK 0x1
#define HWIO_SATA_P0SERR_ERR_I_SHFT 0x0

#define HWIO_SATA_P0SACT_ADDR (SATA_REG_BASE + 0x00000134)
#define HWIO_SATA_P0SACT_OFFS (SATA_REG_BASE_OFFS + 0x00000134)
#define HWIO_SATA_P0SACT_RMSK 0xffffffff
#define HWIO_SATA_P0SACT_IN                                                    \
  in_dword_masked(HWIO_SATA_P0SACT_ADDR, HWIO_SATA_P0SACT_RMSK)
#define HWIO_SATA_P0SACT_INM(m) in_dword_masked(HWIO_SATA_P0SACT_ADDR, m)
#define HWIO_SATA_P0SACT_DS_BMSK 0xffffffff
#define HWIO_SATA_P0SACT_DS_SHFT 0x0

#define HWIO_SATA_P0CI_ADDR (SATA_REG_BASE + 0x00000138)
#define HWIO_SATA_P0CI_OFFS (SATA_REG_BASE_OFFS + 0x00000138)
#define HWIO_SATA_P0CI_RMSK 0xffffffff
#define HWIO_SATA_P0CI_IN                                                      \
  in_dword_masked(HWIO_SATA_P0CI_ADDR, HWIO_SATA_P0CI_RMSK)
#define HWIO_SATA_P0CI_INM(m) in_dword_masked(HWIO_SATA_P0CI_ADDR, m)
#define HWIO_SATA_P0CI_OUT(v) out_dword(HWIO_SATA_P0CI_ADDR, v)
#define HWIO_SATA_P0CI_OUTM(m, v)                                              \
  out_dword_masked_ns(HWIO_SATA_P0CI_ADDR, m, v, HWIO_SATA_P0CI_IN)
#define HWIO_SATA_P0CI_CI_BMSK 0xffffffff
#define HWIO_SATA_P0CI_CI_SHFT 0x0

#define HWIO_SATA_P0SNTF_ADDR (SATA_REG_BASE + 0x0000013c)
#define HWIO_SATA_P0SNTF_OFFS (SATA_REG_BASE_OFFS + 0x0000013c)
#define HWIO_SATA_P0SNTF_RMSK 0xffff
#define HWIO_SATA_P0SNTF_IN                                                    \
  in_dword_masked(HWIO_SATA_P0SNTF_ADDR, HWIO_SATA_P0SNTF_RMSK)
#define HWIO_SATA_P0SNTF_INM(m) in_dword_masked(HWIO_SATA_P0SNTF_ADDR, m)
#define HWIO_SATA_P0SNTF_PMN_BMSK 0xffff
#define HWIO_SATA_P0SNTF_PMN_SHFT 0x0

#define HWIO_SATA_P0DEVSLP_ADDR (SATA_REG_BASE + 0x00000144)
#define HWIO_SATA_P0DEVSLP_OFFS (SATA_REG_BASE_OFFS + 0x00000144)
#define HWIO_SATA_P0DEVSLP_RMSK 0x1fffffff
#define HWIO_SATA_P0DEVSLP_IN                                                  \
  in_dword_masked(HWIO_SATA_P0DEVSLP_ADDR, HWIO_SATA_P0DEVSLP_RMSK)
#define HWIO_SATA_P0DEVSLP_INM(m) in_dword_masked(HWIO_SATA_P0DEVSLP_ADDR, m)
#define HWIO_SATA_P0DEVSLP_OUT(v) out_dword(HWIO_SATA_P0DEVSLP_ADDR, v)
#define HWIO_SATA_P0DEVSLP_OUTM(m, v)                                          \
  out_dword_masked_ns(HWIO_SATA_P0DEVSLP_ADDR, m, v, HWIO_SATA_P0DEVSLP_IN)
#define HWIO_SATA_P0DEVSLP_DM_BMSK 0x1e000000
#define HWIO_SATA_P0DEVSLP_DM_SHFT 0x19
#define HWIO_SATA_P0DEVSLP_DITO_BMSK 0x1ff8000
#define HWIO_SATA_P0DEVSLP_DITO_SHFT 0xf
#define HWIO_SATA_P0DEVSLP_MDAT_BMSK 0x7c00
#define HWIO_SATA_P0DEVSLP_MDAT_SHFT 0xa
#define HWIO_SATA_P0DEVSLP_DETO_BMSK 0x3fc
#define HWIO_SATA_P0DEVSLP_DETO_SHFT 0x2
#define HWIO_SATA_P0DEVSLP_DSP_BMSK 0x2
#define HWIO_SATA_P0DEVSLP_DSP_SHFT 0x1
#define HWIO_SATA_P0DEVSLP_ADSE_BMSK 0x1
#define HWIO_SATA_P0DEVSLP_ADSE_SHFT 0x0

#define HWIO_SATA_P0DMACR_ADDR (SATA_REG_BASE + 0x00000170)
#define HWIO_SATA_P0DMACR_OFFS (SATA_REG_BASE_OFFS + 0x00000170)
#define HWIO_SATA_P0DMACR_RMSK 0xff
#define HWIO_SATA_P0DMACR_IN                                                   \
  in_dword_masked(HWIO_SATA_P0DMACR_ADDR, HWIO_SATA_P0DMACR_RMSK)
#define HWIO_SATA_P0DMACR_INM(m) in_dword_masked(HWIO_SATA_P0DMACR_ADDR, m)
#define HWIO_SATA_P0DMACR_OUT(v) out_dword(HWIO_SATA_P0DMACR_ADDR, v)
#define HWIO_SATA_P0DMACR_OUTM(m, v)                                           \
  out_dword_masked_ns(HWIO_SATA_P0DMACR_ADDR, m, v, HWIO_SATA_P0DMACR_IN)
#define HWIO_SATA_P0DMACR_RXTS_BMSK 0xf0
#define HWIO_SATA_P0DMACR_RXTS_SHFT 0x4
#define HWIO_SATA_P0DMACR_TXTS_BMSK 0xf
#define HWIO_SATA_P0DMACR_TXTS_SHFT 0x0

#define HWIO_SATA_P0PHYCR_ADDR (SATA_REG_BASE + 0x00000178)
#define HWIO_SATA_P0PHYCR_OFFS (SATA_REG_BASE_OFFS + 0x00000178)
#define HWIO_SATA_P0PHYCR_RMSK 0xffffffff
#define HWIO_SATA_P0PHYCR_IN                                                   \
  in_dword_masked(HWIO_SATA_P0PHYCR_ADDR, HWIO_SATA_P0PHYCR_RMSK)
#define HWIO_SATA_P0PHYCR_INM(m) in_dword_masked(HWIO_SATA_P0PHYCR_ADDR, m)
#define HWIO_SATA_P0PHYCR_OUT(v) out_dword(HWIO_SATA_P0PHYCR_ADDR, v)
#define HWIO_SATA_P0PHYCR_OUTM(m, v)                                           \
  out_dword_masked_ns(HWIO_SATA_P0PHYCR_ADDR, m, v, HWIO_SATA_P0PHYCR_IN)
#define HWIO_SATA_P0PHYCR_NOP_BITS31_13_BMSK 0xffffe000
#define HWIO_SATA_P0PHYCR_NOP_BITS31_13_SHFT 0xd
#define HWIO_SATA_P0PHYCR_RX_ENABLE_CBIT_BMSK 0x1000
#define HWIO_SATA_P0PHYCR_RX_ENABLE_CBIT_SHFT 0xc
#define HWIO_SATA_P0PHYCR_FORCE_RX_DATA_VLD_BMSK 0x800
#define HWIO_SATA_P0PHYCR_FORCE_RX_DATA_VLD_SHFT 0xb
#define HWIO_SATA_P0PHYCR_AHB2PHY_SIZE_ERROR_EN_BMSK 0x400
#define HWIO_SATA_P0PHYCR_AHB2PHY_SIZE_ERROR_EN_SHFT 0xa
#define HWIO_SATA_P0PHYCR_TBS_BMSK 0x3f0
#define HWIO_SATA_P0PHYCR_TBS_SHFT 0x4
#define HWIO_SATA_P0PHYCR_TSTB_FEED_BMSK 0x8
#define HWIO_SATA_P0PHYCR_TSTB_FEED_SHFT 0x3
#define HWIO_SATA_P0PHYCR_NLB_M_BMSK 0x4
#define HWIO_SATA_P0PHYCR_NLB_M_SHFT 0x2
#define HWIO_SATA_P0PHYCR_PHY_PHYRESET_DISABLE_BMSK 0x2
#define HWIO_SATA_P0PHYCR_PHY_PHYRESET_DISABLE_SHFT 0x1
#define HWIO_SATA_P0PHYCR_PHY_SRST_BMSK 0x1
#define HWIO_SATA_P0PHYCR_PHY_SRST_SHFT 0x0

#define HWIO_SATA_P0PHYSR_ADDR (SATA_REG_BASE + 0x0000017c)
#define HWIO_SATA_P0PHYSR_OFFS (SATA_REG_BASE_OFFS + 0x0000017c)
#define HWIO_SATA_P0PHYSR_RMSK 0x7ffff
#define HWIO_SATA_P0PHYSR_IN                                                   \
  in_dword_masked(HWIO_SATA_P0PHYSR_ADDR, HWIO_SATA_P0PHYSR_RMSK)
#define HWIO_SATA_P0PHYSR_INM(m) in_dword_masked(HWIO_SATA_P0PHYSR_ADDR, m)
#define HWIO_SATA_P0PHYSR_P0_PHY_RX_ERR_BMSK 0x40000
#define HWIO_SATA_P0PHYSR_P0_PHY_RX_ERR_SHFT 0x12
#define HWIO_SATA_P0PHYSR_P0_PHY_RX_ENABLE_BMSK 0x20000
#define HWIO_SATA_P0PHYSR_P0_PHY_RX_ENABLE_SHFT 0x11
#define HWIO_SATA_P0PHYSR_P0_PHY_RX_DATA_VLD_BMSK 0x18000
#define HWIO_SATA_P0PHYSR_P0_PHY_RX_DATA_VLD_SHFT 0xf
#define HWIO_SATA_P0PHYSR_P0_PHY_SIG_DET_BMSK 0x4000
#define HWIO_SATA_P0PHYSR_P0_PHY_SIG_DET_SHFT 0xe
#define HWIO_SATA_P0PHYSR_P0_PHY_TX_ENABLE_BMSK 0x2000
#define HWIO_SATA_P0PHYSR_P0_PHY_TX_ENABLE_SHFT 0xd
#define HWIO_SATA_P0PHYSR_P0_PHY_TX_DATA_VLD_BMSK 0x1000
#define HWIO_SATA_P0PHYSR_P0_PHY_TX_DATA_VLD_SHFT 0xc
#define HWIO_SATA_P0PHYSR_P0_PHY_NEARAFELB_BMSK 0x800
#define HWIO_SATA_P0PHYSR_P0_PHY_NEARAFELB_SHFT 0xb
#define HWIO_SATA_P0PHYSR_P0_PHY_FARAFELB_BMSK 0x400
#define HWIO_SATA_P0PHYSR_P0_PHY_FARAFELB_SHFT 0xa
#define HWIO_SATA_P0PHYSR_P0_PHY_SLUMBER_BMSK 0x200
#define HWIO_SATA_P0PHYSR_P0_PHY_SLUMBER_SHFT 0x9
#define HWIO_SATA_P0PHYSR_P0_PHY_PARTIAL_BMSK 0x100
#define HWIO_SATA_P0PHYSR_P0_PHY_PARTIAL_SHFT 0x8
#define HWIO_SATA_P0PHYSR_P0_PHY_SPDNEG_BMSK 0xc0
#define HWIO_SATA_P0PHYSR_P0_PHY_SPDNEG_SHFT 0x6
#define HWIO_SATA_P0PHYSR_P0_PHY_SPDSEL_BMSK 0x30
#define HWIO_SATA_P0PHYSR_P0_PHY_SPDSEL_SHFT 0x4
#define HWIO_SATA_P0PHYSR_P0_PHY_SPDMODE_BMSK 0xc
#define HWIO_SATA_P0PHYSR_P0_PHY_SPDMODE_SHFT 0x2
#define HWIO_SATA_P0PHYSR_P0_PHY_CALIBRATED_BMSK 0x2
#define HWIO_SATA_P0PHYSR_P0_PHY_CALIBRATED_SHFT 0x1
#define HWIO_SATA_P0PHYSR_P0_PHY_PHYRESET_BMSK 0x1
#define HWIO_SATA_P0PHYSR_P0_PHY_PHYRESET_SHFT 0x0

/*----------------------------------------------------------------------------
 * MODULE: SP0_QSERVER_COM_QSERVER_COM_SATA_COM
 *--------------------------------------------------------------------------*/

#define SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE                          \
  (SP0_CM_SERVER_SATA_SW_BASE + 0x00000000)
#define SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS 0x00000000

#define HWIO_SP0_QSERVER_COM_ATB_SEL1_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000000)
#define HWIO_SP0_QSERVER_COM_ATB_SEL1_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000000)
#define HWIO_SP0_QSERVER_COM_ATB_SEL1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_ATB_SEL1_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ATB_SEL1_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_ATB_SEL1_RMSK)
#define HWIO_SP0_QSERVER_COM_ATB_SEL1_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ATB_SEL1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_ATB_SEL1_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_ATB_SEL1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_ATB_SEL1_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_ATB_SEL1_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_ATB_SEL1_IN)
#define HWIO_SP0_QSERVER_COM_ATB_SEL1_ATB_SEL_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_ATB_SEL1_ATB_SEL_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_ATB_SEL2_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000004)
#define HWIO_SP0_QSERVER_COM_ATB_SEL2_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000004)
#define HWIO_SP0_QSERVER_COM_ATB_SEL2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_ATB_SEL2_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ATB_SEL2_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_ATB_SEL2_RMSK)
#define HWIO_SP0_QSERVER_COM_ATB_SEL2_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ATB_SEL2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_ATB_SEL2_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_ATB_SEL2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_ATB_SEL2_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_ATB_SEL2_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_ATB_SEL2_IN)
#define HWIO_SP0_QSERVER_COM_ATB_SEL2_ATB_SEL_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_ATB_SEL2_ATB_SEL_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_ATB_SEL3_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000008)
#define HWIO_SP0_QSERVER_COM_ATB_SEL3_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000008)
#define HWIO_SP0_QSERVER_COM_ATB_SEL3_RMSK 0x7
#define HWIO_SP0_QSERVER_COM_ATB_SEL3_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ATB_SEL3_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_ATB_SEL3_RMSK)
#define HWIO_SP0_QSERVER_COM_ATB_SEL3_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ATB_SEL3_ADDR, m)
#define HWIO_SP0_QSERVER_COM_ATB_SEL3_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_ATB_SEL3_ADDR, v)
#define HWIO_SP0_QSERVER_COM_ATB_SEL3_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_ATB_SEL3_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_ATB_SEL3_IN)
#define HWIO_SP0_QSERVER_COM_ATB_SEL3_ATB_SEL_18_16_BMSK 0x7
#define HWIO_SP0_QSERVER_COM_ATB_SEL3_ATB_SEL_18_16_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_ADDR                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000000c)
#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_OFFS                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_COM_FREQ_UPDATE_ADDR,                       \
                  HWIO_SP0_QSERVER_COM_FREQ_UPDATE_RMSK)
#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_FREQ_UPDATE_ADDR, m)
#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_COM_FREQ_UPDATE_ADDR, v)
#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_FREQ_UPDATE_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_COM_FREQ_UPDATE_IN)
#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_PLL_FREQ_UPDATE_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_FREQ_UPDATE_PLL_FREQ_UPDATE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_BG_TIMER_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000010)
#define HWIO_SP0_QSERVER_COM_BG_TIMER_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000010)
#define HWIO_SP0_QSERVER_COM_BG_TIMER_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_BG_TIMER_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BG_TIMER_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_BG_TIMER_RMSK)
#define HWIO_SP0_QSERVER_COM_BG_TIMER_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BG_TIMER_ADDR, m)
#define HWIO_SP0_QSERVER_COM_BG_TIMER_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_BG_TIMER_ADDR, v)
#define HWIO_SP0_QSERVER_COM_BG_TIMER_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_BG_TIMER_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_BG_TIMER_IN)
#define HWIO_SP0_QSERVER_COM_BG_TIMER_SYSCLK_WAKE_BYPASS_BMSK 0x80
#define HWIO_SP0_QSERVER_COM_BG_TIMER_SYSCLK_WAKE_BYPASS_SHFT 0x7
#define HWIO_SP0_QSERVER_COM_BG_TIMER_SYSCLK_WAKE_TIME_BMSK 0x70
#define HWIO_SP0_QSERVER_COM_BG_TIMER_SYSCLK_WAKE_TIME_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_BG_TIMER_REFCLK_FREQ_SEL_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_BG_TIMER_REFCLK_FREQ_SEL_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_BG_TIMER_BG_WAIT_TIME_BMSK 0x7
#define HWIO_SP0_QSERVER_COM_BG_TIMER_BG_WAIT_TIME_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000014)
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000014)
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_IN)
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_SSC_CENTER_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_SSC_CENTER_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_SSC_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_SSC_EN_CENTER_SSC_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000018)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000018)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_IN)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000001c)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_IN)
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_PER1_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000020)
#define HWIO_SP0_QSERVER_COM_SSC_PER1_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000020)
#define HWIO_SP0_QSERVER_COM_SSC_PER1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_PER1_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_PER1_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_SSC_PER1_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_PER1_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_PER1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_PER1_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_PER1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_PER1_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_PER1_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_SSC_PER1_IN)
#define HWIO_SP0_QSERVER_COM_SSC_PER1_SSC_PER_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_PER1_SSC_PER_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_PER2_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000024)
#define HWIO_SP0_QSERVER_COM_SSC_PER2_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000024)
#define HWIO_SP0_QSERVER_COM_SSC_PER2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_PER2_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_PER2_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_SSC_PER2_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_PER2_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_PER2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_PER2_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_PER2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_PER2_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_PER2_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_SSC_PER2_IN)
#define HWIO_SP0_QSERVER_COM_SSC_PER2_SSC_PER_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_PER2_SSC_PER_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_ADDR                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000028)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_OFFS                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000028)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_ADDR,                    \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_ADDR                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000002c)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_OFFS                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_ADDR,                    \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_ADDR                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000030)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_OFFS                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000030)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_ADDR,                    \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_SSC_STEPSIZE_16_16_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_SSC_STEPSIZE_16_16_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000034)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000034)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR,              \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_BMSK  \
  0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_SHFT  \
  0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000038)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000038)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR,              \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000003c)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR,              \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_BMSK \
  0x1
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000040)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000040)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR,              \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_SSC_STEPSIZE_MODE2_7_0_BMSK  \
  0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE1_MODE2_SSC_STEPSIZE_MODE2_7_0_SHFT  \
  0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000044)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000044)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR,              \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_SSC_STEPSIZE_MODE2_15_8_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE2_MODE2_SSC_STEPSIZE_MODE2_15_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000048)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000048)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR,              \
                  HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_SSC_STEPSIZE_MODE2_16_16_BMSK \
  0x1
#define HWIO_SP0_QSERVER_COM_SSC_STEP_SIZE3_MODE2_SSC_STEPSIZE_MODE2_16_16_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_POST_DIV_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000004c)
#define HWIO_SP0_QSERVER_COM_POST_DIV_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000004c)
#define HWIO_SP0_QSERVER_COM_POST_DIV_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_POST_DIV_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_POST_DIV_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_POST_DIV_RMSK)
#define HWIO_SP0_QSERVER_COM_POST_DIV_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_POST_DIV_ADDR, m)
#define HWIO_SP0_QSERVER_COM_POST_DIV_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_POST_DIV_ADDR, v)
#define HWIO_SP0_QSERVER_COM_POST_DIV_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_POST_DIV_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_POST_DIV_IN)
#define HWIO_SP0_QSERVER_COM_POST_DIV_PLL_POSTDIV_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_POST_DIV_PLL_POSTDIV_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000050)
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000050)
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_POST_DIV_MUX_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_POST_DIV_MUX_RMSK)
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_POST_DIV_MUX_ADDR, m)
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_POST_DIV_MUX_ADDR, v)
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_POST_DIV_MUX_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_POST_DIV_MUX_IN)
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_PLL_POSTDIV_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_PLL_POSTDIV_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_PLL_POSTDIV_8_8_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_POST_DIV_MUX_PLL_POSTDIV_8_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000054)
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_OFFS                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000054)
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR,               \
                  HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_RMSK)
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR, m)
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR, v)
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_IN)
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_RX_DRIVE_R_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_RX_DRIVE_R_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_RX_DRIVE_L_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_RX_DRIVE_L_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_BIAS_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_BIAS_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_ADDR                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000058)
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_OFFS                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000058)
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_ENABLE1_ADDR,                       \
                  HWIO_SP0_QSERVER_COM_CLK_ENABLE1_RMSK)
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_ENABLE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_COM_CLK_ENABLE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CLK_ENABLE1_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_COM_CLK_ENABLE1_IN)
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_CLKDRVIDLE_EN_BMSK 0x80
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_CLKDRVIDLE_EN_SHFT 0x7
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_CLK_EP_EN_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_CLK_EP_EN_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_PLL_TXCLK_EN_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_PLL_TXCLK_EN_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_PLL_TXCLK_EN_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_PLL_TXCLK_EN_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_PLL_RXCLK_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_PLL_RXCLK_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_PLL_RXCLK_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_CLK_ENABLE1_PLL_RXCLK_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000005c)
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_IN)
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_CM_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_CM_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_GNDTERM_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_GNDTERM_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000060)
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_OFFS                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000060)
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_RMSK 0x7
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR,                 \
                  HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_RMSK)
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_IN)
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_EN_ADDR                                       \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000064)
#define HWIO_SP0_QSERVER_COM_PLL_EN_OFFS                                       \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000064)
#define HWIO_SP0_QSERVER_COM_PLL_EN_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_PLL_EN_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_EN_ADDR,                            \
                  HWIO_SP0_QSERVER_COM_PLL_EN_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_EN_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_EN_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_EN_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_EN_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_EN_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_EN_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_COM_PLL_EN_IN)
#define HWIO_SP0_QSERVER_COM_PLL_EN_PLL_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_PLL_EN_PLL_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_PLL_EN_PLL_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_PLL_EN_PLL_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_IVCO_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000068)
#define HWIO_SP0_QSERVER_COM_PLL_IVCO_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000068)
#define HWIO_SP0_QSERVER_COM_PLL_IVCO_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_PLL_IVCO_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_IVCO_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_PLL_IVCO_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_IVCO_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_IVCO_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_IVCO_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_IVCO_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_IVCO_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_IVCO_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_PLL_IVCO_IN)
#define HWIO_SP0_QSERVER_COM_PLL_IVCO_PLL_IVCO_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_PLL_IVCO_PLL_IVCO_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000006c)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000006c)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000070)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000070)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000074)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000074)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_PLLLOCK_CMP_MODE0_17_16_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE0_PLLLOCK_CMP_MODE0_17_16_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000078)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000078)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000007c)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000007c)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000080)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000080)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_PLLLOCK_CMP_MODE1_17_16_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE1_PLLLOCK_CMP_MODE1_17_16_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000084)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000084)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_PLLLOCK_CMP_MODE2_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP1_MODE2_PLLLOCK_CMP_MODE2_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000088)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000088)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_PLLLOCK_CMP_MODE2_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP2_MODE2_PLLLOCK_CMP_MODE2_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000008c)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000008c)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_PLLLOCK_CMP_MODE2_17_16_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_LOCK_CMP3_MODE2_PLLLOCK_CMP_MODE2_17_16_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000090)
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000090)
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR,              \
                  HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_IN)
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_BMSK \
  0x20
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_SHFT \
  0x5
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_BMSK 0x18
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_ADDR                       \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000094)
#define HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_OFFS                       \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000094)
#define HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_IN                         \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_ADDR,            \
                  HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_INM(m)                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_BGV_TRIM_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000098)
#define HWIO_SP0_QSERVER_COM_BGV_TRIM_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000098)
#define HWIO_SP0_QSERVER_COM_BGV_TRIM_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_BGV_TRIM_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BGV_TRIM_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_BGV_TRIM_RMSK)
#define HWIO_SP0_QSERVER_COM_BGV_TRIM_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BGV_TRIM_ADDR, m)
#define HWIO_SP0_QSERVER_COM_BGV_TRIM_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_BGV_TRIM_ADDR, v)
#define HWIO_SP0_QSERVER_COM_BGV_TRIM_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_BGV_TRIM_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_BGV_TRIM_IN)
#define HWIO_SP0_QSERVER_COM_BGV_TRIM_BGV_TRIM_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_BGV_TRIM_BGV_TRIM_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_BGT_TRIM_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000009c)
#define HWIO_SP0_QSERVER_COM_BGT_TRIM_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000009c)
#define HWIO_SP0_QSERVER_COM_BGT_TRIM_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_BGT_TRIM_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BGT_TRIM_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_BGT_TRIM_RMSK)
#define HWIO_SP0_QSERVER_COM_BGT_TRIM_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BGT_TRIM_ADDR, m)
#define HWIO_SP0_QSERVER_COM_BGT_TRIM_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_BGT_TRIM_ADDR, v)
#define HWIO_SP0_QSERVER_COM_BGT_TRIM_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_BGT_TRIM_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_BGT_TRIM_IN)
#define HWIO_SP0_QSERVER_COM_BGT_TRIM_BGT_TRIM_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_BGT_TRIM_BGT_TRIM_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000a0)
#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000a0)
#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_IETRIM_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_CLK_IETRIM_RMSK)
#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_IETRIM_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_COM_CLK_IETRIM_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CLK_IETRIM_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_COM_CLK_IETRIM_IN)
#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_CLK_IETRIM_BMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CLK_IETRIM_CLK_IETRIM_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000a4)
#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000a4)
#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_IPTRIM_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_CLK_IPTRIM_RMSK)
#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_IPTRIM_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_COM_CLK_IPTRIM_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CLK_IPTRIM_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_COM_CLK_IPTRIM_IN)
#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_CLK_IPTRIM_BMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CLK_IPTRIM_CLK_IPTRIM_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000a8)
#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000a8)
#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_EP_DIV_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_CLK_EP_DIV_RMSK)
#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_EP_DIV_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_COM_CLK_EP_DIV_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CLK_EP_DIV_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_COM_CLK_EP_DIV_IN)
#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_CLK_EP_DIV_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_CLK_EP_DIV_CLK_EP_DIV_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000ac)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000ac)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_BMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000b0)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000b0)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_BMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000b4)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000b4)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_PLL_CPCTRL_MODE2_BMSK 0x3f
#define HWIO_SP0_QSERVER_COM_CP_CTRL_MODE2_PLL_CPCTRL_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000b8)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000b8)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_RMSK 0x1f
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_BMSK 0x1f
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000bc)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000bc)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_RMSK 0x1f
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_BMSK 0x1f
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000c0)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_RMSK 0x1f
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_PLL_RCTRL_MODE2_BMSK 0x1f
#define HWIO_SP0_QSERVER_COM_PLL_RCTRL_MODE2_PLL_RCTRL_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000c4)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000c4)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_BMSK 0x3f
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000c8)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000c8)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_BMSK 0x3f
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000cc)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000cc)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_PLL_CCTRL_MODE2_BMSK 0x3f
#define HWIO_SP0_QSERVER_COM_PLL_CCTRL_MODE2_PLL_CCTRL_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_ADDR                                    \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000d0)
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_OFFS                                    \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000d0)
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_CNTRL_ADDR,                         \
                  HWIO_SP0_QSERVER_COM_PLL_CNTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_CNTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_CNTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_CNTRL_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_COM_PLL_CNTRL_IN)
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_PLL_STABLE_TIME_BMSK 0x60
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_PLL_STABLE_TIME_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_MASH_RESET_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_MASH_RESET_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_MASH_RESET_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_MASH_RESET_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_PLL_CPLIN_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_PLL_CPLIN_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_PLL_DIV_FFEN_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_PLL_DIV_FFEN_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_PLL_DIV_ORD_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_PLL_CNTRL_PLL_DIV_ORD_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000d4)
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000d4)
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_RMSK)
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_IN)
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_CML_SYSCLK_SEL_BMSK 0xe0
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_CML_SYSCLK_SEL_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_SEL_BMSK 0xc
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_SEL_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_ADDR                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000d8)
#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_OFFS                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_ADDR,                    \
                  HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_RMSK)
#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_IN)
#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000dc)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000dc)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_IN)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_FORCE_C_READY_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_FORCE_C_READY_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_TSYNC_SEL_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_TSYNC_SEL_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_DISABLE_CLKGATE_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_DISABLE_CLKGATE_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_RSM_START_MUX_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_RSM_START_MUX_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_RSM_START_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_RSM_START_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_ADDR                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000e0)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_OFFS                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_ADDR,                    \
                  HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_RMSK)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_IN)
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_RESTRIM_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_RESTRIM_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_BANDGAP_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_BANDGAP_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_BMSK 0xc
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_TSYNC_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_TSYNC_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_TSYNC_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_RESETSM_CNTRL2_TSYNC_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000e4)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000e4)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_IN)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_RESTRIM_CMN_BYPASS_CODE_BMSK 0xfe
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_RESTRIM_CMN_BYPASS_CODE_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_BYPASS_CMN_RESTRIM_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL_BYPASS_CMN_RESTRIM_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000e8)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000e8)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_RMSK)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_IN)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_RESTRIM_OFFSET_CODE_BMSK 0x7f
#define HWIO_SP0_QSERVER_COM_RESTRIM_CTRL2_RESTRIM_OFFSET_CODE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000ec)
#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000ec)
#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_RMSK)
#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_ADDR, m)
#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_ADDR, v)
#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_IN)
#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_RESCODE_DIV_NUMERATOR_BMSK 0x7f
#define HWIO_SP0_QSERVER_COM_RESCODE_DIV_NUM_RESCODE_DIV_NUMERATOR_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_ADDR                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000f0)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_OFFS                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000f0)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_ADDR,                       \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_RNG_2_BMSK 0x80
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_RNG_2_SHFT 0x7
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_CNT_2_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_CNT_2_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_EN_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_EN_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_RNG_BMSK 0xc
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_RNG_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_CNT_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_CNT_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000f4)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000f4)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_RMSK)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_ADDR, m)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_ADDR, v)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_IN)
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_BYP_PLLLOCK_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_LOCK_CMP_CFG_BYP_PLLLOCK_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000f8)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000f8)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_DEC_START_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_DEC_START_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DEC_START_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_DEC_START_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_DEC_START_MODE0_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE0_DEC_START_MODE0_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_ADDR                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000fc)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_OFFS                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_ADDR,               \
                  HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000100)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000100)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_DEC_START_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_DEC_START_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DEC_START_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_DEC_START_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_DEC_START_MODE1_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE1_DEC_START_MODE1_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_ADDR                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000104)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_OFFS                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000104)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_ADDR,               \
                  HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000108)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000108)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_DEC_START_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_DEC_START_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DEC_START_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_DEC_START_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_DEC_START_MODE2_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEC_START_MODE2_DEC_START_MODE2_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_ADDR                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000010c)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_OFFS                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000010c)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_ADDR,               \
                  HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_DEC_START_MODE2_8_8_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_DEC_START_MSB_MODE2_DEC_START_MODE2_8_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000110)
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_OFFS                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000110)
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_RMSK 0x1f
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR,               \
                  HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_IN)
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_BMSK 0x18
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000114)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000114)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000118)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000118)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000011c)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000011c)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_BMSK \
  0xf
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000120)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000120)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000124)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000124)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000128)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000128)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_BMSK \
  0xf
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000012c)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000012c)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_DIV_FRAC_START_MODE2_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START1_MODE2_DIV_FRAC_START_MODE2_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000130)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000130)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_DIV_FRAC_START_MODE2_15_8_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START2_MODE2_DIV_FRAC_START_MODE2_15_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000134)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000134)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR,             \
                  HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_DIV_FRAC_START_MODE2_19_16_BMSK \
  0xf
#define HWIO_SP0_QSERVER_COM_DIV_FRAC_START3_MODE2_DIV_FRAC_START_MODE2_19_16_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000138)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_OFFS                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000138)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR,                  \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000013c)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_OFFS                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000013c)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR,                  \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_ADDR                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000140)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_OFFS                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000140)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_ADDR,                 \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_IN)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000144)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000144)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_RMSK 0x7
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_ADDR, v)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_IN)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000148)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000148)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR,             \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000014c)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000014c)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR,             \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_BMSK \
  0xf
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000150)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000150)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR,             \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000154)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000154)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR,             \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_BMSK \
  0xf
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000158)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000158)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR,             \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_INTEGLOOP_GAIN_MODE2_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_INTEGLOOP_GAIN_MODE2_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000015c)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_OFFS                        \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000015c)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_IN                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR,             \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_OUT(v)                      \
  out_dword(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR, m, v,   \
                      HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_INTEGLOOP_GAIN_MODE2_11_8_BMSK \
  0xf
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_INTEGLOOP_GAIN_MODE2_11_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000160)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_OFFS                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000160)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR,                  \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000164)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_OFFS                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000164)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR,                  \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_ADDR                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000168)
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_OFFS                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000168)
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_ADDR,                 \
                  HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_RMSK)
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_IN)
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_RESTRIM_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_RESTRIM_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_RESTRIM_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_RES_TRIM_CONTROL2_RESTRIM_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000016c)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000016c)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE2_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE2_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_VCO_TUNE_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_CTRL_VCO_TUNE_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000170)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000170)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_BMSK 0xc0
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0C_BMSK 0x30
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0C_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0B_BMSK 0xc
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0B_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0A_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0A_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000174)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000174)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000178)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000178)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000017c)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000017c)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000180)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000180)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000184)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000184)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_PLL_VCOTUNE_MODE2_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE1_MODE2_PLL_VCOTUNE_MODE2_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000188)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000188)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_PLL_VCOTUNE_MODE2_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE2_MODE2_PLL_VCOTUNE_MODE2_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000018c)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_OFFS                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000018c)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR,                 \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000190)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_OFFS                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000190)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR,                 \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000194)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000194)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000198)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000198)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_IN)
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000019c)
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000019c)
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_RMSK 0x1f
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_IN)
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_FREEZE_CODE_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_FREEZE_CODE_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADC_FROM_ATB_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADC_FROM_ATB_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADC_ATB_MUXSEL_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADC_ATB_MUXSEL_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADC_SIGN_POL_FLIP_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADC_SIGN_POL_FLIP_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADC_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_ADC_FILTER_CTRL_ADC_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_ADDR                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001a0)
#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_OFFS                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001a0)
#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_RMSK 0x1f
#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_ADDR,                       \
                  HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_RMSK)
#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_ADDR, m)
#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_ADDR, v)
#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_IN)
#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_ADC_CLK_DIV_BMSK 0x1f
#define HWIO_SP0_QSERVER_COM_ADC_CLK_DIV_ADC_CLK_DIV_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001a4)
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001a4)
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADDR,              \
                  HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADC_CODE_OUT_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADC_CODE_OUT_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADDR                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001a8)
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_OFFS                         \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001a8)
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADDR,              \
                  HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADC_CODE_OUT_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADC_CODE_OUT_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CMN_STATUS_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001ac)
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001ac)
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_STATUS_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_CMN_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_FREEZEIO_D_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_FREEZEIO_D_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_SWITCH_TO_REFCLK_DONE_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_SWITCH_TO_REFCLK_DONE_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_SWITCH_TO_CORECLK_DONE_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_SWITCH_TO_CORECLK_DONE_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_PLL_UNLOCKED_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_PLL_UNLOCKED_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_PLL_LOCKED_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_PLL_LOCKED_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_PLL_FREQ_DONE_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_CMN_STATUS_PLL_FREQ_DONE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_ADDR                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001b0)
#define HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_OFFS                              \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001b0)
#define HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_ADDR,                   \
                  HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_RESETSM_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_RESET_SM_STATUS_RESETSM_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_ADDR                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001b4)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_OFFS                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001b4)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_ADDR,               \
                  HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_RESTRIM_CODE_BMSK 0x7f
#define HWIO_SP0_QSERVER_COM_RESTRIM_CODE_STATUS_RESTRIM_CODE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_ADDR                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001b8)
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_OFFS                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001b8)
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_ADDR,               \
                  HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_ADDR                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001bc)
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_OFFS                          \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001bc)
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_ADDR,               \
                  HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_BG_CTRL_ADDR                                      \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001c0)
#define HWIO_SP0_QSERVER_COM_BG_CTRL_OFFS                                      \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001c0)
#define HWIO_SP0_QSERVER_COM_BG_CTRL_RMSK 0x7
#define HWIO_SP0_QSERVER_COM_BG_CTRL_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BG_CTRL_ADDR,                           \
                  HWIO_SP0_QSERVER_COM_BG_CTRL_RMSK)
#define HWIO_SP0_QSERVER_COM_BG_CTRL_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_COM_BG_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_BG_CTRL_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_COM_BG_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_BG_CTRL_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_BG_CTRL_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_COM_BG_CTRL_IN)
#define HWIO_SP0_QSERVER_COM_BG_CTRL_BANDGAP_EN_MUX_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_BG_CTRL_BANDGAP_EN_MUX_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_BG_CTRL_BANDGAP_EN_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_BG_CTRL_BANDGAP_EN_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_BG_CTRL_BANDGAP_BYPASS_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_BG_CTRL_BANDGAP_BYPASS_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CLK_SELECT_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001c4)
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001c4)
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_SELECT_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_CLK_SELECT_RMSK)
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CLK_SELECT_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_COM_CLK_SELECT_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CLK_SELECT_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_COM_CLK_SELECT_IN)
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_VREG_CLK_SRC_SEL_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_VREG_CLK_SRC_SEL_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_TSYNC_EN_MUX_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_TSYNC_EN_MUX_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_TSYNC_EN_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_TSYNC_EN_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_SYSCLK_TX_SWINGSEL_BMSK 0x6
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_SYSCLK_TX_SWINGSEL_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_SYSCLK_TX_SYSCLKSEL_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_CLK_SELECT_SYSCLK_TX_SYSCLKSEL_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001c8)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001c8)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_HSCLK_SEL1_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_HSCLK_SEL1_RMSK)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_HSCLK_SEL1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_COM_HSCLK_SEL1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_HSCLK_SEL1_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_COM_HSCLK_SEL1_IN)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_HSCLK_DIVSEL_MODE1_BMSK 0xf0
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_HSCLK_DIVSEL_MODE1_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_HSCLK_DIVSEL_MODE0_BMSK 0xf
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL1_HSCLK_DIVSEL_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001cc)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001cc)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_HSCLK_SEL2_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_HSCLK_SEL2_RMSK)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_HSCLK_SEL2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_COM_HSCLK_SEL2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_HSCLK_SEL2_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_COM_HSCLK_SEL2_IN)
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_HSCLK_DIVSEL_MODE2_BMSK 0xf
#define HWIO_SP0_QSERVER_COM_HSCLK_SEL2_HSCLK_DIVSEL_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_ADDR                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001d0)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_OFFS                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001d0)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_IN                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_ADDR,          \
                  HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_INM(m)                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_BMSK   \
  0xff
#define HWIO_SP0_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001d4)
#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001d4)
#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_ANALOG_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_PLL_ANALOG_RMSK)
#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_PLL_ANALOG_ADDR, m)
#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_COM_PLL_ANALOG_ADDR, v)
#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_PLL_ANALOG_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_COM_PLL_ANALOG_IN)
#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_PLL_ANALOG_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_PLL_ANALOG_PLL_ANALOG_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_ADDR                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001d8)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_OFFS                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001d8)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CORECLK_DIV_ADDR,                       \
                  HWIO_SP0_QSERVER_COM_CORECLK_DIV_RMSK)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CORECLK_DIV_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_COM_CORECLK_DIV_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CORECLK_DIV_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_COM_CORECLK_DIV_IN)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_CORE_CLK_DIV_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_CORE_CLK_DIV_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SW_RESET_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001dc)
#define HWIO_SP0_QSERVER_COM_SW_RESET_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001dc)
#define HWIO_SP0_QSERVER_COM_SW_RESET_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_SW_RESET_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SW_RESET_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_SW_RESET_RMSK)
#define HWIO_SP0_QSERVER_COM_SW_RESET_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SW_RESET_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SW_RESET_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_SW_RESET_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SW_RESET_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SW_RESET_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_SW_RESET_IN)
#define HWIO_SP0_QSERVER_COM_SW_RESET_SW_RESET_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_SW_RESET_SW_RESET_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_ADDR                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001e0)
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_OFFS                                  \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001e0)
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CORE_CLK_EN_ADDR,                       \
                  HWIO_SP0_QSERVER_COM_CORE_CLK_EN_RMSK)
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CORE_CLK_EN_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_COM_CORE_CLK_EN_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CORE_CLK_EN_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_COM_CORE_CLK_EN_IN)
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE2_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE2_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CORECLK_EN_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CORECLK_EN_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CORECLK_EN_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_CORECLK_EN_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_AUXCLK_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_AUXCLK_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_AUXCLK_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_CORE_CLK_EN_AUXCLK_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_C_READY_STATUS_ADDR                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001e4)
#define HWIO_SP0_QSERVER_COM_C_READY_STATUS_OFFS                               \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001e4)
#define HWIO_SP0_QSERVER_COM_C_READY_STATUS_RMSK 0x1
#define HWIO_SP0_QSERVER_COM_C_READY_STATUS_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_C_READY_STATUS_ADDR,                    \
                  HWIO_SP0_QSERVER_COM_C_READY_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_C_READY_STATUS_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_COM_C_READY_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_C_READY_STATUS_C_READY_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_C_READY_STATUS_C_READY_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001e8)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001e8)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_RMSK 0x1f
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_CONFIG_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_CMN_CONFIG_RMSK)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_CONFIG_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_COM_CMN_CONFIG_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CMN_CONFIG_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_COM_CMN_CONFIG_IN)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_LANE_SYNC_MODE_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_LANE_SYNC_MODE_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_PSM_SWITCH_CORECLK_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_PSM_SWITCH_CORECLK_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_PSM_SWITCH_AUXCLK_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_PSM_SWITCH_AUXCLK_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_CLKGEN_MODE_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_CLKGEN_MODE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001ec)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001ec)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_RMSK 0x1f
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_RMSK)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_IN)
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_CMN_VREG_SEL_BMSK 0x1c
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_CMN_VREG_SEL_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_PLL_FBCLK_SEL_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_PLL_FBCLK_SEL_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_CLK_BIAS_REFSEL_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_CMN_CONFIG_2_CLK_BIAS_REFSEL_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001f0)
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_OFFS                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001f0)
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR,                 \
                  HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_RMSK)
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_IN)
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_CODE_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_CODE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001f4)
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_OFFS                             \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001f4)
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR,                  \
                  HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_RMSK)
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_IN)
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE2_BMSK 0x30
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE2_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_BMSK 0xc
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_BMSK 0x3
#define HWIO_SP0_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEBUG_BUS0_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001f8)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS0_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001f8)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS0_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS0_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS0_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_DEBUG_BUS0_RMSK)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS0_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS0_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEBUG_BUS1_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001fc)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS1_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001fc)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS1_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS1_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_DEBUG_BUS1_RMSK)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS1_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEBUG_BUS2_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000200)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS2_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000200)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS2_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS2_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_DEBUG_BUS2_RMSK)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS2_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEBUG_BUS3_ADDR                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000204)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS3_OFFS                                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000204)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS3_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS3_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS3_ADDR,                        \
                  HWIO_SP0_QSERVER_COM_DEBUG_BUS3_RMSK)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS3_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS3_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_ADDR                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000208)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_OFFS                                \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000208)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_RMSK 0xf
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_ADDR,                     \
                  HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_RMSK)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_ADDR, v)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_IN)
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_DEBUG_BUS_SEL_BMSK 0xf
#define HWIO_SP0_QSERVER_COM_DEBUG_BUS_SEL_DEBUG_BUS_SEL_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CMN_MISC1_ADDR                                    \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000020c)
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_OFFS                                    \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000020c)
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_RMSK 0x7f
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_MISC1_ADDR,                         \
                  HWIO_SP0_QSERVER_COM_CMN_MISC1_RMSK)
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_MISC1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_COM_CMN_MISC1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CMN_MISC1_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_COM_CMN_MISC1_IN)
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_DIS_CG_RATE_CHANGE_BMSK 0x40
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_DIS_CG_RATE_CHANGE_SHFT 0x6
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_DIS_CG_SYSGLITCH_BMSK 0x20
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_DIS_CG_SYSGLITCH_SHFT 0x5
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_PLL_RESET_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_PLL_RESET_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_PLL_RESET_BMSK 0x8
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_PLL_RESET_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_PLL_VREG_READY_MUX_BMSK 0x4
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_PLL_VREG_READY_MUX_SHFT 0x2
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_PLL_VREG_READY_BMSK 0x2
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_PLL_VREG_READY_SHFT 0x1
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_BMSK 0x1
#define HWIO_SP0_QSERVER_COM_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CMN_MISC2_ADDR                                    \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000210)
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_OFFS                                    \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000210)
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_MISC2_ADDR,                         \
                  HWIO_SP0_QSERVER_COM_CMN_MISC2_RMSK)
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_MISC2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_COM_CMN_MISC2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CMN_MISC2_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_COM_CMN_MISC2_IN)
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_RSVD_BMSK 0x80
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_RSVD_SHFT 0x7
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_RESCODE_MAX_CAP_BMSK 0x7f
#define HWIO_SP0_QSERVER_COM_CMN_MISC2_RESCODE_MAX_CAP_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_ADDR                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000214)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_OFFS                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000214)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_ADDR,                 \
                  HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_RMSK)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_IN)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_ADDR                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000218)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_OFFS                            \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000218)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_ADDR,                 \
                  HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_RMSK)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_IN)
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_CORE_CLK_DIV_MODE2_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_CORECLK_DIV_MODE2_CORE_CLK_DIV_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_CMN_MODE_ADDR                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000021c)
#define HWIO_SP0_QSERVER_COM_CMN_MODE_OFFS                                     \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000021c)
#define HWIO_SP0_QSERVER_COM_CMN_MODE_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_CMN_MODE_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_MODE_ADDR,                          \
                  HWIO_SP0_QSERVER_COM_CMN_MODE_RMSK)
#define HWIO_SP0_QSERVER_COM_CMN_MODE_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_CMN_MODE_ADDR, m)
#define HWIO_SP0_QSERVER_COM_CMN_MODE_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_COM_CMN_MODE_ADDR, v)
#define HWIO_SP0_QSERVER_COM_CMN_MODE_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_CMN_MODE_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_COM_CMN_MODE_IN)
#define HWIO_SP0_QSERVER_COM_CMN_MODE_CMN_MODE_BMSK 0xff
#define HWIO_SP0_QSERVER_COM_CMN_MODE_CMN_MODE_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000220)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000220)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_RMSK 0x3f
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_RMSK)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_IN)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_VREGCLK_DIV_MODE1_BMSK 0x38
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_VREGCLK_DIV_MODE1_SHFT 0x3
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_VREGCLK_DIV_MODE0_BMSK 0x7
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV1_VREGCLK_DIV_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_ADDR                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000224)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_OFFS                                 \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000224)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_RMSK 0x7
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_ADDR,                      \
                  HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_RMSK)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_ADDR, v)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_IN)
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_VREGCLK_DIV_MODE2_BMSK 0x7
#define HWIO_SP0_QSERVER_COM_VREGCLK_DIV2_VREGCLK_DIV_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_ADDR                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000228)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_OFFS                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000228)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_IN                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_ADDR,        \
                  HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_ADDR                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000022c)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_OFFS                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000022c)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_IN                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_ADDR,        \
                  HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_9_8_BMSK \
  0x3
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_9_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_ADDR                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000230)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_OFFS                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000230)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_IN                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_ADDR,        \
                  HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_ADDR                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000234)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_OFFS                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000234)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_IN                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_ADDR,        \
                  HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_9_8_BMSK \
  0x3
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_9_8_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_ADDR                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000238)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_OFFS                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000238)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_IN                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_ADDR,        \
                  HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_PSM_VCOCAL_CODE_MODE2_7_0_BMSK \
  0xff
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_PSM_VCOCAL_CODE_MODE2_7_0_SHFT \
  0x0

#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_ADDR                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000023c)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_OFFS                   \
  (SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000023c)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_RMSK 0x3
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_IN                     \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_ADDR,        \
                  HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_RMSK)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_PSM_VCOCAL_CODE_MODE2_9_8_BMSK \
  0x3
#define HWIO_SP0_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_PSM_VCOCAL_CODE_MODE2_9_8_SHFT \
  0x0

/*----------------------------------------------------------------------------
 * MODULE: SP1_QSERVER_COM_QSERVER_COM_SATA_COM
 *--------------------------------------------------------------------------*/

#define SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE                          \
  (SP1_CM_SERVER_SATA_SW_BASE + 0x00000000)
#define SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS 0x00000000

#define HWIO_SP1_QSERVER_COM_ATB_SEL1_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000000)
#define HWIO_SP1_QSERVER_COM_ATB_SEL1_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000000)
#define HWIO_SP1_QSERVER_COM_ATB_SEL1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_ATB_SEL1_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ATB_SEL1_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_ATB_SEL1_RMSK)
#define HWIO_SP1_QSERVER_COM_ATB_SEL1_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ATB_SEL1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_ATB_SEL1_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_ATB_SEL1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_ATB_SEL1_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_ATB_SEL1_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_ATB_SEL1_IN)
#define HWIO_SP1_QSERVER_COM_ATB_SEL1_ATB_SEL_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_ATB_SEL1_ATB_SEL_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_ATB_SEL2_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000004)
#define HWIO_SP1_QSERVER_COM_ATB_SEL2_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000004)
#define HWIO_SP1_QSERVER_COM_ATB_SEL2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_ATB_SEL2_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ATB_SEL2_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_ATB_SEL2_RMSK)
#define HWIO_SP1_QSERVER_COM_ATB_SEL2_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ATB_SEL2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_ATB_SEL2_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_ATB_SEL2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_ATB_SEL2_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_ATB_SEL2_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_ATB_SEL2_IN)
#define HWIO_SP1_QSERVER_COM_ATB_SEL2_ATB_SEL_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_ATB_SEL2_ATB_SEL_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_ATB_SEL3_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000008)
#define HWIO_SP1_QSERVER_COM_ATB_SEL3_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000008)
#define HWIO_SP1_QSERVER_COM_ATB_SEL3_RMSK 0x7
#define HWIO_SP1_QSERVER_COM_ATB_SEL3_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ATB_SEL3_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_ATB_SEL3_RMSK)
#define HWIO_SP1_QSERVER_COM_ATB_SEL3_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ATB_SEL3_ADDR, m)
#define HWIO_SP1_QSERVER_COM_ATB_SEL3_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_ATB_SEL3_ADDR, v)
#define HWIO_SP1_QSERVER_COM_ATB_SEL3_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_ATB_SEL3_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_ATB_SEL3_IN)
#define HWIO_SP1_QSERVER_COM_ATB_SEL3_ATB_SEL_18_16_BMSK 0x7
#define HWIO_SP1_QSERVER_COM_ATB_SEL3_ATB_SEL_18_16_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_ADDR                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000000c)
#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_OFFS                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_COM_FREQ_UPDATE_ADDR,                       \
                  HWIO_SP1_QSERVER_COM_FREQ_UPDATE_RMSK)
#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_FREQ_UPDATE_ADDR, m)
#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_COM_FREQ_UPDATE_ADDR, v)
#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_FREQ_UPDATE_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_COM_FREQ_UPDATE_IN)
#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_PLL_FREQ_UPDATE_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_FREQ_UPDATE_PLL_FREQ_UPDATE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_BG_TIMER_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000010)
#define HWIO_SP1_QSERVER_COM_BG_TIMER_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000010)
#define HWIO_SP1_QSERVER_COM_BG_TIMER_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_BG_TIMER_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BG_TIMER_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_BG_TIMER_RMSK)
#define HWIO_SP1_QSERVER_COM_BG_TIMER_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BG_TIMER_ADDR, m)
#define HWIO_SP1_QSERVER_COM_BG_TIMER_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_BG_TIMER_ADDR, v)
#define HWIO_SP1_QSERVER_COM_BG_TIMER_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_BG_TIMER_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_BG_TIMER_IN)
#define HWIO_SP1_QSERVER_COM_BG_TIMER_SYSCLK_WAKE_BYPASS_BMSK 0x80
#define HWIO_SP1_QSERVER_COM_BG_TIMER_SYSCLK_WAKE_BYPASS_SHFT 0x7
#define HWIO_SP1_QSERVER_COM_BG_TIMER_SYSCLK_WAKE_TIME_BMSK 0x70
#define HWIO_SP1_QSERVER_COM_BG_TIMER_SYSCLK_WAKE_TIME_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_BG_TIMER_REFCLK_FREQ_SEL_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_BG_TIMER_REFCLK_FREQ_SEL_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_BG_TIMER_BG_WAIT_TIME_BMSK 0x7
#define HWIO_SP1_QSERVER_COM_BG_TIMER_BG_WAIT_TIME_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000014)
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000014)
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_IN)
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_SSC_CENTER_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_SSC_CENTER_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_SSC_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_SSC_EN_CENTER_SSC_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000018)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000018)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_IN)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000001c)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_IN)
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_PER1_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000020)
#define HWIO_SP1_QSERVER_COM_SSC_PER1_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000020)
#define HWIO_SP1_QSERVER_COM_SSC_PER1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_PER1_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_PER1_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_SSC_PER1_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_PER1_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_PER1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_PER1_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_PER1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_PER1_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_PER1_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_SSC_PER1_IN)
#define HWIO_SP1_QSERVER_COM_SSC_PER1_SSC_PER_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_PER1_SSC_PER_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_PER2_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000024)
#define HWIO_SP1_QSERVER_COM_SSC_PER2_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000024)
#define HWIO_SP1_QSERVER_COM_SSC_PER2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_PER2_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_PER2_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_SSC_PER2_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_PER2_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_PER2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_PER2_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_PER2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_PER2_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_PER2_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_SSC_PER2_IN)
#define HWIO_SP1_QSERVER_COM_SSC_PER2_SSC_PER_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_PER2_SSC_PER_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_ADDR                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000028)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_OFFS                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000028)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_ADDR,                    \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_ADDR                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000002c)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_OFFS                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_ADDR,                    \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_ADDR                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000030)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_OFFS                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000030)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_ADDR,                    \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_SSC_STEPSIZE_16_16_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_SSC_STEPSIZE_16_16_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000034)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000034)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR,              \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_BMSK  \
  0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_SHFT  \
  0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000038)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000038)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR,              \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000003c)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR,              \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_BMSK \
  0x1
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000040)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000040)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR,              \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_SSC_STEPSIZE_MODE2_7_0_BMSK  \
  0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE1_MODE2_SSC_STEPSIZE_MODE2_7_0_SHFT  \
  0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000044)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000044)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR,              \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_SSC_STEPSIZE_MODE2_15_8_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE2_MODE2_SSC_STEPSIZE_MODE2_15_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000048)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000048)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR,              \
                  HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_SSC_STEPSIZE_MODE2_16_16_BMSK \
  0x1
#define HWIO_SP1_QSERVER_COM_SSC_STEP_SIZE3_MODE2_SSC_STEPSIZE_MODE2_16_16_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_POST_DIV_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000004c)
#define HWIO_SP1_QSERVER_COM_POST_DIV_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000004c)
#define HWIO_SP1_QSERVER_COM_POST_DIV_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_POST_DIV_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_POST_DIV_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_POST_DIV_RMSK)
#define HWIO_SP1_QSERVER_COM_POST_DIV_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_POST_DIV_ADDR, m)
#define HWIO_SP1_QSERVER_COM_POST_DIV_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_POST_DIV_ADDR, v)
#define HWIO_SP1_QSERVER_COM_POST_DIV_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_POST_DIV_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_POST_DIV_IN)
#define HWIO_SP1_QSERVER_COM_POST_DIV_PLL_POSTDIV_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_POST_DIV_PLL_POSTDIV_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000050)
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000050)
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_POST_DIV_MUX_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_POST_DIV_MUX_RMSK)
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_POST_DIV_MUX_ADDR, m)
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_POST_DIV_MUX_ADDR, v)
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_POST_DIV_MUX_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_POST_DIV_MUX_IN)
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_PLL_POSTDIV_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_PLL_POSTDIV_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_PLL_POSTDIV_8_8_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_POST_DIV_MUX_PLL_POSTDIV_8_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000054)
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_OFFS                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000054)
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR,               \
                  HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_RMSK)
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR, m)
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR, v)
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_IN)
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_RX_DRIVE_R_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_RX_DRIVE_R_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_RX_DRIVE_L_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_RX_DRIVE_L_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_BIAS_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_BIAS_EN_CLKBUFLR_EN_BIAS_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_ADDR                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000058)
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_OFFS                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000058)
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_ENABLE1_ADDR,                       \
                  HWIO_SP1_QSERVER_COM_CLK_ENABLE1_RMSK)
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_ENABLE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_COM_CLK_ENABLE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CLK_ENABLE1_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_COM_CLK_ENABLE1_IN)
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_CLKDRVIDLE_EN_BMSK 0x80
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_CLKDRVIDLE_EN_SHFT 0x7
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_CLK_EP_EN_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_CLK_EP_EN_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_PLL_TXCLK_EN_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_PLL_TXCLK_EN_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_PLL_TXCLK_EN_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_PLL_TXCLK_EN_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_PLL_RXCLK_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_PLL_RXCLK_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_PLL_RXCLK_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_CLK_ENABLE1_PLL_RXCLK_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000005c)
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_IN)
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_CM_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_CM_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_GNDTERM_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_SYS_CLK_CTRL_SYSCLK_GNDTERM_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000060)
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_OFFS                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000060)
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_RMSK 0x7
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR,                 \
                  HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_RMSK)
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_IN)
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_EN_ADDR                                       \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000064)
#define HWIO_SP1_QSERVER_COM_PLL_EN_OFFS                                       \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000064)
#define HWIO_SP1_QSERVER_COM_PLL_EN_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_PLL_EN_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_EN_ADDR,                            \
                  HWIO_SP1_QSERVER_COM_PLL_EN_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_EN_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_EN_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_EN_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_EN_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_EN_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_EN_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_COM_PLL_EN_IN)
#define HWIO_SP1_QSERVER_COM_PLL_EN_PLL_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_PLL_EN_PLL_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_PLL_EN_PLL_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_PLL_EN_PLL_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_IVCO_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000068)
#define HWIO_SP1_QSERVER_COM_PLL_IVCO_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000068)
#define HWIO_SP1_QSERVER_COM_PLL_IVCO_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_PLL_IVCO_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_IVCO_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_PLL_IVCO_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_IVCO_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_IVCO_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_IVCO_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_IVCO_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_IVCO_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_IVCO_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_PLL_IVCO_IN)
#define HWIO_SP1_QSERVER_COM_PLL_IVCO_PLL_IVCO_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_PLL_IVCO_PLL_IVCO_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000006c)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000006c)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000070)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000070)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000074)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000074)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_PLLLOCK_CMP_MODE0_17_16_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE0_PLLLOCK_CMP_MODE0_17_16_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000078)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000078)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000007c)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000007c)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000080)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000080)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_PLLLOCK_CMP_MODE1_17_16_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE1_PLLLOCK_CMP_MODE1_17_16_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000084)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000084)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_PLLLOCK_CMP_MODE2_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP1_MODE2_PLLLOCK_CMP_MODE2_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000088)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000088)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_PLLLOCK_CMP_MODE2_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP2_MODE2_PLLLOCK_CMP_MODE2_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000008c)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000008c)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_PLLLOCK_CMP_MODE2_17_16_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_LOCK_CMP3_MODE2_PLLLOCK_CMP_MODE2_17_16_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000090)
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000090)
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR,              \
                  HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_IN)
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_BMSK \
  0x20
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_SHFT \
  0x5
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_BMSK 0x18
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_ADDR                       \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000094)
#define HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_OFFS                       \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000094)
#define HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_IN                         \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_ADDR,            \
                  HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_INM(m)                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_BGV_TRIM_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000098)
#define HWIO_SP1_QSERVER_COM_BGV_TRIM_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000098)
#define HWIO_SP1_QSERVER_COM_BGV_TRIM_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_BGV_TRIM_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BGV_TRIM_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_BGV_TRIM_RMSK)
#define HWIO_SP1_QSERVER_COM_BGV_TRIM_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BGV_TRIM_ADDR, m)
#define HWIO_SP1_QSERVER_COM_BGV_TRIM_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_BGV_TRIM_ADDR, v)
#define HWIO_SP1_QSERVER_COM_BGV_TRIM_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_BGV_TRIM_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_BGV_TRIM_IN)
#define HWIO_SP1_QSERVER_COM_BGV_TRIM_BGV_TRIM_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_BGV_TRIM_BGV_TRIM_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_BGT_TRIM_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000009c)
#define HWIO_SP1_QSERVER_COM_BGT_TRIM_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000009c)
#define HWIO_SP1_QSERVER_COM_BGT_TRIM_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_BGT_TRIM_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BGT_TRIM_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_BGT_TRIM_RMSK)
#define HWIO_SP1_QSERVER_COM_BGT_TRIM_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BGT_TRIM_ADDR, m)
#define HWIO_SP1_QSERVER_COM_BGT_TRIM_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_BGT_TRIM_ADDR, v)
#define HWIO_SP1_QSERVER_COM_BGT_TRIM_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_BGT_TRIM_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_BGT_TRIM_IN)
#define HWIO_SP1_QSERVER_COM_BGT_TRIM_BGT_TRIM_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_BGT_TRIM_BGT_TRIM_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000a0)
#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000a0)
#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_IETRIM_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_CLK_IETRIM_RMSK)
#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_IETRIM_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_COM_CLK_IETRIM_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CLK_IETRIM_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_COM_CLK_IETRIM_IN)
#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_CLK_IETRIM_BMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CLK_IETRIM_CLK_IETRIM_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000a4)
#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000a4)
#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_IPTRIM_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_CLK_IPTRIM_RMSK)
#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_IPTRIM_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_COM_CLK_IPTRIM_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CLK_IPTRIM_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_COM_CLK_IPTRIM_IN)
#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_CLK_IPTRIM_BMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CLK_IPTRIM_CLK_IPTRIM_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000a8)
#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000a8)
#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_EP_DIV_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_CLK_EP_DIV_RMSK)
#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_EP_DIV_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_COM_CLK_EP_DIV_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CLK_EP_DIV_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_COM_CLK_EP_DIV_IN)
#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_CLK_EP_DIV_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_CLK_EP_DIV_CLK_EP_DIV_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000ac)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000ac)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_BMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000b0)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000b0)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_BMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000b4)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000b4)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_PLL_CPCTRL_MODE2_BMSK 0x3f
#define HWIO_SP1_QSERVER_COM_CP_CTRL_MODE2_PLL_CPCTRL_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000b8)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000b8)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_RMSK 0x1f
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_BMSK 0x1f
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000bc)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000bc)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_RMSK 0x1f
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_BMSK 0x1f
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000c0)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_RMSK 0x1f
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_PLL_RCTRL_MODE2_BMSK 0x1f
#define HWIO_SP1_QSERVER_COM_PLL_RCTRL_MODE2_PLL_RCTRL_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000c4)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000c4)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_BMSK 0x3f
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000c8)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000c8)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_BMSK 0x3f
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000cc)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000cc)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_PLL_CCTRL_MODE2_BMSK 0x3f
#define HWIO_SP1_QSERVER_COM_PLL_CCTRL_MODE2_PLL_CCTRL_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_ADDR                                    \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000d0)
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_OFFS                                    \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000d0)
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_CNTRL_ADDR,                         \
                  HWIO_SP1_QSERVER_COM_PLL_CNTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_CNTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_CNTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_CNTRL_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_COM_PLL_CNTRL_IN)
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_PLL_STABLE_TIME_BMSK 0x60
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_PLL_STABLE_TIME_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_MASH_RESET_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_MASH_RESET_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_MASH_RESET_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_MASH_RESET_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_PLL_CPLIN_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_PLL_CPLIN_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_PLL_DIV_FFEN_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_PLL_DIV_FFEN_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_PLL_DIV_ORD_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_PLL_CNTRL_PLL_DIV_ORD_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000d4)
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000d4)
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_RMSK)
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_IN)
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_CML_SYSCLK_SEL_BMSK 0xe0
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_CML_SYSCLK_SEL_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_SEL_BMSK 0xc
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_SEL_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_SYSCLK_EN_SEL_SYSCLK_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_ADDR                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000d8)
#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_OFFS                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_ADDR,                    \
                  HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_RMSK)
#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_IN)
#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000dc)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000dc)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_IN)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_FORCE_C_READY_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_FORCE_C_READY_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_TSYNC_SEL_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_TSYNC_SEL_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_DISABLE_CLKGATE_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_DISABLE_CLKGATE_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_RSM_START_MUX_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_RSM_START_MUX_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_RSM_START_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_RSM_START_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_ADDR                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000e0)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_OFFS                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_ADDR,                    \
                  HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_RMSK)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_IN)
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_RESTRIM_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_RESTRIM_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_BANDGAP_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_BYPASS_RSM_BANDGAP_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_BMSK 0xc
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_TSYNC_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_TSYNC_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_TSYNC_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_RESETSM_CNTRL2_TSYNC_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000e4)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000e4)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_IN)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_RESTRIM_CMN_BYPASS_CODE_BMSK 0xfe
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_RESTRIM_CMN_BYPASS_CODE_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_BYPASS_CMN_RESTRIM_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL_BYPASS_CMN_RESTRIM_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000e8)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000e8)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_RMSK)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_IN)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_RESTRIM_OFFSET_CODE_BMSK 0x7f
#define HWIO_SP1_QSERVER_COM_RESTRIM_CTRL2_RESTRIM_OFFSET_CODE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000ec)
#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000ec)
#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_RMSK)
#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_ADDR, m)
#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_ADDR, v)
#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_IN)
#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_RESCODE_DIV_NUMERATOR_BMSK 0x7f
#define HWIO_SP1_QSERVER_COM_RESCODE_DIV_NUM_RESCODE_DIV_NUMERATOR_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_ADDR                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000f0)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_OFFS                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000f0)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_ADDR,                       \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_RNG_2_BMSK 0x80
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_RNG_2_SHFT 0x7
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_CNT_2_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_CNT_2_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_EN_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_EN_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_RNG_BMSK 0xc
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_RNG_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_CNT_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_EN_PLLLOCK_CNT_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000f4)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000f4)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_RMSK)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_ADDR, m)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_ADDR, v)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_IN)
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_BYP_PLLLOCK_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_LOCK_CMP_CFG_BYP_PLLLOCK_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000f8)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000f8)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_DEC_START_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_DEC_START_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DEC_START_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_DEC_START_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_DEC_START_MODE0_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE0_DEC_START_MODE0_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_ADDR                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000000fc)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_OFFS                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_ADDR,               \
                  HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000100)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000100)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_DEC_START_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_DEC_START_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DEC_START_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_DEC_START_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_DEC_START_MODE1_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE1_DEC_START_MODE1_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_ADDR                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000104)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_OFFS                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000104)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_ADDR,               \
                  HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000108)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000108)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_DEC_START_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_DEC_START_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DEC_START_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_DEC_START_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_DEC_START_MODE2_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEC_START_MODE2_DEC_START_MODE2_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_ADDR                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000010c)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_OFFS                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000010c)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_ADDR,               \
                  HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_DEC_START_MODE2_8_8_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_DEC_START_MSB_MODE2_DEC_START_MODE2_8_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000110)
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_OFFS                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000110)
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_RMSK 0x1f
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR,               \
                  HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_IN)
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_BMSK 0x18
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000114)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000114)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000118)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000118)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000011c)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000011c)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_BMSK \
  0xf
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000120)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000120)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000124)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000124)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000128)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000128)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_BMSK \
  0xf
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000012c)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000012c)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_DIV_FRAC_START_MODE2_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START1_MODE2_DIV_FRAC_START_MODE2_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000130)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000130)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_DIV_FRAC_START_MODE2_15_8_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START2_MODE2_DIV_FRAC_START_MODE2_15_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000134)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000134)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR,             \
                  HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_DIV_FRAC_START_MODE2_19_16_BMSK \
  0xf
#define HWIO_SP1_QSERVER_COM_DIV_FRAC_START3_MODE2_DIV_FRAC_START_MODE2_19_16_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000138)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_OFFS                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000138)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR,                  \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000013c)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_OFFS                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000013c)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR,                  \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_ADDR                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000140)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_OFFS                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000140)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_ADDR,                 \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_IN)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000144)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000144)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_RMSK 0x7
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_ADDR, v)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_IN)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_EN_INTEGLOOP_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000148)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000148)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR,             \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000014c)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000014c)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR,             \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_BMSK \
  0xf
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000150)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000150)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR,             \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000154)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000154)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR,             \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_BMSK \
  0xf
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000158)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000158)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR,             \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_INTEGLOOP_GAIN_MODE2_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN0_MODE2_INTEGLOOP_GAIN_MODE2_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000015c)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_OFFS                        \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000015c)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_IN                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR,             \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_INM(m)                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_OUT(v)                      \
  out_dword(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_ADDR, m, v,   \
                      HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_INTEGLOOP_GAIN_MODE2_11_8_BMSK \
  0xf
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_GAIN1_MODE2_INTEGLOOP_GAIN_MODE2_11_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000160)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_OFFS                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000160)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR,                  \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000164)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_OFFS                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000164)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR,                  \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_ADDR                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000168)
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_OFFS                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000168)
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_ADDR,                 \
                  HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_RMSK)
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_IN)
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_RESTRIM_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_RESTRIM_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_RESTRIM_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_RES_TRIM_CONTROL2_RESTRIM_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000016c)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000016c)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE2_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE2_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_VCO_TUNE_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_CTRL_VCO_TUNE_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000170)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000170)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_BMSK 0xc0
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0C_BMSK 0x30
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0C_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0B_BMSK 0xc
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0B_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0A_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_MAP_MAP_LANE_PS0A_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000174)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000174)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000178)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000178)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000017c)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000017c)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000180)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000180)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000184)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000184)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_PLL_VCOTUNE_MODE2_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE1_MODE2_PLL_VCOTUNE_MODE2_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000188)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000188)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_PLL_VCOTUNE_MODE2_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE2_MODE2_PLL_VCOTUNE_MODE2_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000018c)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_OFFS                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000018c)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR,                 \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000190)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_OFFS                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000190)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR,                 \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000194)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000194)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000198)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000198)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_IN)
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000019c)
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000019c)
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_RMSK 0x1f
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_IN)
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_FREEZE_CODE_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_FREEZE_CODE_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADC_FROM_ATB_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADC_FROM_ATB_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADC_ATB_MUXSEL_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADC_ATB_MUXSEL_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADC_SIGN_POL_FLIP_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADC_SIGN_POL_FLIP_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADC_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_ADC_FILTER_CTRL_ADC_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_ADDR                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001a0)
#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_OFFS                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001a0)
#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_RMSK 0x1f
#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_ADDR,                       \
                  HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_RMSK)
#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_ADDR, m)
#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_ADDR, v)
#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_IN)
#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_ADC_CLK_DIV_BMSK 0x1f
#define HWIO_SP1_QSERVER_COM_ADC_CLK_DIV_ADC_CLK_DIV_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001a4)
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001a4)
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADDR,              \
                  HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADC_CODE_OUT_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT1_STATUS_ADC_CODE_OUT_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADDR                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001a8)
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_OFFS                         \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001a8)
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADDR,              \
                  HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADC_CODE_OUT_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_ADC_CODE_OUT2_STATUS_ADC_CODE_OUT_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CMN_STATUS_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001ac)
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001ac)
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_STATUS_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_CMN_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_FREEZEIO_D_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_FREEZEIO_D_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_SWITCH_TO_REFCLK_DONE_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_SWITCH_TO_REFCLK_DONE_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_SWITCH_TO_CORECLK_DONE_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_SWITCH_TO_CORECLK_DONE_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_PLL_UNLOCKED_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_PLL_UNLOCKED_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_PLL_LOCKED_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_PLL_LOCKED_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_PLL_FREQ_DONE_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_CMN_STATUS_PLL_FREQ_DONE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_ADDR                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001b0)
#define HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_OFFS                              \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001b0)
#define HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_ADDR,                   \
                  HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_RESETSM_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_RESET_SM_STATUS_RESETSM_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_ADDR                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001b4)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_OFFS                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001b4)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_ADDR,               \
                  HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_RESTRIM_CODE_BMSK 0x7f
#define HWIO_SP1_QSERVER_COM_RESTRIM_CODE_STATUS_RESTRIM_CODE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_ADDR                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001b8)
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_OFFS                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001b8)
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_ADDR,               \
                  HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_ADDR                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001bc)
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_OFFS                          \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001bc)
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_ADDR,               \
                  HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_BG_CTRL_ADDR                                      \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001c0)
#define HWIO_SP1_QSERVER_COM_BG_CTRL_OFFS                                      \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001c0)
#define HWIO_SP1_QSERVER_COM_BG_CTRL_RMSK 0x7
#define HWIO_SP1_QSERVER_COM_BG_CTRL_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BG_CTRL_ADDR,                           \
                  HWIO_SP1_QSERVER_COM_BG_CTRL_RMSK)
#define HWIO_SP1_QSERVER_COM_BG_CTRL_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_COM_BG_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_BG_CTRL_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_COM_BG_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_BG_CTRL_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_BG_CTRL_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_COM_BG_CTRL_IN)
#define HWIO_SP1_QSERVER_COM_BG_CTRL_BANDGAP_EN_MUX_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_BG_CTRL_BANDGAP_EN_MUX_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_BG_CTRL_BANDGAP_EN_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_BG_CTRL_BANDGAP_EN_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_BG_CTRL_BANDGAP_BYPASS_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_BG_CTRL_BANDGAP_BYPASS_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CLK_SELECT_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001c4)
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001c4)
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_SELECT_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_CLK_SELECT_RMSK)
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CLK_SELECT_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_COM_CLK_SELECT_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CLK_SELECT_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_COM_CLK_SELECT_IN)
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_VREG_CLK_SRC_SEL_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_VREG_CLK_SRC_SEL_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_TSYNC_EN_MUX_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_TSYNC_EN_MUX_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_TSYNC_EN_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_TSYNC_EN_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_SYSCLK_TX_SWINGSEL_BMSK 0x6
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_SYSCLK_TX_SWINGSEL_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_SYSCLK_TX_SYSCLKSEL_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_CLK_SELECT_SYSCLK_TX_SYSCLKSEL_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001c8)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001c8)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_HSCLK_SEL1_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_HSCLK_SEL1_RMSK)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_HSCLK_SEL1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_COM_HSCLK_SEL1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_HSCLK_SEL1_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_COM_HSCLK_SEL1_IN)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_HSCLK_DIVSEL_MODE1_BMSK 0xf0
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_HSCLK_DIVSEL_MODE1_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_HSCLK_DIVSEL_MODE0_BMSK 0xf
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL1_HSCLK_DIVSEL_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001cc)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001cc)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_HSCLK_SEL2_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_HSCLK_SEL2_RMSK)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_HSCLK_SEL2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_COM_HSCLK_SEL2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_HSCLK_SEL2_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_COM_HSCLK_SEL2_IN)
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_HSCLK_DIVSEL_MODE2_BMSK 0xf
#define HWIO_SP1_QSERVER_COM_HSCLK_SEL2_HSCLK_DIVSEL_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_ADDR                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001d0)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_OFFS                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001d0)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_IN                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_ADDR,          \
                  HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_INM(m)                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_BMSK   \
  0xff
#define HWIO_SP1_QSERVER_COM_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001d4)
#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001d4)
#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_ANALOG_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_PLL_ANALOG_RMSK)
#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_PLL_ANALOG_ADDR, m)
#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_COM_PLL_ANALOG_ADDR, v)
#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_PLL_ANALOG_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_COM_PLL_ANALOG_IN)
#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_PLL_ANALOG_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_PLL_ANALOG_PLL_ANALOG_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_ADDR                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001d8)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_OFFS                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001d8)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CORECLK_DIV_ADDR,                       \
                  HWIO_SP1_QSERVER_COM_CORECLK_DIV_RMSK)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CORECLK_DIV_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_COM_CORECLK_DIV_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CORECLK_DIV_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_COM_CORECLK_DIV_IN)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_CORE_CLK_DIV_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_CORE_CLK_DIV_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SW_RESET_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001dc)
#define HWIO_SP1_QSERVER_COM_SW_RESET_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001dc)
#define HWIO_SP1_QSERVER_COM_SW_RESET_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_SW_RESET_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SW_RESET_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_SW_RESET_RMSK)
#define HWIO_SP1_QSERVER_COM_SW_RESET_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SW_RESET_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SW_RESET_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_SW_RESET_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SW_RESET_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SW_RESET_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_SW_RESET_IN)
#define HWIO_SP1_QSERVER_COM_SW_RESET_SW_RESET_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_SW_RESET_SW_RESET_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_ADDR                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001e0)
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_OFFS                                  \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001e0)
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CORE_CLK_EN_ADDR,                       \
                  HWIO_SP1_QSERVER_COM_CORE_CLK_EN_RMSK)
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CORE_CLK_EN_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_COM_CORE_CLK_EN_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CORE_CLK_EN_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_COM_CORE_CLK_EN_IN)
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE2_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE2_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CORECLK_EN_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CORECLK_EN_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CORECLK_EN_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_CORECLK_EN_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_AUXCLK_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_AUXCLK_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_AUXCLK_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_CORE_CLK_EN_AUXCLK_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_C_READY_STATUS_ADDR                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001e4)
#define HWIO_SP1_QSERVER_COM_C_READY_STATUS_OFFS                               \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001e4)
#define HWIO_SP1_QSERVER_COM_C_READY_STATUS_RMSK 0x1
#define HWIO_SP1_QSERVER_COM_C_READY_STATUS_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_C_READY_STATUS_ADDR,                    \
                  HWIO_SP1_QSERVER_COM_C_READY_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_C_READY_STATUS_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_COM_C_READY_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_C_READY_STATUS_C_READY_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_C_READY_STATUS_C_READY_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001e8)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001e8)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_RMSK 0x1f
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_CONFIG_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_CMN_CONFIG_RMSK)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_CONFIG_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_COM_CMN_CONFIG_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CMN_CONFIG_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_COM_CMN_CONFIG_IN)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_LANE_SYNC_MODE_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_LANE_SYNC_MODE_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_PSM_SWITCH_CORECLK_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_PSM_SWITCH_CORECLK_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_PSM_SWITCH_AUXCLK_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_PSM_SWITCH_AUXCLK_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_CLKGEN_MODE_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_CLKGEN_MODE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001ec)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001ec)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_RMSK 0x1f
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_RMSK)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_IN)
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_CMN_VREG_SEL_BMSK 0x1c
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_CMN_VREG_SEL_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_PLL_FBCLK_SEL_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_PLL_FBCLK_SEL_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_CLK_BIAS_REFSEL_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_CMN_CONFIG_2_CLK_BIAS_REFSEL_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001f0)
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_OFFS                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001f0)
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR,                 \
                  HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_RMSK)
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_IN)
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_CODE_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_CMN_RATE_OVERRIDE_CMN_RATE_CODE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001f4)
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_OFFS                             \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001f4)
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR,                  \
                  HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_RMSK)
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_IN)
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE2_BMSK 0x30
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE2_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_BMSK 0xc
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_BMSK 0x3
#define HWIO_SP1_QSERVER_COM_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEBUG_BUS0_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001f8)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS0_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001f8)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS0_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS0_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS0_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_DEBUG_BUS0_RMSK)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS0_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS0_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEBUG_BUS1_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x000001fc)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS1_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x000001fc)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS1_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS1_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_DEBUG_BUS1_RMSK)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS1_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEBUG_BUS2_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000200)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS2_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000200)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS2_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS2_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_DEBUG_BUS2_RMSK)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS2_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEBUG_BUS3_ADDR                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000204)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS3_OFFS                                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000204)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS3_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS3_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS3_ADDR,                        \
                  HWIO_SP1_QSERVER_COM_DEBUG_BUS3_RMSK)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS3_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS3_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_ADDR                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000208)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_OFFS                                \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000208)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_RMSK 0xf
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_ADDR,                     \
                  HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_RMSK)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_ADDR, v)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_IN)
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_DEBUG_BUS_SEL_BMSK 0xf
#define HWIO_SP1_QSERVER_COM_DEBUG_BUS_SEL_DEBUG_BUS_SEL_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CMN_MISC1_ADDR                                    \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000020c)
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_OFFS                                    \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000020c)
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_RMSK 0x7f
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_MISC1_ADDR,                         \
                  HWIO_SP1_QSERVER_COM_CMN_MISC1_RMSK)
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_MISC1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_COM_CMN_MISC1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CMN_MISC1_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_COM_CMN_MISC1_IN)
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_DIS_CG_RATE_CHANGE_BMSK 0x40
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_DIS_CG_RATE_CHANGE_SHFT 0x6
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_DIS_CG_SYSGLITCH_BMSK 0x20
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_DIS_CG_SYSGLITCH_SHFT 0x5
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_PLL_RESET_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_PLL_RESET_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_PLL_RESET_BMSK 0x8
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_PLL_RESET_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_PLL_VREG_READY_MUX_BMSK 0x4
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_PLL_VREG_READY_MUX_SHFT 0x2
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_PLL_VREG_READY_BMSK 0x2
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_PLL_VREG_READY_SHFT 0x1
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_BMSK 0x1
#define HWIO_SP1_QSERVER_COM_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CMN_MISC2_ADDR                                    \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000210)
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_OFFS                                    \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000210)
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_MISC2_ADDR,                         \
                  HWIO_SP1_QSERVER_COM_CMN_MISC2_RMSK)
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_MISC2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_COM_CMN_MISC2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CMN_MISC2_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_COM_CMN_MISC2_IN)
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_RSVD_BMSK 0x80
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_RSVD_SHFT 0x7
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_RESCODE_MAX_CAP_BMSK 0x7f
#define HWIO_SP1_QSERVER_COM_CMN_MISC2_RESCODE_MAX_CAP_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_ADDR                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000214)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_OFFS                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000214)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_ADDR,                 \
                  HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_RMSK)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_IN)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_ADDR                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000218)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_OFFS                            \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000218)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_ADDR,                 \
                  HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_RMSK)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_IN)
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_CORE_CLK_DIV_MODE2_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_CORECLK_DIV_MODE2_CORE_CLK_DIV_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_CMN_MODE_ADDR                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000021c)
#define HWIO_SP1_QSERVER_COM_CMN_MODE_OFFS                                     \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000021c)
#define HWIO_SP1_QSERVER_COM_CMN_MODE_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_CMN_MODE_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_MODE_ADDR,                          \
                  HWIO_SP1_QSERVER_COM_CMN_MODE_RMSK)
#define HWIO_SP1_QSERVER_COM_CMN_MODE_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_CMN_MODE_ADDR, m)
#define HWIO_SP1_QSERVER_COM_CMN_MODE_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_COM_CMN_MODE_ADDR, v)
#define HWIO_SP1_QSERVER_COM_CMN_MODE_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_CMN_MODE_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_COM_CMN_MODE_IN)
#define HWIO_SP1_QSERVER_COM_CMN_MODE_CMN_MODE_BMSK 0xff
#define HWIO_SP1_QSERVER_COM_CMN_MODE_CMN_MODE_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000220)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000220)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_RMSK 0x3f
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_RMSK)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_IN)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_VREGCLK_DIV_MODE1_BMSK 0x38
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_VREGCLK_DIV_MODE1_SHFT 0x3
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_VREGCLK_DIV_MODE0_BMSK 0x7
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV1_VREGCLK_DIV_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_ADDR                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000224)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_OFFS                                 \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000224)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_RMSK 0x7
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_ADDR,                      \
                  HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_RMSK)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_ADDR, v)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_IN)
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_VREGCLK_DIV_MODE2_BMSK 0x7
#define HWIO_SP1_QSERVER_COM_VREGCLK_DIV2_VREGCLK_DIV_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_ADDR                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000228)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_OFFS                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000228)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_IN                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_ADDR,        \
                  HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_ADDR                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000022c)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_OFFS                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000022c)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_IN                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_ADDR,        \
                  HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_9_8_BMSK \
  0x3
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_9_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_ADDR                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000230)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_OFFS                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000230)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_IN                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_ADDR,        \
                  HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_ADDR                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000234)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_OFFS                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000234)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_IN                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_ADDR,        \
                  HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_9_8_BMSK \
  0x3
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_9_8_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_ADDR                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x00000238)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_OFFS                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x00000238)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_IN                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_ADDR,        \
                  HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_PSM_VCOCAL_CODE_MODE2_7_0_BMSK \
  0xff
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE1_MODE2_STATUS_PSM_VCOCAL_CODE_MODE2_7_0_SHFT \
  0x0

#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_ADDR                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE + 0x0000023c)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_OFFS                   \
  (SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS + 0x0000023c)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_RMSK 0x3
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_IN                     \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_ADDR,        \
                  HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_RMSK)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_INM(m)                 \
  in_dword_masked(HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_PSM_VCOCAL_CODE_MODE2_9_8_BMSK \
  0x3
#define HWIO_SP1_QSERVER_COM_VCO_CAL_CODE2_MODE2_STATUS_PSM_VCOCAL_CODE_MODE2_9_8_SHFT \
  0x0

/*----------------------------------------------------------------------------
 * MODULE: SP0_QSERVER_L0_QSERVER_L0_SATA_LANE
 *--------------------------------------------------------------------------*/

#define SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE                           \
  (SP0_CM_SERVER_SATA_SW_BASE + 0x00010000)
#define SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS 0x00010000

#define HWIO_SP0_QSERVER_L0_ATB_SEL1_ADDR                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000000)
#define HWIO_SP0_QSERVER_L0_ATB_SEL1_OFFS                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000000)
#define HWIO_SP0_QSERVER_L0_ATB_SEL1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_ATB_SEL1_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_ATB_SEL1_ADDR,                           \
                  HWIO_SP0_QSERVER_L0_ATB_SEL1_RMSK)
#define HWIO_SP0_QSERVER_L0_ATB_SEL1_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_ATB_SEL1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_ATB_SEL1_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_L0_ATB_SEL1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_ATB_SEL1_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_ATB_SEL1_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_L0_ATB_SEL1_IN)
#define HWIO_SP0_QSERVER_L0_ATB_SEL1_ATB_SEL_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_ATB_SEL1_ATB_SEL_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_ATB_SEL2_ADDR                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000004)
#define HWIO_SP0_QSERVER_L0_ATB_SEL2_OFFS                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000004)
#define HWIO_SP0_QSERVER_L0_ATB_SEL2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_ATB_SEL2_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_ATB_SEL2_ADDR,                           \
                  HWIO_SP0_QSERVER_L0_ATB_SEL2_RMSK)
#define HWIO_SP0_QSERVER_L0_ATB_SEL2_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_ATB_SEL2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_ATB_SEL2_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_L0_ATB_SEL2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_ATB_SEL2_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_ATB_SEL2_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_L0_ATB_SEL2_IN)
#define HWIO_SP0_QSERVER_L0_ATB_SEL2_ATB_SEL_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_ATB_SEL2_ATB_SEL_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_ATB_SEL3_ADDR                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000008)
#define HWIO_SP0_QSERVER_L0_ATB_SEL3_OFFS                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000008)
#define HWIO_SP0_QSERVER_L0_ATB_SEL3_RMSK 0x1
#define HWIO_SP0_QSERVER_L0_ATB_SEL3_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_ATB_SEL3_ADDR,                           \
                  HWIO_SP0_QSERVER_L0_ATB_SEL3_RMSK)
#define HWIO_SP0_QSERVER_L0_ATB_SEL3_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_ATB_SEL3_ADDR, m)
#define HWIO_SP0_QSERVER_L0_ATB_SEL3_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_L0_ATB_SEL3_ADDR, v)
#define HWIO_SP0_QSERVER_L0_ATB_SEL3_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_ATB_SEL3_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_L0_ATB_SEL3_IN)
#define HWIO_SP0_QSERVER_L0_ATB_SEL3_ATB_SEL_16_16_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_ATB_SEL3_ATB_SEL_16_16_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000000c)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_CTRL0_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_DRVR_CTRL0_RMSK)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_CTRL0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_DRVR_CTRL0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DRVR_CTRL0_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_DRVR_CTRL0_IN)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_UFS_MODE_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_UFS_MODE_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_INIT_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_INIT_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_USB3P1_MODE_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_USB3P1_MODE_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_KR_PCIGEN3_MODE_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL0_KR_PCIGEN3_MODE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000010)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000010)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_CTRL1_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_DRVR_CTRL1_RMSK)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_CTRL1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_DRVR_CTRL1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DRVR_CTRL1_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_DRVR_CTRL1_IN)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_TX_RESCODE_OFFSET_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL1_TX_RESCODE_OFFSET_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000014)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000014)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_CTRL2_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_DRVR_CTRL2_RMSK)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_CTRL2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_DRVR_CTRL2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DRVR_CTRL2_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_DRVR_CTRL2_IN)
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_EQ_BYPASS_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_EQ_BYPASS_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_TX_DRVR_BOOST_EN_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_TX_DRVR_BOOST_EN_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_TX_DRVR_BOOST_GEAR_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_DRVR_CTRL2_TX_DRVR_BOOST_GEAR_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000018)
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000018)
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_RMSK 0xf
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_RMSK)
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_IN)
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_PRE_EN_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_PRE_EN_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_POST_EN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_POST_EN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_MAIN_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_MAIN_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_MAIN_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_DRVR_TAP_EN_MAIN_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_TX_MARGINING_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000001c)
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_MARGINING_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_TX_MARGINING_RMSK)
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_MARGINING_ADDR, m)
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_TX_MARGINING_ADDR, v)
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_TX_MARGINING_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_TX_MARGINING_IN)
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_TX_MARGINING_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_TX_MARGINING_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_TX_MARGINING_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_TX_MARGINING_TX_MARGINING_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_TX_PRE_ADDR                                        \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000020)
#define HWIO_SP0_QSERVER_L0_TX_PRE_OFFS                                        \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000020)
#define HWIO_SP0_QSERVER_L0_TX_PRE_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_TX_PRE_IN                                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_PRE_ADDR,                             \
                  HWIO_SP0_QSERVER_L0_TX_PRE_RMSK)
#define HWIO_SP0_QSERVER_L0_TX_PRE_INM(m)                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_PRE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_TX_PRE_OUT(v)                                      \
  out_dword(HWIO_SP0_QSERVER_L0_TX_PRE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_TX_PRE_OUTM(m, v)                                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_TX_PRE_ADDR, m, v,                   \
                      HWIO_SP0_QSERVER_L0_TX_PRE_IN)
#define HWIO_SP0_QSERVER_L0_TX_PRE_TX_PRE_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_TX_PRE_TX_PRE_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_TX_PRE_TX_PRE_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_TX_PRE_TX_PRE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_TX_POST_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000024)
#define HWIO_SP0_QSERVER_L0_TX_POST_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000024)
#define HWIO_SP0_QSERVER_L0_TX_POST_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_TX_POST_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_POST_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_TX_POST_RMSK)
#define HWIO_SP0_QSERVER_L0_TX_POST_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_POST_ADDR, m)
#define HWIO_SP0_QSERVER_L0_TX_POST_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_TX_POST_ADDR, v)
#define HWIO_SP0_QSERVER_L0_TX_POST_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_TX_POST_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_TX_POST_IN)
#define HWIO_SP0_QSERVER_L0_TX_POST_TX_POST_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_TX_POST_TX_POST_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_TX_POST_TX_POST_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_TX_POST_TX_POST_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000028)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000028)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN1_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_BIST_PATTERN1_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_BIST_PATTERN1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BIST_PATTERN1_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_BIST_PATTERN1_IN)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_BIST_PATTERN_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN1_BIST_PATTERN_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000002c)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN2_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_BIST_PATTERN2_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_BIST_PATTERN2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BIST_PATTERN2_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_BIST_PATTERN2_IN)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_BIST_PATTERN_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN2_BIST_PATTERN_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000030)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000030)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN3_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_BIST_PATTERN3_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN3_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_BIST_PATTERN3_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BIST_PATTERN3_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_BIST_PATTERN3_IN)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_BIST_PATTERN_23_16_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN3_BIST_PATTERN_23_16_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000034)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000034)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN4_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_BIST_PATTERN4_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN4_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_BIST_PATTERN4_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BIST_PATTERN4_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_BIST_PATTERN4_IN)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_BIST_PATTERN_31_24_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN4_BIST_PATTERN_31_24_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000038)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000038)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN5_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_BIST_PATTERN5_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_PATTERN5_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_BIST_PATTERN5_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BIST_PATTERN5_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_BIST_PATTERN5_IN)
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_BIST_PATTERN_39_32_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_PATTERN5_BIST_PATTERN_39_32_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR                         \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000003c)
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_OFFS                         \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR,              \
                  HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_IN)
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_RX_PRBS_SWAP_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_RX_PRBS_SWAP_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_TX_PRBS_SWAP_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_TX_PRBS_SWAP_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_LANE_NUMBER_BMSK 0x30
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_LANE_NUMBER_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_BISTMODE_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_BIST_MODE_LANENO_SWAP_BISTMODE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000040)
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_OFFS                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000040)
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_RMSK 0xf
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_IN                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR,           \
                  HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_INM(m)                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_OUT(v)                    \
  out_dword(HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_OUTM(m, v)                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR, m, v, \
                      HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_IN)
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_AUXMODE_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_AUXMODE_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_ERR_INJECT_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_ERR_INJECT_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_INVERT_TX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_INVERT_TX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_INVERT_RX_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_INVERT_RX_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000044)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000044)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRBS_SEED1_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_PRBS_SEED1_RMSK)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRBS_SEED1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_PRBS_SEED1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PRBS_SEED1_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_PRBS_SEED1_IN)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_PRBS_SEED_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PRBS_SEED1_PRBS_SEED_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000048)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000048)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRBS_SEED2_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_PRBS_SEED2_RMSK)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRBS_SEED2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_PRBS_SEED2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PRBS_SEED2_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_PRBS_SEED2_IN)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_PRBS_SEED_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PRBS_SEED2_PRBS_SEED_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000004c)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000004c)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRBS_SEED3_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_PRBS_SEED3_RMSK)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRBS_SEED3_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_PRBS_SEED3_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PRBS_SEED3_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_PRBS_SEED3_IN)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_PRBS_SEED_23_16_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PRBS_SEED3_PRBS_SEED_23_16_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000050)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000050)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRBS_SEED4_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_PRBS_SEED4_RMSK)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRBS_SEED4_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_PRBS_SEED4_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PRBS_SEED4_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_PRBS_SEED4_IN)
#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_PRBS_SEED_31_24_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PRBS_SEED4_PRBS_SEED_31_24_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000054)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000054)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PERL_LENGTH1_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_PERL_LENGTH1_RMSK)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PERL_LENGTH1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_PERL_LENGTH1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PERL_LENGTH1_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_PERL_LENGTH1_IN)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_PERL_LENGTH_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH1_PERL_LENGTH_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000058)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000058)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PERL_LENGTH2_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_PERL_LENGTH2_RMSK)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PERL_LENGTH2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_PERL_LENGTH2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PERL_LENGTH2_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_PERL_LENGTH2_IN)
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_PERL_LENGTH_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PERL_LENGTH2_PERL_LENGTH_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000005c)
#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_RMSK 0x7
#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_RMSK)
#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_IN)
#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_RECDETECT_LVL_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_RCV_DETECT_LVL_RECDETECT_LVL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000060)
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000060)
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_BAND_MODE_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_TX_BAND_MODE_RMSK)
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_BAND_MODE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_TX_BAND_MODE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_TX_BAND_MODE_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_TX_BAND_MODE_IN)
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE2_BMSK 0x30
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE2_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE1_BMSK 0xc
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE1_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE0_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_LANE_MODE_ADDR                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000064)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_OFFS                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000064)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_LANE_MODE_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LANE_MODE_ADDR,                          \
                  HWIO_SP0_QSERVER_L0_LANE_MODE_RMSK)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LANE_MODE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_L0_LANE_MODE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_LANE_MODE_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_L0_LANE_MODE_IN)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_SERDES_MODE_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_LANE_MODE_SERDES_MODE_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_LANE_MODE_LANE_SYNC_MODE_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_LANE_MODE_LANE_SYNC_MODE_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_LANE_MODE_LANE_MODE_4_0_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_LANE_MODE_LANE_MODE_4_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000068)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000068)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LANE_MODE_2_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_LANE_MODE_2_RMSK)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LANE_MODE_2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_LANE_MODE_2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_LANE_MODE_2_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_LANE_MODE_2_IN)
#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_LANE_MODE_9_5_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_LANE_MODE_2_LANE_MODE_9_5_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_LPB_EN_ADDR                                        \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000006c)
#define HWIO_SP0_QSERVER_L0_LPB_EN_OFFS                                        \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000006c)
#define HWIO_SP0_QSERVER_L0_LPB_EN_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_LPB_EN_IN                                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LPB_EN_ADDR,                             \
                  HWIO_SP0_QSERVER_L0_LPB_EN_RMSK)
#define HWIO_SP0_QSERVER_L0_LPB_EN_INM(m)                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LPB_EN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_LPB_EN_OUT(v)                                      \
  out_dword(HWIO_SP0_QSERVER_L0_LPB_EN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_LPB_EN_OUTM(m, v)                                  \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_LPB_EN_ADDR, m, v,                   \
                      HWIO_SP0_QSERVER_L0_LPB_EN_IN)
#define HWIO_SP0_QSERVER_L0_LPB_EN_TX_RCLK_LPB_EN_MUX_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_LPB_EN_TX_RCLK_LPB_EN_MUX_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_LPB_EN_TX_RCLK_LPB_EN_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_LPB_EN_TX_RCLK_LPB_EN_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_LPB_EN_EN_SERLPB_MUX_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_LPB_EN_EN_SERLPB_MUX_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_LPB_EN_EN_SERLPB_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_LPB_EN_EN_SERLPB_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_LPB_EN_PAR_LPB_EN_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_LPB_EN_PAR_LPB_EN_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_LPB_EN_PAR_LPB_EN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_LPB_EN_PAR_LPB_EN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_LPB_EN_EN_RCLK_LPB_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_LPB_EN_EN_RCLK_LPB_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_LPB_EN_EN_RCLK_LPB_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_LPB_EN_EN_RCLK_LPB_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_LPB_EN1_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000070)
#define HWIO_SP0_QSERVER_L0_LPB_EN1_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000070)
#define HWIO_SP0_QSERVER_L0_LPB_EN1_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_LPB_EN1_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LPB_EN1_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_LPB_EN1_RMSK)
#define HWIO_SP0_QSERVER_L0_LPB_EN1_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LPB_EN1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_LPB_EN1_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_LPB_EN1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_LPB_EN1_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_LPB_EN1_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_LPB_EN1_IN)
#define HWIO_SP0_QSERVER_L0_LPB_EN1_EN_LINELPB_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_LPB_EN1_EN_LINELPB_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_LPB_EN1_EN_LINELPB_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_LPB_EN1_EN_LINELPB_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_LPB_SEL_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000074)
#define HWIO_SP0_QSERVER_L0_LPB_SEL_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000074)
#define HWIO_SP0_QSERVER_L0_LPB_SEL_RMSK 0xf
#define HWIO_SP0_QSERVER_L0_LPB_SEL_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LPB_SEL_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_LPB_SEL_RMSK)
#define HWIO_SP0_QSERVER_L0_LPB_SEL_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_LPB_SEL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_LPB_SEL_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_LPB_SEL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_LPB_SEL_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_LPB_SEL_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_LPB_SEL_IN)
#define HWIO_SP0_QSERVER_L0_LPB_SEL_LINE_LPB_MAPTO_PAR_OR_LINE_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_LPB_SEL_LINE_LPB_MAPTO_PAR_OR_LINE_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_LPB_SEL_RCLK_LPB_SEL_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_LPB_SEL_RCLK_LPB_SEL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000078)
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_OFFS                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000078)
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_RMSK 0xf
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IN                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR,         \
                  HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_RMSK)
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_INM(m)                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_OUT(v)                  \
  out_dword(HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_OUTM(m, v)              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR, m,  \
                      v, HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IN)
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_EN_RECDETECT_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_EN_RECDETECT_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_EN_RECDETECT_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_EN_RECDETECT_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000007c)
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000007c)
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PARALLEL_RATE_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_PARALLEL_RATE_RMSK)
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PARALLEL_RATE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_PARALLEL_RATE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PARALLEL_RATE_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_PARALLEL_RATE_IN)
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE2_BMSK 0x30
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE2_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE1_BMSK 0xc
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE1_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE0_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000080)
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000080)
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_RMSK)
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_IN)
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_SW_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_SW_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_SW_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_SW_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS2_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS2_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS1B_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS1B_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS1A_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS1A_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000084)
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000084)
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_RMSK)
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_IN)
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_RESET_TSYNC_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_RESET_TSYNC_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_RESET_TSYNC_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RESET_TSYNC_EN_RESET_TSYNC_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000088)
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000088)
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_RMSK 0xf
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_RMSK)
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_IN)
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_IN_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_IN_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_IN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_IN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000008c)
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_OFFS              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000008c)
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_IN                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR,   \
                  HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_RMSK)
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_INM(m)            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_OUT(v)            \
  out_dword(HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_OUTM(m, v)        \
  out_dword_masked_ns(                                                         \
      HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR, m, v,         \
      HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_IN)
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TCLK_EN_MUX_BMSK  \
  0x80
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TCLK_EN_MUX_SHFT  \
  0x7
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TCLK_EN_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TCLK_EN_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_HIGHZ_MUX_BMSK \
  0x20
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_HIGHZ_MUX_SHFT \
  0x5
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_HIGHZ_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_HIGHZ_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TRANSCEIVER_BIAS_EN_MUX_BMSK \
  0x8
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TRANSCEIVER_BIAS_EN_MUX_SHFT \
  0x3
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TRANSCEIVER_BIAS_EN_BMSK \
  0x4
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TRANSCEIVER_BIAS_EN_SHFT \
  0x2
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RESET_GEN_ADDR                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000090)
#define HWIO_SP0_QSERVER_L0_RESET_GEN_OFFS                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000090)
#define HWIO_SP0_QSERVER_L0_RESET_GEN_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_RESET_GEN_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RESET_GEN_ADDR,                          \
                  HWIO_SP0_QSERVER_L0_RESET_GEN_RMSK)
#define HWIO_SP0_QSERVER_L0_RESET_GEN_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RESET_GEN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RESET_GEN_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_L0_RESET_GEN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RESET_GEN_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RESET_GEN_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_L0_RESET_GEN_IN)
#define HWIO_SP0_QSERVER_L0_RESET_GEN_RX_RESET_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RESET_GEN_RX_RESET_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RESET_GEN_RX_RESET_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RESET_GEN_RX_RESET_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RESET_GEN_JITTERGEN_RESET_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RESET_GEN_JITTERGEN_RESET_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RESET_GEN_CDR_RESET_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RESET_GEN_CDR_RESET_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RESET_GEN_TXBIST_RESET_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RESET_GEN_TXBIST_RESET_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RESET_GEN_RXBIST_RESET_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RESET_GEN_RXBIST_RESET_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RESET_GEN_SW_RESET_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RESET_GEN_SW_RESET_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000094)
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000094)
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_RMSK)
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_IN)
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_DEBUG_CLK_SEL_BMSK 0x60
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_DEBUG_CLK_SEL_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_DEBUGBUS_SEL_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DEBUGBUS_SEL_DEBUGBUS_SEL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000098)
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000098)
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_RMSK 0x7
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_RMSK)
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_IN)
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_CLKGATE_FUNCTIONAL_BMSK \
  0x4
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_CLKGATE_FUNCTIONAL_SHFT \
  0x2
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_B2T_CLKGATE_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_B2T_CLKGATE_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_CLKGATE_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_CLKGATE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000009c)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000009c)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_RMSK)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_IN)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_TSYNC_REQ_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_TSYNC_REQ_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_RXCLK_EN_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_RXCLK_EN_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_TXCLK_EN_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_TXCLK_EN_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_LANE_READY_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_LANE_READY_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_RATE_BMSK 0xc
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_RATE_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_EN_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_EN_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_START_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD0_CMN_START_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000a0)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000a0)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_RMSK)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_IN)
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_UPDATE_MUX_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_UPDATE_MUX_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_UPDATE_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_UPDATE_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_BMSK 0x3c
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_CMN_RATE_UPDATE_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_CMN_RATE_UPDATE_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_CTRL_OUT_MUX_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_CTRL_OUT_OVRD1_CTRL_OUT_MUX_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_STATUS_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000a4)
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000a4)
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_RMSK 0xf
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_STATUS_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_BIST_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_BIST_TOGGLE_STATUS_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_BIST_TOGGLE_STATUS_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_BIST_SYNC_STATUS_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_BIST_SYNC_STATUS_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_BIST_MATCH_STATUS_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_BIST_MATCH_STATUS_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_BIST_ERR_STATUS_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_BIST_STATUS_BIST_ERR_STATUS_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_ADDR                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000a8)
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_OFFS                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000a8)
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_ADDR,               \
                  HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_BIST_ERR_CNT_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT1_STATUS_BIST_ERR_CNT_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_ADDR                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000ac)
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_OFFS                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000ac)
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_ADDR,               \
                  HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_BIST_ERR_CNT_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BIST_ERR_CNT2_STATUS_BIST_ERR_CNT_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000b0)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000b0)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_RMSK)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_DEBUG_BUS_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS1_DEBUG_BUS_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000b4)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000b4)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_RMSK)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_DEBUG_BUS_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS2_DEBUG_BUS_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000b8)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000b8)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_RMSK)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_DEBUG_BUS_23_16_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS3_DEBUG_BUS_23_16_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000bc)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000bc)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_RMSK)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_DEBUG_BUS_31_24_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_DEBUG_BUS_STATUS4_DEBUG_BUS_31_24_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000c0)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_RMSK)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_IN)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_CML_GEAR_MODE0_BMSK 0x38
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_CML_GEAR_MODE0_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_CML2CMOS_IBOOST_MODE0_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE0_CML2CMOS_IBOOST_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000c4)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000c4)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_RMSK)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_IN)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_CML_GEAR_MODE1_BMSK 0x38
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_CML_GEAR_MODE1_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_CML2CMOS_IBOOST_MODE1_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE1_CML2CMOS_IBOOST_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000c8)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000c8)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_RMSK)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_IN)
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_CML_GEAR_MODE2_BMSK 0x38
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_CML_GEAR_MODE2_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_CML2CMOS_IBOOST_MODE2_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_CML_CTRL_MODE2_CML2CMOS_IBOOST_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000cc)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000cc)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_RMSK 0x7
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_RMSK)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_IN)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_PREAMPGEAR_MODE0_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE0_PREAMPGEAR_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000d0)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000d0)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_RMSK 0x7
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_RMSK)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_IN)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_PREAMPGEAR_MODE1_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE1_PREAMPGEAR_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000d4)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000d4)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_RMSK 0x7
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_RMSK)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_IN)
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_PREAMPGEAR_MODE2_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_PREAMP_CTRL_MODE2_PREAMPGEAR_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000d8)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_RMSK)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_IN)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_MIXER_LOADB_MODE0_BMSK 0x3c
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_MIXER_LOADB_MODE0_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_MIXER_DATARATE_MODE0_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE0_MIXER_DATARATE_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000dc)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000dc)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_RMSK)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_IN)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_MIXER_LOADB_MODE1_BMSK 0x3c
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_MIXER_LOADB_MODE1_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_MIXER_DATARATE_MODE1_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE1_MIXER_DATARATE_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000e0)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_RMSK)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_IN)
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_MIXER_LOADB_MODE2_BMSK 0x3c
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_MIXER_LOADB_MODE2_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_MIXER_DATARATE_MODE2_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_MIXER_CTRL_MODE2_MIXER_DATARATE_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000e4)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000e4)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MAIN_THRESH1_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_MAIN_THRESH1_RMSK)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MAIN_THRESH1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_MAIN_THRESH1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_MAIN_THRESH1_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_MAIN_THRESH1_IN)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_MAIN_THRESH1_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH1_MAIN_THRESH1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000e8)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000e8)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MAIN_THRESH2_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_MAIN_THRESH2_RMSK)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_MAIN_THRESH2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_MAIN_THRESH2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_MAIN_THRESH2_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_MAIN_THRESH2_IN)
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_MAIN_THRESH2_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_MAIN_THRESH2_MAIN_THRESH2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_POST_THRESH1_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000ec)
#define HWIO_SP0_QSERVER_L0_POST_THRESH1_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000ec)
#define HWIO_SP0_QSERVER_L0_POST_THRESH1_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_POST_THRESH1_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_POST_THRESH1_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_POST_THRESH1_RMSK)
#define HWIO_SP0_QSERVER_L0_POST_THRESH1_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_POST_THRESH1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_POST_THRESH1_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_POST_THRESH1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_POST_THRESH1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_POST_THRESH1_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_POST_THRESH1_IN)
#define HWIO_SP0_QSERVER_L0_POST_THRESH1_POST_THRESH1_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_POST_THRESH1_POST_THRESH1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_POST_THRESH2_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000f0)
#define HWIO_SP0_QSERVER_L0_POST_THRESH2_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000f0)
#define HWIO_SP0_QSERVER_L0_POST_THRESH2_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_POST_THRESH2_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_POST_THRESH2_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_POST_THRESH2_RMSK)
#define HWIO_SP0_QSERVER_L0_POST_THRESH2_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_POST_THRESH2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_POST_THRESH2_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_POST_THRESH2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_POST_THRESH2_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_POST_THRESH2_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_POST_THRESH2_IN)
#define HWIO_SP0_QSERVER_L0_POST_THRESH2_POST_THRESH2_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_POST_THRESH2_POST_THRESH2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000f4)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000f4)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRE_THRESH1_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_PRE_THRESH1_RMSK)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRE_THRESH1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_PRE_THRESH1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PRE_THRESH1_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_PRE_THRESH1_IN)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_PRE_THRESH1_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_PRE_THRESH1_PRE_THRESH1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000f8)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000f8)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRE_THRESH2_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_PRE_THRESH2_RMSK)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRE_THRESH2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_PRE_THRESH2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PRE_THRESH2_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_PRE_THRESH2_IN)
#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_PRE_THRESH2_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_PRE_THRESH2_PRE_THRESH2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_ADDR                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000fc)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_OFFS                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_ADDR,                    \
                  HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_RMSK)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_IN)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_CTLE_THRESH_DFE_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_DFE_CTLE_THRESH_DFE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000100)
#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000100)
#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_RMSK)
#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_IN)
#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_VGA_THRESH_DFE_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_VGA_THRESH_DFE_VGA_THRESH_DFE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000104)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000104)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_THRESH_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_CTLE_THRESH_RMSK)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_THRESH_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_CTLE_THRESH_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CTLE_THRESH_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_CTLE_THRESH_IN)
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_CTLE_MODE_BMSK 0xc0
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_CTLE_MODE_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_CTLE_THRESH_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_CTLE_THRESH_CTLE_THRESH_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000108)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000108)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXENGINE_EN0_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_RXENGINE_EN0_RMSK)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXENGINE_EN0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_RXENGINE_EN0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RXENGINE_EN0_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_RXENGINE_EN0_IN)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_DFE_FREEZE_EN_MUX_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_DFE_FREEZE_EN_MUX_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_FREEZE_DFE_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_FREEZE_DFE_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_TXADAPTSW_EN_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_TXADAPTSW_EN_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE2_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE2_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE1_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE1_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE0_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE0_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_RXEQ_GLB_ADAPT_MODE_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN0_RXEQ_GLB_ADAPT_MODE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000010c)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000010c)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXENGINE_EN1_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_RXENGINE_EN1_RMSK)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXENGINE_EN1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_RXENGINE_EN1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RXENGINE_EN1_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_RXENGINE_EN1_IN)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TRACKING_EN_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TRACKING_EN_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP5_EN_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP5_EN_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP4_EN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP4_EN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP3_EN_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP3_EN_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP2_EN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP2_EN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP1_EN_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_DFE_TAP1_EN_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_VGA_ADAPT_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN1_VGA_ADAPT_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000110)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000110)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXENGINE_EN2_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_RXENGINE_EN2_RMSK)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXENGINE_EN2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_RXENGINE_EN2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RXENGINE_EN2_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_RXENGINE_EN2_IN)
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_FORCE_DFE_TAP_EN_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_FORCE_DFE_TAP_EN_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_DFE_TRAIN_EN_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_DFE_TRAIN_EN_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_DFE_TRAIN_EN_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_DFE_TRAIN_EN_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_EDAC_ADAPT_EN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_EDAC_ADAPT_EN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_PHPRE_ADAPT_EN_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_PHPRE_ADAPT_EN_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_AMPPRE_ADAPT_EN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_AMPPRE_ADAPT_EN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_OFFSET_ADAPT_EN_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_OFFSET_ADAPT_EN_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_EQ_ADAPT_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RXENGINE_EN2_EQ_ADAPT_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_ADDR                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000114)
#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_OFFS                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000114)
#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_ADDR,                    \
                  HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_RMSK)
#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_IN)
#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_CTLE_TRAIN_TIME_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_CTLE_TRAIN_TIME_CTLE_TRAIN_TIME_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000118)
#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000118)
#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR,                \
                  HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_RMSK)
#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_IN)
#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_CTLE_DFE_OVRLP_TIME_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_CTLE_DFE_OVRLP_TIME_CTLE_DFE_OVRLP_TIME_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000011c)
#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000011c)
#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_RMSK 0xf
#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_IN)
#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_DFE_REFRESH_TIME_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_DFE_REFRESH_TIME_DFE_REFRESH_TIME_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_ADDR                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000120)
#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_OFFS                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000120)
#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_ADDR,                    \
                  HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_IN)
#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_DFE_ENABLE_TIME_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_DFE_ENABLE_TIME_DFE_ENABLE_TIME_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_VGA_GAIN_ADDR                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000124)
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_OFFS                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000124)
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_VGA_GAIN_ADDR,                           \
                  HWIO_SP0_QSERVER_L0_VGA_GAIN_RMSK)
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_VGA_GAIN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_L0_VGA_GAIN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_VGA_GAIN_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_L0_VGA_GAIN_IN)
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_VGA_GAIN_TRACKING_BMSK 0xf0
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_VGA_GAIN_TRACKING_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_VGA_GAIN_TRAINING_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_VGA_GAIN_VGA_GAIN_TRAINING_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_GAIN_ADDR                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000128)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_OFFS                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000128)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_GAIN_ADDR,                           \
                  HWIO_SP0_QSERVER_L0_DFE_GAIN_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_GAIN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_GAIN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_GAIN_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_L0_DFE_GAIN_IN)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_DFE_GAIN_TRACKING_BMSK 0xf0
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_DFE_GAIN_TRACKING_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_DFE_GAIN_TRAINING_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_DFE_GAIN_TRAINING_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000012c)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000012c)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_IN)
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_VGA_GAIN_SIGN_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_VGA_GAIN_SIGN_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP5_GAIN_SIGN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP5_GAIN_SIGN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP4_GAIN_SIGN_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP4_GAIN_SIGN_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP3_GAIN_SIGN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP3_GAIN_SIGN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP2_GAIN_SIGN_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP2_GAIN_SIGN_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP1_GAIN_SIGN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP1_GAIN_SIGN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_EQ_GAIN_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000130)
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000130)
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EQ_GAIN_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_EQ_GAIN_RMSK)
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EQ_GAIN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_EQ_GAIN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_EQ_GAIN_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_EQ_GAIN_IN)
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_EQ_GAIN_SIGN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_EQ_GAIN_SIGN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_EQ_GAIN_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_EQ_GAIN_EQ_GAIN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000134)
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000134)
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_OFFSET_GAIN_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_OFFSET_GAIN_RMSK)
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_OFFSET_GAIN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_OFFSET_GAIN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_OFFSET_GAIN_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_OFFSET_GAIN_IN)
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_OFFSET_GAIN_SIGN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_OFFSET_GAIN_SIGN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_OFFSET_GAIN_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_OFFSET_GAIN_OFFSET_GAIN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PRE_GAIN_ADDR                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000138)
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_OFFS                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000138)
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRE_GAIN_ADDR,                           \
                  HWIO_SP0_QSERVER_L0_PRE_GAIN_RMSK)
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRE_GAIN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_L0_PRE_GAIN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PRE_GAIN_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_L0_PRE_GAIN_IN)
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_PRE_GAIN_SIGN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_PRE_GAIN_SIGN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_PRE_GAIN_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_PRE_GAIN_PRE_GAIN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000013c)
#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000013c)
#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_VGA_INITVAL_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_VGA_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_VGA_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_VGA_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_VGA_INITVAL_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_VGA_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_VGA_INITVAL_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_VGA_INITVAL_VGA_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000140)
#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000140)
#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_DFE_TAP1_INITVAL_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_DFE_TAP1_INITVAL_DFE_TAP1_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000144)
#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000144)
#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_DFE_TAP2_INITVAL_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_TAP2_INITVAL_DFE_TAP2_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000148)
#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000148)
#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_DFE_TAP3_INITVAL_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_TAP3_INITVAL_DFE_TAP3_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000014c)
#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000014c)
#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_DFE_TAP4_INITVAL_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_TAP4_INITVAL_DFE_TAP4_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000150)
#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000150)
#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_DFE_TAP5_INITVAL_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DFE_TAP5_INITVAL_DFE_TAP5_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000154)
#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000154)
#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EQ_INITVAL_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_EQ_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EQ_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_EQ_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_EQ_INITVAL_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_EQ_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_EQ_INITVAL_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_EQ_INITVAL_EQ_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000158)
#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000158)
#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_OFFSET_INITVAL_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_OFFSET_INITVAL_OFFSET_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000015c)
#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000015c)
#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRE_INITVAL_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_PRE_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PRE_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_PRE_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PRE_INITVAL_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_PRE_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_PRE_INITVAL_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_PRE_INITVAL_PRE_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000160)
#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000160)
#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EDAC_INITVAL_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_EDAC_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EDAC_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_EDAC_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_EDAC_INITVAL_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_EDAC_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_EDAC_INITVAL_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_EDAC_INITVAL_EDAC_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000164)
#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000164)
#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_SATVAL_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_CTLE_SATVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CTLE_SATVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_CTLE_SATVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CTLE_SATVAL_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_CTLE_SATVAL_IN)
#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_SATVAL_EQ_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_CTLE_SATVAL_SATVAL_EQ_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000168)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000168)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_INITB0_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_RXEQ_INITB0_RMSK)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_INITB0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_RXEQ_INITB0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RXEQ_INITB0_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_RXEQ_INITB0_IN)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_OFFSET_INITB_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_OFFSET_INITB_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_EQ_INITB_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_EQ_INITB_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP5_INITB_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP5_INITB_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP4_INITB_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP4_INITB_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP3_INITB_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP3_INITB_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP2_INITB_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP2_INITB_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP1_INITB_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB0_DFE_TAP1_INITB_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000016c)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000016c)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_INITB1_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_RXEQ_INITB1_RMSK)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_INITB1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_RXEQ_INITB1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RXEQ_INITB1_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_RXEQ_INITB1_IN)
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_RXEQ_CTRL_MODE_BMSK 0xf0
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_RXEQ_CTRL_MODE_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_INITB_VGA_CTLE_EDAC_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_INITB_VGA_CTLE_EDAC_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_INITB_VGA_CTLE_EDAC_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_INITB_VGA_CTLE_EDAC_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_PHPRE_INITB_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_PHPRE_INITB_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_AMPPRE_INITB_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RXEQ_INITB1_AMPPRE_INITB_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000170)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000170)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_RMSK)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_IN)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_RXEQ_CLK_DIV_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV1_RXEQ_CLK_DIV_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000174)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000174)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_RMSK)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_IN)
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_RXEQ_CLK_DIV_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_RXEQ_CLK_DIV2_RXEQ_CLK_DIV_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000178)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000178)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_RMSK)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_IN)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_RCVRDONE_THRESH_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH1_RCVRDONE_THRESH_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000017c)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000017c)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_RMSK)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_IN)
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_RCVRDONE_THRESH_14_8_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_RCVRDONE_THRESH2_RCVRDONE_THRESH_14_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_ADDR                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000180)
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_OFFS                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000180)
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_CTRL_ADDR,                          \
                  HWIO_SP0_QSERVER_L0_RXEQ_CTRL_RMSK)
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RXEQ_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_L0_RXEQ_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RXEQ_CTRL_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_L0_RXEQ_CTRL_IN)
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_DISABLE_OFFSET_TRACKING_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_DISABLE_OFFSET_TRACKING_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_VGA_TRACKING_EN_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_VGA_TRACKING_EN_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_SEQ_TRACK_DFE_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_SEQ_TRACK_DFE_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_RCVRDONE_DISABLE_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_RCVRDONE_DISABLE_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_RCVRDONE_FORCEBIT_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_RCVRDONE_FORCEBIT_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_BYPASS_ADAPTATION_DONE_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_BYPASS_ADAPTATION_DONE_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_EQ_SEL_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_EQ_SEL_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_PRE_SEL_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RXEQ_CTRL_PRE_SEL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000184)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000184)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_RMSK)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_IN)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_UCDR_STEP_BY_TWO_MODE0_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_UCDR_STEP_BY_TWO_MODE0_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_UCDR_FO_GAIN_MODE0_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE0_UCDR_FO_GAIN_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000188)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000188)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_RMSK)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_IN)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_UCDR_STEP_BY_TWO_MODE1_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_UCDR_STEP_BY_TWO_MODE1_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_UCDR_FO_GAIN_MODE1_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE1_UCDR_FO_GAIN_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000018c)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000018c)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_RMSK)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_IN)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_UCDR_STEP_BY_TWO_MODE2_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_UCDR_STEP_BY_TWO_MODE2_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_UCDR_FO_GAIN_MODE2_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_FO_GAIN_MODE2_UCDR_FO_GAIN_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000190)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000190)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_RMSK)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_IN)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_UCDR_SO_GAIN_MODE0_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE0_UCDR_SO_GAIN_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000194)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000194)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_RMSK)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_IN)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_UCDR_SO_GAIN_MODE1_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE1_UCDR_SO_GAIN_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000198)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000198)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_RMSK)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_IN)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_UCDR_SO_GAIN_MODE2_BMSK 0x7f
#define HWIO_SP0_QSERVER_L0_UCDR_SO_GAIN_MODE2_UCDR_SO_GAIN_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000019c)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000019c)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_RMSK)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_ADDR, m)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_ADDR, v)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_IN)
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_UCDR_ENABLE_MUX_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_UCDR_ENABLE_MUX_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_UCDR_ENABLE_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_UCDR_ENABLE_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_UCDR_SO_SATURATION_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_UCDR_SO_CONFIG_UCDR_SO_SATURATION_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001a0)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001a0)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR,                \
                  HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_RMSK)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR, m)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR, v)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_IN)
#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_UCDR_FO_TO_SO_DELAY_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_UCDR_FO_TO_SO_DELAY_UCDR_FO_TO_SO_DELAY_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_BAND_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001a4)
#define HWIO_SP0_QSERVER_L0_RX_BAND_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001a4)
#define HWIO_SP0_QSERVER_L0_RX_BAND_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_RX_BAND_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_BAND_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_RX_BAND_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_BAND_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_BAND_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_BAND_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_RX_BAND_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_BAND_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_BAND_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_RX_BAND_IN)
#define HWIO_SP0_QSERVER_L0_RX_BAND_RX_BAND_MODE2_BMSK 0x30
#define HWIO_SP0_QSERVER_L0_RX_BAND_RX_BAND_MODE2_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_BAND_RX_BAND_MODE1_BMSK 0xc
#define HWIO_SP0_QSERVER_L0_RX_BAND_RX_BAND_MODE1_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_BAND_RX_BAND_MODE0_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_BAND_RX_BAND_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001a8)
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001a8)
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AUX_ENABLE_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_AUX_ENABLE_RMSK)
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AUX_ENABLE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_AUX_ENABLE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_AUX_ENABLE_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_AUX_ENABLE_IN)
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_EN_APATH_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_EN_APATH_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_EN_AUXPI_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_AUX_ENABLE_EN_AUXPI_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001ac)
#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001ac)
#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AUX_CONTROL_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_AUX_CONTROL_RMSK)
#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AUX_CONTROL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_AUX_CONTROL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_AUX_CONTROL_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_AUX_CONTROL_IN)
#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_AUX_OFFSET_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_AUX_CONTROL_AUX_OFFSET_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_AUX_DAC_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001b0)
#define HWIO_SP0_QSERVER_L0_AUX_DAC_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001b0)
#define HWIO_SP0_QSERVER_L0_AUX_DAC_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_AUX_DAC_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AUX_DAC_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_AUX_DAC_RMSK)
#define HWIO_SP0_QSERVER_L0_AUX_DAC_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AUX_DAC_ADDR, m)
#define HWIO_SP0_QSERVER_L0_AUX_DAC_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_AUX_DAC_ADDR, v)
#define HWIO_SP0_QSERVER_L0_AUX_DAC_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_AUX_DAC_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_AUX_DAC_IN)
#define HWIO_SP0_QSERVER_L0_AUX_DAC_AUX_SIGN_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_AUX_DAC_AUX_SIGN_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_AUX_DAC_AUX_DAC_BMSK 0x3f
#define HWIO_SP0_QSERVER_L0_AUX_DAC_AUX_DAC_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001b4)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001b4)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_RMSK)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_IN)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_RESET_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_RESET_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_MODE_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_MODE_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_LVL_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_LVL_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITN_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITN_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITN_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITN_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITP_MUX_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITP_MUX_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITP_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITP_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001b8)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001b8)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_IN)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_IQ_PI_MUX_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_IQ_PI_MUX_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_IQ_PI_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_IQ_PI_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_SAMPCAL_IPATH_MUX_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_SAMPCAL_IPATH_MUX_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_SAMPCAL_IPATH_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_SAMPCAL_IPATH_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_RCVR_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_RCVR_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_RCVR_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_RCVR_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_DESERIALIZER_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_DESERIALIZER_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_DESERIALIZER_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH0_EN_DESERIALIZER_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001bc)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001bc)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_IN)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_SAMPCAL_DEBUG_MODE_MOVE_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_SAMPCAL_DEBUG_MODE_MOVE_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_SAMPCAL_DEBUG_MODE_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_SAMPCAL_DEBUG_MODE_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_RCLK_EN_MUX_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_RCLK_EN_MUX_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_RCLK_EN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_RCLK_EN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_EPATH_MUX_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_EPATH_MUX_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_EPATH_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_EPATH_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_QPATH_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_QPATH_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_QPATH_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_QPATH_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001c0)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001c0)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR,                \
                  HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_IN)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_CDR_PD_SEL_MODE0_BMSK 0x60
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_CDR_PD_SEL_MODE0_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_DLL_MODE0_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_DLL_MODE0_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_IQ_DCC_MODE0_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_IQ_DCC_MODE0_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_IQCAL_MODE0_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_IQCAL_MODE0_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_QPATH_MODE0_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_QPATH_MODE0_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_EPATH_MODE0_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_EPATH_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001c4)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001c4)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR,                \
                  HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_IN)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_CDR_PD_SEL_MODE1_BMSK 0x60
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_CDR_PD_SEL_MODE1_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_DLL_MODE1_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_DLL_MODE1_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_IQ_DCC_MODE1_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_IQ_DCC_MODE1_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_IQCAL_MODE1_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_IQCAL_MODE1_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_QPATH_MODE1_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_QPATH_MODE1_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_EPATH_MODE1_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_EPATH_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001c8)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001c8)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR,                \
                  HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_IN)
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_CDR_PD_SEL_MODE2_BMSK 0x60
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_CDR_PD_SEL_MODE2_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_DLL_MODE2_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_DLL_MODE2_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_IQ_DCC_MODE2_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_IQ_DCC_MODE2_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_IQCAL_MODE2_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_IQCAL_MODE2_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_QPATH_MODE2_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_QPATH_MODE2_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_EPATH_MODE2_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_EPATH_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001cc)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001cc)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR,                \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_CAL_ISAMP0_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_CAL_ISAMP0_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_CAL_ISAMP0_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0_CAL_ISAMP0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001d0)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_OFFS                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001d0)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR,               \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_CAL_IBSAMP0_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_CAL_IBSAMP0_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_CAL_IBSAMP0_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_CAL_IBSAMP0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001d4)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001d4)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR,                \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_CAL_ISAMP1_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_CAL_ISAMP1_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_CAL_ISAMP1_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1_CAL_ISAMP1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001d8)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_OFFS                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001d8)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR,               \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_CAL_IBSAMP1_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_CAL_IBSAMP1_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_CAL_IBSAMP1_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_CAL_IBSAMP1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001dc)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001dc)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_CAL_QSAMP0_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_CAL_QSAMP0_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_CAL_QSAMP0_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_Q_CAL_QSAMP0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001e0)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001e0)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR,                \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_CAL_QBSAMP0_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_CAL_QBSAMP0_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_CAL_QBSAMP0_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_QB_CAL_QBSAMP0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001e4)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001e4)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_CAL_ASAMP0_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_CAL_ASAMP0_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_CAL_ASAMP0_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_A_CAL_ASAMP0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001e8)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001e8)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR,                \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_CAL_ABSAMP0_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_CAL_ABSAMP0_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_CAL_ABSAMP0_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_AB_CAL_ABSAMP0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001ec)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001ec)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_CAL_ESAMP0_MUX_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_CAL_ESAMP0_MUX_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_CAL_ESAMP0_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_E_CAL_ESAMP0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001f0)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001f0)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR,                \
                  HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_RMSK)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_IN)
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_CAL_EBSAMP0_MUX_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_CAL_EBSAMP0_MUX_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_CAL_EBSAMP0_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SAMPCAL_BYP_CODE_EB_CAL_EBSAMP0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_EOM_START_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001f4)
#define HWIO_SP0_QSERVER_L0_RX_EOM_START_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001f4)
#define HWIO_SP0_QSERVER_L0_RX_EOM_START_RMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_EOM_START_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EOM_START_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_RX_EOM_START_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_EOM_START_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EOM_START_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_EOM_START_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_RX_EOM_START_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_EOM_START_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_EOM_START_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_RX_EOM_START_IN)
#define HWIO_SP0_QSERVER_L0_RX_EOM_START_EOM_START_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_EOM_START_EOM_START_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001f8)
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001f8)
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RSM_CONFIG_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_RSM_CONFIG_RMSK)
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RSM_CONFIG_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_OUT(v)                                  \
  out_dword(HWIO_SP0_QSERVER_L0_RSM_CONFIG_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RSM_CONFIG_ADDR, m, v,               \
                      HWIO_SP0_QSERVER_L0_RSM_CONFIG_IN)
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_FORCE_TSYNC_ACK_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_FORCE_TSYNC_ACK_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_FORCE_CMN_ACK_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_FORCE_CMN_ACK_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_FORCE_CMN_READY_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_FORCE_CMN_READY_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_EN_RCLK_DEGLITCH_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_EN_RCLK_DEGLITCH_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_CDR_RESET_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_CDR_RESET_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_TSYNC_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_TSYNC_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_SAMP_CAL_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_SAMP_CAL_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_DLL_CAL_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_DLL_CAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001fc)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001fc)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_IN)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_EOM_MEAS_TIME_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME0_EOM_MEAS_TIME_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000200)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000200)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_IN)
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_EOM_MEAS_TIME_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_EOM_MEAS_TIME1_EOM_MEAS_TIME_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000204)
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000204)
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_IN)
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_EOM_WAIT_TIME_BMSK 0x18
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_EOM_WAIT_TIME_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_EOM_ERR_COMP_CTRL_BMSK 0x7
#define HWIO_SP0_QSERVER_L0_RX_EOM_CTRL_EOM_ERR_COMP_CTRL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000208)
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000208)
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_IN)
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_RXTERM_HIGHZ_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_RXTERM_HIGHZ_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_RXTERM_HIGHZ_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_HIGHZ_HIGHRATE_RXTERM_HIGHZ_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR                         \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000020c)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_OFFS                         \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000020c)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR,              \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_IDAC_SIGN_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_IDAC_SIGN_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR                         \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000210)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_OFFS                         \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000210)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR,              \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_IDAC_SIGN_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_IDAC_SIGN_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000214)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000214)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EDAC_SIGN_DIG_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EDAC_SIGN_DIG_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I1_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I1_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I1_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I1_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I0_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I0_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I0_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I0_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EN_MUX_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EN_MUX_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EN_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EN_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_FORCE_SAMPCAL_DONE_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_CONFIG_FORCE_SAMPCAL_DONE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000218)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_OFFS                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000218)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_IN                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR,         \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_INM(m)                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_OUT(v)                  \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_OUTM(m, v)              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR, m,  \
                      v, HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_SAMPCAL_TAP1_OVERWRITE_B_BMSK \
  0x2
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_SAMPCAL_TAP1_OVERWRITE_B_SHFT \
  0x1
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_SAMPCAL_EDAC_OVERWRITE_B_BMSK \
  0x1
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_SAMPCAL_EDAC_OVERWRITE_B_SHFT \
  0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000021c)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000021c)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_SAMPCAL_TSETTLE_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_TSETTLE_SAMPCAL_TSETTLE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000220)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000220)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR,                \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ENDSAMP_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ENDSAMP_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000224)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000224)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR,                \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ENDSAMP_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ENDSAMP_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000228)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_OFFS                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000228)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR,               \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_MIDPOINT_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_MIDPOINT_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000022c)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_OFFS                          \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000022c)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_IN                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR,               \
                  HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_INM(m)                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_OUT(v)                        \
  out_dword(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR, m, v,     \
                      HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_IN)
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_MIDPOINT_9_8_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_MIDPOINT_9_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000230)
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000230)
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_RMSK)
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_IN)
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_PS0_TO_PS2_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_PS0_TO_PS2_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_MUX_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_MUX_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_EN_MUX_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_EN_MUX_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_EN_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_EN_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_FLT_BYP_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_SIGDET_ENABLES_SIGDET_FLT_BYP_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000234)
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000234)
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_RMSK)
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_IN)
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_SIGDET_LVL_BMSK 0xf0
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_SIGDET_LVL_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_SIGDET_BW_CTRL_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_SIGDET_CNTRL_SIGDET_BW_CTRL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR                         \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000238)
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_OFFS                         \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000238)
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_IN                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR,              \
                  HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_RMSK)
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_INM(m)                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_OUT(v)                       \
  out_dword(HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR, m, v,    \
                      HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_IN)
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_CTRL_BMSK 0x1e
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_CTRL_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_BYP_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_BYP_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000023c)
#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000023c)
#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_RMSK 0x1
#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_RMSK)
#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_IN)
#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_CDR_FREEZE_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_CDR_FREEZE_UP_DN_CDR_FREEZE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_ADDR                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000244)
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_OFFS                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000244)
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_ADDR,                    \
                  HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_RMSK)
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_IN)
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_PPM_CENTER_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_PPM_CENTER_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_BUJ_POLY_BMSK 0x70
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_BUJ_POLY_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_BUJ_ON_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_BUJ_ON_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_SJ_CENTER_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_SJ_CENTER_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_SJ_ON_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_SJ_ON_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_PPM_OFFSET_ON_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_JITTER_GEN_MODE_PPM_OFFSET_ON_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BUJ_AMP_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000248)
#define HWIO_SP0_QSERVER_L0_BUJ_AMP_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000248)
#define HWIO_SP0_QSERVER_L0_BUJ_AMP_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_BUJ_AMP_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BUJ_AMP_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_BUJ_AMP_RMSK)
#define HWIO_SP0_QSERVER_L0_BUJ_AMP_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BUJ_AMP_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BUJ_AMP_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_BUJ_AMP_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BUJ_AMP_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BUJ_AMP_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_BUJ_AMP_IN)
#define HWIO_SP0_QSERVER_L0_BUJ_AMP_BUJ_AMPLITUDE_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_BUJ_AMP_BUJ_AMPLITUDE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SJ_AMP1_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000024c)
#define HWIO_SP0_QSERVER_L0_SJ_AMP1_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000024c)
#define HWIO_SP0_QSERVER_L0_SJ_AMP1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_SJ_AMP1_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SJ_AMP1_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_SJ_AMP1_RMSK)
#define HWIO_SP0_QSERVER_L0_SJ_AMP1_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SJ_AMP1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SJ_AMP1_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_SJ_AMP1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SJ_AMP1_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SJ_AMP1_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_SJ_AMP1_IN)
#define HWIO_SP0_QSERVER_L0_SJ_AMP1_SJ_AMPLITUDE_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_SJ_AMP1_SJ_AMPLITUDE_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SJ_AMP2_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000250)
#define HWIO_SP0_QSERVER_L0_SJ_AMP2_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000250)
#define HWIO_SP0_QSERVER_L0_SJ_AMP2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_SJ_AMP2_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SJ_AMP2_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_SJ_AMP2_RMSK)
#define HWIO_SP0_QSERVER_L0_SJ_AMP2_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SJ_AMP2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SJ_AMP2_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_SJ_AMP2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SJ_AMP2_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SJ_AMP2_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_SJ_AMP2_IN)
#define HWIO_SP0_QSERVER_L0_SJ_AMP2_SJ_AMPLITUDE_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_SJ_AMP2_SJ_AMPLITUDE_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SJ_PER1_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000254)
#define HWIO_SP0_QSERVER_L0_SJ_PER1_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000254)
#define HWIO_SP0_QSERVER_L0_SJ_PER1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_SJ_PER1_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SJ_PER1_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_SJ_PER1_RMSK)
#define HWIO_SP0_QSERVER_L0_SJ_PER1_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SJ_PER1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SJ_PER1_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_SJ_PER1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SJ_PER1_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SJ_PER1_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_SJ_PER1_IN)
#define HWIO_SP0_QSERVER_L0_SJ_PER1_SJ_PERIOD_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_SJ_PER1_SJ_PERIOD_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SJ_PER2_ADDR                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000258)
#define HWIO_SP0_QSERVER_L0_SJ_PER2_OFFS                                       \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000258)
#define HWIO_SP0_QSERVER_L0_SJ_PER2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_SJ_PER2_IN                                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SJ_PER2_ADDR,                            \
                  HWIO_SP0_QSERVER_L0_SJ_PER2_RMSK)
#define HWIO_SP0_QSERVER_L0_SJ_PER2_INM(m)                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SJ_PER2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SJ_PER2_OUT(v)                                     \
  out_dword(HWIO_SP0_QSERVER_L0_SJ_PER2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SJ_PER2_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SJ_PER2_ADDR, m, v,                  \
                      HWIO_SP0_QSERVER_L0_SJ_PER2_IN)
#define HWIO_SP0_QSERVER_L0_SJ_PER2_SJ_PERIOD_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_SJ_PER2_SJ_PERIOD_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000025c)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000025c)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_RMSK)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_IN)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_BUJ_STEPFREQ_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ1_BUJ_STEPFREQ_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000260)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000260)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_RMSK)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_IN)
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_BUJ_STEPFREQ_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_BUJ_STEP_FREQ2_BUJ_STEPFREQ_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000264)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000264)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PPM_OFFSET1_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_PPM_OFFSET1_RMSK)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PPM_OFFSET1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_PPM_OFFSET1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PPM_OFFSET1_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_PPM_OFFSET1_IN)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_PPM_OFFSET_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET1_PPM_OFFSET_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_ADDR                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000268)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_OFFS                                   \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000268)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_IN                                     \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PPM_OFFSET2_ADDR,                        \
                  HWIO_SP0_QSERVER_L0_PPM_OFFSET2_RMSK)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_INM(m)                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PPM_OFFSET2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_OUT(v)                                 \
  out_dword(HWIO_SP0_QSERVER_L0_PPM_OFFSET2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PPM_OFFSET2_ADDR, m, v,              \
                      HWIO_SP0_QSERVER_L0_PPM_OFFSET2_IN)
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_PPM_OFFSET_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PPM_OFFSET2_PPM_OFFSET_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000026c)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000026c)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_RMSK)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_IN)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_SIGN_PPM_PERIOD_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD1_SIGN_PPM_PERIOD_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000270)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000270)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_RMSK)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_IN)
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_SIGN_PPM_PERIOD_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_SIGN_PPM_PERIOD2_SIGN_PPM_PERIOD_15_8_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000274)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000274)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR,                \
                  HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_RMSK)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_IN)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_PS1B_WAIT_MODE0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE0_PS1B_WAIT_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000278)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000278)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR,                \
                  HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_RMSK)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_IN)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_PS1B_WAIT_MODE1_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE1_PS1B_WAIT_MODE1_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000027c)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000027c)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR,                \
                  HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_RMSK)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_OUT(v)                         \
  out_dword(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR, m, v,      \
                      HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_IN)
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_PS1B_WAIT_MODE2_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_PS1B_EXIT_LAT_MODE2_PS1B_WAIT_MODE2_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000280)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000280)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_IN)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_DLL_CTUNE_OVRWRT_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_DLL_CTUNE_OVRWRT_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_DLL_CTUNE_OVRWRT_VAL_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OVRWRT_DLL_CTUNE_OVRWRT_VAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000284)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000284)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITB_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITB_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITB_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITB_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITVAL_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000288)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000288)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_IN)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITB_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITB_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITB_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITB_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITVAL_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000028c)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_OFFS                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000028c)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR,                    \
                  HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_IN)
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_DLL0_FTUNE_GAIN_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL0_FTUNE_GAIN_DLL0_FTUNE_GAIN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000290)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_OFFS                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000290)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR,                    \
                  HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_IN)
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_DLL1_FTUNE_GAIN_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL1_FTUNE_GAIN_DLL1_FTUNE_GAIN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_ADDR                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000294)
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_OFFS                               \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000294)
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_IN                                 \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_ADDR,                    \
                  HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_INM(m)                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_OUT(v)                             \
  out_dword(HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_ADDR, m, v,          \
                      HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_IN)
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_TRAN_EN_DLL_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_TRAN_EN_DLL_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CAL_WAITTIME_BMSK 0xc
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CAL_WAITTIME_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CTUNE_EN_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CTUNE_EN_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CTUNE_EN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CTUNE_EN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000298)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000298)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_IN)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_DLL_CTUNE_OFFSET_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_OFFSET_DLL_CTUNE_OFFSET_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000029c)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000029c)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_RMSK 0x3
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_IN)
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_CTUNE_FORCE_CAL_DONE_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_CTUNE_FORCE_CAL_DONE_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_CTUNE_SIGERR_POL_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_DLL_CTUNE_CTRL_CTUNE_SIGERR_POL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DCC_INIT_ADDR                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002a0)
#define HWIO_SP0_QSERVER_L0_DCC_INIT_OFFS                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002a0)
#define HWIO_SP0_QSERVER_L0_DCC_INIT_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_DCC_INIT_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DCC_INIT_ADDR,                           \
                  HWIO_SP0_QSERVER_L0_DCC_INIT_RMSK)
#define HWIO_SP0_QSERVER_L0_DCC_INIT_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DCC_INIT_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DCC_INIT_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_L0_DCC_INIT_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DCC_INIT_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DCC_INIT_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_L0_DCC_INIT_IN)
#define HWIO_SP0_QSERVER_L0_DCC_INIT_DCC_INITB_MUX_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_DCC_INIT_DCC_INITB_MUX_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_DCC_INIT_DCC_INITB_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_DCC_INIT_DCC_INITB_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_DCC_INIT_DCC_INITVAL_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DCC_INIT_DCC_INITVAL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DCC_GAIN_ADDR                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002a4)
#define HWIO_SP0_QSERVER_L0_DCC_GAIN_OFFS                                      \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002a4)
#define HWIO_SP0_QSERVER_L0_DCC_GAIN_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DCC_GAIN_IN                                        \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DCC_GAIN_ADDR,                           \
                  HWIO_SP0_QSERVER_L0_DCC_GAIN_RMSK)
#define HWIO_SP0_QSERVER_L0_DCC_GAIN_INM(m)                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DCC_GAIN_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DCC_GAIN_OUT(v)                                    \
  out_dword(HWIO_SP0_QSERVER_L0_DCC_GAIN_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DCC_GAIN_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DCC_GAIN_ADDR, m, v,                 \
                      HWIO_SP0_QSERVER_L0_DCC_GAIN_IN)
#define HWIO_SP0_QSERVER_L0_DCC_GAIN_DCC_GAIN_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DCC_GAIN_DCC_GAIN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RSM_START_ADDR                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002a8)
#define HWIO_SP0_QSERVER_L0_RSM_START_OFFS                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002a8)
#define HWIO_SP0_QSERVER_L0_RSM_START_RMSK 0x1
#define HWIO_SP0_QSERVER_L0_RSM_START_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RSM_START_ADDR,                          \
                  HWIO_SP0_QSERVER_L0_RSM_START_RMSK)
#define HWIO_SP0_QSERVER_L0_RSM_START_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RSM_START_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RSM_START_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_L0_RSM_START_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RSM_START_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RSM_START_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_L0_RSM_START_IN)
#define HWIO_SP0_QSERVER_L0_RSM_START_RSM_START_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RSM_START_RSM_START_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_ADDR                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002ac)
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_OFFS                                  \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002ac)
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_IN                                    \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_ADDR,                       \
                  HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_INM(m)                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_OUT(v)                                \
  out_dword(HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_ADDR, m, v,             \
                      HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_IN)
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_SIGDET_LP_BYP_PS4_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_SIGDET_LP_BYP_PS4_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_SIGDET_EN_PS0_TO_PS2_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_SIGDET_EN_PS0_TO_PS2_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLEVCM_SW_MUX_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLEVCM_SW_MUX_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLEVCM_SW_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLEVCM_SW_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_RX_SYNC_EN_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_RX_SYNC_EN_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_RXTERM_HIGHZ_PS5_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_RXTERM_HIGHZ_PS5_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_SIGDET_EN_PS3_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_SIGDET_EN_PS3_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLE_VCM_PS3_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLE_VCM_PS3_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_ADDR                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002b0)
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_OFFS                                 \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002b0)
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_IN                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_ADDR,                      \
                  HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RMSK)
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_INM(m)                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_OUT(v)                               \
  out_dword(HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_ADDR, m, v,            \
                      HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_IN)
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS0A_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS0A_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_DLL_CAL_TS1UP_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_DLL_CAL_TS1UP_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_DLL_CAL_TS1DN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_DLL_CAL_TS1DN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS1UP_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS1UP_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS1DN_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS1DN_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_ADDR                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002b4)
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_OFFS                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002b4)
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_RMSK 0x7f
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CLK_SHIFT_ADDR,                          \
                  HWIO_SP0_QSERVER_L0_CLK_SHIFT_RMSK)
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CLK_SHIFT_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_L0_CLK_SHIFT_ADDR, v)
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_CLK_SHIFT_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_L0_CLK_SHIFT_IN)
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_EN_SHIFT13_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_EN_SHIFT13_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_EN_SHIFT02_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_EN_SHIFT02_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_CLKSHIFT_IGEAR_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_CLK_SHIFT_CLKSHIFT_IGEAR_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002b8)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002b8)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_IN)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_INVERT_PCS_RX_CLK_BMSK 0x80
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_INVERT_PCS_RX_CLK_SHFT 0x7
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_PWM_EN_BMSK 0x40
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_PWM_EN_SHFT 0x6
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_RXBIAS_SEL_BMSK 0x30
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_RXBIAS_SEL_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_EBDAC_SIGN_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_EBDAC_SIGN_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_EDAC_SIGN_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_EDAC_SIGN_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_EN_AUXTAP1SIGN_INVERT_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_EN_AUXTAP1SIGN_INVERT_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_EN_DAC_CHOPPING_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL0_EN_DAC_CHOPPING_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_ADDR                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002bc)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_OFFS                                \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002bc)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_IN                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_ADDR,                     \
                  HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_INM(m)                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_OUT(v)                              \
  out_dword(HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_ADDR, m, v,           \
                      HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_IN)
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_RX_CTRL_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_RX_MISC_CNTRL1_RX_CTRL_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_TS0_TIMER_ADDR                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002c0)
#define HWIO_SP0_QSERVER_L0_TS0_TIMER_OFFS                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002c0)
#define HWIO_SP0_QSERVER_L0_TS0_TIMER_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_TS0_TIMER_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TS0_TIMER_ADDR,                          \
                  HWIO_SP0_QSERVER_L0_TS0_TIMER_RMSK)
#define HWIO_SP0_QSERVER_L0_TS0_TIMER_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TS0_TIMER_ADDR, m)
#define HWIO_SP0_QSERVER_L0_TS0_TIMER_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_L0_TS0_TIMER_ADDR, v)
#define HWIO_SP0_QSERVER_L0_TS0_TIMER_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_TS0_TIMER_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_L0_TS0_TIMER_IN)
#define HWIO_SP0_QSERVER_L0_TS0_TIMER_TS0A_DLL_WAIT_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_TS0_TIMER_TS0A_DLL_WAIT_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_ADDR                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002c4)
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_OFFS                              \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002c4)
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_IN                                \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_ADDR,                   \
                  HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_RMSK)
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_INM(m)                            \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_OUT(v)                            \
  out_dword(HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_ADDR, m, v,         \
                      HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_IN)
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE2_BMSK   \
  0x30
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE2_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE1_BMSK 0xc
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE1_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE0_BMSK 0x3
#define HWIO_SP0_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002c8)
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002c8)
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_RMSK)
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR, m)
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_OUT(v)                           \
  out_dword(HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR, v)
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR, m, v,        \
                      HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_IN)
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_DRVR_LOGIC_CLK_EN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_DRVR_LOGIC_CLK_EN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_DRVR_LOGIC_CLK_DIV_BMSK 0xf
#define HWIO_SP0_QSERVER_L0_DRVR_LOGIC_CLKDIV_DRVR_LOGIC_CLK_DIV_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002cc)
#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002cc)
#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_RMSK)
#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_ADDR, m)
#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_OUT(v)                          \
  out_dword(HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_ADDR, v)
#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_ADDR, m, v,       \
                      HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_IN)
#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_RX_RESCODE_OFFSET_BMSK 0x1f
#define HWIO_SP0_QSERVER_L0_RX_RESECODE_OFFSET_RX_RESCODE_OFFSET_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_VREG_CTRL_ADDR                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002d0)
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_OFFS                                     \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002d0)
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_RMSK 0x7
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_IN                                       \
  in_dword_masked(HWIO_SP0_QSERVER_L0_VREG_CTRL_ADDR,                          \
                  HWIO_SP0_QSERVER_L0_VREG_CTRL_RMSK)
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_INM(m)                                   \
  in_dword_masked(HWIO_SP0_QSERVER_L0_VREG_CTRL_ADDR, m)
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_OUT(v)                                   \
  out_dword(HWIO_SP0_QSERVER_L0_VREG_CTRL_ADDR, v)
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_VREG_CTRL_ADDR, m, v,                \
                      HWIO_SP0_QSERVER_L0_VREG_CTRL_IN)
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_EN_VREG_PS2_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_EN_VREG_PS2_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_EN_VREG_MUX_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_EN_VREG_MUX_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_EN_VREG_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_VREG_CTRL_EN_VREG_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002d4)
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_OFFS                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002d4)
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_IN                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR,         \
                  HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_RMSK)
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_INM(m)                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR, m)
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_OUT(v)                  \
  out_dword(HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR, v)
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_OUTM(m, v)              \
  out_dword_masked_ns(HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR, m,  \
                      v, HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_IN)
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_EXIT_WAIT_PS3_PS4_BMSK  \
  0xfe
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_EXIT_WAIT_PS3_PS4_SHFT  \
  0x1
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_EN_ACCOUPLE_VCM_PS4_BMSK \
  0x1
#define HWIO_SP0_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_EN_ACCOUPLE_VCM_PS4_SHFT \
  0x0

#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_ADDR                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002d8)
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_OFFS                             \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002d8)
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_RMSK 0x3f
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_IN                               \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_ADDR,                  \
                  HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_INM(m)                           \
  in_dword_masked(HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_MAIN_BMSK 0x20
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_MAIN_SHFT 0x5
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_INC_MAIN_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_INC_MAIN_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_POST_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_POST_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_INC_POST_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_INC_POST_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_PRE_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_PRE_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_INC_PRE_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_TX_ADAPTOR_STATUS_INC_PRE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_CAL_STATUS_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002dc)
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002dc)
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_RMSK 0x1f
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CAL_STATUS_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_CAL_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_CAL_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_ADAPTATION_DONE_BMSK 0x10
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_ADAPTATION_DONE_SHFT 0x4
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_PWR_STATE_ACK_BMSK 0x8
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_PWR_STATE_ACK_SHFT 0x3
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_LANE_READY_BMSK 0x4
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_LANE_READY_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_SAMPCAL_DONE_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_SAMPCAL_DONE_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_CTUNE_CAL_DONE_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_CAL_STATUS_CTUNE_CAL_DONE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_ADDR                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002e0)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_OFFS                            \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002e0)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_IN                              \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_ADDR,                 \
                  HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_INM(m)                          \
  in_dword_masked(HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_RSVD_BMSK 0xfc
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_RSVD_SHFT 0x2
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_AC_JTAG_OUTN_STATUS_BMSK 0x2
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_AC_JTAG_OUTN_STATUS_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_AC_JTAG_OUTP_STATUS_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_AC_JTAG_OUT_STATUS_AC_JTAG_OUTP_STATUS_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_EOM_STATUS_ADDR                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002e4)
#define HWIO_SP0_QSERVER_L0_EOM_STATUS_OFFS                                    \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002e4)
#define HWIO_SP0_QSERVER_L0_EOM_STATUS_RMSK 0xf
#define HWIO_SP0_QSERVER_L0_EOM_STATUS_IN                                      \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EOM_STATUS_ADDR,                         \
                  HWIO_SP0_QSERVER_L0_EOM_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_EOM_STATUS_INM(m)                                  \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EOM_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_EOM_STATUS_EOM_DEBUG_BMSK 0xe
#define HWIO_SP0_QSERVER_L0_EOM_STATUS_EOM_DEBUG_SHFT 0x1
#define HWIO_SP0_QSERVER_L0_EOM_STATUS_EOM_DONE_BMSK 0x1
#define HWIO_SP0_QSERVER_L0_EOM_STATUS_EOM_DONE_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002e8)
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002e8)
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_ADDR,                \
                  HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_EOM_ERR_CNT_7_0_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT0_STATUS_EOM_ERR_CNT_7_0_SHFT 0x0

#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_ADDR                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002ec)
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_OFFS                           \
  (SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002ec)
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_RMSK 0xff
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_IN                             \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_ADDR,                \
                  HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_RMSK)
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_INM(m)                         \
  in_dword_masked(HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_ADDR, m)
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_EOM_ERR_CNT_15_8_BMSK 0xff
#define HWIO_SP0_QSERVER_L0_EOM_ERR_CNT1_STATUS_EOM_ERR_CNT_15_8_SHFT 0x0

/*----------------------------------------------------------------------------
 * MODULE: SP1_QSERVER_L0_QSERVER_L0_SATA_LANE
 *--------------------------------------------------------------------------*/

#define SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE                           \
  (SP1_CM_SERVER_SATA_SW_BASE + 0x00010000)
#define SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS 0x00010000

#define HWIO_SP1_QSERVER_L0_ATB_SEL1_ADDR                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000000)
#define HWIO_SP1_QSERVER_L0_ATB_SEL1_OFFS                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000000)
#define HWIO_SP1_QSERVER_L0_ATB_SEL1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_ATB_SEL1_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_ATB_SEL1_ADDR,                           \
                  HWIO_SP1_QSERVER_L0_ATB_SEL1_RMSK)
#define HWIO_SP1_QSERVER_L0_ATB_SEL1_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_ATB_SEL1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_ATB_SEL1_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_L0_ATB_SEL1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_ATB_SEL1_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_ATB_SEL1_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_L0_ATB_SEL1_IN)
#define HWIO_SP1_QSERVER_L0_ATB_SEL1_ATB_SEL_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_ATB_SEL1_ATB_SEL_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_ATB_SEL2_ADDR                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000004)
#define HWIO_SP1_QSERVER_L0_ATB_SEL2_OFFS                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000004)
#define HWIO_SP1_QSERVER_L0_ATB_SEL2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_ATB_SEL2_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_ATB_SEL2_ADDR,                           \
                  HWIO_SP1_QSERVER_L0_ATB_SEL2_RMSK)
#define HWIO_SP1_QSERVER_L0_ATB_SEL2_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_ATB_SEL2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_ATB_SEL2_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_L0_ATB_SEL2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_ATB_SEL2_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_ATB_SEL2_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_L0_ATB_SEL2_IN)
#define HWIO_SP1_QSERVER_L0_ATB_SEL2_ATB_SEL_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_ATB_SEL2_ATB_SEL_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_ATB_SEL3_ADDR                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000008)
#define HWIO_SP1_QSERVER_L0_ATB_SEL3_OFFS                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000008)
#define HWIO_SP1_QSERVER_L0_ATB_SEL3_RMSK 0x1
#define HWIO_SP1_QSERVER_L0_ATB_SEL3_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_ATB_SEL3_ADDR,                           \
                  HWIO_SP1_QSERVER_L0_ATB_SEL3_RMSK)
#define HWIO_SP1_QSERVER_L0_ATB_SEL3_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_ATB_SEL3_ADDR, m)
#define HWIO_SP1_QSERVER_L0_ATB_SEL3_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_L0_ATB_SEL3_ADDR, v)
#define HWIO_SP1_QSERVER_L0_ATB_SEL3_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_ATB_SEL3_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_L0_ATB_SEL3_IN)
#define HWIO_SP1_QSERVER_L0_ATB_SEL3_ATB_SEL_16_16_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_ATB_SEL3_ATB_SEL_16_16_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000000c)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_CTRL0_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_DRVR_CTRL0_RMSK)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_CTRL0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_DRVR_CTRL0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DRVR_CTRL0_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_DRVR_CTRL0_IN)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_UFS_MODE_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_UFS_MODE_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_INIT_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_INIT_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_TXVAL_VALID_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_USB3P1_MODE_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_USB3P1_MODE_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_KR_PCIGEN3_MODE_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL0_KR_PCIGEN3_MODE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000010)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000010)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_CTRL1_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_DRVR_CTRL1_RMSK)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_CTRL1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_DRVR_CTRL1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DRVR_CTRL1_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_DRVR_CTRL1_IN)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_TX_RESCODE_OFFSET_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL1_TX_RESCODE_OFFSET_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000014)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000014)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_CTRL2_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_DRVR_CTRL2_RMSK)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_CTRL2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_DRVR_CTRL2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DRVR_CTRL2_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_DRVR_CTRL2_IN)
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_EQ_BYPASS_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_EQ_BYPASS_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_TX_DRVR_BOOST_EN_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_TX_DRVR_BOOST_EN_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_TX_DRVR_BOOST_GEAR_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_DRVR_CTRL2_TX_DRVR_BOOST_GEAR_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000018)
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000018)
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_RMSK 0xf
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_RMSK)
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_IN)
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_PRE_EN_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_PRE_EN_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_POST_EN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_POST_EN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_MAIN_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_MAIN_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_MAIN_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_DRVR_TAP_EN_MAIN_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_TX_MARGINING_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000001c)
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_MARGINING_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_TX_MARGINING_RMSK)
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_MARGINING_ADDR, m)
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_TX_MARGINING_ADDR, v)
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_TX_MARGINING_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_TX_MARGINING_IN)
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_TX_MARGINING_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_TX_MARGINING_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_TX_MARGINING_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_TX_MARGINING_TX_MARGINING_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_TX_PRE_ADDR                                        \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000020)
#define HWIO_SP1_QSERVER_L0_TX_PRE_OFFS                                        \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000020)
#define HWIO_SP1_QSERVER_L0_TX_PRE_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_TX_PRE_IN                                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_PRE_ADDR,                             \
                  HWIO_SP1_QSERVER_L0_TX_PRE_RMSK)
#define HWIO_SP1_QSERVER_L0_TX_PRE_INM(m)                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_PRE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_TX_PRE_OUT(v)                                      \
  out_dword(HWIO_SP1_QSERVER_L0_TX_PRE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_TX_PRE_OUTM(m, v)                                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_TX_PRE_ADDR, m, v,                   \
                      HWIO_SP1_QSERVER_L0_TX_PRE_IN)
#define HWIO_SP1_QSERVER_L0_TX_PRE_TX_PRE_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_TX_PRE_TX_PRE_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_TX_PRE_TX_PRE_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_TX_PRE_TX_PRE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_TX_POST_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000024)
#define HWIO_SP1_QSERVER_L0_TX_POST_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000024)
#define HWIO_SP1_QSERVER_L0_TX_POST_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_TX_POST_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_POST_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_TX_POST_RMSK)
#define HWIO_SP1_QSERVER_L0_TX_POST_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_POST_ADDR, m)
#define HWIO_SP1_QSERVER_L0_TX_POST_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_TX_POST_ADDR, v)
#define HWIO_SP1_QSERVER_L0_TX_POST_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_TX_POST_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_TX_POST_IN)
#define HWIO_SP1_QSERVER_L0_TX_POST_TX_POST_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_TX_POST_TX_POST_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_TX_POST_TX_POST_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_TX_POST_TX_POST_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000028)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000028)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN1_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_BIST_PATTERN1_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_BIST_PATTERN1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BIST_PATTERN1_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_BIST_PATTERN1_IN)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_BIST_PATTERN_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN1_BIST_PATTERN_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000002c)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN2_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_BIST_PATTERN2_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_BIST_PATTERN2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BIST_PATTERN2_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_BIST_PATTERN2_IN)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_BIST_PATTERN_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN2_BIST_PATTERN_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000030)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000030)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN3_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_BIST_PATTERN3_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN3_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_BIST_PATTERN3_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BIST_PATTERN3_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_BIST_PATTERN3_IN)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_BIST_PATTERN_23_16_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN3_BIST_PATTERN_23_16_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000034)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000034)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN4_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_BIST_PATTERN4_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN4_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_BIST_PATTERN4_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BIST_PATTERN4_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_BIST_PATTERN4_IN)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_BIST_PATTERN_31_24_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN4_BIST_PATTERN_31_24_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000038)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000038)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN5_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_BIST_PATTERN5_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_PATTERN5_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_BIST_PATTERN5_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BIST_PATTERN5_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_BIST_PATTERN5_IN)
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_BIST_PATTERN_39_32_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_PATTERN5_BIST_PATTERN_39_32_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR                         \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000003c)
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_OFFS                         \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR,              \
                  HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_IN)
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_RX_PRBS_SWAP_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_RX_PRBS_SWAP_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_TX_PRBS_SWAP_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_TX_PRBS_SWAP_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_LANE_NUMBER_BMSK 0x30
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_BIST_LANE_NUMBER_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_BISTMODE_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_BIST_MODE_LANENO_SWAP_BISTMODE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000040)
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_OFFS                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000040)
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_RMSK 0xf
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_IN                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR,           \
                  HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_INM(m)                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_OUT(v)                    \
  out_dword(HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_OUTM(m, v)                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_ADDR, m, v, \
                      HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_IN)
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_AUXMODE_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_AUXMODE_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_ERR_INJECT_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_ERR_INJECT_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_INVERT_TX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_INVERT_TX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_INVERT_RX_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_BIST_INV_ERR_INJ_AUXMODE_BIST_INVERT_RX_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000044)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000044)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRBS_SEED1_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_PRBS_SEED1_RMSK)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRBS_SEED1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_PRBS_SEED1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PRBS_SEED1_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_PRBS_SEED1_IN)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_PRBS_SEED_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PRBS_SEED1_PRBS_SEED_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000048)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000048)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRBS_SEED2_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_PRBS_SEED2_RMSK)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRBS_SEED2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_PRBS_SEED2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PRBS_SEED2_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_PRBS_SEED2_IN)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_PRBS_SEED_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PRBS_SEED2_PRBS_SEED_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000004c)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000004c)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRBS_SEED3_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_PRBS_SEED3_RMSK)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRBS_SEED3_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_PRBS_SEED3_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PRBS_SEED3_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_PRBS_SEED3_IN)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_PRBS_SEED_23_16_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PRBS_SEED3_PRBS_SEED_23_16_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000050)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000050)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRBS_SEED4_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_PRBS_SEED4_RMSK)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRBS_SEED4_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_PRBS_SEED4_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PRBS_SEED4_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_PRBS_SEED4_IN)
#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_PRBS_SEED_31_24_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PRBS_SEED4_PRBS_SEED_31_24_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000054)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000054)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PERL_LENGTH1_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_PERL_LENGTH1_RMSK)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PERL_LENGTH1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_PERL_LENGTH1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PERL_LENGTH1_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_PERL_LENGTH1_IN)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_PERL_LENGTH_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH1_PERL_LENGTH_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000058)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000058)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PERL_LENGTH2_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_PERL_LENGTH2_RMSK)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PERL_LENGTH2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_PERL_LENGTH2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PERL_LENGTH2_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_PERL_LENGTH2_IN)
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_PERL_LENGTH_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PERL_LENGTH2_PERL_LENGTH_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000005c)
#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_RMSK 0x7
#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_RMSK)
#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_IN)
#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_RECDETECT_LVL_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_RCV_DETECT_LVL_RECDETECT_LVL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000060)
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000060)
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_BAND_MODE_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_TX_BAND_MODE_RMSK)
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_BAND_MODE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_TX_BAND_MODE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_TX_BAND_MODE_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_TX_BAND_MODE_IN)
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE2_BMSK 0x30
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE2_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE1_BMSK 0xc
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE1_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE0_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_TX_BAND_MODE_TX_BAND_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_LANE_MODE_ADDR                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000064)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_OFFS                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000064)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_LANE_MODE_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LANE_MODE_ADDR,                          \
                  HWIO_SP1_QSERVER_L0_LANE_MODE_RMSK)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LANE_MODE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_L0_LANE_MODE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_LANE_MODE_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_L0_LANE_MODE_IN)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_SERDES_MODE_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_LANE_MODE_SERDES_MODE_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_LANE_MODE_LANE_SYNC_MODE_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_LANE_MODE_LANE_SYNC_MODE_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_LANE_MODE_LANE_MODE_4_0_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_LANE_MODE_LANE_MODE_4_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000068)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000068)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LANE_MODE_2_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_LANE_MODE_2_RMSK)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LANE_MODE_2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_LANE_MODE_2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_LANE_MODE_2_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_LANE_MODE_2_IN)
#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_LANE_MODE_9_5_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_LANE_MODE_2_LANE_MODE_9_5_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_LPB_EN_ADDR                                        \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000006c)
#define HWIO_SP1_QSERVER_L0_LPB_EN_OFFS                                        \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000006c)
#define HWIO_SP1_QSERVER_L0_LPB_EN_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_LPB_EN_IN                                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LPB_EN_ADDR,                             \
                  HWIO_SP1_QSERVER_L0_LPB_EN_RMSK)
#define HWIO_SP1_QSERVER_L0_LPB_EN_INM(m)                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LPB_EN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_LPB_EN_OUT(v)                                      \
  out_dword(HWIO_SP1_QSERVER_L0_LPB_EN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_LPB_EN_OUTM(m, v)                                  \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_LPB_EN_ADDR, m, v,                   \
                      HWIO_SP1_QSERVER_L0_LPB_EN_IN)
#define HWIO_SP1_QSERVER_L0_LPB_EN_TX_RCLK_LPB_EN_MUX_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_LPB_EN_TX_RCLK_LPB_EN_MUX_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_LPB_EN_TX_RCLK_LPB_EN_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_LPB_EN_TX_RCLK_LPB_EN_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_LPB_EN_EN_SERLPB_MUX_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_LPB_EN_EN_SERLPB_MUX_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_LPB_EN_EN_SERLPB_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_LPB_EN_EN_SERLPB_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_LPB_EN_PAR_LPB_EN_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_LPB_EN_PAR_LPB_EN_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_LPB_EN_PAR_LPB_EN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_LPB_EN_PAR_LPB_EN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_LPB_EN_EN_RCLK_LPB_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_LPB_EN_EN_RCLK_LPB_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_LPB_EN_EN_RCLK_LPB_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_LPB_EN_EN_RCLK_LPB_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_LPB_EN1_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000070)
#define HWIO_SP1_QSERVER_L0_LPB_EN1_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000070)
#define HWIO_SP1_QSERVER_L0_LPB_EN1_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_LPB_EN1_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LPB_EN1_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_LPB_EN1_RMSK)
#define HWIO_SP1_QSERVER_L0_LPB_EN1_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LPB_EN1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_LPB_EN1_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_LPB_EN1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_LPB_EN1_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_LPB_EN1_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_LPB_EN1_IN)
#define HWIO_SP1_QSERVER_L0_LPB_EN1_EN_LINELPB_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_LPB_EN1_EN_LINELPB_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_LPB_EN1_EN_LINELPB_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_LPB_EN1_EN_LINELPB_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_LPB_SEL_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000074)
#define HWIO_SP1_QSERVER_L0_LPB_SEL_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000074)
#define HWIO_SP1_QSERVER_L0_LPB_SEL_RMSK 0xf
#define HWIO_SP1_QSERVER_L0_LPB_SEL_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LPB_SEL_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_LPB_SEL_RMSK)
#define HWIO_SP1_QSERVER_L0_LPB_SEL_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_LPB_SEL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_LPB_SEL_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_LPB_SEL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_LPB_SEL_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_LPB_SEL_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_LPB_SEL_IN)
#define HWIO_SP1_QSERVER_L0_LPB_SEL_LINE_LPB_MAPTO_PAR_OR_LINE_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_LPB_SEL_LINE_LPB_MAPTO_PAR_OR_LINE_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_LPB_SEL_RCLK_LPB_SEL_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_LPB_SEL_RCLK_LPB_SEL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000078)
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_OFFS                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000078)
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_RMSK 0xf
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IN                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR,         \
                  HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_RMSK)
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_INM(m)                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_OUT(v)                  \
  out_dword(HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_OUTM(m, v)              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_ADDR, m,  \
                      v, HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IN)
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_EN_RECDETECT_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_EN_RECDETECT_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_EN_RECDETECT_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_PARRATE_REC_DETECT_IDLE_EN_EN_RECDETECT_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000007c)
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000007c)
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PARALLEL_RATE_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_PARALLEL_RATE_RMSK)
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PARALLEL_RATE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_PARALLEL_RATE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PARALLEL_RATE_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_PARALLEL_RATE_IN)
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE2_BMSK 0x30
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE2_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE1_BMSK 0xc
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE1_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE0_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_PARALLEL_RATE_PARALLEL_RATE_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000080)
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000080)
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_RMSK)
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_IN)
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_SW_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_SW_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_SW_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_SW_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS2_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS2_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS1B_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS1B_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS1A_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_CLKBUF_ENABLE_CLKBUF_EN_PS1A_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000084)
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000084)
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_RMSK)
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_IN)
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_RESET_TSYNC_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_RESET_TSYNC_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_RESET_TSYNC_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RESET_TSYNC_EN_RESET_TSYNC_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000088)
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000088)
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_RMSK 0xf
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_RMSK)
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_IN)
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_IN_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_IN_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_IN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_IN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_SERDES_BYP_EN_OUT_SERDES_BYP_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000008c)
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_OFFS              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000008c)
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_IN                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR,   \
                  HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_RMSK)
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_INM(m)            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_OUT(v)            \
  out_dword(HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_OUTM(m, v)        \
  out_dword_masked_ns(                                                         \
      HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_ADDR, m, v,         \
      HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_IN)
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TCLK_EN_MUX_BMSK  \
  0x80
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TCLK_EN_MUX_SHFT  \
  0x7
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TCLK_EN_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TCLK_EN_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_HIGHZ_MUX_BMSK \
  0x20
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_HIGHZ_MUX_SHFT \
  0x5
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_HIGHZ_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_HIGHZ_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TRANSCEIVER_BIAS_EN_MUX_BMSK \
  0x8
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TRANSCEIVER_BIAS_EN_MUX_SHFT \
  0x3
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TRANSCEIVER_BIAS_EN_BMSK \
  0x4
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TRANSCEIVER_BIAS_EN_SHFT \
  0x2
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN_TX_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RESET_GEN_ADDR                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000090)
#define HWIO_SP1_QSERVER_L0_RESET_GEN_OFFS                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000090)
#define HWIO_SP1_QSERVER_L0_RESET_GEN_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_RESET_GEN_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RESET_GEN_ADDR,                          \
                  HWIO_SP1_QSERVER_L0_RESET_GEN_RMSK)
#define HWIO_SP1_QSERVER_L0_RESET_GEN_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RESET_GEN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RESET_GEN_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_L0_RESET_GEN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RESET_GEN_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RESET_GEN_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_L0_RESET_GEN_IN)
#define HWIO_SP1_QSERVER_L0_RESET_GEN_RX_RESET_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RESET_GEN_RX_RESET_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RESET_GEN_RX_RESET_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RESET_GEN_RX_RESET_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RESET_GEN_JITTERGEN_RESET_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RESET_GEN_JITTERGEN_RESET_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RESET_GEN_CDR_RESET_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RESET_GEN_CDR_RESET_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RESET_GEN_TXBIST_RESET_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RESET_GEN_TXBIST_RESET_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RESET_GEN_RXBIST_RESET_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RESET_GEN_RXBIST_RESET_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RESET_GEN_SW_RESET_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RESET_GEN_SW_RESET_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000094)
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000094)
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_RMSK)
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_IN)
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_DEBUG_CLK_SEL_BMSK 0x60
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_DEBUG_CLK_SEL_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_DEBUGBUS_SEL_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DEBUGBUS_SEL_DEBUGBUS_SEL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000098)
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000098)
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_RMSK 0x7
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_RMSK)
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_IN)
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_CLKGATE_FUNCTIONAL_BMSK \
  0x4
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_CLKGATE_FUNCTIONAL_SHFT \
  0x2
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_B2T_CLKGATE_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_B2T_CLKGATE_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_CLKGATE_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_DISABLE_CLK_GATING_DISABLE_CLKGATE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000009c)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000009c)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_RMSK)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_IN)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_TSYNC_REQ_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_TSYNC_REQ_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_RXCLK_EN_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_RXCLK_EN_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_TXCLK_EN_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_TXCLK_EN_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_LANE_READY_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_LANE_READY_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_RATE_BMSK 0xc
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_RATE_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_EN_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_EN_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_START_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD0_CMN_START_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000a0)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000a0)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_RMSK)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_IN)
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_UPDATE_MUX_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_UPDATE_MUX_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_UPDATE_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_UPDATE_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_BMSK 0x3c
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_PWR_STATE_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_CMN_RATE_UPDATE_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_CMN_RATE_UPDATE_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_CTRL_OUT_MUX_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_CTRL_OUT_OVRD1_CTRL_OUT_MUX_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_STATUS_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000a4)
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000a4)
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_RMSK 0xf
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_STATUS_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_BIST_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_BIST_TOGGLE_STATUS_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_BIST_TOGGLE_STATUS_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_BIST_SYNC_STATUS_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_BIST_SYNC_STATUS_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_BIST_MATCH_STATUS_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_BIST_MATCH_STATUS_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_BIST_ERR_STATUS_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_BIST_STATUS_BIST_ERR_STATUS_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_ADDR                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000a8)
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_OFFS                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000a8)
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_ADDR,               \
                  HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_BIST_ERR_CNT_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT1_STATUS_BIST_ERR_CNT_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_ADDR                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000ac)
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_OFFS                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000ac)
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_ADDR,               \
                  HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_BIST_ERR_CNT_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BIST_ERR_CNT2_STATUS_BIST_ERR_CNT_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000b0)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000b0)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_RMSK)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_DEBUG_BUS_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS1_DEBUG_BUS_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000b4)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000b4)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_RMSK)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_DEBUG_BUS_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS2_DEBUG_BUS_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000b8)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000b8)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_RMSK)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_DEBUG_BUS_23_16_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS3_DEBUG_BUS_23_16_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000bc)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000bc)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_RMSK)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_DEBUG_BUS_31_24_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_DEBUG_BUS_STATUS4_DEBUG_BUS_31_24_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000c0)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_RMSK)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_IN)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_CML_GEAR_MODE0_BMSK 0x38
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_CML_GEAR_MODE0_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_CML2CMOS_IBOOST_MODE0_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE0_CML2CMOS_IBOOST_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000c4)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000c4)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_RMSK)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_IN)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_CML_GEAR_MODE1_BMSK 0x38
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_CML_GEAR_MODE1_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_CML2CMOS_IBOOST_MODE1_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE1_CML2CMOS_IBOOST_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000c8)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000c8)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_RMSK)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_IN)
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_CML_GEAR_MODE2_BMSK 0x38
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_CML_GEAR_MODE2_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_CML2CMOS_IBOOST_MODE2_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_CML_CTRL_MODE2_CML2CMOS_IBOOST_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000cc)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000cc)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_RMSK 0x7
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_RMSK)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_IN)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_PREAMPGEAR_MODE0_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE0_PREAMPGEAR_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000d0)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000d0)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_RMSK 0x7
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_RMSK)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_IN)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_PREAMPGEAR_MODE1_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE1_PREAMPGEAR_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000d4)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000d4)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_RMSK 0x7
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_RMSK)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_IN)
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_PREAMPGEAR_MODE2_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_PREAMP_CTRL_MODE2_PREAMPGEAR_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000d8)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_RMSK)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_IN)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_MIXER_LOADB_MODE0_BMSK 0x3c
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_MIXER_LOADB_MODE0_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_MIXER_DATARATE_MODE0_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE0_MIXER_DATARATE_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000dc)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000dc)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_RMSK)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_IN)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_MIXER_LOADB_MODE1_BMSK 0x3c
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_MIXER_LOADB_MODE1_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_MIXER_DATARATE_MODE1_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE1_MIXER_DATARATE_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000e0)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_RMSK)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_IN)
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_MIXER_LOADB_MODE2_BMSK 0x3c
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_MIXER_LOADB_MODE2_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_MIXER_DATARATE_MODE2_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_MIXER_CTRL_MODE2_MIXER_DATARATE_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000e4)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000e4)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MAIN_THRESH1_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_MAIN_THRESH1_RMSK)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MAIN_THRESH1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_MAIN_THRESH1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_MAIN_THRESH1_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_MAIN_THRESH1_IN)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_MAIN_THRESH1_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH1_MAIN_THRESH1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000e8)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000e8)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MAIN_THRESH2_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_MAIN_THRESH2_RMSK)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_MAIN_THRESH2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_MAIN_THRESH2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_MAIN_THRESH2_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_MAIN_THRESH2_IN)
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_MAIN_THRESH2_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_MAIN_THRESH2_MAIN_THRESH2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_POST_THRESH1_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000ec)
#define HWIO_SP1_QSERVER_L0_POST_THRESH1_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000ec)
#define HWIO_SP1_QSERVER_L0_POST_THRESH1_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_POST_THRESH1_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_POST_THRESH1_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_POST_THRESH1_RMSK)
#define HWIO_SP1_QSERVER_L0_POST_THRESH1_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_POST_THRESH1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_POST_THRESH1_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_POST_THRESH1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_POST_THRESH1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_POST_THRESH1_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_POST_THRESH1_IN)
#define HWIO_SP1_QSERVER_L0_POST_THRESH1_POST_THRESH1_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_POST_THRESH1_POST_THRESH1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_POST_THRESH2_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000f0)
#define HWIO_SP1_QSERVER_L0_POST_THRESH2_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000f0)
#define HWIO_SP1_QSERVER_L0_POST_THRESH2_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_POST_THRESH2_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_POST_THRESH2_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_POST_THRESH2_RMSK)
#define HWIO_SP1_QSERVER_L0_POST_THRESH2_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_POST_THRESH2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_POST_THRESH2_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_POST_THRESH2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_POST_THRESH2_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_POST_THRESH2_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_POST_THRESH2_IN)
#define HWIO_SP1_QSERVER_L0_POST_THRESH2_POST_THRESH2_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_POST_THRESH2_POST_THRESH2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000f4)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000f4)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRE_THRESH1_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_PRE_THRESH1_RMSK)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRE_THRESH1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_PRE_THRESH1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PRE_THRESH1_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_PRE_THRESH1_IN)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_PRE_THRESH1_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_PRE_THRESH1_PRE_THRESH1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000f8)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000f8)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRE_THRESH2_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_PRE_THRESH2_RMSK)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRE_THRESH2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_PRE_THRESH2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PRE_THRESH2_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_PRE_THRESH2_IN)
#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_PRE_THRESH2_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_PRE_THRESH2_PRE_THRESH2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_ADDR                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000000fc)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_OFFS                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_ADDR,                    \
                  HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_RMSK)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_IN)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_CTLE_THRESH_DFE_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_DFE_CTLE_THRESH_DFE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000100)
#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000100)
#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_RMSK)
#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_IN)
#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_VGA_THRESH_DFE_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_VGA_THRESH_DFE_VGA_THRESH_DFE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000104)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000104)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_THRESH_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_CTLE_THRESH_RMSK)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_THRESH_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_CTLE_THRESH_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CTLE_THRESH_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_CTLE_THRESH_IN)
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_CTLE_MODE_BMSK 0xc0
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_CTLE_MODE_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_CTLE_THRESH_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_CTLE_THRESH_CTLE_THRESH_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000108)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000108)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXENGINE_EN0_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_RXENGINE_EN0_RMSK)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXENGINE_EN0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_RXENGINE_EN0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RXENGINE_EN0_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_RXENGINE_EN0_IN)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_DFE_FREEZE_EN_MUX_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_DFE_FREEZE_EN_MUX_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_FREEZE_DFE_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_FREEZE_DFE_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_TXADAPTSW_EN_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_TXADAPTSW_EN_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE2_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE2_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE1_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE1_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE0_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_DFE_EN_MODE0_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_RXEQ_GLB_ADAPT_MODE_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN0_RXEQ_GLB_ADAPT_MODE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000010c)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000010c)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXENGINE_EN1_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_RXENGINE_EN1_RMSK)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXENGINE_EN1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_RXENGINE_EN1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RXENGINE_EN1_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_RXENGINE_EN1_IN)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TRACKING_EN_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TRACKING_EN_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP5_EN_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP5_EN_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP4_EN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP4_EN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP3_EN_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP3_EN_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP2_EN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP2_EN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP1_EN_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_DFE_TAP1_EN_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_VGA_ADAPT_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN1_VGA_ADAPT_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000110)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000110)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXENGINE_EN2_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_RXENGINE_EN2_RMSK)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXENGINE_EN2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_RXENGINE_EN2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RXENGINE_EN2_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_RXENGINE_EN2_IN)
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_FORCE_DFE_TAP_EN_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_FORCE_DFE_TAP_EN_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_DFE_TRAIN_EN_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_DFE_TRAIN_EN_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_DFE_TRAIN_EN_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_DFE_TRAIN_EN_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_EDAC_ADAPT_EN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_EDAC_ADAPT_EN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_PHPRE_ADAPT_EN_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_PHPRE_ADAPT_EN_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_AMPPRE_ADAPT_EN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_AMPPRE_ADAPT_EN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_OFFSET_ADAPT_EN_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_OFFSET_ADAPT_EN_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_EQ_ADAPT_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RXENGINE_EN2_EQ_ADAPT_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_ADDR                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000114)
#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_OFFS                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000114)
#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_ADDR,                    \
                  HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_RMSK)
#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_IN)
#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_CTLE_TRAIN_TIME_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_CTLE_TRAIN_TIME_CTLE_TRAIN_TIME_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000118)
#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000118)
#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR,                \
                  HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_RMSK)
#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_IN)
#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_CTLE_DFE_OVRLP_TIME_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_CTLE_DFE_OVRLP_TIME_CTLE_DFE_OVRLP_TIME_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000011c)
#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000011c)
#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_RMSK 0xf
#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_IN)
#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_DFE_REFRESH_TIME_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_DFE_REFRESH_TIME_DFE_REFRESH_TIME_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_ADDR                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000120)
#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_OFFS                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000120)
#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_ADDR,                    \
                  HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_IN)
#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_DFE_ENABLE_TIME_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_DFE_ENABLE_TIME_DFE_ENABLE_TIME_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_VGA_GAIN_ADDR                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000124)
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_OFFS                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000124)
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_VGA_GAIN_ADDR,                           \
                  HWIO_SP1_QSERVER_L0_VGA_GAIN_RMSK)
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_VGA_GAIN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_L0_VGA_GAIN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_VGA_GAIN_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_L0_VGA_GAIN_IN)
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_VGA_GAIN_TRACKING_BMSK 0xf0
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_VGA_GAIN_TRACKING_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_VGA_GAIN_TRAINING_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_VGA_GAIN_VGA_GAIN_TRAINING_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_GAIN_ADDR                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000128)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_OFFS                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000128)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_GAIN_ADDR,                           \
                  HWIO_SP1_QSERVER_L0_DFE_GAIN_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_GAIN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_GAIN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_GAIN_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_L0_DFE_GAIN_IN)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_DFE_GAIN_TRACKING_BMSK 0xf0
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_DFE_GAIN_TRACKING_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_DFE_GAIN_TRAINING_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_DFE_GAIN_TRAINING_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000012c)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000012c)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_IN)
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_VGA_GAIN_SIGN_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_VGA_GAIN_SIGN_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP5_GAIN_SIGN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP5_GAIN_SIGN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP4_GAIN_SIGN_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP4_GAIN_SIGN_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP3_GAIN_SIGN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP3_GAIN_SIGN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP2_GAIN_SIGN_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP2_GAIN_SIGN_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP1_GAIN_SIGN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_DFE_GAIN_SIGN_DFE_TAP1_GAIN_SIGN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_EQ_GAIN_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000130)
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000130)
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EQ_GAIN_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_EQ_GAIN_RMSK)
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EQ_GAIN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_EQ_GAIN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_EQ_GAIN_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_EQ_GAIN_IN)
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_EQ_GAIN_SIGN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_EQ_GAIN_SIGN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_EQ_GAIN_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_EQ_GAIN_EQ_GAIN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000134)
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000134)
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_OFFSET_GAIN_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_OFFSET_GAIN_RMSK)
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_OFFSET_GAIN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_OFFSET_GAIN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_OFFSET_GAIN_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_OFFSET_GAIN_IN)
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_OFFSET_GAIN_SIGN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_OFFSET_GAIN_SIGN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_OFFSET_GAIN_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_OFFSET_GAIN_OFFSET_GAIN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PRE_GAIN_ADDR                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000138)
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_OFFS                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000138)
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRE_GAIN_ADDR,                           \
                  HWIO_SP1_QSERVER_L0_PRE_GAIN_RMSK)
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRE_GAIN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_L0_PRE_GAIN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PRE_GAIN_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_L0_PRE_GAIN_IN)
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_PRE_GAIN_SIGN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_PRE_GAIN_SIGN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_PRE_GAIN_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_PRE_GAIN_PRE_GAIN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000013c)
#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000013c)
#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_VGA_INITVAL_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_VGA_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_VGA_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_VGA_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_VGA_INITVAL_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_VGA_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_VGA_INITVAL_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_VGA_INITVAL_VGA_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000140)
#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000140)
#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_DFE_TAP1_INITVAL_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_DFE_TAP1_INITVAL_DFE_TAP1_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000144)
#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000144)
#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_DFE_TAP2_INITVAL_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_TAP2_INITVAL_DFE_TAP2_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000148)
#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000148)
#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_DFE_TAP3_INITVAL_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_TAP3_INITVAL_DFE_TAP3_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000014c)
#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000014c)
#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_DFE_TAP4_INITVAL_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_TAP4_INITVAL_DFE_TAP4_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000150)
#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000150)
#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_DFE_TAP5_INITVAL_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DFE_TAP5_INITVAL_DFE_TAP5_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000154)
#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000154)
#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EQ_INITVAL_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_EQ_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EQ_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_EQ_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_EQ_INITVAL_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_EQ_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_EQ_INITVAL_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_EQ_INITVAL_EQ_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000158)
#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000158)
#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_OFFSET_INITVAL_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_OFFSET_INITVAL_OFFSET_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000015c)
#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000015c)
#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRE_INITVAL_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_PRE_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PRE_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_PRE_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PRE_INITVAL_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_PRE_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_PRE_INITVAL_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_PRE_INITVAL_PRE_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000160)
#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000160)
#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EDAC_INITVAL_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_EDAC_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EDAC_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_EDAC_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_EDAC_INITVAL_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_EDAC_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_EDAC_INITVAL_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_EDAC_INITVAL_EDAC_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000164)
#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000164)
#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_SATVAL_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_CTLE_SATVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CTLE_SATVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_CTLE_SATVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CTLE_SATVAL_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_CTLE_SATVAL_IN)
#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_SATVAL_EQ_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_CTLE_SATVAL_SATVAL_EQ_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000168)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000168)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_INITB0_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_RXEQ_INITB0_RMSK)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_INITB0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_RXEQ_INITB0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RXEQ_INITB0_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_RXEQ_INITB0_IN)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_OFFSET_INITB_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_OFFSET_INITB_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_EQ_INITB_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_EQ_INITB_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP5_INITB_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP5_INITB_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP4_INITB_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP4_INITB_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP3_INITB_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP3_INITB_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP2_INITB_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP2_INITB_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP1_INITB_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB0_DFE_TAP1_INITB_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000016c)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000016c)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_INITB1_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_RXEQ_INITB1_RMSK)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_INITB1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_RXEQ_INITB1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RXEQ_INITB1_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_RXEQ_INITB1_IN)
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_RXEQ_CTRL_MODE_BMSK 0xf0
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_RXEQ_CTRL_MODE_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_INITB_VGA_CTLE_EDAC_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_INITB_VGA_CTLE_EDAC_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_INITB_VGA_CTLE_EDAC_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_INITB_VGA_CTLE_EDAC_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_PHPRE_INITB_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_PHPRE_INITB_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_AMPPRE_INITB_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RXEQ_INITB1_AMPPRE_INITB_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000170)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000170)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_RMSK)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_IN)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_RXEQ_CLK_DIV_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV1_RXEQ_CLK_DIV_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000174)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000174)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_RMSK)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_IN)
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_RXEQ_CLK_DIV_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_RXEQ_CLK_DIV2_RXEQ_CLK_DIV_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000178)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000178)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_RMSK)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_IN)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_RCVRDONE_THRESH_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH1_RCVRDONE_THRESH_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000017c)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000017c)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_RMSK)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_IN)
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_RCVRDONE_THRESH_14_8_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_RCVRDONE_THRESH2_RCVRDONE_THRESH_14_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_ADDR                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000180)
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_OFFS                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000180)
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_CTRL_ADDR,                          \
                  HWIO_SP1_QSERVER_L0_RXEQ_CTRL_RMSK)
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RXEQ_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_L0_RXEQ_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RXEQ_CTRL_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_L0_RXEQ_CTRL_IN)
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_DISABLE_OFFSET_TRACKING_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_DISABLE_OFFSET_TRACKING_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_VGA_TRACKING_EN_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_VGA_TRACKING_EN_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_SEQ_TRACK_DFE_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_SEQ_TRACK_DFE_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_RCVRDONE_DISABLE_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_RCVRDONE_DISABLE_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_RCVRDONE_FORCEBIT_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_RCVRDONE_FORCEBIT_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_BYPASS_ADAPTATION_DONE_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_BYPASS_ADAPTATION_DONE_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_EQ_SEL_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_EQ_SEL_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_PRE_SEL_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RXEQ_CTRL_PRE_SEL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000184)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000184)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_RMSK)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_IN)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_UCDR_STEP_BY_TWO_MODE0_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_UCDR_STEP_BY_TWO_MODE0_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_UCDR_FO_GAIN_MODE0_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE0_UCDR_FO_GAIN_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000188)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000188)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_RMSK)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_IN)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_UCDR_STEP_BY_TWO_MODE1_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_UCDR_STEP_BY_TWO_MODE1_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_UCDR_FO_GAIN_MODE1_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE1_UCDR_FO_GAIN_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000018c)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000018c)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_RMSK)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_IN)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_UCDR_STEP_BY_TWO_MODE2_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_UCDR_STEP_BY_TWO_MODE2_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_UCDR_FO_GAIN_MODE2_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_FO_GAIN_MODE2_UCDR_FO_GAIN_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000190)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000190)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_RMSK)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_IN)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_UCDR_SO_GAIN_MODE0_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE0_UCDR_SO_GAIN_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000194)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000194)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_RMSK)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_IN)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_UCDR_SO_GAIN_MODE1_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE1_UCDR_SO_GAIN_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000198)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000198)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_RMSK)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_IN)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_UCDR_SO_GAIN_MODE2_BMSK 0x7f
#define HWIO_SP1_QSERVER_L0_UCDR_SO_GAIN_MODE2_UCDR_SO_GAIN_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000019c)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000019c)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_RMSK)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_ADDR, m)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_ADDR, v)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_IN)
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_UCDR_ENABLE_MUX_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_UCDR_ENABLE_MUX_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_UCDR_ENABLE_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_UCDR_ENABLE_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_UCDR_SO_SATURATION_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_UCDR_SO_CONFIG_UCDR_SO_SATURATION_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001a0)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001a0)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR,                \
                  HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_RMSK)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR, m)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR, v)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_IN)
#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_UCDR_FO_TO_SO_DELAY_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_UCDR_FO_TO_SO_DELAY_UCDR_FO_TO_SO_DELAY_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_BAND_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001a4)
#define HWIO_SP1_QSERVER_L0_RX_BAND_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001a4)
#define HWIO_SP1_QSERVER_L0_RX_BAND_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_RX_BAND_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_BAND_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_RX_BAND_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_BAND_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_BAND_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_BAND_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_RX_BAND_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_BAND_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_BAND_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_RX_BAND_IN)
#define HWIO_SP1_QSERVER_L0_RX_BAND_RX_BAND_MODE2_BMSK 0x30
#define HWIO_SP1_QSERVER_L0_RX_BAND_RX_BAND_MODE2_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_BAND_RX_BAND_MODE1_BMSK 0xc
#define HWIO_SP1_QSERVER_L0_RX_BAND_RX_BAND_MODE1_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_BAND_RX_BAND_MODE0_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_BAND_RX_BAND_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001a8)
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001a8)
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AUX_ENABLE_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_AUX_ENABLE_RMSK)
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AUX_ENABLE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_AUX_ENABLE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_AUX_ENABLE_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_AUX_ENABLE_IN)
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_EN_APATH_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_EN_APATH_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_EN_AUXPI_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_AUX_ENABLE_EN_AUXPI_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001ac)
#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001ac)
#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AUX_CONTROL_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_AUX_CONTROL_RMSK)
#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AUX_CONTROL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_AUX_CONTROL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_AUX_CONTROL_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_AUX_CONTROL_IN)
#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_AUX_OFFSET_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_AUX_CONTROL_AUX_OFFSET_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_AUX_DAC_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001b0)
#define HWIO_SP1_QSERVER_L0_AUX_DAC_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001b0)
#define HWIO_SP1_QSERVER_L0_AUX_DAC_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_AUX_DAC_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AUX_DAC_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_AUX_DAC_RMSK)
#define HWIO_SP1_QSERVER_L0_AUX_DAC_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AUX_DAC_ADDR, m)
#define HWIO_SP1_QSERVER_L0_AUX_DAC_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_AUX_DAC_ADDR, v)
#define HWIO_SP1_QSERVER_L0_AUX_DAC_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_AUX_DAC_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_AUX_DAC_IN)
#define HWIO_SP1_QSERVER_L0_AUX_DAC_AUX_SIGN_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_AUX_DAC_AUX_SIGN_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_AUX_DAC_AUX_DAC_BMSK 0x3f
#define HWIO_SP1_QSERVER_L0_AUX_DAC_AUX_DAC_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001b4)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001b4)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_RMSK)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_IN)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_RESET_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_RESET_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_MODE_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_MODE_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_LVL_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_LVL_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITN_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITN_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITN_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITN_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITP_MUX_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITP_MUX_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITP_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_INITP_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_AC_JTAG_CTRL_AC_JTAG_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001b8)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001b8)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_IN)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_IQ_PI_MUX_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_IQ_PI_MUX_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_IQ_PI_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_IQ_PI_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_SAMPCAL_IPATH_MUX_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_SAMPCAL_IPATH_MUX_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_SAMPCAL_IPATH_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_SAMPCAL_IPATH_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_RCVR_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_RCVR_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_RCVR_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_RCVR_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_DESERIALIZER_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_DESERIALIZER_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_DESERIALIZER_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH0_EN_DESERIALIZER_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001bc)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001bc)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_IN)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_SAMPCAL_DEBUG_MODE_MOVE_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_SAMPCAL_DEBUG_MODE_MOVE_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_SAMPCAL_DEBUG_MODE_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_SAMPCAL_DEBUG_MODE_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_RCLK_EN_MUX_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_RCLK_EN_MUX_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_RCLK_EN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_RCLK_EN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_EPATH_MUX_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_EPATH_MUX_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_EPATH_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_EPATH_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_QPATH_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_QPATH_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_QPATH_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_EN_SAMPCAL_QPATH_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001c0)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001c0)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR,                \
                  HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_IN)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_CDR_PD_SEL_MODE0_BMSK 0x60
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_CDR_PD_SEL_MODE0_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_DLL_MODE0_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_DLL_MODE0_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_IQ_DCC_MODE0_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_IQ_DCC_MODE0_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_IQCAL_MODE0_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_IQCAL_MODE0_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_QPATH_MODE0_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_QPATH_MODE0_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_EPATH_MODE0_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE0_EN_EPATH_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001c4)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001c4)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR,                \
                  HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_IN)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_CDR_PD_SEL_MODE1_BMSK 0x60
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_CDR_PD_SEL_MODE1_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_DLL_MODE1_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_DLL_MODE1_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_IQ_DCC_MODE1_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_IQ_DCC_MODE1_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_IQCAL_MODE1_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_IQCAL_MODE1_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_QPATH_MODE1_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_QPATH_MODE1_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_EPATH_MODE1_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE1_EN_EPATH_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001c8)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001c8)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR,                \
                  HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_IN)
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_CDR_PD_SEL_MODE2_BMSK 0x60
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_CDR_PD_SEL_MODE2_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_DLL_MODE2_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_DLL_MODE2_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_IQ_DCC_MODE2_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_IQ_DCC_MODE2_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_IQCAL_MODE2_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_IQCAL_MODE2_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_QPATH_MODE2_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_QPATH_MODE2_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_EPATH_MODE2_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_RCVR_PATH1_MODE2_EN_EPATH_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001cc)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001cc)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR,                \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_CAL_ISAMP0_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_CAL_ISAMP0_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_CAL_ISAMP0_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0_CAL_ISAMP0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001d0)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_OFFS                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001d0)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR,               \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_CAL_IBSAMP0_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_CAL_IBSAMP0_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_CAL_IBSAMP0_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I0B_CAL_IBSAMP0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001d4)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001d4)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR,                \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_CAL_ISAMP1_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_CAL_ISAMP1_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_CAL_ISAMP1_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1_CAL_ISAMP1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001d8)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_OFFS                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001d8)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR,               \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_CAL_IBSAMP1_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_CAL_IBSAMP1_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_CAL_IBSAMP1_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_I1B_CAL_IBSAMP1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001dc)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001dc)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_CAL_QSAMP0_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_CAL_QSAMP0_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_CAL_QSAMP0_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_Q_CAL_QSAMP0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001e0)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001e0)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR,                \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_CAL_QBSAMP0_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_CAL_QBSAMP0_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_CAL_QBSAMP0_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_QB_CAL_QBSAMP0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001e4)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001e4)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_CAL_ASAMP0_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_CAL_ASAMP0_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_CAL_ASAMP0_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_A_CAL_ASAMP0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001e8)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001e8)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR,                \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_CAL_ABSAMP0_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_CAL_ABSAMP0_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_CAL_ABSAMP0_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_AB_CAL_ABSAMP0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001ec)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001ec)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_CAL_ESAMP0_MUX_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_CAL_ESAMP0_MUX_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_CAL_ESAMP0_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_E_CAL_ESAMP0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001f0)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001f0)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR,                \
                  HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_RMSK)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_IN)
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_CAL_EBSAMP0_MUX_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_CAL_EBSAMP0_MUX_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_CAL_EBSAMP0_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SAMPCAL_BYP_CODE_EB_CAL_EBSAMP0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_EOM_START_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001f4)
#define HWIO_SP1_QSERVER_L0_RX_EOM_START_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001f4)
#define HWIO_SP1_QSERVER_L0_RX_EOM_START_RMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_EOM_START_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EOM_START_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_RX_EOM_START_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_EOM_START_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EOM_START_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_EOM_START_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_RX_EOM_START_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_EOM_START_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_EOM_START_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_RX_EOM_START_IN)
#define HWIO_SP1_QSERVER_L0_RX_EOM_START_EOM_START_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_EOM_START_EOM_START_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001f8)
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001f8)
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RSM_CONFIG_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_RSM_CONFIG_RMSK)
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RSM_CONFIG_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_OUT(v)                                  \
  out_dword(HWIO_SP1_QSERVER_L0_RSM_CONFIG_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_OUTM(m, v)                              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RSM_CONFIG_ADDR, m, v,               \
                      HWIO_SP1_QSERVER_L0_RSM_CONFIG_IN)
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_FORCE_TSYNC_ACK_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_FORCE_TSYNC_ACK_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_FORCE_CMN_ACK_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_FORCE_CMN_ACK_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_FORCE_CMN_READY_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_FORCE_CMN_READY_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_EN_RCLK_DEGLITCH_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_EN_RCLK_DEGLITCH_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_CDR_RESET_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_CDR_RESET_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_TSYNC_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_TSYNC_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_SAMP_CAL_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_SAMP_CAL_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_DLL_CAL_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RSM_CONFIG_BYPASS_RSM_DLL_CAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000001fc)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000001fc)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_IN)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_EOM_MEAS_TIME_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME0_EOM_MEAS_TIME_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000200)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000200)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_IN)
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_EOM_MEAS_TIME_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_EOM_MEAS_TIME1_EOM_MEAS_TIME_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000204)
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000204)
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_IN)
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_EOM_WAIT_TIME_BMSK 0x18
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_EOM_WAIT_TIME_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_EOM_ERR_COMP_CTRL_BMSK 0x7
#define HWIO_SP1_QSERVER_L0_RX_EOM_CTRL_EOM_ERR_COMP_CTRL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000208)
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000208)
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_IN)
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_RXTERM_HIGHZ_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_RXTERM_HIGHZ_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_RXTERM_HIGHZ_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_HIGHZ_HIGHRATE_RXTERM_HIGHZ_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR                         \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000020c)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_OFFS                         \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000020c)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR,              \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_IDAC_SIGN_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN1_IDAC_SIGN_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR                         \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000210)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_OFFS                         \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000210)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR,              \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_IDAC_SIGN_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_IDAC_SIGN2_IDAC_SIGN_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000214)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000214)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EDAC_SIGN_DIG_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EDAC_SIGN_DIG_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I1_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I1_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I1_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I1_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I0_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I0_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I0_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_EN_SAMPCAL_I0_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EN_MUX_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EN_MUX_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EN_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_SAMPCAL_EN_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_FORCE_SAMPCAL_DONE_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_CONFIG_FORCE_SAMPCAL_DONE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000218)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_OFFS                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000218)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_IN                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR,         \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_INM(m)                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_OUT(v)                  \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_OUTM(m, v)              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_ADDR, m,  \
                      v, HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_SAMPCAL_TAP1_OVERWRITE_B_BMSK \
  0x2
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_SAMPCAL_TAP1_OVERWRITE_B_SHFT \
  0x1
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_SAMPCAL_EDAC_OVERWRITE_B_BMSK \
  0x1
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_EDAC_TAP1_INITB_SAMPCAL_EDAC_OVERWRITE_B_SHFT \
  0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000021c)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000021c)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_SAMPCAL_TSETTLE_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_TSETTLE_SAMPCAL_TSETTLE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000220)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000220)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR,                \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ENDSAMP_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP1_ENDSAMP_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000224)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000224)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR,                \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ENDSAMP_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_ENDSAMP2_ENDSAMP_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000228)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_OFFS                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000228)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR,               \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_MIDPOINT_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT1_MIDPOINT_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000022c)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_OFFS                          \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000022c)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_IN                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR,               \
                  HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_INM(m)                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_OUT(v)                        \
  out_dword(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_ADDR, m, v,     \
                      HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_IN)
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_MIDPOINT_9_8_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_RX_SAMPCAL_MIDPOINT2_MIDPOINT_9_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000230)
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000230)
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_RMSK)
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_IN)
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_PS0_TO_PS2_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_PS0_TO_PS2_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_MUX_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_MUX_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_LP_BYP_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_EN_MUX_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_EN_MUX_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_EN_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_EN_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_FLT_BYP_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_SIGDET_ENABLES_SIGDET_FLT_BYP_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000234)
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000234)
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_RMSK)
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_IN)
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_SIGDET_LVL_BMSK 0xf0
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_SIGDET_LVL_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_SIGDET_BW_CTRL_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_SIGDET_CNTRL_SIGDET_BW_CTRL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR                         \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000238)
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_OFFS                         \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000238)
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_IN                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR,              \
                  HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_RMSK)
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_INM(m)                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_OUT(v)                       \
  out_dword(HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_ADDR, m, v,    \
                      HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_IN)
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_CTRL_BMSK 0x1e
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_CTRL_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_BYP_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_BYP_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000023c)
#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000023c)
#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_RMSK 0x1
#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_RMSK)
#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_IN)
#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_CDR_FREEZE_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_CDR_FREEZE_UP_DN_CDR_FREEZE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_ADDR                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000244)
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_OFFS                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000244)
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_ADDR,                    \
                  HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_RMSK)
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_IN)
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_PPM_CENTER_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_PPM_CENTER_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_BUJ_POLY_BMSK 0x70
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_BUJ_POLY_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_BUJ_ON_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_BUJ_ON_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_SJ_CENTER_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_SJ_CENTER_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_SJ_ON_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_SJ_ON_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_PPM_OFFSET_ON_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_JITTER_GEN_MODE_PPM_OFFSET_ON_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BUJ_AMP_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000248)
#define HWIO_SP1_QSERVER_L0_BUJ_AMP_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000248)
#define HWIO_SP1_QSERVER_L0_BUJ_AMP_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_BUJ_AMP_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BUJ_AMP_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_BUJ_AMP_RMSK)
#define HWIO_SP1_QSERVER_L0_BUJ_AMP_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BUJ_AMP_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BUJ_AMP_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_BUJ_AMP_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BUJ_AMP_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BUJ_AMP_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_BUJ_AMP_IN)
#define HWIO_SP1_QSERVER_L0_BUJ_AMP_BUJ_AMPLITUDE_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_BUJ_AMP_BUJ_AMPLITUDE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SJ_AMP1_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000024c)
#define HWIO_SP1_QSERVER_L0_SJ_AMP1_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000024c)
#define HWIO_SP1_QSERVER_L0_SJ_AMP1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_SJ_AMP1_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SJ_AMP1_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_SJ_AMP1_RMSK)
#define HWIO_SP1_QSERVER_L0_SJ_AMP1_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SJ_AMP1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SJ_AMP1_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_SJ_AMP1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SJ_AMP1_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SJ_AMP1_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_SJ_AMP1_IN)
#define HWIO_SP1_QSERVER_L0_SJ_AMP1_SJ_AMPLITUDE_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_SJ_AMP1_SJ_AMPLITUDE_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SJ_AMP2_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000250)
#define HWIO_SP1_QSERVER_L0_SJ_AMP2_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000250)
#define HWIO_SP1_QSERVER_L0_SJ_AMP2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_SJ_AMP2_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SJ_AMP2_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_SJ_AMP2_RMSK)
#define HWIO_SP1_QSERVER_L0_SJ_AMP2_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SJ_AMP2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SJ_AMP2_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_SJ_AMP2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SJ_AMP2_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SJ_AMP2_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_SJ_AMP2_IN)
#define HWIO_SP1_QSERVER_L0_SJ_AMP2_SJ_AMPLITUDE_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_SJ_AMP2_SJ_AMPLITUDE_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SJ_PER1_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000254)
#define HWIO_SP1_QSERVER_L0_SJ_PER1_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000254)
#define HWIO_SP1_QSERVER_L0_SJ_PER1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_SJ_PER1_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SJ_PER1_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_SJ_PER1_RMSK)
#define HWIO_SP1_QSERVER_L0_SJ_PER1_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SJ_PER1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SJ_PER1_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_SJ_PER1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SJ_PER1_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SJ_PER1_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_SJ_PER1_IN)
#define HWIO_SP1_QSERVER_L0_SJ_PER1_SJ_PERIOD_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_SJ_PER1_SJ_PERIOD_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SJ_PER2_ADDR                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000258)
#define HWIO_SP1_QSERVER_L0_SJ_PER2_OFFS                                       \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000258)
#define HWIO_SP1_QSERVER_L0_SJ_PER2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_SJ_PER2_IN                                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SJ_PER2_ADDR,                            \
                  HWIO_SP1_QSERVER_L0_SJ_PER2_RMSK)
#define HWIO_SP1_QSERVER_L0_SJ_PER2_INM(m)                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SJ_PER2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SJ_PER2_OUT(v)                                     \
  out_dword(HWIO_SP1_QSERVER_L0_SJ_PER2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SJ_PER2_OUTM(m, v)                                 \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SJ_PER2_ADDR, m, v,                  \
                      HWIO_SP1_QSERVER_L0_SJ_PER2_IN)
#define HWIO_SP1_QSERVER_L0_SJ_PER2_SJ_PERIOD_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_SJ_PER2_SJ_PERIOD_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000025c)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000025c)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_RMSK)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_IN)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_BUJ_STEPFREQ_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ1_BUJ_STEPFREQ_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000260)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000260)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_RMSK)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_IN)
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_BUJ_STEPFREQ_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_BUJ_STEP_FREQ2_BUJ_STEPFREQ_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000264)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000264)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PPM_OFFSET1_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_PPM_OFFSET1_RMSK)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PPM_OFFSET1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_PPM_OFFSET1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PPM_OFFSET1_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_PPM_OFFSET1_IN)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_PPM_OFFSET_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET1_PPM_OFFSET_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_ADDR                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000268)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_OFFS                                   \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000268)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_IN                                     \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PPM_OFFSET2_ADDR,                        \
                  HWIO_SP1_QSERVER_L0_PPM_OFFSET2_RMSK)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_INM(m)                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PPM_OFFSET2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_OUT(v)                                 \
  out_dword(HWIO_SP1_QSERVER_L0_PPM_OFFSET2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_OUTM(m, v)                             \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PPM_OFFSET2_ADDR, m, v,              \
                      HWIO_SP1_QSERVER_L0_PPM_OFFSET2_IN)
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_PPM_OFFSET_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PPM_OFFSET2_PPM_OFFSET_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000026c)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000026c)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_RMSK)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_IN)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_SIGN_PPM_PERIOD_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD1_SIGN_PPM_PERIOD_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000270)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000270)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_RMSK)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_IN)
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_SIGN_PPM_PERIOD_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_SIGN_PPM_PERIOD2_SIGN_PPM_PERIOD_15_8_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000274)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000274)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR,                \
                  HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_RMSK)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_IN)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_PS1B_WAIT_MODE0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE0_PS1B_WAIT_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000278)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000278)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR,                \
                  HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_RMSK)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_IN)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_PS1B_WAIT_MODE1_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE1_PS1B_WAIT_MODE1_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000027c)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000027c)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR,                \
                  HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_RMSK)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_OUT(v)                         \
  out_dword(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_ADDR, m, v,      \
                      HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_IN)
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_PS1B_WAIT_MODE2_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_PS1B_EXIT_LAT_MODE2_PS1B_WAIT_MODE2_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000280)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000280)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_IN)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_DLL_CTUNE_OVRWRT_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_DLL_CTUNE_OVRWRT_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_DLL_CTUNE_OVRWRT_VAL_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OVRWRT_DLL_CTUNE_OVRWRT_VAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000284)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000284)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITB_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITB_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITB_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITB_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITVAL_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_INITVAL_DLL0_FTUNE_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000288)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000288)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_IN)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITB_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITB_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITB_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITB_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITVAL_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_INITVAL_DLL1_FTUNE_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000028c)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_OFFS                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000028c)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR,                    \
                  HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_IN)
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_DLL0_FTUNE_GAIN_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL0_FTUNE_GAIN_DLL0_FTUNE_GAIN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000290)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_OFFS                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000290)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR,                    \
                  HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_IN)
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_DLL1_FTUNE_GAIN_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL1_FTUNE_GAIN_DLL1_FTUNE_GAIN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_ADDR                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000294)
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_OFFS                               \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000294)
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_IN                                 \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_ADDR,                    \
                  HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_INM(m)                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_OUT(v)                             \
  out_dword(HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_OUTM(m, v)                         \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_ADDR, m, v,          \
                      HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_IN)
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_TRAN_EN_DLL_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_TRAN_EN_DLL_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CAL_WAITTIME_BMSK 0xc
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CAL_WAITTIME_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CTUNE_EN_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CTUNE_EN_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CTUNE_EN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_DLL_ENABLE_WAIT_DLL_CTUNE_EN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x00000298)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x00000298)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_IN)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_DLL_CTUNE_OFFSET_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_OFFSET_DLL_CTUNE_OFFSET_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x0000029c)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x0000029c)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_RMSK 0x3
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_IN)
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_CTUNE_FORCE_CAL_DONE_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_CTUNE_FORCE_CAL_DONE_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_CTUNE_SIGERR_POL_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_DLL_CTUNE_CTRL_CTUNE_SIGERR_POL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DCC_INIT_ADDR                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002a0)
#define HWIO_SP1_QSERVER_L0_DCC_INIT_OFFS                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002a0)
#define HWIO_SP1_QSERVER_L0_DCC_INIT_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_DCC_INIT_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DCC_INIT_ADDR,                           \
                  HWIO_SP1_QSERVER_L0_DCC_INIT_RMSK)
#define HWIO_SP1_QSERVER_L0_DCC_INIT_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DCC_INIT_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DCC_INIT_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_L0_DCC_INIT_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DCC_INIT_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DCC_INIT_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_L0_DCC_INIT_IN)
#define HWIO_SP1_QSERVER_L0_DCC_INIT_DCC_INITB_MUX_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_DCC_INIT_DCC_INITB_MUX_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_DCC_INIT_DCC_INITB_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_DCC_INIT_DCC_INITB_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_DCC_INIT_DCC_INITVAL_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DCC_INIT_DCC_INITVAL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DCC_GAIN_ADDR                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002a4)
#define HWIO_SP1_QSERVER_L0_DCC_GAIN_OFFS                                      \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002a4)
#define HWIO_SP1_QSERVER_L0_DCC_GAIN_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DCC_GAIN_IN                                        \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DCC_GAIN_ADDR,                           \
                  HWIO_SP1_QSERVER_L0_DCC_GAIN_RMSK)
#define HWIO_SP1_QSERVER_L0_DCC_GAIN_INM(m)                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DCC_GAIN_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DCC_GAIN_OUT(v)                                    \
  out_dword(HWIO_SP1_QSERVER_L0_DCC_GAIN_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DCC_GAIN_OUTM(m, v)                                \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DCC_GAIN_ADDR, m, v,                 \
                      HWIO_SP1_QSERVER_L0_DCC_GAIN_IN)
#define HWIO_SP1_QSERVER_L0_DCC_GAIN_DCC_GAIN_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DCC_GAIN_DCC_GAIN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RSM_START_ADDR                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002a8)
#define HWIO_SP1_QSERVER_L0_RSM_START_OFFS                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002a8)
#define HWIO_SP1_QSERVER_L0_RSM_START_RMSK 0x1
#define HWIO_SP1_QSERVER_L0_RSM_START_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RSM_START_ADDR,                          \
                  HWIO_SP1_QSERVER_L0_RSM_START_RMSK)
#define HWIO_SP1_QSERVER_L0_RSM_START_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RSM_START_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RSM_START_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_L0_RSM_START_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RSM_START_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RSM_START_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_L0_RSM_START_IN)
#define HWIO_SP1_QSERVER_L0_RSM_START_RSM_START_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RSM_START_RSM_START_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_ADDR                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002ac)
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_OFFS                                  \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002ac)
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_IN                                    \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_ADDR,                       \
                  HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_INM(m)                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_OUT(v)                                \
  out_dword(HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_OUTM(m, v)                            \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_ADDR, m, v,             \
                      HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_IN)
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_SIGDET_LP_BYP_PS4_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_SIGDET_LP_BYP_PS4_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_SIGDET_EN_PS0_TO_PS2_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_SIGDET_EN_PS0_TO_PS2_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLEVCM_SW_MUX_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLEVCM_SW_MUX_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLEVCM_SW_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLEVCM_SW_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_RX_SYNC_EN_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_RX_SYNC_EN_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_RXTERM_HIGHZ_PS5_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_RXTERM_HIGHZ_PS5_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_SIGDET_EN_PS3_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_SIGDET_EN_PS3_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLE_VCM_PS3_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_EN_SIGNAL_EN_ACCOUPLE_VCM_PS3_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_ADDR                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002b0)
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_OFFS                                 \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002b0)
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_IN                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_ADDR,                      \
                  HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RMSK)
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_INM(m)                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_OUT(v)                               \
  out_dword(HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_OUTM(m, v)                           \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_ADDR, m, v,            \
                      HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_IN)
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS0A_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS0A_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_DLL_CAL_TS1UP_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_DLL_CAL_TS1UP_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_DLL_CAL_TS1DN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_DLL_CAL_TS1DN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS1UP_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS1UP_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS1DN_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_PSM_RX_EN_CAL_RUN_SAMP_CAL_TS1DN_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_ADDR                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002b4)
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_OFFS                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002b4)
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_RMSK 0x7f
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CLK_SHIFT_ADDR,                          \
                  HWIO_SP1_QSERVER_L0_CLK_SHIFT_RMSK)
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CLK_SHIFT_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_L0_CLK_SHIFT_ADDR, v)
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_CLK_SHIFT_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_L0_CLK_SHIFT_IN)
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_EN_SHIFT13_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_EN_SHIFT13_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_EN_SHIFT02_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_EN_SHIFT02_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_CLKSHIFT_IGEAR_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_CLK_SHIFT_CLKSHIFT_IGEAR_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002b8)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002b8)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_IN)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_INVERT_PCS_RX_CLK_BMSK 0x80
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_INVERT_PCS_RX_CLK_SHFT 0x7
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_PWM_EN_BMSK 0x40
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_PWM_EN_SHFT 0x6
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_RXBIAS_SEL_BMSK 0x30
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_RXBIAS_SEL_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_EBDAC_SIGN_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_EBDAC_SIGN_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_EDAC_SIGN_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_EDAC_SIGN_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_EN_AUXTAP1SIGN_INVERT_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_EN_AUXTAP1SIGN_INVERT_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_EN_DAC_CHOPPING_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL0_EN_DAC_CHOPPING_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_ADDR                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002bc)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_OFFS                                \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002bc)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_IN                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_ADDR,                     \
                  HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_INM(m)                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_OUT(v)                              \
  out_dword(HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_OUTM(m, v)                          \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_ADDR, m, v,           \
                      HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_IN)
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_RX_CTRL_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_RX_MISC_CNTRL1_RX_CTRL_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_TS0_TIMER_ADDR                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002c0)
#define HWIO_SP1_QSERVER_L0_TS0_TIMER_OFFS                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002c0)
#define HWIO_SP1_QSERVER_L0_TS0_TIMER_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_TS0_TIMER_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TS0_TIMER_ADDR,                          \
                  HWIO_SP1_QSERVER_L0_TS0_TIMER_RMSK)
#define HWIO_SP1_QSERVER_L0_TS0_TIMER_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TS0_TIMER_ADDR, m)
#define HWIO_SP1_QSERVER_L0_TS0_TIMER_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_L0_TS0_TIMER_ADDR, v)
#define HWIO_SP1_QSERVER_L0_TS0_TIMER_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_TS0_TIMER_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_L0_TS0_TIMER_IN)
#define HWIO_SP1_QSERVER_L0_TS0_TIMER_TS0A_DLL_WAIT_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_TS0_TIMER_TS0A_DLL_WAIT_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_ADDR                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002c4)
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_OFFS                              \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002c4)
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_IN                                \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_ADDR,                   \
                  HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_RMSK)
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_INM(m)                            \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_OUT(v)                            \
  out_dword(HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_ADDR, m, v,         \
                      HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_IN)
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE2_BMSK   \
  0x30
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE2_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE1_BMSK 0xc
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE1_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE0_BMSK 0x3
#define HWIO_SP1_QSERVER_L0_DLL_HIGHDATARATE_DLL_HIGHDATARATE_SEL_MODE0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002c8)
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002c8)
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_RMSK)
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR, m)
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_OUT(v)                           \
  out_dword(HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR, v)
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_ADDR, m, v,        \
                      HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_IN)
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_DRVR_LOGIC_CLK_EN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_DRVR_LOGIC_CLK_EN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_DRVR_LOGIC_CLK_DIV_BMSK 0xf
#define HWIO_SP1_QSERVER_L0_DRVR_LOGIC_CLKDIV_DRVR_LOGIC_CLK_DIV_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002cc)
#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002cc)
#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_RMSK)
#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_ADDR, m)
#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_OUT(v)                          \
  out_dword(HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_ADDR, v)
#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_ADDR, m, v,       \
                      HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_IN)
#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_RX_RESCODE_OFFSET_BMSK 0x1f
#define HWIO_SP1_QSERVER_L0_RX_RESECODE_OFFSET_RX_RESCODE_OFFSET_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_VREG_CTRL_ADDR                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002d0)
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_OFFS                                     \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002d0)
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_RMSK 0x7
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_IN                                       \
  in_dword_masked(HWIO_SP1_QSERVER_L0_VREG_CTRL_ADDR,                          \
                  HWIO_SP1_QSERVER_L0_VREG_CTRL_RMSK)
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_INM(m)                                   \
  in_dword_masked(HWIO_SP1_QSERVER_L0_VREG_CTRL_ADDR, m)
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_OUT(v)                                   \
  out_dword(HWIO_SP1_QSERVER_L0_VREG_CTRL_ADDR, v)
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_OUTM(m, v)                               \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_VREG_CTRL_ADDR, m, v,                \
                      HWIO_SP1_QSERVER_L0_VREG_CTRL_IN)
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_EN_VREG_PS2_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_EN_VREG_PS2_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_EN_VREG_MUX_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_EN_VREG_MUX_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_EN_VREG_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_VREG_CTRL_EN_VREG_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002d4)
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_OFFS                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002d4)
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_IN                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR,         \
                  HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_RMSK)
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_INM(m)                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR, m)
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_OUT(v)                  \
  out_dword(HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR, v)
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_OUTM(m, v)              \
  out_dword_masked_ns(HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_ADDR, m,  \
                      v, HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_IN)
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_EXIT_WAIT_PS3_PS4_BMSK  \
  0xfe
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_EXIT_WAIT_PS3_PS4_SHFT  \
  0x1
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_EN_ACCOUPLE_VCM_PS4_BMSK \
  0x1
#define HWIO_SP1_QSERVER_L0_ACCOUPLE_VCM_EXIT_WAIT_PS4_EN_ACCOUPLE_VCM_PS4_SHFT \
  0x0

#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_ADDR                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002d8)
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_OFFS                             \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002d8)
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_RMSK 0x3f
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_IN                               \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_ADDR,                  \
                  HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_INM(m)                           \
  in_dword_masked(HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_MAIN_BMSK 0x20
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_MAIN_SHFT 0x5
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_INC_MAIN_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_INC_MAIN_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_POST_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_POST_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_INC_POST_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_INC_POST_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_PRE_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_DEC_PRE_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_INC_PRE_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_TX_ADAPTOR_STATUS_INC_PRE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_CAL_STATUS_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002dc)
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002dc)
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_RMSK 0x1f
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CAL_STATUS_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_CAL_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_CAL_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_ADAPTATION_DONE_BMSK 0x10
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_ADAPTATION_DONE_SHFT 0x4
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_PWR_STATE_ACK_BMSK 0x8
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_PWR_STATE_ACK_SHFT 0x3
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_LANE_READY_BMSK 0x4
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_LANE_READY_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_SAMPCAL_DONE_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_SAMPCAL_DONE_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_CTUNE_CAL_DONE_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_CAL_STATUS_CTUNE_CAL_DONE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_ADDR                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002e0)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_OFFS                            \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002e0)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_IN                              \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_ADDR,                 \
                  HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_INM(m)                          \
  in_dword_masked(HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_RSVD_BMSK 0xfc
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_RSVD_SHFT 0x2
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_AC_JTAG_OUTN_STATUS_BMSK 0x2
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_AC_JTAG_OUTN_STATUS_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_AC_JTAG_OUTP_STATUS_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_AC_JTAG_OUT_STATUS_AC_JTAG_OUTP_STATUS_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_EOM_STATUS_ADDR                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002e4)
#define HWIO_SP1_QSERVER_L0_EOM_STATUS_OFFS                                    \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002e4)
#define HWIO_SP1_QSERVER_L0_EOM_STATUS_RMSK 0xf
#define HWIO_SP1_QSERVER_L0_EOM_STATUS_IN                                      \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EOM_STATUS_ADDR,                         \
                  HWIO_SP1_QSERVER_L0_EOM_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_EOM_STATUS_INM(m)                                  \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EOM_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_EOM_STATUS_EOM_DEBUG_BMSK 0xe
#define HWIO_SP1_QSERVER_L0_EOM_STATUS_EOM_DEBUG_SHFT 0x1
#define HWIO_SP1_QSERVER_L0_EOM_STATUS_EOM_DONE_BMSK 0x1
#define HWIO_SP1_QSERVER_L0_EOM_STATUS_EOM_DONE_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002e8)
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002e8)
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_ADDR,                \
                  HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_EOM_ERR_CNT_7_0_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT0_STATUS_EOM_ERR_CNT_7_0_SHFT 0x0

#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_ADDR                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE + 0x000002ec)
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_OFFS                           \
  (SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS + 0x000002ec)
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_RMSK 0xff
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_IN                             \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_ADDR,                \
                  HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_RMSK)
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_INM(m)                         \
  in_dword_masked(HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_ADDR, m)
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_EOM_ERR_CNT_15_8_BMSK 0xff
#define HWIO_SP1_QSERVER_L0_EOM_ERR_CNT1_STATUS_EOM_ERR_CNT_15_8_SHFT 0x0

/*----------------------------------------------------------------------------
 * MODULE: SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN
 *--------------------------------------------------------------------------*/

#define SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE                    \
  (SP0_CM_SERVER_SATA_SW_BASE + 0x00000400)
#define SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS 0x00000400

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000000)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_OFFS                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000000)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_RMSK 0x1
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR,            \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_OUT(v)                     \
  out_dword(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR, v)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR, m, v,  \
                      HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_IN)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_C_PWRDN_B_BMSK 0x1
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_SERDES_START_C_PWRDN_B_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000004)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_OFFS                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000004)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR,            \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_OUT(v)                     \
  out_dword(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR, m, v,  \
                      HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_IN)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_RSVD_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_RSVD_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR                           \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000008)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_OFFS                           \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000008)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR,                \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_IN)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_RSVD_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_RSVD_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x0000000c)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_OFFS                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_IN                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR,         \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_INM(m)                  \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_OUT(v)                  \
  out_dword(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_OUTM(m, v)              \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR, m,  \
                      v, HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_IN)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_BMSK 0xf0
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_SHFT 0x4
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_BMSK 0xf
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR                         \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000010)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_OFFS                         \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000010)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_RMSK 0x1
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_IN                           \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR,              \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_INM(m)                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_OUT(v)                       \
  out_dword(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR, m, v,    \
                      HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_IN)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_SW_RESET_BMSK 0x1
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_SW_RESET_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000014)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_OFFS                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000014)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR,            \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_OUT(v)                     \
  out_dword(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR, m, v,  \
                      HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_IN)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_RSVD_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_RSVD_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_ADDR                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000028)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_OFFS                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000028)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_ADDR,            \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_STEP7_0_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_STEP7_0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_ADDR                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x0000002c)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_OFFS                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_ADDR,            \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_STEP_15_8_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_STEP_15_8_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_ADDR                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000030)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_OFFS                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000030)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_ADDR,            \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_MINOR_7_0_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_MINOR_7_0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_ADDR                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000034)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_OFFS                       \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000034)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_ADDR,            \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_MAJOR_BMSK 0xf0
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_MAJOR_SHFT 0x4
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_MINOR_11_8_BMSK 0xf
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_MINOR_11_8_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_ADDR                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000038)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_OFFS                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000038)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_IN                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_ADDR,         \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_INM(m)                  \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_STAT0_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_STAT0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_ADDR                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x0000003c)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_OFFS                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_IN                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_ADDR,         \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_INM(m)                  \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_STAT1_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_STAT1_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_ADDR                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000040)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_OFFS                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000040)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_IN                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_ADDR,         \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_INM(m)                  \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_STAT2_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_STAT2_SHFT 0x0

#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_ADDR                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000044)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_OFFS                    \
  (SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000044)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_RMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_IN                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_ADDR,         \
                  HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_RMSK)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_INM(m)                  \
  in_dword_masked(HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_ADDR, m)
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_STAT3_BMSK 0xff
#define HWIO_SP0_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_STAT3_SHFT 0x0

/*----------------------------------------------------------------------------
 * MODULE: SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN
 *--------------------------------------------------------------------------*/

#define SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE                    \
  (SP1_CM_SERVER_SATA_SW_BASE + 0x00000400)
#define SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS 0x00000400

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000000)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_OFFS                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000000)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_RMSK 0x1
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR,            \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_OUT(v)                     \
  out_dword(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR, v)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_ADDR, m, v,  \
                      HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_IN)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_C_PWRDN_B_BMSK 0x1
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_SERDES_START_C_PWRDN_B_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000004)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_OFFS                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000004)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR,            \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_OUT(v)                     \
  out_dword(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_ADDR, m, v,  \
                      HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_IN)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_RSVD_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_PWR_CTRL_RSVD_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR                           \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000008)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_OFFS                           \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000008)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR,                \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_IN)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_RSVD_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_CMN_CTRL_RSVD_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x0000000c)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_OFFS                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_IN                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR,         \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_INM(m)                  \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_OUT(v)                  \
  out_dword(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_OUTM(m, v)              \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_ADDR, m,  \
                      v, HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_IN)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_BMSK 0xf0
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_SHFT 0x4
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_BMSK 0xf
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR                         \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000010)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_OFFS                         \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000010)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_RMSK 0x1
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_IN                           \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR,              \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_INM(m)                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_OUT(v)                       \
  out_dword(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_ADDR, m, v,    \
                      HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_IN)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_SW_RESET_BMSK 0x1
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_RESET_CTRL_SW_RESET_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000014)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_OFFS                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000014)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR,            \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_OUT(v)                     \
  out_dword(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_ADDR, m, v,  \
                      HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_IN)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_RSVD_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_POW_DWN_CTRL_RSVD_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_ADDR                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000028)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_OFFS                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000028)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_ADDR,            \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_STEP7_0_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID0_STEP7_0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_ADDR                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x0000002c)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_OFFS                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_ADDR,            \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_STEP_15_8_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID1_STEP_15_8_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_ADDR                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000030)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_OFFS                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000030)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_ADDR,            \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_MINOR_7_0_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID2_MINOR_7_0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_ADDR                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000034)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_OFFS                       \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000034)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_ADDR,            \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_MAJOR_BMSK 0xf0
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_MAJOR_SHFT 0x4
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_MINOR_11_8_BMSK 0xf
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_REVISION_ID3_MINOR_11_8_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_ADDR                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000038)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_OFFS                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000038)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_IN                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_ADDR,         \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_INM(m)                  \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_STAT0_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_STAT0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_ADDR                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x0000003c)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_OFFS                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_IN                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_ADDR,         \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_INM(m)                  \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_STAT1_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_STAT1_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_ADDR                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000040)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_OFFS                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000040)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_IN                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_ADDR,         \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_INM(m)                  \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_STAT2_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_STAT2_SHFT 0x0

#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_ADDR                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE + 0x00000044)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_OFFS                    \
  (SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS + 0x00000044)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_RMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_IN                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_ADDR,         \
                  HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_RMSK)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_INM(m)                  \
  in_dword_masked(HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_ADDR, m)
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_STAT3_BMSK 0xff
#define HWIO_SP1_SATA_PHY_CMN_SATA_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_STAT3_SHFT 0x0

/*----------------------------------------------------------------------------
 * MODULE: SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE
 *--------------------------------------------------------------------------*/

#define SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE                     \
  (SP0_CM_SERVER_SATA_SW_BASE + 0x00010400)
#define SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS 0x00010400

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000000)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_OFFS                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000000)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_IN                          \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR,             \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_INM(m)                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_OUT(v)                      \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR, m, v,   \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_RSVD_7_0_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SERDES_START_RSVD_7_0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000004)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_OFFS                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000004)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_IN                            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR,               \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_INM(m)                        \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_OUT(v)                        \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR, m, v,     \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_PWR_STATE_GEN2_BMSK 0xf0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_PWR_STATE_GEN2_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_PWR_STATE_GEN1_BMSK 0xf
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE0_PWR_STATE_GEN1_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000008)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_OFFS                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000008)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_IN                            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR,               \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_INM(m)                        \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_OUT(v)                        \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR, m, v,     \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_PWR_STATE_PAR_BMSK 0xf0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_PWR_STATE_PAR_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_PWR_STATE_GEN3_BMSK 0xf
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE1_PWR_STATE_GEN3_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000000c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_OFFS                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_IN                            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR,               \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_INM(m)                        \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_OUT(v)                        \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR, m, v,     \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_PWR_STATE_DEVSLEEP_BMSK 0xf0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_PWR_STATE_DEVSLEEP_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_PWR_STATE_SLUM_BMSK 0xf
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PWR_STATE2_PWR_STATE_SLUM_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000010)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_OFFS                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000010)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_IN                          \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR,             \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_INM(m)                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_OUT(v)                      \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR, m, v,   \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_RSVD_7_6_BMSK 0xc0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_RSVD_7_6_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_CODE_ERR_WIN_BMSK 0x3f
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_CODE_ERR_WIN_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000014)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_OFFS                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000014)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_IN                            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR,               \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_INM(m)                        \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_OUT(v)                        \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR, m, v,     \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_TX_POL_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_TX_POL_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_IDLE_EN_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_IDLE_EN_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RBC_CLK_INV_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RBC_CLK_INV_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RSVD_4_BMSK 0x10
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RSVD_4_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_TX_HIGHZ_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_TX_HIGHZ_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RSVD_2_BMSK 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RSVD_2_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_FORCE_SIGDET_LOW_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_FORCE_SIGDET_LOW_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_SW_CDR_RESET_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_SW_CDR_RESET_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000018)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_OFFS                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000018)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_IN                            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR,               \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_INM(m)                        \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_OUT(v)                        \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR, m, v,     \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_TBC_CLK_SEL_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_TBC_CLK_SEL_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_RSVD_6_4_BMSK 0x70
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_RSVD_6_4_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_RX_POL_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_RX_POL_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_SERDES_BYP_IN_BMSK 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_SERDES_BYP_IN_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_SERDES_BYP_EN_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_SERDES_BYP_EN_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_RESET_TSYNC_EN_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_RESET_TSYNC_EN_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000001c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_RSVD_7_2_BMSK 0xfc
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_RSVD_7_2_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_PRBS_POLYNOM_1_0_BMSK 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_PRBS_POLYNOM_1_0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000002c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_PRBS_SEED_7_0_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_PRBS_SEED_7_0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000030)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000030)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_PRBS_SEED_15_8_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_PRBS_SEED_15_8_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000034)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000034)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_RSVD_7_4_BMSK 0xf0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_RSVD_7_4_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_PRBS_SEED_19_16_BMSK 0xf
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_PRBS_SEED_19_16_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000058)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000058)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_CDR_MAX_CNT_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_CDR_MAX_CNT_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000005c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_NUM_CODE_ERR_RXVLD_LOW_BMSK 0xf0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_NUM_CODE_ERR_RXVLD_LOW_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADD_DISP_ERR_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADD_DISP_ERR_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_RX_DATA_ZERO_CODE_ERR_BMSK 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_RX_DATA_ZERO_CODE_ERR_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_DISABLE_CODE_ERR_RXVLD_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_DISABLE_CODE_ERR_RXVLD_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_CDR_CLOSED_LOOP_ALWAYS_ON_BMSK \
  0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_CDR_CLOSED_LOOP_ALWAYS_ON_SHFT \
  0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR                       \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000060)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_OFFS                       \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000060)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR,            \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_OUT(v)                     \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR, m, v,  \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_TX_DRV_WAKEUP_CNT_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_TX_DRV_WAKEUP_CNT_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR                            \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000064)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_OFFS                            \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000064)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_IN                              \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR,                 \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_INM(m)                          \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_OUT(v)                          \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR, m, v,       \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_RSVD_7_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_RSVD_7_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_OOBDET_COMINIT_MIN_BMSK 0x70
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_OOBDET_COMINIT_MIN_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_RSVD_3_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_RSVD_3_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_OOBDET_COMWAKE_MIN_BMSK 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET0_OOBDET_COMWAKE_MIN_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR                            \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000068)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OFFS                            \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000068)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_IN                              \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR,                 \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_INM(m)                          \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OUT(v)                          \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR, m, v,       \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_EN_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_EN_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_COMWAKE_DETECT_EN_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_COMWAKE_DETECT_EN_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_COMINIT_DETECT_EN_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_COMINIT_DETECT_EN_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G3_EN_BMSK 0x10
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G3_EN_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G2_EN_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G2_EN_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G1_EN_BMSK 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G1_EN_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOBDET_MARGIN_BMSK 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOBDET_MARGIN_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR                      \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000006c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_OFFS                      \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000006c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_IN                        \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR,           \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_INM(m)                    \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_OUT(v)                    \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_OUTM(m, v)                \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR, m, v, \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_SIGDET_FILTER_CNT_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_SIGDET_FILTER_CNT_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR                         \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000070)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_OFFS                         \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000070)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_IN                           \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR,              \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_INM(m)                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_OUT(v)                       \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR, m, v,    \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_SPDNEG_WAKEUP_CYC_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_SPDNEG_WAKEUP_CYC_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR                         \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000074)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_OFFS                         \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000074)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_IN                           \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR,              \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_INM(m)                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_OUT(v)                       \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR, m, v,    \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDNEG_BMSK 0xc0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDNEG_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDSEL_BMSK 0x30
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDSEL_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_FORCE_SPDNEG_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_FORCE_SPDNEG_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_FORCE_SPDSEL_BMSK 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_FORCE_SPDSEL_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDMODE_BMSK 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDMODE_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR                       \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000080)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_OFFS                       \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000080)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR,            \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_OUT(v)                     \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR, m, v,  \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_RSVD_7_1_BMSK 0xfe
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_RSVD_7_1_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_PWRDN_B_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_PWRDN_B_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000088)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_OFFS                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000088)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_IN                          \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR,             \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_INM(m)                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_OUT(v)                      \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR, m, v,   \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_ENABLE_FALL_DELAY_BMSK   \
  0xc0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_ENABLE_FALL_DELAY_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_BUF_RETIME_DEPTH_MODE_BMSK \
  0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_BUF_RETIME_DEPTH_MODE_SHFT \
  0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_BUF_RETIME_ENA_BMSK 0x10
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_BUF_RETIME_ENA_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_MUX_BMSK 0xc
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_MUX_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_DRV_TX_EN_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_DRV_TX_EN_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_PHY_TX_ENABLE_CONTROL_BMSK  \
  0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_PHY_TX_ENABLE_CONTROL_SHFT  \
  0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000008c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000008c)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RSVD_7_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RSVD_7_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_EN_PRBS20B_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_EN_PRBS20B_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_PRBS20B_SEL_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_PRBS20B_SEL_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RSVD_4_1_BMSK 0x1e
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RSVD_4_1_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_P20B_SEL_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN0_P20B_SEL_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000090)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000090)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_LBP_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_LBP_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_ALIGNP_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_ALIGNP_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ALIGNP_SEL_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ALIGNP_SEL_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_OOB_BMSK 0x10
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_OOB_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OOB_TYPE_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OOB_TYPE_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_CHAN_BMSK 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_CHAN_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_PSEL_BMSK 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN1_PSEL_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000094)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000094)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RSVD_7_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RSVD_7_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_COMP_PATTERN_SHORT_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_COMP_PATTERN_SHORT_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_EN_COMP_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_EN_COMP_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_BIST_SEL_BMSK 0x1c
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_BIST_SEL_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RD_SEL_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RD_SEL_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RSVD_0_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RSVD_0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000098)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_OFFS                           \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000098)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_IN                             \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR,                \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_INM(m)                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_OUT(v)                         \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR, m, v,      \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_NE_LBK_EN_SEL_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_NE_LBK_EN_SEL_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_NEARAFELB_EN_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_NEARAFELB_EN_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_PAT_CHK_EN_BMSK 0x30
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_PAT_CHK_EN_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RSVD_3_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RSVD_3_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_CHK_ERR_CLR_BMSK 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_CHK_ERR_CLR_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_CHK_ERR_EN_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_CHK_ERR_EN_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_GEN_SHORT_PATTERN_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_BIST_GEN3_GEN_SHORT_PATTERN_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000a0)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_OFFS                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000a0)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_IN                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR,          \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_INM(m)                   \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_OUT(v)                   \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_OUTM(m, v)               \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR, m,   \
                      v, HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_BMSK 0xe0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_BMSK 0x1f
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR                              \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000a4)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_OFFS                              \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000a4)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_IN                                \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR,                   \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_INM(m)                            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_OUT(v)                            \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR, m, v,         \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_MIS_ALIGN_STATUS_CLEAR_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_MIS_ALIGN_STATUS_CLEAR_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_COM_DET_ENA_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_COM_DET_ENA_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_CFG_ALIGNP_DET_DIS_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_CFG_ALIGNP_DET_DIS_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_CFG_MAX_ALIGNP_CONT_BMSK 0x1f
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_ALIGNP_CFG_MAX_ALIGNP_CONT_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR                   \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000b8)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_OFFS                   \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000b8)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_IN                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR,        \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_INM(m)                 \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_OUT(v)                 \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_OUTM(m, v)             \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR, m, \
                      v, HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_CHAN_COMP_CHK_CNT_BMSK \
  0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_CHAN_COMP_CHK_CNT_SHFT \
  0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000bc)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_OFFS                          \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000bc)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_IN                            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR,               \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_INM(m)                        \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_OUT(v)                        \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR, m, v,     \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RSVD_7_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RSVD_7_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_FORCE_C_READY_SEL_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_FORCE_C_READY_SEL_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_FORCE_C_READY_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_FORCE_C_READY_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RSVD_4_3_BMSK 0x18
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RSVD_4_3_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_SATAPHY_PHY_RESET_SEL_BMSK \
  0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_SATAPHY_PHY_RESET_SEL_SHFT \
  0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_SATAPHY_PHY_RESET_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_SATAPHY_PHY_RESET_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_RESET_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_RESET_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR                             \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000c0)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_OFFS                             \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_IN                               \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR,                  \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_INM(m)                           \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_OUT(v)                           \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR, m, v,        \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_RSVD_7_5_BMSK 0xe0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_RSVD_7_5_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_FORCE_RX_ENABLE_ON_BMSK 0x10
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_FORCE_RX_ENABLE_ON_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_RSVD_3_0_BMSK 0xf
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_OFFLINE_RSVD_3_0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000c4)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_OFFS                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000c4)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_IN                          \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR,             \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_INM(m)                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_OUT(v)                      \
  out_dword(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR, v)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR, m, v,   \
                      HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_IN)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RSVD_7_6_BMSK 0xc0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RSVD_7_6_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_TEST_ASICCLK_SEL_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_TEST_ASICCLK_SEL_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RSVD_4_BMSK 0x10
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RSVD_4_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_COMMA_INSERT_EN_BMSK \
  0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_COMMA_INSERT_EN_SHFT \
  0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_ALIGNP_INSERT_EN_BMSK \
  0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_ALIGNP_INSERT_EN_SHFT \
  0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_ALIGNP_DROP_EN_BMSK \
  0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_ALIGNP_DROP_EN_SHFT \
  0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_EN_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_EN_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_ADDR              \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000d8)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_OFFS              \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_IN                \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_ADDR,   \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_INM(m)            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_RX_CHK_ERR_CNT_7_0_BMSK \
  0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_RX_CHK_ERR_CNT_7_0_SHFT \
  0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR              \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000dc)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_OFFS              \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000dc)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_IN                \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR,   \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_INM(m)            \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_RX_CHK_ERR_CNT_15_8_BMSK \
  0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_RX_CHK_ERR_CNT_15_8_SHFT \
  0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_ADDR                       \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000e0)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_OFFS                       \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_IN                         \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_ADDR,            \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_INM(m)                     \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_MIS_ALIGN_STATUS_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_MIS_ALIGN_STATUS_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_CDR_ALIGN_DET_BMSK 0x40
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_CDR_ALIGN_DET_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RX_SIGNAL_VALID_BMSK 0x20
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RX_SIGNAL_VALID_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RXCHK_HEADER_SEL_BMSK 0x10
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RXCHK_HEADER_SEL_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RSVD_3_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RSVD_3_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_PAT_DATA_NOT_FOUND_BMSK 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_PAT_DATA_NOT_FOUND_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_HEADER_NOT_FOUND_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_HEADER_NOT_FOUND_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_CHECK_DONE_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_CHECK_DONE_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_ADDR             \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000e4)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_OFFS             \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000e4)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_IN               \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_ADDR,  \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_INM(m)           \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_MIS_ALIGN_ERR_CNT_BMSK \
  0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_MIS_ALIGN_ERR_CNT_SHFT \
  0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_ADDR                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000e8)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_OFFS                        \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000e8)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_IN                          \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_ADDR,             \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_INM(m)                      \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_RSVD_7_6_BMSK 0xc0
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_RSVD_7_6_SHFT 0x6
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_SPDSEL_BMSK 0x30
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_SPDSEL_SHFT 0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_SPD_NEG_BMSK 0xc
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_SPD_NEG_SHFT 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_TX_BAND_BMSK 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_TX_BAND_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_ADDR                         \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000ec)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_OFFS                         \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000ec)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_RMSK 0xef
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_IN                           \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_ADDR,              \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_INM(m)                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_CALIBRATED_BMSK 0x80
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_CALIBRATED_SHFT 0x7
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_RX_EBUF_ERR_OVERFLOW_BMSK 0x60
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_RX_EBUF_ERR_OVERFLOW_SHFT 0x5
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_QSRV_LANE_READY_BMSK 0x8
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_QSRV_LANE_READY_SHFT 0x3
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_CDR_CLOSED_LOOP_OOB_SQUELCH_BMSK \
  0x4
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_CDR_CLOSED_LOOP_OOB_SQUELCH_SHFT \
  0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_INT_C_READY_BMSK 0x2
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_INT_C_READY_SHFT 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_QSRV_C_READY_BMSK 0x1
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_LANE_STATUS_QSRV_C_READY_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_ADDR                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000f0)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_OFFS                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000f0)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_IN                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_ADDR,          \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_INM(m)                   \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_STAT0_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_STAT0_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_ADDR                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000f4)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_OFFS                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000f4)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_IN                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_ADDR,          \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_INM(m)                   \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_STAT1_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_STAT1_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_ADDR                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000f8)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_OFFS                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000f8)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_IN                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_ADDR,          \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_INM(m)                   \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_STAT2_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_STAT2_SHFT 0x0

#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_ADDR                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000fc)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_OFFS                     \
  (SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_RMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_IN                       \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_ADDR,          \
                  HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_RMSK)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_INM(m)                   \
  in_dword_masked(HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_ADDR, m)
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_STAT3_BMSK 0xff
#define HWIO_SP0_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_STAT3_SHFT 0x0

/*----------------------------------------------------------------------------
 * MODULE: SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE
 *--------------------------------------------------------------------------*/

#define SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE                     \
  (SP1_CM_SERVER_SATA_SW_BASE + 0x00010400)
#define SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS 0x00010400

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000000)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_OFFS                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000000)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_IN                          \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR,             \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_INM(m)                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_OUT(v)                      \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_ADDR, m, v,   \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_RSVD_7_0_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SERDES_START_RSVD_7_0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000004)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_OFFS                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000004)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_IN                            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR,               \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_INM(m)                        \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_OUT(v)                        \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_ADDR, m, v,     \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_PWR_STATE_GEN2_BMSK 0xf0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_PWR_STATE_GEN2_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_PWR_STATE_GEN1_BMSK 0xf
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE0_PWR_STATE_GEN1_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000008)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_OFFS                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000008)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_IN                            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR,               \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_INM(m)                        \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_OUT(v)                        \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_ADDR, m, v,     \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_PWR_STATE_PAR_BMSK 0xf0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_PWR_STATE_PAR_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_PWR_STATE_GEN3_BMSK 0xf
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE1_PWR_STATE_GEN3_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000000c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_OFFS                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_IN                            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR,               \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_INM(m)                        \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_OUT(v)                        \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_ADDR, m, v,     \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_PWR_STATE_DEVSLEEP_BMSK 0xf0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_PWR_STATE_DEVSLEEP_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_PWR_STATE_SLUM_BMSK 0xf
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PWR_STATE2_PWR_STATE_SLUM_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000010)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_OFFS                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000010)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_IN                          \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR,             \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_INM(m)                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_OUT(v)                      \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_ADDR, m, v,   \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_RSVD_7_6_BMSK 0xc0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_RSVD_7_6_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_CODE_ERR_WIN_BMSK 0x3f
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CODE_ERR_CFG_CODE_ERR_WIN_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000014)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_OFFS                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000014)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_IN                            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR,               \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_INM(m)                        \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_OUT(v)                        \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_ADDR, m, v,     \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_TX_POL_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_TX_POL_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_IDLE_EN_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_IDLE_EN_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RBC_CLK_INV_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RBC_CLK_INV_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RSVD_4_BMSK 0x10
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RSVD_4_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_TX_HIGHZ_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_TX_HIGHZ_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RSVD_2_BMSK 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_RSVD_2_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_FORCE_SIGDET_LOW_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_FORCE_SIGDET_LOW_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_SW_CDR_RESET_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL0_L0_SW_CDR_RESET_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000018)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_OFFS                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000018)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_IN                            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR,               \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_INM(m)                        \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_OUT(v)                        \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_ADDR, m, v,     \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_TBC_CLK_SEL_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_TBC_CLK_SEL_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_RSVD_6_4_BMSK 0x70
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_RSVD_6_4_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_RX_POL_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_RX_POL_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_SERDES_BYP_IN_BMSK 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_SERDES_BYP_IN_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_SERDES_BYP_EN_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_SERDES_BYP_EN_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_RESET_TSYNC_EN_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_CTRL1_L0_RESET_TSYNC_EN_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000001c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_RSVD_7_2_BMSK 0xfc
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_RSVD_7_2_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_PRBS_POLYNOM_1_0_BMSK 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG0_PRBS_POLYNOM_1_0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000002c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_PRBS_SEED_7_0_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG4_PRBS_SEED_7_0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000030)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000030)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_PRBS_SEED_15_8_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG5_PRBS_SEED_15_8_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000034)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000034)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_RSVD_7_4_BMSK 0xf0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_RSVD_7_4_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_PRBS_SEED_19_16_BMSK 0xf
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_PRBS_CFG6_PRBS_SEED_19_16_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000058)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000058)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_CDR_MAX_CNT_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL0_CDR_MAX_CNT_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000005c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_NUM_CODE_ERR_RXVLD_LOW_BMSK 0xf0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_NUM_CODE_ERR_RXVLD_LOW_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADD_DISP_ERR_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_ADD_DISP_ERR_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_RX_DATA_ZERO_CODE_ERR_BMSK 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_RX_DATA_ZERO_CODE_ERR_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_DISABLE_CODE_ERR_RXVLD_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_DISABLE_CODE_ERR_RXVLD_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_CDR_CLOSED_LOOP_ALWAYS_ON_BMSK \
  0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CDR_CTRL1_CDR_CLOSED_LOOP_ALWAYS_ON_SHFT \
  0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR                       \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000060)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_OFFS                       \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000060)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR,            \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_OUT(v)                     \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_ADDR, m, v,  \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_TX_DRV_WAKEUP_CNT_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DRV_WAKEUP_TX_DRV_WAKEUP_CNT_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR                            \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000064)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_OFFS                            \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000064)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_IN                              \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR,                 \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_INM(m)                          \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_OUT(v)                          \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_ADDR, m, v,       \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_RSVD_7_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_RSVD_7_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_OOBDET_COMINIT_MIN_BMSK 0x70
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_OOBDET_COMINIT_MIN_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_RSVD_3_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_RSVD_3_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_OOBDET_COMWAKE_MIN_BMSK 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET0_OOBDET_COMWAKE_MIN_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR                            \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000068)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OFFS                            \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000068)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_IN                              \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR,                 \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_INM(m)                          \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OUT(v)                          \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OUTM(m, v)                      \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_ADDR, m, v,       \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_EN_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_EN_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_COMWAKE_DETECT_EN_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_COMWAKE_DETECT_EN_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_COMINIT_DETECT_EN_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_COMINIT_DETECT_EN_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G3_EN_BMSK 0x10
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G3_EN_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G2_EN_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G2_EN_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G1_EN_BMSK 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOB_DETECT_G1_EN_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOBDET_MARGIN_BMSK 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_DET1_OOBDET_MARGIN_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR                      \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000006c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_OFFS                      \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000006c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_IN                        \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR,           \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_INM(m)                    \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_OUT(v)                    \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_OUTM(m, v)                \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_ADDR, m, v, \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_SIGDET_FILTER_CNT_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OOB_TO_CDR_CNT_SIGDET_FILTER_CNT_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR                         \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000070)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_OFFS                         \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000070)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_IN                           \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR,              \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_INM(m)                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_OUT(v)                       \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_ADDR, m, v,    \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_SPDNEG_WAKEUP_CYC_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG0_SPDNEG_WAKEUP_CYC_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR                         \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000074)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_OFFS                         \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000074)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_IN                           \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR,              \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_INM(m)                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_OUT(v)                       \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_OUTM(m, v)                   \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_ADDR, m, v,    \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDNEG_BMSK 0xc0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDNEG_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDSEL_BMSK 0x30
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDSEL_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_FORCE_SPDNEG_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_FORCE_SPDNEG_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_FORCE_SPDSEL_BMSK 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_FORCE_SPDSEL_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDMODE_BMSK 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_SPDNEG_CFG1_SPDMODE_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR                       \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000080)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_OFFS                       \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000080)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR,            \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_OUT(v)                     \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_OUTM(m, v)                 \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_ADDR, m, v,  \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_RSVD_7_1_BMSK 0xfe
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_RSVD_7_1_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_PWRDN_B_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_POW_DWN_CTRL0_PWRDN_B_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000088)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_OFFS                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000088)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_IN                          \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR,             \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_INM(m)                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_OUT(v)                      \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_ADDR, m, v,   \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_ENABLE_FALL_DELAY_BMSK   \
  0xc0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_ENABLE_FALL_DELAY_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_BUF_RETIME_DEPTH_MODE_BMSK \
  0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_BUF_RETIME_DEPTH_MODE_SHFT \
  0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_BUF_RETIME_ENA_BMSK 0x10
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_BUF_RETIME_ENA_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_MUX_BMSK 0xc
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_TX_MUX_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_DRV_TX_EN_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_DRV_TX_EN_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_PHY_TX_ENABLE_CONTROL_BMSK  \
  0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TX_DATA_CTRL_PHY_TX_ENABLE_CONTROL_SHFT  \
  0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x0000008c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x0000008c)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RSVD_7_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RSVD_7_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_EN_PRBS20B_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_EN_PRBS20B_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_PRBS20B_SEL_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_PRBS20B_SEL_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RSVD_4_1_BMSK 0x1e
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_RSVD_4_1_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_P20B_SEL_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN0_P20B_SEL_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000090)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000090)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_LBP_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_LBP_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_ALIGNP_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_ALIGNP_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ALIGNP_SEL_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_ALIGNP_SEL_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_OOB_BMSK 0x10
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_OOB_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OOB_TYPE_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_OOB_TYPE_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_CHAN_BMSK 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_EN_CHAN_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_PSEL_BMSK 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN1_PSEL_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000094)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000094)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RSVD_7_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RSVD_7_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_COMP_PATTERN_SHORT_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_COMP_PATTERN_SHORT_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_EN_COMP_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_EN_COMP_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_BIST_SEL_BMSK 0x1c
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_BIST_SEL_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RD_SEL_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RD_SEL_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RSVD_0_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN2_RSVD_0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x00000098)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_OFFS                           \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x00000098)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_IN                             \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR,                \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_INM(m)                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_OUT(v)                         \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_OUTM(m, v)                     \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_ADDR, m, v,      \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_NE_LBK_EN_SEL_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_NE_LBK_EN_SEL_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_NEARAFELB_EN_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_NEARAFELB_EN_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_PAT_CHK_EN_BMSK 0x30
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_PAT_CHK_EN_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RSVD_3_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RSVD_3_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_CHK_ERR_CLR_BMSK 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_CHK_ERR_CLR_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_CHK_ERR_EN_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_RX_CHK_ERR_EN_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_GEN_SHORT_PATTERN_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_BIST_GEN3_GEN_SHORT_PATTERN_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000a0)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_OFFS                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000a0)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_IN                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR,          \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_INM(m)                   \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_OUT(v)                   \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_OUTM(m, v)               \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_ADDR, m,   \
                      v, HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_BMSK 0xe0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_DEBUG_BUS_SEL_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_BMSK 0x1f
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_TEST_DEBUG_CTRL_DTESTMUX_SEL_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR                              \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000a4)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_OFFS                              \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000a4)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_IN                                \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR,                   \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_INM(m)                            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_OUT(v)                            \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_OUTM(m, v)                        \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_ADDR, m, v,         \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_MIS_ALIGN_STATUS_CLEAR_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_MIS_ALIGN_STATUS_CLEAR_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_COM_DET_ENA_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_COM_DET_ENA_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_CFG_ALIGNP_DET_DIS_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_CFG_ALIGNP_DET_DIS_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_CFG_MAX_ALIGNP_CONT_BMSK 0x1f
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_ALIGNP_CFG_MAX_ALIGNP_CONT_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR                   \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000b8)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_OFFS                   \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000b8)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_IN                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR,        \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_INM(m)                 \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_OUT(v)                 \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_OUTM(m, v)             \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_ADDR, m, \
                      v, HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_CHAN_COMP_CHK_CNT_BMSK \
  0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_CHAN_COMP_CHK_CNT_CHAN_COMP_CHK_CNT_SHFT \
  0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000bc)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_OFFS                          \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000bc)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_IN                            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR,               \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_INM(m)                        \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_OUT(v)                        \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_OUTM(m, v)                    \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_ADDR, m, v,     \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RSVD_7_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RSVD_7_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_FORCE_C_READY_SEL_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_FORCE_C_READY_SEL_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_FORCE_C_READY_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_FORCE_C_READY_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RSVD_4_3_BMSK 0x18
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_RSVD_4_3_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_SATAPHY_PHY_RESET_SEL_BMSK \
  0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_SATAPHY_PHY_RESET_SEL_SHFT \
  0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_SATAPHY_PHY_RESET_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_SATAPHY_PHY_RESET_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_RESET_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RESET_CTRL_SW_RESET_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR                             \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000c0)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_OFFS                             \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_IN                               \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR,                  \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_INM(m)                           \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_OUT(v)                           \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_OUTM(m, v)                       \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_ADDR, m, v,        \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_RSVD_7_5_BMSK 0xe0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_RSVD_7_5_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_FORCE_RX_ENABLE_ON_BMSK 0x10
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_FORCE_RX_ENABLE_ON_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_RSVD_3_0_BMSK 0xf
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_OFFLINE_RSVD_3_0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000c4)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_OFFS                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000c4)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_IN                          \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR,             \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_INM(m)                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_OUT(v)                      \
  out_dword(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR, v)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_OUTM(m, v)                  \
  out_dword_masked_ns(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_ADDR, m, v,   \
                      HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_IN)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RSVD_7_6_BMSK 0xc0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RSVD_7_6_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_TEST_ASICCLK_SEL_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_TEST_ASICCLK_SEL_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RSVD_4_BMSK 0x10
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RSVD_4_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_COMMA_INSERT_EN_BMSK \
  0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_COMMA_INSERT_EN_SHFT \
  0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_ALIGNP_INSERT_EN_BMSK \
  0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_ALIGNP_INSERT_EN_SHFT \
  0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_ALIGNP_DROP_EN_BMSK \
  0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_ALIGNP_DROP_EN_SHFT \
  0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_EN_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_EBUF_CTRL_RX_EBUF_EN_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_ADDR              \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000d8)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_OFFS              \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_IN                \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_ADDR,   \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_INM(m)            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_RX_CHK_ERR_CNT_7_0_BMSK \
  0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT0_STATUS_RX_CHK_ERR_CNT_7_0_SHFT \
  0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR              \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000dc)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_OFFS              \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000dc)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_IN                \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR,   \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_INM(m)            \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_RX_CHK_ERR_CNT_15_8_BMSK \
  0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_ERR_CNT1_STATUS_RX_CHK_ERR_CNT_15_8_SHFT \
  0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_ADDR                       \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000e0)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_OFFS                       \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_IN                         \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_ADDR,            \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_INM(m)                     \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_MIS_ALIGN_STATUS_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_MIS_ALIGN_STATUS_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_CDR_ALIGN_DET_BMSK 0x40
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_CDR_ALIGN_DET_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RX_SIGNAL_VALID_BMSK 0x20
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RX_SIGNAL_VALID_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RXCHK_HEADER_SEL_BMSK 0x10
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RXCHK_HEADER_SEL_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RSVD_3_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_RSVD_3_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_PAT_DATA_NOT_FOUND_BMSK 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_PAT_DATA_NOT_FOUND_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_HEADER_NOT_FOUND_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_HEADER_NOT_FOUND_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_CHECK_DONE_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_CHK_STATUS_CHECK_DONE_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_ADDR             \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000e4)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_OFFS             \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000e4)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_IN               \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_ADDR,  \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_INM(m)           \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_MIS_ALIGN_ERR_CNT_BMSK \
  0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_RX_MIS_ALIGN_ERR_STATUS_MIS_ALIGN_ERR_CNT_SHFT \
  0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_ADDR                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000e8)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_OFFS                        \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000e8)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_IN                          \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_ADDR,             \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_INM(m)                      \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_RSVD_7_6_BMSK 0xc0
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_RSVD_7_6_SHFT 0x6
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_SPDSEL_BMSK 0x30
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_SPDSEL_SHFT 0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_SPD_NEG_BMSK 0xc
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_SPD_NEG_SHFT 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_TX_BAND_BMSK 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS1_TX_BAND_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_ADDR                         \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000ec)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_OFFS                         \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000ec)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_RMSK 0xef
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_IN                           \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_ADDR,              \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_INM(m)                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_CALIBRATED_BMSK 0x80
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_CALIBRATED_SHFT 0x7
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_RX_EBUF_ERR_OVERFLOW_BMSK 0x60
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_RX_EBUF_ERR_OVERFLOW_SHFT 0x5
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_QSRV_LANE_READY_BMSK 0x8
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_QSRV_LANE_READY_SHFT 0x3
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_CDR_CLOSED_LOOP_OOB_SQUELCH_BMSK \
  0x4
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_CDR_CLOSED_LOOP_OOB_SQUELCH_SHFT \
  0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_INT_C_READY_BMSK 0x2
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_INT_C_READY_SHFT 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_QSRV_C_READY_BMSK 0x1
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_LANE_STATUS_QSRV_C_READY_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_ADDR                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000f0)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_OFFS                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000f0)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_IN                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_ADDR,          \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_INM(m)                   \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_STAT0_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT0_DEBUG_BUS_STAT0_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_ADDR                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000f4)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_OFFS                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000f4)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_IN                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_ADDR,          \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_INM(m)                   \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_STAT1_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT1_DEBUG_BUS_STAT1_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_ADDR                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000f8)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_OFFS                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000f8)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_IN                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_ADDR,          \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_INM(m)                   \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_STAT2_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT2_DEBUG_BUS_STAT2_SHFT 0x0

#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_ADDR                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE + 0x000000fc)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_OFFS                     \
  (SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_RMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_IN                       \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_ADDR,          \
                  HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_RMSK)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_INM(m)                   \
  in_dword_masked(HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_ADDR, m)
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_STAT3_BMSK 0xff
#define HWIO_SP1_SATA_PHY_L0_SATA_PHY_DEBUG_BUS_STAT3_DEBUG_BUS_STAT3_SHFT 0x0

#endif /* __HALSATAHWIO_H__ */
