Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date              : Sat May  9 23:29:23 2020
| Host              : 372QMN39Y4Y0WAX running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./Implement/Config_shift_right_count_up_implement/reports/top_timing_summary.rpt
| Design            : top
| Device            : xczu2eg-sfva625
| Speed File        : -1  PRODUCTION 1.12 06-10-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

count_out[0]
count_out[1]
count_out[2]
count_out[3]
shift_out[0]
shift_out[1]
shift_out[2]
shift_out[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.297        0.000                      0                   80        0.054        0.000                      0                   80        3.498        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.297        0.000                      0                   80        0.054        0.000                      0                   80        3.498        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.096ns (8.177%)  route 1.078ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.616ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.558ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.558     1.765    static         pl_clk
    SLICE_X2Y162         FDCE                                         r  static         count_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y162         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     1.861 r  static         count_reg[29]/Q
                         net (fo=2, routed)           1.078     2.939    boundary       inst_shift/addr[6]
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[9]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.376    11.543    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.143    11.686                     
                         clock uncertainty           -0.151    11.536                     
    RAMB36_X0Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.300    11.236    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         11.236                     
                         arrival time                          -2.939                     
  -------------------------------------------------------------------
                         slack                                  8.297                     

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.096ns (8.696%)  route 1.008ns (91.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.616ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.558ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.553     1.760    static         pl_clk
    SLICE_X2Y162         FDCE                                         r  static         count_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y162         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.856 r  static         count_reg[24]/Q
                         net (fo=2, routed)           1.008     2.864    boundary       inst_shift/addr[1]
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.376    11.543    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.143    11.686                     
                         clock uncertainty           -0.151    11.536                     
    RAMB36_X0Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372    11.164    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         11.164                     
                         arrival time                          -2.864                     
  -------------------------------------------------------------------
                         slack                                  8.300                     

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.093ns (9.012%)  route 0.939ns (90.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.616ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.558ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.568     1.775    static         pl_clk
    SLICE_X1Y161         FDCE                                         r  static         count_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y161         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.868 r  static         count_reg[23]/Q
                         net (fo=2, routed)           0.939     2.807    boundary       inst_shift/addr[0]
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.376    11.543    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.143    11.686                     
                         clock uncertainty           -0.151    11.536                     
    RAMB36_X0Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.373    11.163    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         11.163                     
                         arrival time                          -2.807                     
  -------------------------------------------------------------------
                         slack                                  8.356                     

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 inst_count/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.283ns (21.570%)  route 1.029ns (78.430%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.616ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.558ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.514     1.721    boundary       inst_count/clk
    SLICE_X3Y108         FDCE                                         r  reconfigurable inst_count/count_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y108         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.817 r  reconfigurable inst_count/count_reg[20]/Q
                         net (fo=2, routed)           0.288     2.105    reconfigurable inst_count/count_reg[20]
    SLICE_X3Y109                                                      r  reconfigurable inst_count/count_out[3]_i_5/I3
    SLICE_X3Y109         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     2.254 r  reconfigurable inst_count/count_out[3]_i_5/O
                         net (fo=1, routed)           0.163     2.417    reconfigurable inst_count/count_out[3]_i_5_n_0
    SLICE_X4Y107                                                      r  reconfigurable inst_count/count_out[3]_i_1/I1
    SLICE_X4Y107         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     2.455 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.578     3.033    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.329    11.496    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[1]/C
                         clock pessimism              0.137    11.633                     
                         clock uncertainty           -0.151    11.482                     
    SLICE_X13Y109        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    11.440    reconfigurable   inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.440                     
                         arrival time                          -3.033                     
  -------------------------------------------------------------------
                         slack                                  8.407                     

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 inst_count/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.283ns (21.570%)  route 1.029ns (78.430%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.616ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.558ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.514     1.721    boundary       inst_count/clk
    SLICE_X3Y108         FDCE                                         r  reconfigurable inst_count/count_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y108         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.817 r  reconfigurable inst_count/count_reg[20]/Q
                         net (fo=2, routed)           0.288     2.105    reconfigurable inst_count/count_reg[20]
    SLICE_X3Y109                                                      r  reconfigurable inst_count/count_out[3]_i_5/I3
    SLICE_X3Y109         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     2.254 r  reconfigurable inst_count/count_out[3]_i_5/O
                         net (fo=1, routed)           0.163     2.417    reconfigurable inst_count/count_out[3]_i_5_n_0
    SLICE_X4Y107                                                      r  reconfigurable inst_count/count_out[3]_i_1/I1
    SLICE_X4Y107         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     2.455 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.578     3.033    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.329    11.496    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[3]/C
                         clock pessimism              0.137    11.633                     
                         clock uncertainty           -0.151    11.482                     
    SLICE_X13Y109        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    11.440    reconfigurable   inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.440                     
                         arrival time                          -3.033                     
  -------------------------------------------------------------------
                         slack                                  8.407                     

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 inst_count/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.283ns (21.587%)  route 1.028ns (78.413%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.616ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.558ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.514     1.721    boundary       inst_count/clk
    SLICE_X3Y108         FDCE                                         r  reconfigurable inst_count/count_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y108         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.817 r  reconfigurable inst_count/count_reg[20]/Q
                         net (fo=2, routed)           0.288     2.105    reconfigurable inst_count/count_reg[20]
    SLICE_X3Y109                                                      r  reconfigurable inst_count/count_out[3]_i_5/I3
    SLICE_X3Y109         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     2.254 r  reconfigurable inst_count/count_out[3]_i_5/O
                         net (fo=1, routed)           0.163     2.417    reconfigurable inst_count/count_out[3]_i_5_n_0
    SLICE_X4Y107                                                      r  reconfigurable inst_count/count_out[3]_i_1/I1
    SLICE_X4Y107         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     2.455 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.577     3.032    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.329    11.496    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[0]/C
                         clock pessimism              0.137    11.633                     
                         clock uncertainty           -0.151    11.482                     
    SLICE_X13Y109        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.440    reconfigurable   inst_count/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.440                     
                         arrival time                          -3.032                     
  -------------------------------------------------------------------
                         slack                                  8.408                     

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 inst_count/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.283ns (21.587%)  route 1.028ns (78.413%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.616ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.558ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.514     1.721    boundary       inst_count/clk
    SLICE_X3Y108         FDCE                                         r  reconfigurable inst_count/count_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y108         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.817 r  reconfigurable inst_count/count_reg[20]/Q
                         net (fo=2, routed)           0.288     2.105    reconfigurable inst_count/count_reg[20]
    SLICE_X3Y109                                                      r  reconfigurable inst_count/count_out[3]_i_5/I3
    SLICE_X3Y109         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     2.254 r  reconfigurable inst_count/count_out[3]_i_5/O
                         net (fo=1, routed)           0.163     2.417    reconfigurable inst_count/count_out[3]_i_5_n_0
    SLICE_X4Y107                                                      r  reconfigurable inst_count/count_out[3]_i_1/I1
    SLICE_X4Y107         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     2.455 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.577     3.032    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.329    11.496    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[2]/C
                         clock pessimism              0.137    11.633                     
                         clock uncertainty           -0.151    11.482                     
    SLICE_X13Y109        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    11.440    reconfigurable   inst_count/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                         11.440                     
                         arrival time                          -3.032                     
  -------------------------------------------------------------------
                         slack                                  8.408                     

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 count_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.096ns (11.150%)  route 0.765ns (88.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.616ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.558ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.543     1.750    static         pl_clk
    SLICE_X2Y163         FDCE                                         r  static         count_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y163         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.846 r  static         count_reg[32]/Q
                         net (fo=2, routed)           0.765     2.611    boundary       inst_shift/addr[9]
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.376    11.543    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.143    11.686                     
                         clock uncertainty           -0.151    11.536                     
    RAMB36_X0Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.303    11.233    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         11.233                     
                         arrival time                          -2.611                     
  -------------------------------------------------------------------
                         slack                                  8.622                     

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 count_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.097ns (11.548%)  route 0.743ns (88.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.616ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.558ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.543     1.750    static         pl_clk
    SLICE_X2Y163         FDCE                                         r  static         count_reg[34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y163         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.847 r  static         count_reg[34]/Q
                         net (fo=2, routed)           0.743     2.590    boundary       inst_shift/addr[11]
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.376    11.543    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.143    11.686                     
                         clock uncertainty           -0.151    11.536                     
    RAMB36_X0Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.309    11.227    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         11.227                     
                         arrival time                          -2.590                     
  -------------------------------------------------------------------
                         slack                                  8.637                     

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.097ns (11.772%)  route 0.727ns (88.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.616ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.558ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.553     1.760    static         pl_clk
    SLICE_X2Y162         FDCE                                         r  static         count_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y162         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.857 r  static         count_reg[26]/Q
                         net (fo=2, routed)           0.727     2.584    boundary       inst_shift/addr[3]
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.376    11.543    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.143    11.686                     
                         clock uncertainty           -0.151    11.536                     
    RAMB36_X0Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.311    11.225    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         11.225                     
                         arrival time                          -2.584                     
  -------------------------------------------------------------------
                         slack                                  8.641                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.774ns (routing 0.316ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.356ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.774     0.885    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.924 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.029     0.953    reconfigurable inst_count/count_out[0]
    SLICE_X13Y109                                                     r  reconfigurable inst_count/count_out[1]_i_1/I0
    SLICE_X13Y109        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.986 r  reconfigurable inst_count/count_out[1]_i_1/O
                         net (fo=1, routed)           0.006     0.992    reconfigurable inst_count/p_0_in[1]
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.884     1.022    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[1]/C
                         clock pessimism             -0.131     0.891                     
    SLICE_X13Y109        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.938    reconfigurable   inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.938                     
                         arrival time                           0.992                     
  -------------------------------------------------------------------
                         slack                                  0.054                     

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.774ns (routing 0.316ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.356ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.774     0.885    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.924 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.029     0.953    reconfigurable inst_count/count_out[0]
    SLICE_X13Y109                                                     r  reconfigurable inst_count/count_out[3]_i_2/I1
    SLICE_X13Y109        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     0.986 r  reconfigurable inst_count/count_out[3]_i_2/O
                         net (fo=1, routed)           0.006     0.992    reconfigurable inst_count/p_0_in[3]
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.884     1.022    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[3]/C
                         clock pessimism             -0.131     0.891                     
    SLICE_X13Y109        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.938    reconfigurable   inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.938                     
                         arrival time                           0.992                     
  -------------------------------------------------------------------
                         slack                                  0.054                     

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.790ns (routing 0.316ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.790     0.901    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y161         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.940 r  static         count_reg[19]/Q
                         net (fo=1, routed)           0.044     0.984    static         count_reg_n_0_[19]
    SLICE_X2Y161                                                      r  static         count_reg[16]_i_1/S[3]
    SLICE_X2Y161         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.001 r  static         count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.008    static         count_reg[16]_i_1_n_12
    SLICE_X2Y161         FDCE                                         r  static         count_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[19]/C
                         clock pessimism             -0.133     0.907                     
    SLICE_X2Y161         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.953    static           count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.953                     
                         arrival time                           1.008                     
  -------------------------------------------------------------------
                         slack                                  0.055                     

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.787ns (routing 0.316ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.356ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.787     0.898    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y160         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.937 r  static         count_reg[11]/Q
                         net (fo=1, routed)           0.044     0.981    static         count_reg_n_0_[11]
    SLICE_X2Y160                                                      r  static         count_reg[8]_i_1/S[3]
    SLICE_X2Y160         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.998 r  static         count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.005    static         count_reg[8]_i_1_n_12
    SLICE_X2Y160         FDCE                                         r  static         count_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.898     1.036    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[11]/C
                         clock pessimism             -0.132     0.904                     
    SLICE_X2Y160         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.950    static           count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.950                     
                         arrival time                           1.005                     
  -------------------------------------------------------------------
                         slack                                  0.055                     

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.790ns (routing 0.316ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.790     0.901    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y161         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.940 r  static         count_reg[17]/Q
                         net (fo=1, routed)           0.045     0.985    static         count_reg_n_0_[17]
    SLICE_X2Y161                                                      r  static         count_reg[16]_i_1/S[1]
    SLICE_X2Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.002 r  static         count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.009    static         count_reg[16]_i_1_n_14
    SLICE_X2Y161         FDCE                                         r  static         count_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[17]/C
                         clock pessimism             -0.133     0.907                     
    SLICE_X2Y161         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.953    static           count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.953                     
                         arrival time                           1.009                     
  -------------------------------------------------------------------
                         slack                                  0.056                     

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.786ns (routing 0.316ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.356ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.786     0.897    static         pl_clk
    SLICE_X2Y159         FDCE                                         r  static         count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y159         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.936 r  static         count_reg[1]/Q
                         net (fo=1, routed)           0.045     0.981    static         count_reg_n_0_[1]
    SLICE_X2Y159                                                      r  static         count_reg[0]_i_1/S[1]
    SLICE_X2Y159         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.998 r  static         count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.005    static         count_reg[0]_i_1_n_14
    SLICE_X2Y159         FDCE                                         r  static         count_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.897     1.035    static         pl_clk
    SLICE_X2Y159         FDCE                                         r  static         count_reg[1]/C
                         clock pessimism             -0.132     0.903                     
    SLICE_X2Y159         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.949    static           count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.949                     
                         arrival time                           1.005                     
  -------------------------------------------------------------------
                         slack                                  0.056                     

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.787ns (routing 0.316ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.356ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.787     0.898    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y160         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.937 r  static         count_reg[9]/Q
                         net (fo=1, routed)           0.045     0.982    static         count_reg_n_0_[9]
    SLICE_X2Y160                                                      r  static         count_reg[8]_i_1/S[1]
    SLICE_X2Y160         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.999 r  static         count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.006    static         count_reg[8]_i_1_n_14
    SLICE_X2Y160         FDCE                                         r  static         count_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.898     1.036    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[9]/C
                         clock pessimism             -0.132     0.904                     
    SLICE_X2Y160         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.950    static           count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.950                     
                         arrival time                           1.006                     
  -------------------------------------------------------------------
                         slack                                  0.056                     

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.790ns (routing 0.316ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.790     0.901    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y160         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.940 r  static         count_reg[15]/Q
                         net (fo=1, routed)           0.046     0.986    static         count_reg_n_0_[15]
    SLICE_X2Y160                                                      r  static         count_reg[8]_i_1/S[7]
    SLICE_X2Y160         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.003 r  static         count_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.010    static         count_reg[8]_i_1_n_8
    SLICE_X2Y160         FDCE                                         r  static         count_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[15]/C
                         clock pessimism             -0.133     0.907                     
    SLICE_X2Y160         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.953    static           count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.953                     
                         arrival time                           1.010                     
  -------------------------------------------------------------------
                         slack                                  0.057                     

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.790ns (routing 0.316ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.790     0.901    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y161         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.940 r  static         count_reg[18]/Q
                         net (fo=1, routed)           0.046     0.986    static         count_reg_n_0_[18]
    SLICE_X2Y161                                                      r  static         count_reg[16]_i_1/S[2]
    SLICE_X2Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.003 r  static         count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.010    static         count_reg[16]_i_1_n_13
    SLICE_X2Y161         FDCE                                         r  static         count_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[18]/C
                         clock pessimism             -0.133     0.907                     
    SLICE_X2Y161         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.953    static           count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.953                     
                         arrival time                           1.010                     
  -------------------------------------------------------------------
                         slack                                  0.057                     

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.786ns (routing 0.316ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.356ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.786     0.897    static         pl_clk
    SLICE_X2Y159         FDCE                                         r  static         count_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y159         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.936 r  static         count_reg[2]/Q
                         net (fo=1, routed)           0.046     0.982    static         count_reg_n_0_[2]
    SLICE_X2Y159                                                      r  static         count_reg[0]_i_1/S[2]
    SLICE_X2Y159         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.999 r  static         count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.006    static         count_reg[0]_i_1_n_13
    SLICE_X2Y159         FDCE                                         r  static         count_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.897     1.035    static         pl_clk
    SLICE_X2Y159         FDCE                                         r  static         count_reg[2]/C
                         clock pessimism             -0.132     0.903                     
    SLICE_X2Y159         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.949    static           count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.949                     
                         arrival time                           1.006                     
  -------------------------------------------------------------------
                         slack                                  0.057                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.003         10.000      6.997      PS8_X0Y0      ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y32  inst_shift/RAMB36_inst/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X2Y159  count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X2Y160  count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X2Y160  count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X2Y160  count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X2Y160  count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X2Y160  count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X2Y160  count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X2Y161  count_reg[16]/C
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y32  inst_shift/RAMB36_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y32  inst_shift/RAMB36_inst/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y161  count_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y161  count_reg[21]/C
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y32  inst_shift/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y32  inst_shift/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y159  count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X2Y160  count_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.744ns  (logic 3.481ns (73.374%)  route 1.263ns (26.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.616ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.644     1.851    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.018     2.869 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           1.263     4.132    boundary       shift_out_OBUF[2]
    G10                                                               r  static         shift_out_OBUF[2]_inst/I
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.463     6.595 r  static         shift_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.595    static         shift_out[2]
    G10                                                               r  static         shift_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.565ns  (logic 3.534ns (77.417%)  route 1.031ns (22.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.616ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.644     1.851    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.072     2.923 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           1.031     3.954    boundary       shift_out_OBUF[0]
    H10                                                               r  static         shift_out_OBUF[0]_inst/I
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.462     6.416 r  static         shift_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.416    static         shift_out[0]
    H10                                                               r  static         shift_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.543ns  (logic 3.523ns (77.550%)  route 1.020ns (22.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.616ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.644     1.851    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      1.061     2.912 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           1.020     3.932    boundary       shift_out_OBUF[1]
    H9                                                                r  static         shift_out_OBUF[1]_inst/I
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.462     6.394 r  static         shift_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.394    static         shift_out[1]
    H9                                                                r  static         shift_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.399ns  (logic 3.502ns (79.608%)  route 0.897ns (20.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.616ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.644     1.851    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      1.039     2.890 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.897     3.787    boundary       shift_out_OBUF[3]
    F10                                                               r  static         shift_out_OBUF[3]_inst/I
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.463     6.250 r  static         shift_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.250    static         shift_out[3]
    F10                                                               r  static         shift_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.327ns  (logic 2.559ns (59.141%)  route 1.768ns (40.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.520ns (routing 0.616ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.520     1.727    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     1.824 r  reconfigurable inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           1.768     3.592    boundary       count_out_OBUF[3]
    F12                                                               r  static         count_out_OBUF[3]_inst/I
    F12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.462     6.054 r  static         count_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.054    static         count_out[3]
    F12                                                               r  static         count_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.293ns  (logic 2.561ns (59.654%)  route 1.732ns (40.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.520ns (routing 0.616ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.520     1.727    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.825 r  reconfigurable inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           1.732     3.557    boundary       count_out_OBUF[1]
    G11                                                               r  static         count_out_OBUF[1]_inst/I
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.463     6.020 r  static         count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.020    static         count_out[1]
    G11                                                               r  static         count_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.064ns  (logic 2.559ns (62.963%)  route 1.505ns (37.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.520ns (routing 0.616ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.520     1.727    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.823 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           1.505     3.328    boundary       count_out_OBUF[0]
    H11                                                               r  static         count_out_OBUF[0]_inst/I
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.463     5.791 r  static         count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.791    static         count_out[0]
    H11                                                               r  static         count_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.053ns  (logic 2.559ns (63.138%)  route 1.494ns (36.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.520ns (routing 0.616ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.520     1.727    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.824 r  reconfigurable inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           1.494     3.318    boundary       count_out_OBUF[2]
    G12                                                               r  static         count_out_OBUF[2]_inst/I
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.462     5.780 r  static         count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.780    static         count_out[2]
    G12                                                               r  static         count_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.583ns  (logic 1.216ns (76.819%)  route 0.367ns (23.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.316ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.809     0.920    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.217     1.137 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.367     1.504    boundary       shift_out_OBUF[3]
    F10                                                               r  static         shift_out_OBUF[3]_inst/I
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     2.503 r  static         shift_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.503    static         shift_out[3]
    F10                                                               r  static         shift_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.209ns (74.125%)  route 0.422ns (25.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.316ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.809     0.920    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.210     1.130 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           0.422     1.552    boundary       shift_out_OBUF[1]
    H9                                                                r  static         shift_out_OBUF[1]_inst/I
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     2.551 r  static         shift_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.551    static         shift_out[1]
    H9                                                                r  static         shift_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.037ns (59.744%)  route 0.699ns (40.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.316ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.774     0.885    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.924 r  reconfigurable inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           0.699     1.623    boundary       count_out_OBUF[2]
    G12                                                               r  static         count_out_OBUF[2]_inst/I
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.998     2.621 r  static         count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.621    static         count_out[2]
    G12                                                               r  static         count_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.038ns (59.654%)  route 0.702ns (40.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.316ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.774     0.885    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.924 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.702     1.626    boundary       count_out_OBUF[0]
    H11                                                               r  static         count_out_OBUF[0]_inst/I
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     2.625 r  static         count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.625    static         count_out[0]
    H11                                                               r  static         count_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.247ns (72.835%)  route 0.465ns (27.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.316ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.809     0.920    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.248     1.168 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           0.465     1.633    boundary       shift_out_OBUF[0]
    H10                                                               r  static         shift_out_OBUF[0]_inst/I
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     2.632 r  static         shift_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.632    static         shift_out[0]
    H10                                                               r  static         shift_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.040ns (57.850%)  route 0.758ns (42.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.316ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.774     0.885    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.926 r  reconfigurable inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           0.758     1.684    boundary       count_out_OBUF[1]
    G11                                                               r  static         count_out_OBUF[1]_inst/I
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     2.683 r  static         count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.683    static         count_out[1]
    G11                                                               r  static         count_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.039ns (57.519%)  route 0.767ns (42.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.316ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.774     0.885    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.925 r  reconfigurable inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           0.767     1.692    boundary       count_out_OBUF[3]
    F12                                                               r  static         count_out_OBUF[3]_inst/I
    F12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     2.691 r  static         count_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.691    static         count_out[3]
    F12                                                               r  static         count_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.246ns (68.500%)  route 0.573ns (31.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.316ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.809     0.920    boundary       inst_shift/clk
    RAMB36_X0Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.247     1.167 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           0.573     1.740    boundary       shift_out_OBUF[2]
    G10                                                               r  static         shift_out_OBUF[2]_inst/I
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     2.739 r  static         shift_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.739    static         shift_out[2]
    G10                                                               r  static         shift_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 0.066ns (3.158%)  route 2.024ns (96.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.329ns (routing 0.558ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.599     1.599    boundary       inst_count/rst
    SLICE_X4Y108                                                      r  reconfigurable inst_count/count_out[3]_i_3/I0
    SLICE_X4Y108         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.665 f  reconfigurable inst_count/count_out[3]_i_3/O
                         net (fo=4, routed)           0.425     2.090    reconfigurable inst_count/count_out[3]_i_3_n_0
    SLICE_X13Y109        FDCE                                         f  reconfigurable inst_count/count_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.329     1.496    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[0]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 0.066ns (3.158%)  route 2.024ns (96.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.329ns (routing 0.558ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.599     1.599    boundary       inst_count/rst
    SLICE_X4Y108                                                      r  reconfigurable inst_count/count_out[3]_i_3/I0
    SLICE_X4Y108         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.665 f  reconfigurable inst_count/count_out[3]_i_3/O
                         net (fo=4, routed)           0.425     2.090    reconfigurable inst_count/count_out[3]_i_3_n_0
    SLICE_X13Y109        FDCE                                         f  reconfigurable inst_count/count_out_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.329     1.496    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[1]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 0.066ns (3.158%)  route 2.024ns (96.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.329ns (routing 0.558ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.599     1.599    boundary       inst_count/rst
    SLICE_X4Y108                                                      r  reconfigurable inst_count/count_out[3]_i_3/I0
    SLICE_X4Y108         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.665 f  reconfigurable inst_count/count_out[3]_i_3/O
                         net (fo=4, routed)           0.425     2.090    reconfigurable inst_count/count_out[3]_i_3_n_0
    SLICE_X13Y109        FDCE                                         f  reconfigurable inst_count/count_out_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.329     1.496    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[2]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 0.066ns (3.158%)  route 2.024ns (96.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.329ns (routing 0.558ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.599     1.599    boundary       inst_count/rst
    SLICE_X4Y108                                                      r  reconfigurable inst_count/count_out[3]_i_3/I0
    SLICE_X4Y108         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.665 f  reconfigurable inst_count/count_out[3]_i_3/O
                         net (fo=4, routed)           0.425     2.090    reconfigurable inst_count/count_out[3]_i_3_n_0
    SLICE_X13Y109        FDCE                                         f  reconfigurable inst_count/count_out_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.329     1.496    boundary       inst_count/clk
    SLICE_X13Y109        FDCE                                         r  reconfigurable inst_count/count_out_reg[3]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.000ns (0.000%)  route 1.758ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.558ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.758     1.758    boundary       inst_count/rst
    SLICE_X3Y106         FDCE                                         f  reconfigurable inst_count/count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.313     1.480    boundary       inst_count/clk
    SLICE_X3Y106         FDCE                                         r  reconfigurable inst_count/count_reg[0]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.000ns (0.000%)  route 1.758ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.558ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.758     1.758    boundary       inst_count/rst
    SLICE_X3Y106         FDCE                                         f  reconfigurable inst_count/count_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.313     1.480    boundary       inst_count/clk
    SLICE_X3Y106         FDCE                                         r  reconfigurable inst_count/count_reg[1]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.000ns (0.000%)  route 1.758ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.558ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.758     1.758    boundary       inst_count/rst
    SLICE_X3Y106         FDCE                                         f  reconfigurable inst_count/count_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.313     1.480    boundary       inst_count/clk
    SLICE_X3Y106         FDCE                                         r  reconfigurable inst_count/count_reg[2]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.000ns (0.000%)  route 1.758ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.558ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.758     1.758    boundary       inst_count/rst
    SLICE_X3Y106         FDCE                                         f  reconfigurable inst_count/count_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.313     1.480    boundary       inst_count/clk
    SLICE_X3Y106         FDCE                                         r  reconfigurable inst_count/count_reg[3]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.000ns (0.000%)  route 1.758ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.317ns (routing 0.558ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.758     1.758    boundary       inst_count/rst
    SLICE_X3Y106         FDCE                                         f  reconfigurable inst_count/count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.317     1.484    boundary       inst_count/clk
    SLICE_X3Y106         FDCE                                         r  reconfigurable inst_count/count_reg[4]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            inst_count/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.000ns (0.000%)  route 1.758ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.317ns (routing 0.558ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          1.758     1.758    boundary       inst_count/rst
    SLICE_X3Y106         FDCE                                         f  reconfigurable inst_count/count_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          1.317     1.484    boundary       inst_count/clk
    SLICE_X3Y106         FDCE                                         r  reconfigurable inst_count/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[16]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.267     0.267    static         ps_clock_n_2
    SLICE_X2Y161         FDCE                                         f  static         count_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[16]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[17]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.267     0.267    static         ps_clock_n_2
    SLICE_X2Y161         FDCE                                         f  static         count_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[17]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[18]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.267     0.267    static         ps_clock_n_2
    SLICE_X2Y161         FDCE                                         f  static         count_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[18]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.267     0.267    static         ps_clock_n_2
    SLICE_X2Y161         FDCE                                         f  static         count_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[19]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[20]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.906ns (routing 0.356ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.267     0.267    static         ps_clock_n_2
    SLICE_X2Y161         FDCE                                         f  static         count_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.906     1.044    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[20]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[21]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.906ns (routing 0.356ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.267     0.267    static         ps_clock_n_2
    SLICE_X2Y161         FDCE                                         f  static         count_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.906     1.044    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[21]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[22]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.906ns (routing 0.356ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.267     0.267    static         ps_clock_n_2
    SLICE_X2Y161         FDCE                                         f  static         count_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.906     1.044    static         pl_clk
    SLICE_X2Y161         FDCE                                         r  static         count_reg[22]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.000ns (0.000%)  route 0.292ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.898ns (routing 0.356ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.292     0.292    static         ps_clock_n_2
    SLICE_X2Y160         FDCE                                         f  static         count_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.898     1.036    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[10]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[11]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.000ns (0.000%)  route 0.292ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.898ns (routing 0.356ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.292     0.292    static         ps_clock_n_2
    SLICE_X2Y160         FDCE                                         f  static         count_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.898     1.036    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[11]/C

Slack:                    inf
  Source:                 ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            count_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.000ns (0.000%)  route 0.292ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.902ns (routing 0.356ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=53, routed)          0.292     0.292    static         ps_clock_n_2
    SLICE_X2Y160         FDCE                                         f  static         count_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48                                                     r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         ps_clock/ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=66, routed)          0.902     1.040    static         pl_clk
    SLICE_X2Y160         FDCE                                         r  static         count_reg[12]/C





