
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mcookie_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014b8 <.init>:
  4014b8:	stp	x29, x30, [sp, #-16]!
  4014bc:	mov	x29, sp
  4014c0:	bl	401920 <ferror@plt+0x60>
  4014c4:	ldp	x29, x30, [sp], #16
  4014c8:	ret

Disassembly of section .plt:

00000000004014d0 <memcpy@plt-0x20>:
  4014d0:	stp	x16, x30, [sp, #-16]!
  4014d4:	adrp	x16, 416000 <ferror@plt+0x14740>
  4014d8:	ldr	x17, [x16, #4088]
  4014dc:	add	x16, x16, #0xff8
  4014e0:	br	x17
  4014e4:	nop
  4014e8:	nop
  4014ec:	nop

00000000004014f0 <memcpy@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4014f4:	ldr	x17, [x16]
  4014f8:	add	x16, x16, #0x0
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15740>
  401504:	ldr	x17, [x16, #8]
  401508:	add	x16, x16, #0x8
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15740>
  401514:	ldr	x17, [x16, #16]
  401518:	add	x16, x16, #0x10
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15740>
  401524:	ldr	x17, [x16, #24]
  401528:	add	x16, x16, #0x18
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15740>
  401534:	ldr	x17, [x16, #32]
  401538:	add	x16, x16, #0x20
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15740>
  401544:	ldr	x17, [x16, #40]
  401548:	add	x16, x16, #0x28
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15740>
  401554:	ldr	x17, [x16, #48]
  401558:	add	x16, x16, #0x30
  40155c:	br	x17

0000000000401560 <strtod@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15740>
  401564:	ldr	x17, [x16, #56]
  401568:	add	x16, x16, #0x38
  40156c:	br	x17

0000000000401570 <getuid@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15740>
  401574:	ldr	x17, [x16, #64]
  401578:	add	x16, x16, #0x40
  40157c:	br	x17

0000000000401580 <putc@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15740>
  401584:	ldr	x17, [x16, #72]
  401588:	add	x16, x16, #0x48
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15740>
  401594:	ldr	x17, [x16, #80]
  401598:	add	x16, x16, #0x50
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015a4:	ldr	x17, [x16, #88]
  4015a8:	add	x16, x16, #0x58
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015b4:	ldr	x17, [x16, #96]
  4015b8:	add	x16, x16, #0x60
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015c4:	ldr	x17, [x16, #104]
  4015c8:	add	x16, x16, #0x68
  4015cc:	br	x17

00000000004015d0 <fileno@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015d4:	ldr	x17, [x16, #112]
  4015d8:	add	x16, x16, #0x70
  4015dc:	br	x17

00000000004015e0 <getpid@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015e4:	ldr	x17, [x16, #120]
  4015e8:	add	x16, x16, #0x78
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015f4:	ldr	x17, [x16, #128]
  4015f8:	add	x16, x16, #0x80
  4015fc:	br	x17

0000000000401600 <open@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15740>
  401604:	ldr	x17, [x16, #136]
  401608:	add	x16, x16, #0x88
  40160c:	br	x17

0000000000401610 <getppid@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15740>
  401614:	ldr	x17, [x16, #144]
  401618:	add	x16, x16, #0x90
  40161c:	br	x17

0000000000401620 <__strtol_internal@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15740>
  401624:	ldr	x17, [x16, #152]
  401628:	add	x16, x16, #0x98
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15740>
  401634:	ldr	x17, [x16, #160]
  401638:	add	x16, x16, #0xa0
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15740>
  401644:	ldr	x17, [x16, #168]
  401648:	add	x16, x16, #0xa8
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15740>
  401654:	ldr	x17, [x16, #176]
  401658:	add	x16, x16, #0xb0
  40165c:	br	x17

0000000000401660 <fgetc@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15740>
  401664:	ldr	x17, [x16, #184]
  401668:	add	x16, x16, #0xb8
  40166c:	br	x17

0000000000401670 <memset@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15740>
  401674:	ldr	x17, [x16, #192]
  401678:	add	x16, x16, #0xc0
  40167c:	br	x17

0000000000401680 <gettimeofday@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15740>
  401684:	ldr	x17, [x16, #200]
  401688:	add	x16, x16, #0xc8
  40168c:	br	x17

0000000000401690 <random@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15740>
  401694:	ldr	x17, [x16, #208]
  401698:	add	x16, x16, #0xd0
  40169c:	br	x17

00000000004016a0 <__strtoul_internal@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016a4:	ldr	x17, [x16, #216]
  4016a8:	add	x16, x16, #0xd8
  4016ac:	br	x17

00000000004016b0 <strdup@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016b4:	ldr	x17, [x16, #224]
  4016b8:	add	x16, x16, #0xe0
  4016bc:	br	x17

00000000004016c0 <close@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016c4:	ldr	x17, [x16, #232]
  4016c8:	add	x16, x16, #0xe8
  4016cc:	br	x17

00000000004016d0 <__gmon_start__@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016d4:	ldr	x17, [x16, #240]
  4016d8:	add	x16, x16, #0xf0
  4016dc:	br	x17

00000000004016e0 <abort@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016e4:	ldr	x17, [x16, #248]
  4016e8:	add	x16, x16, #0xf8
  4016ec:	br	x17

00000000004016f0 <textdomain@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016f4:	ldr	x17, [x16, #256]
  4016f8:	add	x16, x16, #0x100
  4016fc:	br	x17

0000000000401700 <getopt_long@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15740>
  401704:	ldr	x17, [x16, #264]
  401708:	add	x16, x16, #0x108
  40170c:	br	x17

0000000000401710 <strcmp@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15740>
  401714:	ldr	x17, [x16, #272]
  401718:	add	x16, x16, #0x110
  40171c:	br	x17

0000000000401720 <warn@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15740>
  401724:	ldr	x17, [x16, #280]
  401728:	add	x16, x16, #0x118
  40172c:	br	x17

0000000000401730 <__ctype_b_loc@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15740>
  401734:	ldr	x17, [x16, #288]
  401738:	add	x16, x16, #0x120
  40173c:	br	x17

0000000000401740 <strtol@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15740>
  401744:	ldr	x17, [x16, #296]
  401748:	add	x16, x16, #0x128
  40174c:	br	x17

0000000000401750 <free@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15740>
  401754:	ldr	x17, [x16, #304]
  401758:	add	x16, x16, #0x130
  40175c:	br	x17

0000000000401760 <nanosleep@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15740>
  401764:	ldr	x17, [x16, #312]
  401768:	add	x16, x16, #0x138
  40176c:	br	x17

0000000000401770 <vasprintf@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15740>
  401774:	ldr	x17, [x16, #320]
  401778:	add	x16, x16, #0x140
  40177c:	br	x17

0000000000401780 <strndup@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15740>
  401784:	ldr	x17, [x16, #328]
  401788:	add	x16, x16, #0x148
  40178c:	br	x17

0000000000401790 <strspn@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15740>
  401794:	ldr	x17, [x16, #336]
  401798:	add	x16, x16, #0x150
  40179c:	br	x17

00000000004017a0 <strchr@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017a4:	ldr	x17, [x16, #344]
  4017a8:	add	x16, x16, #0x158
  4017ac:	br	x17

00000000004017b0 <fcntl@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017b4:	ldr	x17, [x16, #352]
  4017b8:	add	x16, x16, #0x160
  4017bc:	br	x17

00000000004017c0 <dcngettext@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017c4:	ldr	x17, [x16, #360]
  4017c8:	add	x16, x16, #0x168
  4017cc:	br	x17

00000000004017d0 <fflush@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017d4:	ldr	x17, [x16, #368]
  4017d8:	add	x16, x16, #0x170
  4017dc:	br	x17

00000000004017e0 <warnx@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017e4:	ldr	x17, [x16, #376]
  4017e8:	add	x16, x16, #0x178
  4017ec:	br	x17

00000000004017f0 <read@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017f4:	ldr	x17, [x16, #384]
  4017f8:	add	x16, x16, #0x180
  4017fc:	br	x17

0000000000401800 <jrand48@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15740>
  401804:	ldr	x17, [x16, #392]
  401808:	add	x16, x16, #0x188
  40180c:	br	x17

0000000000401810 <dcgettext@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15740>
  401814:	ldr	x17, [x16, #400]
  401818:	add	x16, x16, #0x190
  40181c:	br	x17

0000000000401820 <srandom@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15740>
  401824:	ldr	x17, [x16, #408]
  401828:	add	x16, x16, #0x198
  40182c:	br	x17

0000000000401830 <errx@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15740>
  401834:	ldr	x17, [x16, #416]
  401838:	add	x16, x16, #0x1a0
  40183c:	br	x17

0000000000401840 <getrandom@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15740>
  401844:	ldr	x17, [x16, #424]
  401848:	add	x16, x16, #0x1a8
  40184c:	br	x17

0000000000401850 <strcspn@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15740>
  401854:	ldr	x17, [x16, #432]
  401858:	add	x16, x16, #0x1b0
  40185c:	br	x17

0000000000401860 <printf@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15740>
  401864:	ldr	x17, [x16, #440]
  401868:	add	x16, x16, #0x1b8
  40186c:	br	x17

0000000000401870 <__errno_location@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15740>
  401874:	ldr	x17, [x16, #448]
  401878:	add	x16, x16, #0x1c0
  40187c:	br	x17

0000000000401880 <syscall@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15740>
  401884:	ldr	x17, [x16, #456]
  401888:	add	x16, x16, #0x1c8
  40188c:	br	x17

0000000000401890 <fprintf@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15740>
  401894:	ldr	x17, [x16, #464]
  401898:	add	x16, x16, #0x1d0
  40189c:	br	x17

00000000004018a0 <err@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018a4:	ldr	x17, [x16, #472]
  4018a8:	add	x16, x16, #0x1d8
  4018ac:	br	x17

00000000004018b0 <setlocale@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018b4:	ldr	x17, [x16, #480]
  4018b8:	add	x16, x16, #0x1e0
  4018bc:	br	x17

00000000004018c0 <ferror@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018c4:	ldr	x17, [x16, #488]
  4018c8:	add	x16, x16, #0x1e8
  4018cc:	br	x17

Disassembly of section .text:

00000000004018d0 <.text>:
  4018d0:	mov	x29, #0x0                   	// #0
  4018d4:	mov	x30, #0x0                   	// #0
  4018d8:	mov	x5, x0
  4018dc:	ldr	x1, [sp]
  4018e0:	add	x2, sp, #0x8
  4018e4:	mov	x6, sp
  4018e8:	movz	x0, #0x0, lsl #48
  4018ec:	movk	x0, #0x0, lsl #32
  4018f0:	movk	x0, #0x40, lsl #16
  4018f4:	movk	x0, #0x1c90
  4018f8:	movz	x3, #0x0, lsl #48
  4018fc:	movk	x3, #0x0, lsl #32
  401900:	movk	x3, #0x40, lsl #16
  401904:	movk	x3, #0x4f48
  401908:	movz	x4, #0x0, lsl #48
  40190c:	movk	x4, #0x0, lsl #32
  401910:	movk	x4, #0x40, lsl #16
  401914:	movk	x4, #0x4fc8
  401918:	bl	401650 <__libc_start_main@plt>
  40191c:	bl	4016e0 <abort@plt>
  401920:	adrp	x0, 416000 <ferror@plt+0x14740>
  401924:	ldr	x0, [x0, #4064]
  401928:	cbz	x0, 401930 <ferror@plt+0x70>
  40192c:	b	4016d0 <__gmon_start__@plt>
  401930:	ret
  401934:	adrp	x0, 417000 <ferror@plt+0x15740>
  401938:	add	x0, x0, #0x208
  40193c:	adrp	x1, 417000 <ferror@plt+0x15740>
  401940:	add	x1, x1, #0x208
  401944:	cmp	x0, x1
  401948:	b.eq	40197c <ferror@plt+0xbc>  // b.none
  40194c:	stp	x29, x30, [sp, #-32]!
  401950:	mov	x29, sp
  401954:	adrp	x0, 404000 <ferror@plt+0x2740>
  401958:	ldr	x0, [x0, #4088]
  40195c:	str	x0, [sp, #24]
  401960:	mov	x1, x0
  401964:	cbz	x1, 401974 <ferror@plt+0xb4>
  401968:	adrp	x0, 417000 <ferror@plt+0x15740>
  40196c:	add	x0, x0, #0x208
  401970:	blr	x1
  401974:	ldp	x29, x30, [sp], #32
  401978:	ret
  40197c:	ret
  401980:	adrp	x0, 417000 <ferror@plt+0x15740>
  401984:	add	x0, x0, #0x208
  401988:	adrp	x1, 417000 <ferror@plt+0x15740>
  40198c:	add	x1, x1, #0x208
  401990:	sub	x0, x0, x1
  401994:	lsr	x1, x0, #63
  401998:	add	x0, x1, x0, asr #3
  40199c:	cmp	xzr, x0, asr #1
  4019a0:	b.eq	4019d8 <ferror@plt+0x118>  // b.none
  4019a4:	stp	x29, x30, [sp, #-32]!
  4019a8:	mov	x29, sp
  4019ac:	asr	x1, x0, #1
  4019b0:	adrp	x0, 405000 <ferror@plt+0x3740>
  4019b4:	ldr	x0, [x0]
  4019b8:	str	x0, [sp, #24]
  4019bc:	mov	x2, x0
  4019c0:	cbz	x2, 4019d0 <ferror@plt+0x110>
  4019c4:	adrp	x0, 417000 <ferror@plt+0x15740>
  4019c8:	add	x0, x0, #0x208
  4019cc:	blr	x2
  4019d0:	ldp	x29, x30, [sp], #32
  4019d4:	ret
  4019d8:	ret
  4019dc:	adrp	x0, 417000 <ferror@plt+0x15740>
  4019e0:	ldrb	w0, [x0, #552]
  4019e4:	cbnz	w0, 401a08 <ferror@plt+0x148>
  4019e8:	stp	x29, x30, [sp, #-16]!
  4019ec:	mov	x29, sp
  4019f0:	bl	401934 <ferror@plt+0x74>
  4019f4:	adrp	x0, 417000 <ferror@plt+0x15740>
  4019f8:	mov	w1, #0x1                   	// #1
  4019fc:	strb	w1, [x0, #552]
  401a00:	ldp	x29, x30, [sp], #16
  401a04:	ret
  401a08:	ret
  401a0c:	stp	x29, x30, [sp, #-16]!
  401a10:	mov	x29, sp
  401a14:	bl	401980 <ferror@plt+0xc0>
  401a18:	ldp	x29, x30, [sp], #16
  401a1c:	ret
  401a20:	mov	x12, #0x1070                	// #4208
  401a24:	sub	sp, sp, x12
  401a28:	stp	x29, x30, [sp]
  401a2c:	mov	x29, sp
  401a30:	stp	x19, x20, [sp, #16]
  401a34:	stp	x21, x22, [sp, #32]
  401a38:	stp	x23, x24, [sp, #48]
  401a3c:	stp	x25, x26, [sp, #64]
  401a40:	str	x27, [sp, #80]
  401a44:	mov	x25, x0
  401a48:	mov	w26, w1
  401a4c:	ldr	x24, [x0, #104]
  401a50:	cmp	x24, #0x0
  401a54:	mov	x0, #0x1000                	// #4096
  401a58:	csel	x24, x24, x0, ne  // ne = any
  401a5c:	mov	x22, #0x0                   	// #0
  401a60:	mov	x27, #0xb280                	// #45696
  401a64:	movk	x27, #0xee6, lsl #16
  401a68:	b	401b34 <ferror@plt+0x274>
  401a6c:	tbz	x0, #63, 401a8c <ferror@plt+0x1cc>
  401a70:	bl	401870 <__errno_location@plt>
  401a74:	ldr	w0, [x0]
  401a78:	cmp	w0, #0xb
  401a7c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  401a80:	b.ne	401a8c <ferror@plt+0x1cc>  // b.any
  401a84:	cmp	w23, #0x4
  401a88:	b.le	401acc <ferror@plt+0x20c>
  401a8c:	cbnz	x20, 401b14 <ferror@plt+0x254>
  401a90:	strb	wzr, [sp, #112]
  401a94:	mov	w2, #0x1                   	// #1
  401a98:	add	x1, sp, #0x70
  401a9c:	mov	x0, x25
  401aa0:	bl	402c54 <ferror@plt+0x1394>
  401aa4:	mov	x0, x22
  401aa8:	ldp	x19, x20, [sp, #16]
  401aac:	ldp	x21, x22, [sp, #32]
  401ab0:	ldp	x23, x24, [sp, #48]
  401ab4:	ldp	x25, x26, [sp, #64]
  401ab8:	ldr	x27, [sp, #80]
  401abc:	ldp	x29, x30, [sp]
  401ac0:	mov	x12, #0x1070                	// #4208
  401ac4:	add	sp, sp, x12
  401ac8:	ret
  401acc:	add	w23, w23, #0x1
  401ad0:	str	xzr, [sp, #96]
  401ad4:	str	x27, [sp, #104]
  401ad8:	mov	x1, #0x0                   	// #0
  401adc:	add	x0, sp, #0x60
  401ae0:	bl	401760 <nanosleep@plt>
  401ae4:	cbz	x19, 401b14 <ferror@plt+0x254>
  401ae8:	mov	x2, x19
  401aec:	mov	x1, x21
  401af0:	mov	w0, w26
  401af4:	bl	4017f0 <read@plt>
  401af8:	cmp	x0, #0x0
  401afc:	b.le	401a6c <ferror@plt+0x1ac>
  401b00:	sub	x19, x19, x0
  401b04:	add	x21, x21, x0
  401b08:	add	x20, x20, x0
  401b0c:	mov	w23, #0x0                   	// #0
  401b10:	b	401ae4 <ferror@plt+0x224>
  401b14:	tbnz	x20, #63, 401a90 <ferror@plt+0x1d0>
  401b18:	mov	w2, w20
  401b1c:	add	x1, sp, #0x70
  401b20:	mov	x0, x25
  401b24:	bl	402c54 <ferror@plt+0x1394>
  401b28:	add	x22, x22, x20
  401b2c:	cmp	x24, x22
  401b30:	b.ls	401a90 <ferror@plt+0x1d0>  // b.plast
  401b34:	sub	x19, x24, x22
  401b38:	cmp	x19, #0xfff
  401b3c:	b.hi	401b5c <ferror@plt+0x29c>  // b.pmore
  401b40:	mov	x2, x19
  401b44:	mov	w1, #0x0                   	// #0
  401b48:	add	x0, sp, #0x70
  401b4c:	bl	401670 <memset@plt>
  401b50:	cbnz	x19, 401b70 <ferror@plt+0x2b0>
  401b54:	mov	x20, #0x0                   	// #0
  401b58:	b	401b18 <ferror@plt+0x258>
  401b5c:	mov	x19, #0x1000                	// #4096
  401b60:	mov	x2, x19
  401b64:	mov	w1, #0x0                   	// #0
  401b68:	add	x0, sp, #0x70
  401b6c:	bl	401670 <memset@plt>
  401b70:	mov	x20, #0x0                   	// #0
  401b74:	mov	w23, #0x0                   	// #0
  401b78:	add	x21, sp, #0x70
  401b7c:	b	401ae8 <ferror@plt+0x228>
  401b80:	stp	x29, x30, [sp, #-32]!
  401b84:	mov	x29, sp
  401b88:	stp	x19, x20, [sp, #16]
  401b8c:	adrp	x0, 417000 <ferror@plt+0x15740>
  401b90:	ldr	x20, [x0, #536]
  401b94:	bl	401870 <__errno_location@plt>
  401b98:	mov	x19, x0
  401b9c:	str	wzr, [x0]
  401ba0:	mov	x0, x20
  401ba4:	bl	4018c0 <ferror@plt>
  401ba8:	cbz	w0, 401bf0 <ferror@plt+0x330>
  401bac:	ldr	w0, [x19]
  401bb0:	cmp	w0, #0x9
  401bb4:	b.eq	401bc0 <ferror@plt+0x300>  // b.none
  401bb8:	cmp	w0, #0x20
  401bbc:	b.ne	401c1c <ferror@plt+0x35c>  // b.any
  401bc0:	adrp	x0, 417000 <ferror@plt+0x15740>
  401bc4:	ldr	x20, [x0, #520]
  401bc8:	str	wzr, [x19]
  401bcc:	mov	x0, x20
  401bd0:	bl	4018c0 <ferror@plt>
  401bd4:	cbz	w0, 401c5c <ferror@plt+0x39c>
  401bd8:	ldr	w0, [x19]
  401bdc:	cmp	w0, #0x9
  401be0:	b.ne	401c88 <ferror@plt+0x3c8>  // b.any
  401be4:	ldp	x19, x20, [sp, #16]
  401be8:	ldp	x29, x30, [sp], #32
  401bec:	ret
  401bf0:	mov	x0, x20
  401bf4:	bl	4017d0 <fflush@plt>
  401bf8:	cbnz	w0, 401bac <ferror@plt+0x2ec>
  401bfc:	mov	x0, x20
  401c00:	bl	4015d0 <fileno@plt>
  401c04:	tbnz	w0, #31, 401bac <ferror@plt+0x2ec>
  401c08:	bl	401550 <dup@plt>
  401c0c:	tbnz	w0, #31, 401bac <ferror@plt+0x2ec>
  401c10:	bl	4016c0 <close@plt>
  401c14:	cbz	w0, 401bc0 <ferror@plt+0x300>
  401c18:	b	401bac <ferror@plt+0x2ec>
  401c1c:	cbz	w0, 401c40 <ferror@plt+0x380>
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	adrp	x1, 405000 <ferror@plt+0x3740>
  401c28:	add	x1, x1, #0x8
  401c2c:	mov	x0, #0x0                   	// #0
  401c30:	bl	401810 <dcgettext@plt>
  401c34:	bl	401720 <warn@plt>
  401c38:	mov	w0, #0x1                   	// #1
  401c3c:	bl	401500 <_exit@plt>
  401c40:	mov	w2, #0x5                   	// #5
  401c44:	adrp	x1, 405000 <ferror@plt+0x3740>
  401c48:	add	x1, x1, #0x8
  401c4c:	mov	x0, #0x0                   	// #0
  401c50:	bl	401810 <dcgettext@plt>
  401c54:	bl	4017e0 <warnx@plt>
  401c58:	b	401c38 <ferror@plt+0x378>
  401c5c:	mov	x0, x20
  401c60:	bl	4017d0 <fflush@plt>
  401c64:	cbnz	w0, 401bd8 <ferror@plt+0x318>
  401c68:	mov	x0, x20
  401c6c:	bl	4015d0 <fileno@plt>
  401c70:	tbnz	w0, #31, 401bd8 <ferror@plt+0x318>
  401c74:	bl	401550 <dup@plt>
  401c78:	tbnz	w0, #31, 401bd8 <ferror@plt+0x318>
  401c7c:	bl	4016c0 <close@plt>
  401c80:	cbz	w0, 401be4 <ferror@plt+0x324>
  401c84:	b	401bd8 <ferror@plt+0x318>
  401c88:	mov	w0, #0x1                   	// #1
  401c8c:	bl	401500 <_exit@plt>
  401c90:	stp	x29, x30, [sp, #-368]!
  401c94:	mov	x29, sp
  401c98:	stp	x19, x20, [sp, #16]
  401c9c:	stp	x21, x22, [sp, #32]
  401ca0:	stp	x23, x24, [sp, #48]
  401ca4:	stp	x25, x26, [sp, #64]
  401ca8:	str	x27, [sp, #80]
  401cac:	mov	w19, w0
  401cb0:	mov	x22, x1
  401cb4:	stp	xzr, xzr, [sp, #248]
  401cb8:	add	x0, sp, #0x200
  401cbc:	stp	xzr, xzr, [x0, #-248]
  401cc0:	stp	xzr, xzr, [x0, #-232]
  401cc4:	stp	xzr, xzr, [x0, #-216]
  401cc8:	stp	xzr, xzr, [x0, #-200]
  401ccc:	stp	xzr, xzr, [x0, #-184]
  401cd0:	stp	xzr, xzr, [x0, #-168]
  401cd4:	str	xzr, [sp, #360]
  401cd8:	adrp	x1, 405000 <ferror@plt+0x3740>
  401cdc:	add	x1, x1, #0xa8
  401ce0:	mov	w0, #0x6                   	// #6
  401ce4:	bl	4018b0 <setlocale@plt>
  401ce8:	adrp	x20, 405000 <ferror@plt+0x3740>
  401cec:	add	x20, x20, #0x30
  401cf0:	adrp	x1, 405000 <ferror@plt+0x3740>
  401cf4:	add	x1, x1, #0x18
  401cf8:	mov	x0, x20
  401cfc:	bl	401640 <bindtextdomain@plt>
  401d00:	mov	x0, x20
  401d04:	bl	4016f0 <textdomain@plt>
  401d08:	adrp	x0, 401000 <memcpy@plt-0x4f0>
  401d0c:	add	x0, x0, #0xb80
  401d10:	bl	404fd0 <ferror@plt+0x3710>
  401d14:	sbfiz	x25, x19, #3, #32
  401d18:	cmp	x25, #0x0
  401d1c:	cset	w26, ne  // ne = any
  401d20:	adrp	x21, 405000 <ferror@plt+0x3740>
  401d24:	add	x21, x21, #0x350
  401d28:	adrp	x20, 405000 <ferror@plt+0x3740>
  401d2c:	add	x20, x20, #0x260
  401d30:	adrp	x24, 417000 <ferror@plt+0x15740>
  401d34:	adrp	x23, 405000 <ferror@plt+0x3740>
  401d38:	add	x23, x23, #0x60
  401d3c:	mov	x4, #0x0                   	// #0
  401d40:	mov	x3, x21
  401d44:	mov	x2, x20
  401d48:	mov	x1, x22
  401d4c:	mov	w0, w19
  401d50:	bl	401700 <getopt_long@plt>
  401d54:	cmn	w0, #0x1
  401d58:	b.eq	401fe4 <ferror@plt+0x724>  // b.none
  401d5c:	cmp	w0, #0x68
  401d60:	b.eq	401e44 <ferror@plt+0x584>  // b.none
  401d64:	b.gt	401d9c <ferror@plt+0x4dc>
  401d68:	cmp	w0, #0x56
  401d6c:	b.eq	401e14 <ferror@plt+0x554>  // b.none
  401d70:	cmp	w0, #0x66
  401d74:	b.ne	401fac <ferror@plt+0x6ec>  // b.any
  401d78:	ldr	x0, [sp, #336]
  401d7c:	cbz	x0, 401dbc <ferror@plt+0x4fc>
  401d80:	ldr	x0, [sp, #344]
  401d84:	add	x1, x0, #0x1
  401d88:	str	x1, [sp, #344]
  401d8c:	ldr	x2, [x24, #528]
  401d90:	ldr	x1, [sp, #336]
  401d94:	str	x2, [x1, x0, lsl #3]
  401d98:	b	401d3c <ferror@plt+0x47c>
  401d9c:	cmp	w0, #0x6d
  401da0:	b.eq	401dec <ferror@plt+0x52c>  // b.none
  401da4:	cmp	w0, #0x76
  401da8:	b.ne	401fac <ferror@plt+0x6ec>  // b.any
  401dac:	ldrb	w0, [sp, #360]
  401db0:	orr	w0, w0, #0x1
  401db4:	strb	w0, [sp, #360]
  401db8:	b	401d3c <ferror@plt+0x47c>
  401dbc:	mov	x0, x25
  401dc0:	bl	4015f0 <malloc@plt>
  401dc4:	cmp	x0, #0x0
  401dc8:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  401dcc:	b.ne	401dd8 <ferror@plt+0x518>  // b.any
  401dd0:	str	x0, [sp, #336]
  401dd4:	b	401d80 <ferror@plt+0x4c0>
  401dd8:	mov	x2, x25
  401ddc:	adrp	x1, 405000 <ferror@plt+0x3740>
  401de0:	add	x1, x1, #0x40
  401de4:	mov	w0, #0x1                   	// #1
  401de8:	bl	4018a0 <err@plt>
  401dec:	ldr	x27, [x24, #528]
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	mov	x1, x23
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	bl	401810 <dcgettext@plt>
  401e00:	mov	x1, x0
  401e04:	mov	x0, x27
  401e08:	bl	4040b8 <ferror@plt+0x27f8>
  401e0c:	str	x0, [sp, #352]
  401e10:	b	401d3c <ferror@plt+0x47c>
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	adrp	x1, 405000 <ferror@plt+0x3740>
  401e1c:	add	x1, x1, #0x78
  401e20:	mov	x0, #0x0                   	// #0
  401e24:	bl	401810 <dcgettext@plt>
  401e28:	adrp	x2, 405000 <ferror@plt+0x3740>
  401e2c:	add	x2, x2, #0x88
  401e30:	adrp	x1, 417000 <ferror@plt+0x15740>
  401e34:	ldr	x1, [x1, #544]
  401e38:	bl	401860 <printf@plt>
  401e3c:	mov	w0, #0x0                   	// #0
  401e40:	bl	401540 <exit@plt>
  401e44:	adrp	x0, 417000 <ferror@plt+0x15740>
  401e48:	ldr	x19, [x0, #536]
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	adrp	x1, 405000 <ferror@plt+0x3740>
  401e54:	add	x1, x1, #0xa0
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	bl	401810 <dcgettext@plt>
  401e60:	mov	x1, x19
  401e64:	bl	401530 <fputs@plt>
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	adrp	x1, 405000 <ferror@plt+0x3740>
  401e70:	add	x1, x1, #0xb0
  401e74:	mov	x0, #0x0                   	// #0
  401e78:	bl	401810 <dcgettext@plt>
  401e7c:	adrp	x1, 417000 <ferror@plt+0x15740>
  401e80:	ldr	x2, [x1, #544]
  401e84:	mov	x1, x0
  401e88:	mov	x0, x19
  401e8c:	bl	401890 <fprintf@plt>
  401e90:	mov	x1, x19
  401e94:	mov	w0, #0xa                   	// #10
  401e98:	bl	4015a0 <fputc@plt>
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	adrp	x1, 405000 <ferror@plt+0x3740>
  401ea4:	add	x1, x1, #0xc0
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	bl	401810 <dcgettext@plt>
  401eb0:	mov	x1, x19
  401eb4:	bl	401530 <fputs@plt>
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	adrp	x1, 405000 <ferror@plt+0x3740>
  401ec0:	add	x1, x1, #0xe8
  401ec4:	mov	x0, #0x0                   	// #0
  401ec8:	bl	401810 <dcgettext@plt>
  401ecc:	mov	x1, x19
  401ed0:	bl	401530 <fputs@plt>
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	adrp	x1, 405000 <ferror@plt+0x3740>
  401edc:	add	x1, x1, #0xf8
  401ee0:	mov	x0, #0x0                   	// #0
  401ee4:	bl	401810 <dcgettext@plt>
  401ee8:	mov	x1, x19
  401eec:	bl	401530 <fputs@plt>
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	adrp	x1, 405000 <ferror@plt+0x3740>
  401ef8:	add	x1, x1, #0x130
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	bl	401810 <dcgettext@plt>
  401f04:	mov	x1, x19
  401f08:	bl	401530 <fputs@plt>
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	adrp	x1, 405000 <ferror@plt+0x3740>
  401f14:	add	x1, x1, #0x170
  401f18:	mov	x0, #0x0                   	// #0
  401f1c:	bl	401810 <dcgettext@plt>
  401f20:	mov	x1, x19
  401f24:	bl	401530 <fputs@plt>
  401f28:	mov	x1, x19
  401f2c:	mov	w0, #0xa                   	// #10
  401f30:	bl	4015a0 <fputc@plt>
  401f34:	mov	w2, #0x5                   	// #5
  401f38:	adrp	x1, 405000 <ferror@plt+0x3740>
  401f3c:	add	x1, x1, #0x1a8
  401f40:	mov	x0, #0x0                   	// #0
  401f44:	bl	401810 <dcgettext@plt>
  401f48:	mov	x19, x0
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	adrp	x1, 405000 <ferror@plt+0x3740>
  401f54:	add	x1, x1, #0x1c0
  401f58:	mov	x0, #0x0                   	// #0
  401f5c:	bl	401810 <dcgettext@plt>
  401f60:	mov	x4, x0
  401f64:	adrp	x3, 405000 <ferror@plt+0x3740>
  401f68:	add	x3, x3, #0x1d0
  401f6c:	mov	x2, x19
  401f70:	adrp	x1, 405000 <ferror@plt+0x3740>
  401f74:	add	x1, x1, #0x1e0
  401f78:	adrp	x0, 405000 <ferror@plt+0x3740>
  401f7c:	add	x0, x0, #0x1f0
  401f80:	bl	401860 <printf@plt>
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	adrp	x1, 405000 <ferror@plt+0x3740>
  401f8c:	add	x1, x1, #0x208
  401f90:	mov	x0, #0x0                   	// #0
  401f94:	bl	401810 <dcgettext@plt>
  401f98:	adrp	x1, 405000 <ferror@plt+0x3740>
  401f9c:	add	x1, x1, #0x228
  401fa0:	bl	401860 <printf@plt>
  401fa4:	mov	w0, #0x0                   	// #0
  401fa8:	bl	401540 <exit@plt>
  401fac:	adrp	x0, 417000 <ferror@plt+0x15740>
  401fb0:	ldr	x19, [x0, #520]
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	adrp	x1, 405000 <ferror@plt+0x3740>
  401fbc:	add	x1, x1, #0x238
  401fc0:	mov	x0, #0x0                   	// #0
  401fc4:	bl	401810 <dcgettext@plt>
  401fc8:	adrp	x1, 417000 <ferror@plt+0x15740>
  401fcc:	ldr	x2, [x1, #544]
  401fd0:	mov	x1, x0
  401fd4:	mov	x0, x19
  401fd8:	bl	401890 <fprintf@plt>
  401fdc:	mov	w0, #0x1                   	// #1
  401fe0:	bl	401540 <exit@plt>
  401fe4:	ldr	x0, [sp, #352]
  401fe8:	cbz	x0, 401ff4 <ferror@plt+0x734>
  401fec:	ldr	x0, [sp, #344]
  401ff0:	cbz	x0, 40201c <ferror@plt+0x75c>
  401ff4:	add	x0, sp, #0xf8
  401ff8:	bl	402208 <ferror@plt+0x948>
  401ffc:	ldr	x0, [sp, #344]
  402000:	cbz	x0, 402134 <ferror@plt+0x874>
  402004:	mov	x21, #0x0                   	// #0
  402008:	adrp	x24, 405000 <ferror@plt+0x3740>
  40200c:	add	x24, x24, #0x2a8
  402010:	adrp	x23, 405000 <ferror@plt+0x3740>
  402014:	add	x23, x23, #0x2c0
  402018:	b	402074 <ferror@plt+0x7b4>
  40201c:	mov	w2, #0x5                   	// #5
  402020:	adrp	x1, 405000 <ferror@plt+0x3740>
  402024:	add	x1, x1, #0x268
  402028:	bl	401810 <dcgettext@plt>
  40202c:	bl	4017e0 <warnx@plt>
  402030:	b	401ff4 <ferror@plt+0x734>
  402034:	mov	w1, #0x0                   	// #0
  402038:	mov	x0, x22
  40203c:	bl	401600 <open@plt>
  402040:	mov	w19, w0
  402044:	tbnz	w0, #31, 4020e4 <ferror@plt+0x824>
  402048:	mov	w1, w0
  40204c:	add	x0, sp, #0xf8
  402050:	bl	401a20 <ferror@plt+0x160>
  402054:	mov	x20, x0
  402058:	ldrb	w0, [sp, #360]
  40205c:	tbnz	w0, #0, 4020ac <ferror@plt+0x7ec>
  402060:	cbnz	w19, 402104 <ferror@plt+0x844>
  402064:	add	x21, x21, #0x1
  402068:	ldr	x0, [sp, #344]
  40206c:	cmp	x21, x0
  402070:	b.cs	402134 <ferror@plt+0x874>  // b.hs, b.nlast
  402074:	ldr	x0, [sp, #336]
  402078:	ldr	x22, [x0, x21, lsl #3]
  40207c:	ldrsb	w0, [x22]
  402080:	cmp	w0, #0x2d
  402084:	b.ne	402034 <ferror@plt+0x774>  // b.any
  402088:	ldrsb	w0, [x22, #1]
  40208c:	cbnz	w0, 402034 <ferror@plt+0x774>
  402090:	mov	w1, #0x0                   	// #0
  402094:	add	x0, sp, #0xf8
  402098:	bl	401a20 <ferror@plt+0x160>
  40209c:	mov	x20, x0
  4020a0:	ldrb	w0, [sp, #360]
  4020a4:	tbz	w0, #0, 402064 <ferror@plt+0x7a4>
  4020a8:	mov	w19, #0x0                   	// #0
  4020ac:	adrp	x0, 417000 <ferror@plt+0x15740>
  4020b0:	ldr	x25, [x0, #520]
  4020b4:	mov	w4, #0x5                   	// #5
  4020b8:	mov	x3, x20
  4020bc:	mov	x2, x24
  4020c0:	mov	x1, x23
  4020c4:	mov	x0, #0x0                   	// #0
  4020c8:	bl	4017c0 <dcngettext@plt>
  4020cc:	mov	x3, x22
  4020d0:	mov	x2, x20
  4020d4:	mov	x1, x0
  4020d8:	mov	x0, x25
  4020dc:	bl	401890 <fprintf@plt>
  4020e0:	b	402060 <ferror@plt+0x7a0>
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	adrp	x1, 405000 <ferror@plt+0x3740>
  4020ec:	add	x1, x1, #0x298
  4020f0:	mov	x0, #0x0                   	// #0
  4020f4:	bl	401810 <dcgettext@plt>
  4020f8:	mov	x1, x22
  4020fc:	bl	401720 <warn@plt>
  402100:	b	402064 <ferror@plt+0x7a4>
  402104:	mov	w0, w19
  402108:	bl	4016c0 <close@plt>
  40210c:	cbz	w0, 402064 <ferror@plt+0x7a4>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 405000 <ferror@plt+0x3740>
  402118:	add	x1, x1, #0x2d8
  40211c:	mov	x0, #0x0                   	// #0
  402120:	bl	401810 <dcgettext@plt>
  402124:	mov	x2, x22
  402128:	mov	x1, x0
  40212c:	mov	w0, #0x1                   	// #1
  402130:	bl	4018a0 <err@plt>
  402134:	ldr	x0, [sp, #336]
  402138:	bl	401750 <free@plt>
  40213c:	mov	x1, #0x80                  	// #128
  402140:	add	x0, sp, #0x68
  402144:	bl	402fcc <ferror@plt+0x170c>
  402148:	mov	w2, #0x80                  	// #128
  40214c:	add	x1, sp, #0x68
  402150:	add	x0, sp, #0xf8
  402154:	bl	402c54 <ferror@plt+0x1394>
  402158:	ldrb	w0, [sp, #360]
  40215c:	tbnz	w0, #0, 4021c0 <ferror@plt+0x900>
  402160:	add	x1, sp, #0xf8
  402164:	add	x0, sp, #0xe8
  402168:	bl	402d80 <ferror@plt+0x14c0>
  40216c:	add	x19, sp, #0xe8
  402170:	add	x20, x19, #0x10
  402174:	adrp	x21, 405000 <ferror@plt+0x3740>
  402178:	add	x21, x21, #0x320
  40217c:	ldrb	w1, [x19], #1
  402180:	mov	x0, x21
  402184:	bl	401860 <printf@plt>
  402188:	cmp	x19, x20
  40218c:	b.ne	40217c <ferror@plt+0x8bc>  // b.any
  402190:	adrp	x0, 417000 <ferror@plt+0x15740>
  402194:	ldr	x1, [x0, #536]
  402198:	mov	w0, #0xa                   	// #10
  40219c:	bl	401580 <putc@plt>
  4021a0:	mov	w0, #0x0                   	// #0
  4021a4:	ldp	x19, x20, [sp, #16]
  4021a8:	ldp	x21, x22, [sp, #32]
  4021ac:	ldp	x23, x24, [sp, #48]
  4021b0:	ldp	x25, x26, [sp, #64]
  4021b4:	ldr	x27, [sp, #80]
  4021b8:	ldp	x29, x30, [sp], #368
  4021bc:	ret
  4021c0:	adrp	x0, 417000 <ferror@plt+0x15740>
  4021c4:	ldr	x20, [x0, #520]
  4021c8:	mov	w4, #0x5                   	// #5
  4021cc:	mov	x3, #0x80                  	// #128
  4021d0:	adrp	x2, 405000 <ferror@plt+0x3740>
  4021d4:	add	x2, x2, #0x2f0
  4021d8:	adrp	x1, 405000 <ferror@plt+0x3740>
  4021dc:	add	x1, x1, #0x308
  4021e0:	mov	x0, #0x0                   	// #0
  4021e4:	bl	4017c0 <dcngettext@plt>
  4021e8:	mov	x19, x0
  4021ec:	bl	403260 <ferror@plt+0x19a0>
  4021f0:	mov	x3, x0
  4021f4:	mov	w2, #0x80                  	// #128
  4021f8:	mov	x1, x19
  4021fc:	mov	x0, x20
  402200:	bl	401890 <fprintf@plt>
  402204:	b	402160 <ferror@plt+0x8a0>
  402208:	mov	w1, #0x2301                	// #8961
  40220c:	movk	w1, #0x6745, lsl #16
  402210:	str	w1, [x0]
  402214:	mov	w1, #0xab89                	// #43913
  402218:	movk	w1, #0xefcd, lsl #16
  40221c:	str	w1, [x0, #4]
  402220:	mov	w1, #0xdcfe                	// #56574
  402224:	movk	w1, #0x98ba, lsl #16
  402228:	str	w1, [x0, #8]
  40222c:	mov	w1, #0x5476                	// #21622
  402230:	movk	w1, #0x1032, lsl #16
  402234:	str	w1, [x0, #12]
  402238:	str	wzr, [x0, #16]
  40223c:	str	wzr, [x0, #20]
  402240:	ret
  402244:	stp	x29, x30, [sp, #-80]!
  402248:	mov	x29, sp
  40224c:	stp	x19, x20, [sp, #16]
  402250:	stp	x21, x22, [sp, #32]
  402254:	stp	x23, x24, [sp, #48]
  402258:	str	x25, [sp, #64]
  40225c:	ldr	w11, [x0]
  402260:	ldr	w10, [x0, #4]
  402264:	ldr	w8, [x0, #8]
  402268:	ldr	w9, [x0, #12]
  40226c:	eor	w2, w8, w9
  402270:	and	w2, w2, w10
  402274:	eor	w2, w2, w9
  402278:	add	w3, w2, w11
  40227c:	ldr	w20, [x1]
  402280:	mov	w2, #0xa478                	// #42104
  402284:	movk	w2, #0xd76a, lsl #16
  402288:	add	w2, w20, w2
  40228c:	add	w2, w2, w3
  402290:	ror	w2, w2, #25
  402294:	add	w2, w10, w2
  402298:	eor	w5, w10, w8
  40229c:	and	w5, w5, w2
  4022a0:	eor	w5, w5, w8
  4022a4:	add	w3, w5, w9
  4022a8:	ldr	w17, [x1, #4]
  4022ac:	mov	w5, #0xb756                	// #46934
  4022b0:	movk	w5, #0xe8c7, lsl #16
  4022b4:	add	w5, w17, w5
  4022b8:	add	w5, w5, w3
  4022bc:	ror	w5, w5, #20
  4022c0:	add	w5, w2, w5
  4022c4:	eor	w12, w10, w2
  4022c8:	and	w12, w12, w5
  4022cc:	eor	w12, w12, w10
  4022d0:	add	w3, w12, w8
  4022d4:	ldr	w14, [x1, #8]
  4022d8:	mov	w12, #0x70db                	// #28891
  4022dc:	movk	w12, #0x2420, lsl #16
  4022e0:	add	w12, w14, w12
  4022e4:	add	w12, w12, w3
  4022e8:	ror	w12, w12, #15
  4022ec:	add	w12, w5, w12
  4022f0:	eor	w7, w2, w5
  4022f4:	and	w7, w7, w12
  4022f8:	eor	w7, w7, w2
  4022fc:	add	w3, w7, w10
  402300:	ldr	w22, [x1, #12]
  402304:	mov	w7, #0xceee                	// #52974
  402308:	movk	w7, #0xc1bd, lsl #16
  40230c:	add	w7, w22, w7
  402310:	add	w7, w7, w3
  402314:	ror	w7, w7, #10
  402318:	add	w7, w12, w7
  40231c:	eor	w3, w5, w12
  402320:	and	w3, w3, w7
  402324:	eor	w3, w3, w5
  402328:	add	w4, w3, w2
  40232c:	ldr	w2, [x1, #16]
  402330:	mov	w3, #0xfaf                 	// #4015
  402334:	movk	w3, #0xf57c, lsl #16
  402338:	add	w3, w2, w3
  40233c:	add	w3, w3, w4
  402340:	ror	w3, w3, #25
  402344:	add	w3, w7, w3
  402348:	eor	w6, w12, w7
  40234c:	and	w6, w6, w3
  402350:	eor	w6, w6, w12
  402354:	add	w4, w6, w5
  402358:	ldr	w5, [x1, #20]
  40235c:	mov	w6, #0xc62a                	// #50730
  402360:	movk	w6, #0x4787, lsl #16
  402364:	add	w6, w5, w6
  402368:	add	w6, w6, w4
  40236c:	ror	w6, w6, #20
  402370:	add	w6, w3, w6
  402374:	eor	w16, w7, w3
  402378:	and	w16, w16, w6
  40237c:	eor	w16, w16, w7
  402380:	add	w12, w16, w12
  402384:	ldr	w13, [x1, #24]
  402388:	mov	w16, #0x4613                	// #17939
  40238c:	movk	w16, #0xa830, lsl #16
  402390:	add	w16, w13, w16
  402394:	add	w16, w16, w12
  402398:	ror	w16, w16, #15
  40239c:	add	w16, w6, w16
  4023a0:	eor	w4, w3, w6
  4023a4:	and	w4, w4, w16
  4023a8:	eor	w4, w4, w3
  4023ac:	add	w4, w4, w7
  4023b0:	ldr	w19, [x1, #28]
  4023b4:	mov	w7, #0x9501                	// #38145
  4023b8:	movk	w7, #0xfd46, lsl #16
  4023bc:	add	w7, w19, w7
  4023c0:	add	w7, w7, w4
  4023c4:	ror	w7, w7, #10
  4023c8:	add	w7, w16, w7
  4023cc:	eor	w4, w6, w16
  4023d0:	and	w4, w4, w7
  4023d4:	eor	w4, w4, w6
  4023d8:	add	w12, w4, w3
  4023dc:	ldr	w3, [x1, #32]
  4023e0:	mov	w4, #0x98d8                	// #39128
  4023e4:	movk	w4, #0x6980, lsl #16
  4023e8:	add	w4, w3, w4
  4023ec:	add	w4, w4, w12
  4023f0:	ror	w4, w4, #25
  4023f4:	add	w4, w7, w4
  4023f8:	eor	w15, w16, w7
  4023fc:	and	w15, w15, w4
  402400:	eor	w15, w15, w16
  402404:	add	w15, w15, w6
  402408:	ldr	w12, [x1, #36]
  40240c:	mov	w6, #0xf7af                	// #63407
  402410:	movk	w6, #0x8b44, lsl #16
  402414:	add	w6, w12, w6
  402418:	add	w6, w6, w15
  40241c:	ror	w6, w6, #20
  402420:	add	w6, w4, w6
  402424:	eor	w21, w7, w4
  402428:	and	w21, w21, w6
  40242c:	eor	w21, w21, w7
  402430:	add	w16, w21, w16
  402434:	ldr	w18, [x1, #40]
  402438:	sub	w21, w18, #0xa, lsl #12
  40243c:	sub	w21, w21, #0x44f
  402440:	add	w16, w21, w16
  402444:	ror	w21, w16, #15
  402448:	add	w21, w6, w21
  40244c:	eor	w15, w4, w6
  402450:	and	w15, w15, w21
  402454:	eor	w15, w15, w4
  402458:	add	w7, w15, w7
  40245c:	ldr	w16, [x1, #44]
  402460:	mov	w15, #0xd7be                	// #55230
  402464:	movk	w15, #0x895c, lsl #16
  402468:	add	w15, w16, w15
  40246c:	add	w15, w15, w7
  402470:	ror	w15, w15, #10
  402474:	add	w15, w21, w15
  402478:	eor	w23, w6, w21
  40247c:	and	w23, w23, w15
  402480:	eor	w23, w23, w6
  402484:	add	w7, w23, w4
  402488:	ldr	w4, [x1, #48]
  40248c:	mov	w23, #0x1122                	// #4386
  402490:	movk	w23, #0x6b90, lsl #16
  402494:	add	w23, w4, w23
  402498:	add	w23, w23, w7
  40249c:	ror	w23, w23, #25
  4024a0:	add	w23, w15, w23
  4024a4:	eor	w24, w21, w15
  4024a8:	and	w24, w24, w23
  4024ac:	eor	w24, w24, w21
  4024b0:	add	w6, w24, w6
  4024b4:	ldr	w7, [x1, #52]
  4024b8:	mov	w24, #0x7193                	// #29075
  4024bc:	movk	w24, #0xfd98, lsl #16
  4024c0:	add	w24, w7, w24
  4024c4:	add	w24, w24, w6
  4024c8:	ror	w24, w24, #20
  4024cc:	add	w24, w23, w24
  4024d0:	eor	w25, w15, w23
  4024d4:	and	w25, w25, w24
  4024d8:	eor	w25, w25, w15
  4024dc:	add	w25, w25, w21
  4024e0:	ldr	w6, [x1, #56]
  4024e4:	mov	w21, #0x438e                	// #17294
  4024e8:	movk	w21, #0xa679, lsl #16
  4024ec:	add	w21, w6, w21
  4024f0:	add	w21, w21, w25
  4024f4:	ror	w21, w21, #15
  4024f8:	add	w21, w24, w21
  4024fc:	eor	w25, w23, w24
  402500:	and	w25, w25, w21
  402504:	eor	w25, w25, w23
  402508:	add	w25, w25, w15
  40250c:	ldr	w15, [x1, #60]
  402510:	mov	w1, #0x821                 	// #2081
  402514:	movk	w1, #0x49b4, lsl #16
  402518:	add	w1, w15, w1
  40251c:	add	w1, w1, w25
  402520:	ror	w1, w1, #10
  402524:	add	w1, w21, w1
  402528:	eor	w30, w21, w1
  40252c:	and	w30, w30, w24
  402530:	eor	w30, w30, w21
  402534:	add	w23, w30, w23
  402538:	mov	w30, #0x2562                	// #9570
  40253c:	movk	w30, #0xf61e, lsl #16
  402540:	add	w30, w17, w30
  402544:	add	w30, w30, w23
  402548:	ror	w30, w30, #27
  40254c:	add	w30, w1, w30
  402550:	eor	w23, w1, w30
  402554:	and	w23, w23, w21
  402558:	eor	w23, w23, w1
  40255c:	add	w24, w23, w24
  402560:	mov	w23, #0xb340                	// #45888
  402564:	movk	w23, #0xc040, lsl #16
  402568:	add	w23, w13, w23
  40256c:	add	w23, w23, w24
  402570:	ror	w23, w23, #23
  402574:	add	w23, w30, w23
  402578:	eor	w24, w30, w23
  40257c:	and	w24, w24, w1
  402580:	eor	w24, w24, w30
  402584:	add	w24, w24, w21
  402588:	mov	w21, #0x5a51                	// #23121
  40258c:	movk	w21, #0x265e, lsl #16
  402590:	add	w21, w16, w21
  402594:	add	w21, w21, w24
  402598:	ror	w21, w21, #18
  40259c:	add	w21, w23, w21
  4025a0:	eor	w24, w23, w21
  4025a4:	and	w24, w24, w30
  4025a8:	eor	w24, w24, w23
  4025ac:	add	w24, w24, w1
  4025b0:	mov	w1, #0xc7aa                	// #51114
  4025b4:	movk	w1, #0xe9b6, lsl #16
  4025b8:	add	w1, w20, w1
  4025bc:	add	w1, w1, w24
  4025c0:	ror	w1, w1, #12
  4025c4:	add	w1, w21, w1
  4025c8:	eor	w24, w21, w1
  4025cc:	and	w24, w24, w23
  4025d0:	eor	w24, w24, w21
  4025d4:	add	w24, w24, w30
  4025d8:	mov	w30, #0x105d                	// #4189
  4025dc:	movk	w30, #0xd62f, lsl #16
  4025e0:	add	w30, w5, w30
  4025e4:	add	w30, w30, w24
  4025e8:	ror	w30, w30, #27
  4025ec:	add	w30, w1, w30
  4025f0:	eor	w24, w1, w30
  4025f4:	and	w24, w24, w21
  4025f8:	eor	w24, w24, w1
  4025fc:	add	w24, w24, w23
  402600:	mov	w23, #0x1453                	// #5203
  402604:	movk	w23, #0x244, lsl #16
  402608:	add	w23, w18, w23
  40260c:	add	w23, w23, w24
  402610:	ror	w23, w23, #23
  402614:	add	w23, w30, w23
  402618:	eor	w24, w30, w23
  40261c:	and	w24, w24, w1
  402620:	eor	w24, w24, w30
  402624:	add	w24, w24, w21
  402628:	mov	w21, #0xe681                	// #59009
  40262c:	movk	w21, #0xd8a1, lsl #16
  402630:	add	w21, w15, w21
  402634:	add	w21, w21, w24
  402638:	ror	w21, w21, #18
  40263c:	add	w21, w23, w21
  402640:	eor	w24, w23, w21
  402644:	and	w24, w24, w30
  402648:	eor	w24, w24, w23
  40264c:	add	w24, w24, w1
  402650:	mov	w1, #0xfbc8                	// #64456
  402654:	movk	w1, #0xe7d3, lsl #16
  402658:	add	w1, w2, w1
  40265c:	add	w1, w1, w24
  402660:	ror	w1, w1, #12
  402664:	add	w1, w21, w1
  402668:	eor	w24, w21, w1
  40266c:	and	w24, w24, w23
  402670:	eor	w24, w24, w21
  402674:	add	w24, w24, w30
  402678:	mov	w30, #0xcde6                	// #52710
  40267c:	movk	w30, #0x21e1, lsl #16
  402680:	add	w30, w12, w30
  402684:	add	w30, w30, w24
  402688:	ror	w30, w30, #27
  40268c:	add	w30, w1, w30
  402690:	eor	w24, w1, w30
  402694:	and	w24, w24, w21
  402698:	eor	w24, w24, w1
  40269c:	add	w24, w24, w23
  4026a0:	mov	w23, #0x7d6                 	// #2006
  4026a4:	movk	w23, #0xc337, lsl #16
  4026a8:	add	w23, w6, w23
  4026ac:	add	w23, w23, w24
  4026b0:	ror	w23, w23, #23
  4026b4:	add	w23, w30, w23
  4026b8:	eor	w24, w30, w23
  4026bc:	and	w24, w24, w1
  4026c0:	eor	w24, w24, w30
  4026c4:	add	w24, w24, w21
  4026c8:	mov	w21, #0xd87                 	// #3463
  4026cc:	movk	w21, #0xf4d5, lsl #16
  4026d0:	add	w21, w22, w21
  4026d4:	add	w21, w21, w24
  4026d8:	ror	w21, w21, #18
  4026dc:	add	w21, w23, w21
  4026e0:	eor	w24, w23, w21
  4026e4:	and	w24, w24, w30
  4026e8:	eor	w24, w24, w23
  4026ec:	add	w24, w24, w1
  4026f0:	mov	w1, #0x14ed                	// #5357
  4026f4:	movk	w1, #0x455a, lsl #16
  4026f8:	add	w1, w3, w1
  4026fc:	add	w1, w1, w24
  402700:	ror	w1, w1, #12
  402704:	add	w1, w21, w1
  402708:	eor	w24, w21, w1
  40270c:	and	w24, w24, w23
  402710:	eor	w24, w24, w21
  402714:	add	w24, w24, w30
  402718:	mov	w30, #0xe905                	// #59653
  40271c:	movk	w30, #0xa9e3, lsl #16
  402720:	add	w30, w7, w30
  402724:	add	w30, w30, w24
  402728:	ror	w30, w30, #27
  40272c:	add	w30, w1, w30
  402730:	eor	w24, w1, w30
  402734:	and	w24, w24, w21
  402738:	eor	w24, w24, w1
  40273c:	add	w24, w24, w23
  402740:	mov	w23, #0xa3f8                	// #41976
  402744:	movk	w23, #0xfcef, lsl #16
  402748:	add	w23, w14, w23
  40274c:	add	w23, w23, w24
  402750:	ror	w23, w23, #23
  402754:	add	w23, w30, w23
  402758:	eor	w24, w30, w23
  40275c:	and	w24, w24, w1
  402760:	eor	w24, w24, w30
  402764:	add	w21, w24, w21
  402768:	mov	w24, #0x2d9                 	// #729
  40276c:	movk	w24, #0x676f, lsl #16
  402770:	add	w24, w19, w24
  402774:	add	w24, w24, w21
  402778:	ror	w24, w24, #18
  40277c:	add	w24, w23, w24
  402780:	eor	w25, w23, w24
  402784:	and	w21, w25, w30
  402788:	eor	w21, w21, w23
  40278c:	add	w1, w21, w1
  402790:	mov	w21, #0x4c8a                	// #19594
  402794:	movk	w21, #0x8d2a, lsl #16
  402798:	add	w21, w4, w21
  40279c:	add	w21, w21, w1
  4027a0:	ror	w21, w21, #12
  4027a4:	add	w21, w24, w21
  4027a8:	eor	w25, w25, w21
  4027ac:	add	w30, w25, w30
  4027b0:	sub	w25, w5, #0x5c, lsl #12
  4027b4:	sub	w25, w25, #0x6be
  4027b8:	add	w30, w25, w30
  4027bc:	ror	w30, w30, #28
  4027c0:	add	w30, w21, w30
  4027c4:	eor	w1, w24, w21
  4027c8:	eor	w1, w1, w30
  4027cc:	add	w23, w1, w23
  4027d0:	mov	w1, #0xf681                	// #63105
  4027d4:	movk	w1, #0x8771, lsl #16
  4027d8:	add	w1, w3, w1
  4027dc:	add	w1, w1, w23
  4027e0:	ror	w1, w1, #21
  4027e4:	add	w1, w30, w1
  4027e8:	eor	w23, w21, w30
  4027ec:	eor	w23, w23, w1
  4027f0:	add	w24, w23, w24
  4027f4:	mov	w23, #0x6122                	// #24866
  4027f8:	movk	w23, #0x6d9d, lsl #16
  4027fc:	add	w23, w16, w23
  402800:	add	w23, w23, w24
  402804:	ror	w23, w23, #16
  402808:	add	w23, w1, w23
  40280c:	eor	w24, w30, w1
  402810:	eor	w24, w24, w23
  402814:	add	w24, w24, w21
  402818:	mov	w21, #0x380c                	// #14348
  40281c:	movk	w21, #0xfde5, lsl #16
  402820:	add	w21, w6, w21
  402824:	add	w21, w21, w24
  402828:	ror	w21, w21, #9
  40282c:	add	w21, w23, w21
  402830:	eor	w24, w1, w23
  402834:	eor	w24, w24, w21
  402838:	add	w24, w24, w30
  40283c:	mov	w30, #0xea44                	// #59972
  402840:	movk	w30, #0xa4be, lsl #16
  402844:	add	w30, w17, w30
  402848:	add	w30, w30, w24
  40284c:	ror	w30, w30, #28
  402850:	add	w30, w21, w30
  402854:	eor	w24, w23, w21
  402858:	eor	w24, w24, w30
  40285c:	add	w24, w24, w1
  402860:	mov	w1, #0xcfa9                	// #53161
  402864:	movk	w1, #0x4bde, lsl #16
  402868:	add	w1, w2, w1
  40286c:	add	w1, w1, w24
  402870:	ror	w1, w1, #21
  402874:	add	w1, w30, w1
  402878:	eor	w24, w21, w30
  40287c:	eor	w24, w24, w1
  402880:	add	w24, w24, w23
  402884:	mov	w23, #0x4b60                	// #19296
  402888:	movk	w23, #0xf6bb, lsl #16
  40288c:	add	w23, w19, w23
  402890:	add	w23, w23, w24
  402894:	ror	w23, w23, #16
  402898:	add	w23, w1, w23
  40289c:	eor	w24, w30, w1
  4028a0:	eor	w24, w24, w23
  4028a4:	add	w24, w24, w21
  4028a8:	mov	w21, #0xbc70                	// #48240
  4028ac:	movk	w21, #0xbebf, lsl #16
  4028b0:	add	w21, w18, w21
  4028b4:	add	w21, w21, w24
  4028b8:	ror	w21, w21, #9
  4028bc:	add	w21, w23, w21
  4028c0:	eor	w24, w1, w23
  4028c4:	eor	w24, w24, w21
  4028c8:	add	w24, w24, w30
  4028cc:	mov	w30, #0x7ec6                	// #32454
  4028d0:	movk	w30, #0x289b, lsl #16
  4028d4:	add	w30, w7, w30
  4028d8:	add	w30, w30, w24
  4028dc:	ror	w30, w30, #28
  4028e0:	add	w30, w21, w30
  4028e4:	eor	w24, w23, w21
  4028e8:	eor	w24, w24, w30
  4028ec:	add	w24, w24, w1
  4028f0:	mov	w1, #0x27fa                	// #10234
  4028f4:	movk	w1, #0xeaa1, lsl #16
  4028f8:	add	w1, w20, w1
  4028fc:	add	w1, w1, w24
  402900:	ror	w1, w1, #21
  402904:	add	w1, w30, w1
  402908:	eor	w24, w21, w30
  40290c:	eor	w24, w24, w1
  402910:	add	w24, w24, w23
  402914:	mov	w23, #0x3085                	// #12421
  402918:	movk	w23, #0xd4ef, lsl #16
  40291c:	add	w23, w22, w23
  402920:	add	w23, w23, w24
  402924:	ror	w23, w23, #16
  402928:	add	w23, w1, w23
  40292c:	eor	w24, w30, w1
  402930:	eor	w24, w24, w23
  402934:	add	w24, w24, w21
  402938:	mov	w21, #0x1d05                	// #7429
  40293c:	movk	w21, #0x488, lsl #16
  402940:	add	w21, w13, w21
  402944:	add	w21, w21, w24
  402948:	ror	w21, w21, #9
  40294c:	add	w21, w23, w21
  402950:	eor	w24, w1, w23
  402954:	eor	w24, w24, w21
  402958:	add	w24, w24, w30
  40295c:	mov	w30, #0xd039                	// #53305
  402960:	movk	w30, #0xd9d4, lsl #16
  402964:	add	w30, w12, w30
  402968:	add	w30, w30, w24
  40296c:	ror	w30, w30, #28
  402970:	add	w30, w21, w30
  402974:	eor	w24, w23, w21
  402978:	eor	w24, w24, w30
  40297c:	add	w24, w24, w1
  402980:	mov	w1, #0x99e5                	// #39397
  402984:	movk	w1, #0xe6db, lsl #16
  402988:	add	w1, w4, w1
  40298c:	add	w1, w1, w24
  402990:	ror	w1, w1, #21
  402994:	add	w1, w30, w1
  402998:	eor	w24, w21, w30
  40299c:	eor	w24, w24, w1
  4029a0:	add	w24, w24, w23
  4029a4:	mov	w23, #0x7cf8                	// #31992
  4029a8:	movk	w23, #0x1fa2, lsl #16
  4029ac:	add	w23, w15, w23
  4029b0:	add	w23, w23, w24
  4029b4:	ror	w23, w23, #16
  4029b8:	add	w23, w1, w23
  4029bc:	eor	w24, w30, w1
  4029c0:	eor	w24, w24, w23
  4029c4:	add	w24, w24, w21
  4029c8:	mov	w21, #0x5665                	// #22117
  4029cc:	movk	w21, #0xc4ac, lsl #16
  4029d0:	add	w21, w14, w21
  4029d4:	add	w21, w21, w24
  4029d8:	ror	w21, w21, #9
  4029dc:	add	w21, w23, w21
  4029e0:	orn	w24, w21, w1
  4029e4:	eor	w24, w24, w23
  4029e8:	add	w24, w24, w30
  4029ec:	mov	w30, #0x2244                	// #8772
  4029f0:	movk	w30, #0xf429, lsl #16
  4029f4:	add	w30, w20, w30
  4029f8:	add	w30, w30, w24
  4029fc:	ror	w30, w30, #26
  402a00:	add	w30, w21, w30
  402a04:	orn	w20, w30, w23
  402a08:	eor	w20, w20, w21
  402a0c:	add	w20, w20, w1
  402a10:	mov	w1, #0xff97                	// #65431
  402a14:	movk	w1, #0x432a, lsl #16
  402a18:	add	w1, w19, w1
  402a1c:	add	w1, w1, w20
  402a20:	ror	w1, w1, #22
  402a24:	add	w1, w30, w1
  402a28:	orn	w20, w1, w21
  402a2c:	eor	w20, w20, w30
  402a30:	add	w23, w20, w23
  402a34:	mov	w20, #0x23a7                	// #9127
  402a38:	movk	w20, #0xab94, lsl #16
  402a3c:	add	w20, w6, w20
  402a40:	add	w20, w20, w23
  402a44:	ror	w20, w20, #17
  402a48:	add	w20, w1, w20
  402a4c:	orn	w19, w20, w30
  402a50:	eor	w19, w19, w1
  402a54:	add	w21, w19, w21
  402a58:	mov	w19, #0xa039                	// #41017
  402a5c:	movk	w19, #0xfc93, lsl #16
  402a60:	add	w19, w5, w19
  402a64:	add	w19, w19, w21
  402a68:	ror	w19, w19, #11
  402a6c:	add	w19, w20, w19
  402a70:	orn	w5, w19, w1
  402a74:	eor	w5, w5, w20
  402a78:	add	w5, w5, w30
  402a7c:	mov	w30, #0x59c3                	// #22979
  402a80:	movk	w30, #0x655b, lsl #16
  402a84:	add	w30, w4, w30
  402a88:	add	w30, w30, w5
  402a8c:	ror	w30, w30, #26
  402a90:	add	w30, w19, w30
  402a94:	orn	w4, w30, w20
  402a98:	eor	w4, w4, w19
  402a9c:	add	w4, w4, w1
  402aa0:	mov	w1, #0xcc92                	// #52370
  402aa4:	movk	w1, #0x8f0c, lsl #16
  402aa8:	add	w1, w22, w1
  402aac:	add	w1, w1, w4
  402ab0:	ror	w1, w1, #22
  402ab4:	add	w1, w30, w1
  402ab8:	orn	w6, w1, w19
  402abc:	eor	w6, w6, w30
  402ac0:	add	w20, w6, w20
  402ac4:	sub	w6, w18, #0x100, lsl #12
  402ac8:	sub	w6, w6, #0xb83
  402acc:	add	w6, w6, w20
  402ad0:	ror	w6, w6, #17
  402ad4:	add	w6, w1, w6
  402ad8:	orn	w5, w6, w30
  402adc:	eor	w5, w5, w1
  402ae0:	add	w19, w5, w19
  402ae4:	mov	w5, #0x5dd1                	// #24017
  402ae8:	movk	w5, #0x8584, lsl #16
  402aec:	add	w5, w17, w5
  402af0:	add	w5, w5, w19
  402af4:	ror	w5, w5, #11
  402af8:	add	w5, w6, w5
  402afc:	orn	w4, w5, w1
  402b00:	eor	w4, w4, w6
  402b04:	add	w30, w4, w30
  402b08:	mov	w4, #0x7e4f                	// #32335
  402b0c:	movk	w4, #0x6fa8, lsl #16
  402b10:	add	w4, w3, w4
  402b14:	add	w4, w4, w30
  402b18:	ror	w4, w4, #26
  402b1c:	add	w4, w5, w4
  402b20:	orn	w3, w4, w6
  402b24:	eor	w3, w3, w5
  402b28:	add	w1, w3, w1
  402b2c:	mov	w3, #0xe6e0                	// #59104
  402b30:	movk	w3, #0xfe2c, lsl #16
  402b34:	add	w15, w15, w3
  402b38:	add	w15, w15, w1
  402b3c:	ror	w15, w15, #22
  402b40:	add	w3, w4, w15
  402b44:	orn	w1, w3, w5
  402b48:	eor	w1, w1, w4
  402b4c:	add	w1, w1, w6
  402b50:	mov	w6, #0x4314                	// #17172
  402b54:	movk	w6, #0xa301, lsl #16
  402b58:	add	w6, w13, w6
  402b5c:	add	w6, w6, w1
  402b60:	ror	w6, w6, #17
  402b64:	add	w6, w3, w6
  402b68:	orn	w1, w6, w4
  402b6c:	eor	w1, w1, w3
  402b70:	add	w1, w1, w5
  402b74:	mov	w5, #0x11a1                	// #4513
  402b78:	movk	w5, #0x4e08, lsl #16
  402b7c:	add	w5, w7, w5
  402b80:	add	w5, w5, w1
  402b84:	ror	w5, w5, #11
  402b88:	add	w5, w6, w5
  402b8c:	orn	w7, w5, w3
  402b90:	eor	w7, w7, w6
  402b94:	add	w4, w7, w4
  402b98:	mov	w7, #0x7e82                	// #32386
  402b9c:	movk	w7, #0xf753, lsl #16
  402ba0:	add	w7, w2, w7
  402ba4:	add	w7, w7, w4
  402ba8:	ror	w7, w7, #26
  402bac:	add	w1, w5, w7
  402bb0:	orn	w2, w1, w6
  402bb4:	eor	w2, w2, w5
  402bb8:	add	w2, w2, w3
  402bbc:	mov	w3, #0xf235                	// #62005
  402bc0:	movk	w3, #0xbd3a, lsl #16
  402bc4:	add	w3, w16, w3
  402bc8:	add	w3, w3, w2
  402bcc:	ror	w3, w3, #22
  402bd0:	add	w3, w1, w3
  402bd4:	orn	w2, w3, w5
  402bd8:	eor	w2, w2, w1
  402bdc:	add	w6, w2, w6
  402be0:	mov	w2, #0xd2bb                	// #53947
  402be4:	movk	w2, #0x2ad7, lsl #16
  402be8:	add	w2, w14, w2
  402bec:	add	w2, w2, w6
  402bf0:	ror	w2, w2, #17
  402bf4:	add	w2, w3, w2
  402bf8:	orn	w4, w2, w1
  402bfc:	eor	w4, w4, w3
  402c00:	add	w5, w4, w5
  402c04:	mov	w4, #0xd391                	// #54161
  402c08:	movk	w4, #0xeb86, lsl #16
  402c0c:	add	w4, w12, w4
  402c10:	add	w4, w4, w5
  402c14:	add	w1, w11, w1
  402c18:	str	w1, [x0]
  402c1c:	ror	w1, w4, #11
  402c20:	add	w10, w10, w2
  402c24:	add	w1, w1, w10
  402c28:	str	w1, [x0, #4]
  402c2c:	add	w2, w8, w2
  402c30:	str	w2, [x0, #8]
  402c34:	add	w3, w9, w3
  402c38:	str	w3, [x0, #12]
  402c3c:	ldp	x19, x20, [sp, #16]
  402c40:	ldp	x21, x22, [sp, #32]
  402c44:	ldp	x23, x24, [sp, #48]
  402c48:	ldr	x25, [sp, #64]
  402c4c:	ldp	x29, x30, [sp], #80
  402c50:	ret
  402c54:	stp	x29, x30, [sp, #-64]!
  402c58:	mov	x29, sp
  402c5c:	stp	x19, x20, [sp, #16]
  402c60:	stp	x21, x22, [sp, #32]
  402c64:	stp	x23, x24, [sp, #48]
  402c68:	mov	x21, x0
  402c6c:	mov	x19, x1
  402c70:	mov	w23, w2
  402c74:	ldr	w0, [x0, #16]
  402c78:	add	w1, w0, w2, lsl #3
  402c7c:	str	w1, [x21, #16]
  402c80:	cmp	w1, w0
  402c84:	b.cs	402c94 <ferror@plt+0x13d4>  // b.hs, b.nlast
  402c88:	ldr	w1, [x21, #20]
  402c8c:	add	w1, w1, #0x1
  402c90:	str	w1, [x21, #20]
  402c94:	ldr	w1, [x21, #20]
  402c98:	add	w1, w1, w23, lsr #29
  402c9c:	str	w1, [x21, #20]
  402ca0:	ubfx	x20, x0, #3, #6
  402ca4:	cbz	w20, 402cec <ferror@plt+0x142c>
  402ca8:	add	x24, x21, #0x18
  402cac:	mov	w0, w20
  402cb0:	add	x0, x24, x0
  402cb4:	mov	w1, #0x40                  	// #64
  402cb8:	sub	w1, w1, w20
  402cbc:	cmp	w23, w1
  402cc0:	b.cc	402d68 <ferror@plt+0x14a8>  // b.lo, b.ul, b.last
  402cc4:	mov	w22, w1
  402cc8:	mov	x2, x22
  402ccc:	mov	x1, x19
  402cd0:	bl	4014f0 <memcpy@plt>
  402cd4:	mov	x1, x24
  402cd8:	mov	x0, x21
  402cdc:	bl	402244 <ferror@plt+0x984>
  402ce0:	add	x19, x19, x22
  402ce4:	sub	w23, w23, #0x40
  402ce8:	add	w23, w20, w23
  402cec:	cmp	w23, #0x3f
  402cf0:	b.ls	402d78 <ferror@plt+0x14b8>  // b.plast
  402cf4:	sub	w22, w23, #0x40
  402cf8:	and	x22, x22, #0xffffffc0
  402cfc:	add	x22, x22, #0x40
  402d00:	add	x22, x19, x22
  402d04:	add	x20, x21, #0x18
  402d08:	ldp	x0, x1, [x19]
  402d0c:	stp	x0, x1, [x20]
  402d10:	ldp	x0, x1, [x19, #16]
  402d14:	stp	x0, x1, [x20, #16]
  402d18:	ldp	x0, x1, [x19, #32]
  402d1c:	stp	x0, x1, [x20, #32]
  402d20:	ldp	x0, x1, [x19, #48]
  402d24:	stp	x0, x1, [x20, #48]
  402d28:	mov	x1, x20
  402d2c:	mov	x0, x21
  402d30:	bl	402244 <ferror@plt+0x984>
  402d34:	add	x19, x19, #0x40
  402d38:	cmp	x19, x22
  402d3c:	b.ne	402d08 <ferror@plt+0x1448>  // b.any
  402d40:	and	w23, w23, #0x3f
  402d44:	mov	w2, w23
  402d48:	mov	x1, x22
  402d4c:	add	x0, x21, #0x18
  402d50:	bl	4014f0 <memcpy@plt>
  402d54:	ldp	x19, x20, [sp, #16]
  402d58:	ldp	x21, x22, [sp, #32]
  402d5c:	ldp	x23, x24, [sp, #48]
  402d60:	ldp	x29, x30, [sp], #64
  402d64:	ret
  402d68:	mov	w2, w23
  402d6c:	mov	x1, x19
  402d70:	bl	4014f0 <memcpy@plt>
  402d74:	b	402d54 <ferror@plt+0x1494>
  402d78:	mov	x22, x19
  402d7c:	b	402d44 <ferror@plt+0x1484>
  402d80:	stp	x29, x30, [sp, #-48]!
  402d84:	mov	x29, sp
  402d88:	stp	x19, x20, [sp, #16]
  402d8c:	str	x21, [sp, #32]
  402d90:	mov	x21, x0
  402d94:	mov	x19, x1
  402d98:	ldr	w1, [x1, #16]
  402d9c:	ubfx	x2, x1, #3, #6
  402da0:	add	x20, x19, #0x18
  402da4:	add	x1, x20, x2
  402da8:	add	x0, x1, #0x1
  402dac:	mov	w1, #0xffffff80            	// #-128
  402db0:	strb	w1, [x20, w2, uxtw]
  402db4:	mov	w1, #0x3f                  	// #63
  402db8:	sub	w1, w1, w2
  402dbc:	cmp	w1, #0x7
  402dc0:	b.hi	402e38 <ferror@plt+0x1578>  // b.pmore
  402dc4:	mov	w2, w1
  402dc8:	mov	w1, #0x0                   	// #0
  402dcc:	bl	401670 <memset@plt>
  402dd0:	mov	x1, x20
  402dd4:	mov	x0, x19
  402dd8:	bl	402244 <ferror@plt+0x984>
  402ddc:	stp	xzr, xzr, [x19, #24]
  402de0:	stp	xzr, xzr, [x20, #16]
  402de4:	stp	xzr, xzr, [x20, #32]
  402de8:	str	xzr, [x20, #48]
  402dec:	ldr	w0, [x19, #16]
  402df0:	str	w0, [x19, #80]
  402df4:	ldr	w0, [x19, #20]
  402df8:	str	w0, [x19, #84]
  402dfc:	mov	x1, x20
  402e00:	mov	x0, x19
  402e04:	bl	402244 <ferror@plt+0x984>
  402e08:	ldp	x0, x1, [x19]
  402e0c:	stp	x0, x1, [x21]
  402e10:	stp	xzr, xzr, [x19]
  402e14:	stp	xzr, xzr, [x19, #16]
  402e18:	stp	xzr, xzr, [x19, #32]
  402e1c:	stp	xzr, xzr, [x19, #48]
  402e20:	stp	xzr, xzr, [x19, #64]
  402e24:	str	xzr, [x19, #80]
  402e28:	ldp	x19, x20, [sp, #16]
  402e2c:	ldr	x21, [sp, #32]
  402e30:	ldp	x29, x30, [sp], #48
  402e34:	ret
  402e38:	mov	w1, #0x37                  	// #55
  402e3c:	sub	w2, w1, w2
  402e40:	mov	w1, #0x0                   	// #0
  402e44:	bl	401670 <memset@plt>
  402e48:	b	402dec <ferror@plt+0x152c>
  402e4c:	stp	x29, x30, [sp, #-48]!
  402e50:	mov	x29, sp
  402e54:	stp	x19, x20, [sp, #16]
  402e58:	add	x20, sp, #0x20
  402e5c:	mov	x1, #0x0                   	// #0
  402e60:	mov	x0, x20
  402e64:	bl	401680 <gettimeofday@plt>
  402e68:	bl	4015e0 <getpid@plt>
  402e6c:	mov	w19, w0
  402e70:	bl	401570 <getuid@plt>
  402e74:	ldr	x1, [sp, #32]
  402e78:	ldr	x2, [sp, #40]
  402e7c:	eor	w1, w1, w2
  402e80:	eor	w0, w0, w19, lsl #16
  402e84:	eor	w0, w1, w0
  402e88:	bl	401820 <srandom@plt>
  402e8c:	bl	4015e0 <getpid@plt>
  402e90:	mov	w1, w0
  402e94:	movz	x0, #0x0, lsl #16
  402e98:	movk	x0, #0x10
  402e9c:	nop
  402ea0:	nop
  402ea4:	mrs	x2, tpidr_el0
  402ea8:	add	x19, x2, x0
  402eac:	ldr	x3, [sp, #32]
  402eb0:	eor	w1, w1, w3
  402eb4:	strh	w1, [x2, x0]
  402eb8:	bl	401610 <getppid@plt>
  402ebc:	ldr	x1, [sp, #40]
  402ec0:	eor	w0, w0, w1
  402ec4:	strh	w0, [x19, #2]
  402ec8:	ldr	x0, [sp, #32]
  402ecc:	eor	x1, x1, x0
  402ed0:	asr	x1, x1, #16
  402ed4:	strh	w1, [x19, #4]
  402ed8:	mov	x1, #0x0                   	// #0
  402edc:	mov	x0, x20
  402ee0:	bl	401680 <gettimeofday@plt>
  402ee4:	ldr	x19, [sp, #32]
  402ee8:	ldr	x0, [sp, #40]
  402eec:	eor	w19, w19, w0
  402ef0:	ands	w19, w19, #0x1f
  402ef4:	b.eq	402f04 <ferror@plt+0x1644>  // b.none
  402ef8:	bl	401690 <random@plt>
  402efc:	subs	w19, w19, #0x1
  402f00:	b.ne	402ef8 <ferror@plt+0x1638>  // b.any
  402f04:	ldp	x19, x20, [sp, #16]
  402f08:	ldp	x29, x30, [sp], #48
  402f0c:	ret
  402f10:	stp	x29, x30, [sp, #-32]!
  402f14:	mov	x29, sp
  402f18:	stp	x19, x20, [sp, #16]
  402f1c:	mov	w20, w0
  402f20:	mov	w19, w1
  402f24:	bl	401690 <random@plt>
  402f28:	sub	w1, w19, w20
  402f2c:	add	w1, w1, #0x1
  402f30:	sxtw	x1, w1
  402f34:	sdiv	x2, x0, x1
  402f38:	msub	x0, x2, x1, x0
  402f3c:	add	w0, w20, w0
  402f40:	ldp	x19, x20, [sp, #16]
  402f44:	ldp	x29, x30, [sp], #32
  402f48:	ret
  402f4c:	stp	x29, x30, [sp, #-32]!
  402f50:	mov	x29, sp
  402f54:	str	x19, [sp, #16]
  402f58:	mov	w1, #0x80000               	// #524288
  402f5c:	adrp	x0, 405000 <ferror@plt+0x3740>
  402f60:	add	x0, x0, #0x410
  402f64:	bl	401600 <open@plt>
  402f68:	mov	w19, w0
  402f6c:	cmn	w0, #0x1
  402f70:	b.eq	402f8c <ferror@plt+0x16cc>  // b.none
  402f74:	tbz	w19, #31, 402fa8 <ferror@plt+0x16e8>
  402f78:	bl	402e4c <ferror@plt+0x158c>
  402f7c:	mov	w0, w19
  402f80:	ldr	x19, [sp, #16]
  402f84:	ldp	x29, x30, [sp], #32
  402f88:	ret
  402f8c:	mov	w1, #0x800                 	// #2048
  402f90:	movk	w1, #0x8, lsl #16
  402f94:	adrp	x0, 405000 <ferror@plt+0x3740>
  402f98:	add	x0, x0, #0x420
  402f9c:	bl	401600 <open@plt>
  402fa0:	mov	w19, w0
  402fa4:	b	402f74 <ferror@plt+0x16b4>
  402fa8:	mov	w1, #0x1                   	// #1
  402fac:	mov	w0, w19
  402fb0:	bl	4017b0 <fcntl@plt>
  402fb4:	tbnz	w0, #31, 402f78 <ferror@plt+0x16b8>
  402fb8:	orr	w2, w0, #0x1
  402fbc:	mov	w1, #0x2                   	// #2
  402fc0:	mov	w0, w19
  402fc4:	bl	4017b0 <fcntl@plt>
  402fc8:	b	402f78 <ferror@plt+0x16b8>
  402fcc:	stp	x29, x30, [sp, #-112]!
  402fd0:	mov	x29, sp
  402fd4:	stp	x19, x20, [sp, #16]
  402fd8:	stp	x21, x22, [sp, #32]
  402fdc:	stp	x23, x24, [sp, #48]
  402fe0:	mov	x21, x0
  402fe4:	mov	x24, x1
  402fe8:	cbz	x1, 403074 <ferror@plt+0x17b4>
  402fec:	stp	x25, x26, [sp, #64]
  402ff0:	str	x27, [sp, #80]
  402ff4:	bl	401870 <__errno_location@plt>
  402ff8:	mov	x23, x0
  402ffc:	mov	x19, x24
  403000:	mov	x20, x21
  403004:	mov	w22, #0x0                   	// #0
  403008:	mov	w25, #0x1                   	// #1
  40300c:	mov	x27, #0x5940                	// #22848
  403010:	movk	x27, #0x773, lsl #16
  403014:	add	x26, sp, #0x60
  403018:	b	403048 <ferror@plt+0x1788>
  40301c:	ldr	w0, [x23]
  403020:	cmp	w0, #0xb
  403024:	ccmp	w22, #0x7, #0x0, eq  // eq = none
  403028:	b.gt	403148 <ferror@plt+0x1888>
  40302c:	str	xzr, [sp, #96]
  403030:	str	x27, [sp, #104]
  403034:	mov	x1, #0x0                   	// #0
  403038:	mov	x0, x26
  40303c:	bl	401760 <nanosleep@plt>
  403040:	add	w22, w22, #0x1
  403044:	cbz	x19, 403148 <ferror@plt+0x1888>
  403048:	str	wzr, [x23]
  40304c:	mov	w2, w25
  403050:	mov	x1, x19
  403054:	mov	x0, x20
  403058:	bl	401840 <getrandom@plt>
  40305c:	cmp	w0, #0x0
  403060:	b.le	40301c <ferror@plt+0x175c>
  403064:	sub	x19, x19, w0, sxtw
  403068:	add	x20, x20, w0, sxtw
  40306c:	mov	w22, #0x0                   	// #0
  403070:	b	403044 <ferror@plt+0x1784>
  403074:	bl	401870 <__errno_location@plt>
  403078:	ldr	w0, [x0]
  40307c:	cmp	w0, #0x26
  403080:	b.eq	40321c <ferror@plt+0x195c>  // b.none
  403084:	bl	402e4c <ferror@plt+0x158c>
  403088:	b	4030ac <ferror@plt+0x17ec>
  40308c:	cmp	w23, #0x8
  403090:	b.le	4030ec <ferror@plt+0x182c>
  403094:	ldp	x25, x26, [sp, #64]
  403098:	ldr	x27, [sp, #80]
  40309c:	mov	w0, w22
  4030a0:	bl	4016c0 <close@plt>
  4030a4:	bl	402e4c <ferror@plt+0x158c>
  4030a8:	cbnz	x24, 403160 <ferror@plt+0x18a0>
  4030ac:	movz	x0, #0x0, lsl #16
  4030b0:	movk	x0, #0x10
  4030b4:	nop
  4030b8:	nop
  4030bc:	mrs	x1, tpidr_el0
  4030c0:	add	x19, x1, x0
  4030c4:	ldr	w0, [x1, x0]
  4030c8:	str	w0, [sp, #96]
  4030cc:	ldrh	w0, [x19, #4]
  4030d0:	strh	w0, [sp, #100]
  4030d4:	ldrsh	w20, [x19, #4]
  4030d8:	mov	x0, #0xb2                  	// #178
  4030dc:	bl	401880 <syscall@plt>
  4030e0:	eor	w20, w20, w0
  4030e4:	strh	w20, [x19, #4]
  4030e8:	b	4031ec <ferror@plt+0x192c>
  4030ec:	add	w23, w23, #0x1
  4030f0:	str	xzr, [sp, #96]
  4030f4:	str	x26, [sp, #104]
  4030f8:	mov	x1, #0x0                   	// #0
  4030fc:	mov	x0, x25
  403100:	bl	401760 <nanosleep@plt>
  403104:	cbz	x19, 403130 <ferror@plt+0x1870>
  403108:	mov	x2, x19
  40310c:	mov	x1, x20
  403110:	mov	w0, w22
  403114:	bl	4017f0 <read@plt>
  403118:	cmp	x0, #0x0
  40311c:	b.le	40308c <ferror@plt+0x17cc>
  403120:	sub	x19, x19, x0
  403124:	add	x20, x20, x0
  403128:	mov	w23, #0x0                   	// #0
  40312c:	b	403104 <ferror@plt+0x1844>
  403130:	ldp	x25, x26, [sp, #64]
  403134:	ldr	x27, [sp, #80]
  403138:	b	40309c <ferror@plt+0x17dc>
  40313c:	ldp	x25, x26, [sp, #64]
  403140:	ldr	x27, [sp, #80]
  403144:	b	40309c <ferror@plt+0x17dc>
  403148:	ldr	w0, [x23]
  40314c:	cmp	w0, #0x26
  403150:	b.eq	40323c <ferror@plt+0x197c>  // b.none
  403154:	bl	402e4c <ferror@plt+0x158c>
  403158:	ldp	x25, x26, [sp, #64]
  40315c:	ldr	x27, [sp, #80]
  403160:	mov	x19, #0x0                   	// #0
  403164:	bl	401690 <random@plt>
  403168:	asr	x1, x0, #7
  40316c:	ldrb	w0, [x21, x19]
  403170:	eor	w0, w0, w1
  403174:	strb	w0, [x21, x19]
  403178:	add	x19, x19, #0x1
  40317c:	cmp	x24, x19
  403180:	b.hi	403164 <ferror@plt+0x18a4>  // b.pmore
  403184:	movz	x0, #0x0, lsl #16
  403188:	movk	x0, #0x10
  40318c:	nop
  403190:	nop
  403194:	mrs	x1, tpidr_el0
  403198:	add	x19, x1, x0
  40319c:	ldr	w0, [x1, x0]
  4031a0:	str	w0, [sp, #96]
  4031a4:	ldrh	w0, [x19, #4]
  4031a8:	strh	w0, [sp, #100]
  4031ac:	ldrsh	w20, [x19, #4]
  4031b0:	mov	x0, #0xb2                  	// #178
  4031b4:	bl	401880 <syscall@plt>
  4031b8:	eor	w20, w20, w0
  4031bc:	strh	w20, [x19, #4]
  4031c0:	mov	x19, #0x0                   	// #0
  4031c4:	add	x20, sp, #0x60
  4031c8:	mov	x0, x20
  4031cc:	bl	401800 <jrand48@plt>
  4031d0:	asr	x1, x0, #7
  4031d4:	ldrb	w0, [x21, x19]
  4031d8:	eor	w0, w0, w1
  4031dc:	strb	w0, [x21, x19]
  4031e0:	add	x19, x19, #0x1
  4031e4:	cmp	x24, x19
  4031e8:	b.hi	4031c8 <ferror@plt+0x1908>  // b.pmore
  4031ec:	movz	x0, #0x0, lsl #16
  4031f0:	movk	x0, #0x10
  4031f4:	nop
  4031f8:	nop
  4031fc:	mrs	x1, tpidr_el0
  403200:	ldr	w2, [sp, #96]
  403204:	str	w2, [x1, x0]
  403208:	ldp	x19, x20, [sp, #16]
  40320c:	ldp	x21, x22, [sp, #32]
  403210:	ldp	x23, x24, [sp, #48]
  403214:	ldp	x29, x30, [sp], #112
  403218:	ret
  40321c:	bl	402f4c <ferror@plt+0x168c>
  403220:	mov	w22, w0
  403224:	tbz	w0, #31, 40309c <ferror@plt+0x17dc>
  403228:	b	4030a4 <ferror@plt+0x17e4>
  40322c:	bl	402e4c <ferror@plt+0x158c>
  403230:	ldp	x25, x26, [sp, #64]
  403234:	ldr	x27, [sp, #80]
  403238:	b	403160 <ferror@plt+0x18a0>
  40323c:	bl	402f4c <ferror@plt+0x168c>
  403240:	mov	w22, w0
  403244:	tbnz	w0, #31, 40322c <ferror@plt+0x196c>
  403248:	cbz	x19, 40313c <ferror@plt+0x187c>
  40324c:	mov	w23, #0x0                   	// #0
  403250:	mov	x26, #0x5940                	// #22848
  403254:	movk	x26, #0x773, lsl #16
  403258:	add	x25, sp, #0x60
  40325c:	b	403108 <ferror@plt+0x1848>
  403260:	stp	x29, x30, [sp, #-16]!
  403264:	mov	x29, sp
  403268:	mov	w2, #0x5                   	// #5
  40326c:	adrp	x1, 405000 <ferror@plt+0x3740>
  403270:	add	x1, x1, #0x430
  403274:	mov	x0, #0x0                   	// #0
  403278:	bl	401810 <dcgettext@plt>
  40327c:	ldp	x29, x30, [sp], #16
  403280:	ret
  403284:	str	xzr, [x1]
  403288:	cbnz	x0, 403294 <ferror@plt+0x19d4>
  40328c:	b	4032ec <ferror@plt+0x1a2c>
  403290:	add	x0, x0, #0x1
  403294:	ldrsb	w2, [x0]
  403298:	cmp	w2, #0x2f
  40329c:	b.ne	4032ac <ferror@plt+0x19ec>  // b.any
  4032a0:	ldrsb	w2, [x0, #1]
  4032a4:	cmp	w2, #0x2f
  4032a8:	b.eq	403290 <ferror@plt+0x19d0>  // b.none
  4032ac:	ldrsb	w2, [x0]
  4032b0:	cbz	w2, 4032f0 <ferror@plt+0x1a30>
  4032b4:	mov	x2, #0x1                   	// #1
  4032b8:	str	x2, [x1]
  4032bc:	add	x3, x0, x2
  4032c0:	ldrsb	w2, [x0, #1]
  4032c4:	cmp	w2, #0x2f
  4032c8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4032cc:	b.eq	4032ec <ferror@plt+0x1a2c>  // b.none
  4032d0:	ldr	x2, [x1]
  4032d4:	add	x2, x2, #0x1
  4032d8:	str	x2, [x1]
  4032dc:	ldrsb	w2, [x3, #1]!
  4032e0:	cmp	w2, #0x2f
  4032e4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4032e8:	b.ne	4032d0 <ferror@plt+0x1a10>  // b.any
  4032ec:	ret
  4032f0:	mov	x0, #0x0                   	// #0
  4032f4:	b	4032ec <ferror@plt+0x1a2c>
  4032f8:	stp	x29, x30, [sp, #-80]!
  4032fc:	mov	x29, sp
  403300:	stp	x19, x20, [sp, #16]
  403304:	stp	x21, x22, [sp, #32]
  403308:	stp	x23, x24, [sp, #48]
  40330c:	mov	x24, x1
  403310:	ldrsb	w1, [x0]
  403314:	cbz	w1, 403394 <ferror@plt+0x1ad4>
  403318:	str	x25, [sp, #64]
  40331c:	mov	x19, #0x1                   	// #1
  403320:	mov	w21, #0x0                   	// #0
  403324:	mov	w23, #0x0                   	// #0
  403328:	mov	w25, #0x1                   	// #1
  40332c:	sub	x22, x0, #0x1
  403330:	b	403348 <ferror@plt+0x1a88>
  403334:	mov	w21, w23
  403338:	mov	w20, w19
  40333c:	add	x19, x19, #0x1
  403340:	ldrsb	w1, [x22, x19]
  403344:	cbz	w1, 403374 <ferror@plt+0x1ab4>
  403348:	sub	w20, w19, #0x1
  40334c:	cbnz	w21, 403334 <ferror@plt+0x1a74>
  403350:	cmp	w1, #0x5c
  403354:	b.eq	40336c <ferror@plt+0x1aac>  // b.none
  403358:	mov	x0, x24
  40335c:	bl	4017a0 <strchr@plt>
  403360:	cbz	x0, 403338 <ferror@plt+0x1a78>
  403364:	ldr	x25, [sp, #64]
  403368:	b	403378 <ferror@plt+0x1ab8>
  40336c:	mov	w21, w25
  403370:	b	403338 <ferror@plt+0x1a78>
  403374:	ldr	x25, [sp, #64]
  403378:	sub	w0, w20, w21
  40337c:	sxtw	x0, w0
  403380:	ldp	x19, x20, [sp, #16]
  403384:	ldp	x21, x22, [sp, #32]
  403388:	ldp	x23, x24, [sp, #48]
  40338c:	ldp	x29, x30, [sp], #80
  403390:	ret
  403394:	mov	w20, #0x0                   	// #0
  403398:	mov	w21, #0x0                   	// #0
  40339c:	b	403378 <ferror@plt+0x1ab8>
  4033a0:	stp	x29, x30, [sp, #-64]!
  4033a4:	mov	x29, sp
  4033a8:	stp	x19, x20, [sp, #16]
  4033ac:	stp	x21, x22, [sp, #32]
  4033b0:	mov	x19, x0
  4033b4:	mov	x22, x1
  4033b8:	mov	w21, w2
  4033bc:	str	xzr, [sp, #56]
  4033c0:	bl	401870 <__errno_location@plt>
  4033c4:	str	wzr, [x0]
  4033c8:	cbz	x19, 4033d8 <ferror@plt+0x1b18>
  4033cc:	mov	x20, x0
  4033d0:	ldrsb	w0, [x19]
  4033d4:	cbnz	w0, 4033f4 <ferror@plt+0x1b34>
  4033d8:	mov	x3, x19
  4033dc:	mov	x2, x22
  4033e0:	adrp	x1, 405000 <ferror@plt+0x3740>
  4033e4:	add	x1, x1, #0x448
  4033e8:	adrp	x0, 417000 <ferror@plt+0x15740>
  4033ec:	ldr	w0, [x0, #512]
  4033f0:	bl	401830 <errx@plt>
  4033f4:	mov	w3, #0x0                   	// #0
  4033f8:	mov	w2, w21
  4033fc:	add	x1, sp, #0x38
  403400:	mov	x0, x19
  403404:	bl	4016a0 <__strtoul_internal@plt>
  403408:	ldr	w1, [x20]
  40340c:	cbnz	w1, 403438 <ferror@plt+0x1b78>
  403410:	ldr	x1, [sp, #56]
  403414:	cmp	x1, x19
  403418:	b.eq	4033d8 <ferror@plt+0x1b18>  // b.none
  40341c:	cbz	x1, 403428 <ferror@plt+0x1b68>
  403420:	ldrsb	w1, [x1]
  403424:	cbnz	w1, 4033d8 <ferror@plt+0x1b18>
  403428:	ldp	x19, x20, [sp, #16]
  40342c:	ldp	x21, x22, [sp, #32]
  403430:	ldp	x29, x30, [sp], #64
  403434:	ret
  403438:	cmp	w1, #0x22
  40343c:	b.ne	4033d8 <ferror@plt+0x1b18>  // b.any
  403440:	mov	x3, x19
  403444:	mov	x2, x22
  403448:	adrp	x1, 405000 <ferror@plt+0x3740>
  40344c:	add	x1, x1, #0x448
  403450:	adrp	x0, 417000 <ferror@plt+0x15740>
  403454:	ldr	w0, [x0, #512]
  403458:	bl	4018a0 <err@plt>
  40345c:	stp	x29, x30, [sp, #-32]!
  403460:	mov	x29, sp
  403464:	stp	x19, x20, [sp, #16]
  403468:	mov	x20, x0
  40346c:	mov	x19, x1
  403470:	bl	4033a0 <ferror@plt+0x1ae0>
  403474:	mov	x1, #0xffffffff            	// #4294967295
  403478:	cmp	x0, x1
  40347c:	b.hi	40348c <ferror@plt+0x1bcc>  // b.pmore
  403480:	ldp	x19, x20, [sp, #16]
  403484:	ldp	x29, x30, [sp], #32
  403488:	ret
  40348c:	bl	401870 <__errno_location@plt>
  403490:	mov	w1, #0x22                  	// #34
  403494:	str	w1, [x0]
  403498:	mov	x3, x20
  40349c:	mov	x2, x19
  4034a0:	adrp	x1, 405000 <ferror@plt+0x3740>
  4034a4:	add	x1, x1, #0x448
  4034a8:	adrp	x0, 417000 <ferror@plt+0x15740>
  4034ac:	ldr	w0, [x0, #512]
  4034b0:	bl	4018a0 <err@plt>
  4034b4:	stp	x29, x30, [sp, #-32]!
  4034b8:	mov	x29, sp
  4034bc:	stp	x19, x20, [sp, #16]
  4034c0:	mov	x20, x0
  4034c4:	mov	x19, x1
  4034c8:	bl	40345c <ferror@plt+0x1b9c>
  4034cc:	mov	w1, #0xffff                	// #65535
  4034d0:	cmp	w0, w1
  4034d4:	b.hi	4034e4 <ferror@plt+0x1c24>  // b.pmore
  4034d8:	ldp	x19, x20, [sp, #16]
  4034dc:	ldp	x29, x30, [sp], #32
  4034e0:	ret
  4034e4:	bl	401870 <__errno_location@plt>
  4034e8:	mov	w1, #0x22                  	// #34
  4034ec:	str	w1, [x0]
  4034f0:	mov	x3, x20
  4034f4:	mov	x2, x19
  4034f8:	adrp	x1, 405000 <ferror@plt+0x3740>
  4034fc:	add	x1, x1, #0x448
  403500:	adrp	x0, 417000 <ferror@plt+0x15740>
  403504:	ldr	w0, [x0, #512]
  403508:	bl	4018a0 <err@plt>
  40350c:	adrp	x1, 417000 <ferror@plt+0x15740>
  403510:	str	w0, [x1, #512]
  403514:	ret
  403518:	stp	x29, x30, [sp, #-128]!
  40351c:	mov	x29, sp
  403520:	stp	x19, x20, [sp, #16]
  403524:	str	xzr, [x1]
  403528:	cbz	x0, 403938 <ferror@plt+0x2078>
  40352c:	stp	x21, x22, [sp, #32]
  403530:	mov	x19, x0
  403534:	mov	x21, x1
  403538:	mov	x22, x2
  40353c:	ldrsb	w0, [x0]
  403540:	cbz	w0, 403940 <ferror@plt+0x2080>
  403544:	stp	x23, x24, [sp, #48]
  403548:	bl	401730 <__ctype_b_loc@plt>
  40354c:	mov	x24, x0
  403550:	ldr	x4, [x0]
  403554:	mov	x1, x19
  403558:	ldrsb	w2, [x1]
  40355c:	and	x0, x2, #0xff
  403560:	ldrh	w3, [x4, x0, lsl #1]
  403564:	tbz	w3, #13, 403570 <ferror@plt+0x1cb0>
  403568:	add	x1, x1, #0x1
  40356c:	b	403558 <ferror@plt+0x1c98>
  403570:	cmp	w2, #0x2d
  403574:	b.eq	403964 <ferror@plt+0x20a4>  // b.none
  403578:	stp	x25, x26, [sp, #64]
  40357c:	bl	401870 <__errno_location@plt>
  403580:	mov	x25, x0
  403584:	str	wzr, [x0]
  403588:	str	xzr, [sp, #120]
  40358c:	mov	w3, #0x0                   	// #0
  403590:	mov	w2, #0x0                   	// #0
  403594:	add	x1, sp, #0x78
  403598:	mov	x0, x19
  40359c:	bl	4016a0 <__strtoul_internal@plt>
  4035a0:	mov	x26, x0
  4035a4:	ldr	x20, [sp, #120]
  4035a8:	cmp	x20, x19
  4035ac:	b.eq	4035e8 <ferror@plt+0x1d28>  // b.none
  4035b0:	ldr	w0, [x25]
  4035b4:	cbz	w0, 4035c4 <ferror@plt+0x1d04>
  4035b8:	sub	x1, x26, #0x1
  4035bc:	cmn	x1, #0x3
  4035c0:	b.hi	403604 <ferror@plt+0x1d44>  // b.pmore
  4035c4:	cbz	x20, 403904 <ferror@plt+0x2044>
  4035c8:	ldrsb	w0, [x20]
  4035cc:	cbz	w0, 40390c <ferror@plt+0x204c>
  4035d0:	stp	x27, x28, [sp, #80]
  4035d4:	mov	w19, #0x0                   	// #0
  4035d8:	mov	x27, #0x0                   	// #0
  4035dc:	add	x0, sp, #0x78
  4035e0:	str	x0, [sp, #104]
  4035e4:	b	4036f0 <ferror@plt+0x1e30>
  4035e8:	ldr	w0, [x25]
  4035ec:	mov	w20, #0xffffffea            	// #-22
  4035f0:	cbnz	w0, 403604 <ferror@plt+0x1d44>
  4035f4:	ldp	x21, x22, [sp, #32]
  4035f8:	ldp	x23, x24, [sp, #48]
  4035fc:	ldp	x25, x26, [sp, #64]
  403600:	b	403948 <ferror@plt+0x2088>
  403604:	neg	w20, w0
  403608:	b	403914 <ferror@plt+0x2054>
  40360c:	ldrsb	w0, [x20, #2]
  403610:	and	w0, w0, #0xffffffdf
  403614:	cmp	w0, #0x42
  403618:	b.ne	403710 <ferror@plt+0x1e50>  // b.any
  40361c:	ldrsb	w0, [x20, #3]
  403620:	cbnz	w0, 403710 <ferror@plt+0x1e50>
  403624:	mov	w23, #0x400                 	// #1024
  403628:	b	403634 <ferror@plt+0x1d74>
  40362c:	cbnz	w0, 403710 <ferror@plt+0x1e50>
  403630:	mov	w23, #0x400                 	// #1024
  403634:	ldrsb	w20, [x20]
  403638:	mov	w1, w20
  40363c:	adrp	x0, 405000 <ferror@plt+0x3740>
  403640:	add	x0, x0, #0x458
  403644:	bl	4017a0 <strchr@plt>
  403648:	cbz	x0, 4037ec <ferror@plt+0x1f2c>
  40364c:	adrp	x2, 405000 <ferror@plt+0x3740>
  403650:	add	x2, x2, #0x458
  403654:	sub	x0, x0, x2
  403658:	add	w2, w0, #0x1
  40365c:	cbz	w2, 403a04 <ferror@plt+0x2144>
  403660:	sxtw	x3, w23
  403664:	umulh	x0, x26, x3
  403668:	cbnz	x0, 403834 <ferror@plt+0x1f74>
  40366c:	sub	w1, w2, #0x2
  403670:	mul	x26, x26, x3
  403674:	cmn	w1, #0x1
  403678:	b.eq	403814 <ferror@plt+0x1f54>  // b.none
  40367c:	umulh	x0, x26, x3
  403680:	sub	w1, w1, #0x1
  403684:	cbz	x0, 403670 <ferror@plt+0x1db0>
  403688:	mov	w20, #0xffffffde            	// #-34
  40368c:	b	403818 <ferror@plt+0x1f58>
  403690:	ldrsb	w0, [x20]
  403694:	cbz	w0, 4039a4 <ferror@plt+0x20e4>
  403698:	mov	x2, x23
  40369c:	mov	x1, x20
  4036a0:	mov	x0, x28
  4036a4:	bl	401630 <strncmp@plt>
  4036a8:	cbnz	w0, 4039bc <ferror@plt+0x20fc>
  4036ac:	add	x1, x20, x23
  4036b0:	ldrsb	w0, [x20, x23]
  4036b4:	cmp	w0, #0x30
  4036b8:	b.ne	403748 <ferror@plt+0x1e88>  // b.any
  4036bc:	mov	x20, x1
  4036c0:	add	w2, w19, #0x1
  4036c4:	sub	w19, w20, w1
  4036c8:	add	w19, w19, w2
  4036cc:	ldrsb	w0, [x20, #1]!
  4036d0:	cmp	w0, #0x30
  4036d4:	b.eq	4036c4 <ferror@plt+0x1e04>  // b.none
  4036d8:	sxtb	x0, w0
  4036dc:	ldr	x1, [x24]
  4036e0:	ldrh	w0, [x1, x0, lsl #1]
  4036e4:	tbnz	w0, #11, 403750 <ferror@plt+0x1e90>
  4036e8:	str	x20, [sp, #120]
  4036ec:	ldr	x20, [sp, #120]
  4036f0:	ldrsb	w0, [x20, #1]
  4036f4:	cmp	w0, #0x69
  4036f8:	b.eq	40360c <ferror@plt+0x1d4c>  // b.none
  4036fc:	and	w1, w0, #0xffffffdf
  403700:	cmp	w1, #0x42
  403704:	b.ne	40362c <ferror@plt+0x1d6c>  // b.any
  403708:	ldrsb	w0, [x20, #2]
  40370c:	cbz	w0, 4037e4 <ferror@plt+0x1f24>
  403710:	bl	4015c0 <localeconv@plt>
  403714:	cbz	x0, 403974 <ferror@plt+0x20b4>
  403718:	ldr	x28, [x0]
  40371c:	cbz	x28, 40398c <ferror@plt+0x20cc>
  403720:	mov	x0, x28
  403724:	bl	401520 <strlen@plt>
  403728:	mov	x23, x0
  40372c:	cbz	x27, 403690 <ferror@plt+0x1dd0>
  403730:	mov	w20, #0xffffffea            	// #-22
  403734:	ldp	x21, x22, [sp, #32]
  403738:	ldp	x23, x24, [sp, #48]
  40373c:	ldp	x25, x26, [sp, #64]
  403740:	ldp	x27, x28, [sp, #80]
  403744:	b	403948 <ferror@plt+0x2088>
  403748:	mov	x20, x1
  40374c:	b	4036d8 <ferror@plt+0x1e18>
  403750:	str	wzr, [x25]
  403754:	str	xzr, [sp, #120]
  403758:	mov	w3, #0x0                   	// #0
  40375c:	mov	w2, #0x0                   	// #0
  403760:	ldr	x1, [sp, #104]
  403764:	mov	x0, x20
  403768:	bl	4016a0 <__strtoul_internal@plt>
  40376c:	mov	x27, x0
  403770:	ldr	x0, [sp, #120]
  403774:	cmp	x0, x20
  403778:	b.eq	4037b8 <ferror@plt+0x1ef8>  // b.none
  40377c:	ldr	w1, [x25]
  403780:	cbz	w1, 403790 <ferror@plt+0x1ed0>
  403784:	sub	x2, x27, #0x1
  403788:	cmn	x2, #0x3
  40378c:	b.hi	4037d8 <ferror@plt+0x1f18>  // b.pmore
  403790:	cbz	x27, 4036ec <ferror@plt+0x1e2c>
  403794:	cbz	x0, 4039d4 <ferror@plt+0x2114>
  403798:	ldrsb	w0, [x0]
  40379c:	cbnz	w0, 4036ec <ferror@plt+0x1e2c>
  4037a0:	mov	w20, #0xffffffea            	// #-22
  4037a4:	ldp	x21, x22, [sp, #32]
  4037a8:	ldp	x23, x24, [sp, #48]
  4037ac:	ldp	x25, x26, [sp, #64]
  4037b0:	ldp	x27, x28, [sp, #80]
  4037b4:	b	403948 <ferror@plt+0x2088>
  4037b8:	ldr	w1, [x25]
  4037bc:	mov	w20, #0xffffffea            	// #-22
  4037c0:	cbnz	w1, 4037d8 <ferror@plt+0x1f18>
  4037c4:	ldp	x21, x22, [sp, #32]
  4037c8:	ldp	x23, x24, [sp, #48]
  4037cc:	ldp	x25, x26, [sp, #64]
  4037d0:	ldp	x27, x28, [sp, #80]
  4037d4:	b	403948 <ferror@plt+0x2088>
  4037d8:	neg	w20, w1
  4037dc:	ldp	x27, x28, [sp, #80]
  4037e0:	b	403914 <ferror@plt+0x2054>
  4037e4:	mov	w23, #0x3e8                 	// #1000
  4037e8:	b	403634 <ferror@plt+0x1d74>
  4037ec:	mov	w1, w20
  4037f0:	adrp	x0, 405000 <ferror@plt+0x3740>
  4037f4:	add	x0, x0, #0x468
  4037f8:	bl	4017a0 <strchr@plt>
  4037fc:	cbz	x0, 4039ec <ferror@plt+0x212c>
  403800:	adrp	x2, 405000 <ferror@plt+0x3740>
  403804:	add	x2, x2, #0x468
  403808:	sub	x0, x0, x2
  40380c:	add	w2, w0, #0x1
  403810:	b	40365c <ferror@plt+0x1d9c>
  403814:	mov	w20, #0x0                   	// #0
  403818:	cbz	x22, 403820 <ferror@plt+0x1f60>
  40381c:	str	w2, [x22]
  403820:	cmp	x27, #0x0
  403824:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403828:	b.ne	40383c <ferror@plt+0x1f7c>  // b.any
  40382c:	ldp	x27, x28, [sp, #80]
  403830:	b	403910 <ferror@plt+0x2050>
  403834:	mov	w20, #0xffffffde            	// #-34
  403838:	b	403818 <ferror@plt+0x1f58>
  40383c:	sxtw	x23, w23
  403840:	sub	w0, w2, #0x2
  403844:	mov	x4, #0x1                   	// #1
  403848:	mul	x4, x4, x23
  40384c:	cmn	w0, #0x1
  403850:	b.eq	403860 <ferror@plt+0x1fa0>  // b.none
  403854:	umulh	x1, x4, x23
  403858:	sub	w0, w0, #0x1
  40385c:	cbz	x1, 403848 <ferror@plt+0x1f88>
  403860:	cmp	x27, #0xa
  403864:	b.ls	4038b0 <ferror@plt+0x1ff0>  // b.plast
  403868:	mov	x0, #0xa                   	// #10
  40386c:	add	x0, x0, x0, lsl #2
  403870:	lsl	x1, x0, #1
  403874:	mov	x0, x1
  403878:	cmp	x27, x1
  40387c:	b.hi	40386c <ferror@plt+0x1fac>  // b.pmore
  403880:	cmp	w19, #0x0
  403884:	b.le	4038a0 <ferror@plt+0x1fe0>
  403888:	mov	w1, #0x0                   	// #0
  40388c:	add	x0, x0, x0, lsl #2
  403890:	lsl	x0, x0, #1
  403894:	add	w1, w1, #0x1
  403898:	cmp	w19, w1
  40389c:	b.ne	40388c <ferror@plt+0x1fcc>  // b.any
  4038a0:	mov	x2, #0x1                   	// #1
  4038a4:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  4038a8:	movk	x6, #0xcccd
  4038ac:	b	4038c0 <ferror@plt+0x2000>
  4038b0:	mov	x0, #0xa                   	// #10
  4038b4:	b	403880 <ferror@plt+0x1fc0>
  4038b8:	cmp	x5, #0x9
  4038bc:	b.ls	4038fc <ferror@plt+0x203c>  // b.plast
  4038c0:	umulh	x3, x27, x6
  4038c4:	lsr	x1, x3, #3
  4038c8:	add	x1, x1, x1, lsl #2
  4038cc:	sub	x1, x27, x1, lsl #1
  4038d0:	mov	x5, x27
  4038d4:	lsr	x27, x3, #3
  4038d8:	mov	x3, x2
  4038dc:	add	x2, x2, x2, lsl #2
  4038e0:	lsl	x2, x2, #1
  4038e4:	cbz	w1, 4038b8 <ferror@plt+0x1ff8>
  4038e8:	udiv	x3, x0, x3
  4038ec:	udiv	x1, x3, x1
  4038f0:	udiv	x1, x4, x1
  4038f4:	add	x26, x26, x1
  4038f8:	b	4038b8 <ferror@plt+0x1ff8>
  4038fc:	ldp	x27, x28, [sp, #80]
  403900:	b	403910 <ferror@plt+0x2050>
  403904:	mov	w20, #0x0                   	// #0
  403908:	b	403910 <ferror@plt+0x2050>
  40390c:	mov	w20, #0x0                   	// #0
  403910:	str	x26, [x21]
  403914:	tbnz	w20, #31, 403928 <ferror@plt+0x2068>
  403918:	ldp	x21, x22, [sp, #32]
  40391c:	ldp	x23, x24, [sp, #48]
  403920:	ldp	x25, x26, [sp, #64]
  403924:	b	403954 <ferror@plt+0x2094>
  403928:	ldp	x21, x22, [sp, #32]
  40392c:	ldp	x23, x24, [sp, #48]
  403930:	ldp	x25, x26, [sp, #64]
  403934:	b	403948 <ferror@plt+0x2088>
  403938:	mov	w20, #0xffffffea            	// #-22
  40393c:	b	403948 <ferror@plt+0x2088>
  403940:	mov	w20, #0xffffffea            	// #-22
  403944:	ldp	x21, x22, [sp, #32]
  403948:	bl	401870 <__errno_location@plt>
  40394c:	neg	w1, w20
  403950:	str	w1, [x0]
  403954:	mov	w0, w20
  403958:	ldp	x19, x20, [sp, #16]
  40395c:	ldp	x29, x30, [sp], #128
  403960:	ret
  403964:	mov	w20, #0xffffffea            	// #-22
  403968:	ldp	x21, x22, [sp, #32]
  40396c:	ldp	x23, x24, [sp, #48]
  403970:	b	403948 <ferror@plt+0x2088>
  403974:	mov	w20, #0xffffffea            	// #-22
  403978:	ldp	x21, x22, [sp, #32]
  40397c:	ldp	x23, x24, [sp, #48]
  403980:	ldp	x25, x26, [sp, #64]
  403984:	ldp	x27, x28, [sp, #80]
  403988:	b	403948 <ferror@plt+0x2088>
  40398c:	mov	w20, #0xffffffea            	// #-22
  403990:	ldp	x21, x22, [sp, #32]
  403994:	ldp	x23, x24, [sp, #48]
  403998:	ldp	x25, x26, [sp, #64]
  40399c:	ldp	x27, x28, [sp, #80]
  4039a0:	b	403948 <ferror@plt+0x2088>
  4039a4:	mov	w20, #0xffffffea            	// #-22
  4039a8:	ldp	x21, x22, [sp, #32]
  4039ac:	ldp	x23, x24, [sp, #48]
  4039b0:	ldp	x25, x26, [sp, #64]
  4039b4:	ldp	x27, x28, [sp, #80]
  4039b8:	b	403948 <ferror@plt+0x2088>
  4039bc:	mov	w20, #0xffffffea            	// #-22
  4039c0:	ldp	x21, x22, [sp, #32]
  4039c4:	ldp	x23, x24, [sp, #48]
  4039c8:	ldp	x25, x26, [sp, #64]
  4039cc:	ldp	x27, x28, [sp, #80]
  4039d0:	b	403948 <ferror@plt+0x2088>
  4039d4:	mov	w20, #0xffffffea            	// #-22
  4039d8:	ldp	x21, x22, [sp, #32]
  4039dc:	ldp	x23, x24, [sp, #48]
  4039e0:	ldp	x25, x26, [sp, #64]
  4039e4:	ldp	x27, x28, [sp, #80]
  4039e8:	b	403948 <ferror@plt+0x2088>
  4039ec:	mov	w20, #0xffffffea            	// #-22
  4039f0:	ldp	x21, x22, [sp, #32]
  4039f4:	ldp	x23, x24, [sp, #48]
  4039f8:	ldp	x25, x26, [sp, #64]
  4039fc:	ldp	x27, x28, [sp, #80]
  403a00:	b	403948 <ferror@plt+0x2088>
  403a04:	mov	w20, w2
  403a08:	cbnz	x22, 40381c <ferror@plt+0x1f5c>
  403a0c:	ldp	x27, x28, [sp, #80]
  403a10:	b	403910 <ferror@plt+0x2050>
  403a14:	stp	x29, x30, [sp, #-16]!
  403a18:	mov	x29, sp
  403a1c:	mov	x2, #0x0                   	// #0
  403a20:	bl	403518 <ferror@plt+0x1c58>
  403a24:	ldp	x29, x30, [sp], #16
  403a28:	ret
  403a2c:	stp	x29, x30, [sp, #-48]!
  403a30:	mov	x29, sp
  403a34:	stp	x19, x20, [sp, #16]
  403a38:	stp	x21, x22, [sp, #32]
  403a3c:	mov	x21, x0
  403a40:	mov	x22, x1
  403a44:	mov	x20, x0
  403a48:	cbnz	x0, 403a5c <ferror@plt+0x219c>
  403a4c:	cbnz	x1, 403a7c <ferror@plt+0x21bc>
  403a50:	mov	w0, #0x0                   	// #0
  403a54:	b	403a9c <ferror@plt+0x21dc>
  403a58:	add	x20, x20, #0x1
  403a5c:	ldrsb	w19, [x20]
  403a60:	cbz	w19, 403a78 <ferror@plt+0x21b8>
  403a64:	bl	401730 <__ctype_b_loc@plt>
  403a68:	and	x19, x19, #0xff
  403a6c:	ldr	x2, [x0]
  403a70:	ldrh	w2, [x2, x19, lsl #1]
  403a74:	tbnz	w2, #11, 403a58 <ferror@plt+0x2198>
  403a78:	cbz	x22, 403a80 <ferror@plt+0x21c0>
  403a7c:	str	x20, [x22]
  403a80:	cmp	x20, #0x0
  403a84:	mov	w0, #0x0                   	// #0
  403a88:	ccmp	x21, x20, #0x2, ne  // ne = any
  403a8c:	b.cs	403a9c <ferror@plt+0x21dc>  // b.hs, b.nlast
  403a90:	ldrsb	w0, [x20]
  403a94:	cmp	w0, #0x0
  403a98:	cset	w0, eq  // eq = none
  403a9c:	ldp	x19, x20, [sp, #16]
  403aa0:	ldp	x21, x22, [sp, #32]
  403aa4:	ldp	x29, x30, [sp], #48
  403aa8:	ret
  403aac:	stp	x29, x30, [sp, #-48]!
  403ab0:	mov	x29, sp
  403ab4:	stp	x19, x20, [sp, #16]
  403ab8:	stp	x21, x22, [sp, #32]
  403abc:	mov	x21, x0
  403ac0:	mov	x22, x1
  403ac4:	mov	x20, x0
  403ac8:	cbnz	x0, 403adc <ferror@plt+0x221c>
  403acc:	cbnz	x1, 403afc <ferror@plt+0x223c>
  403ad0:	mov	w0, #0x0                   	// #0
  403ad4:	b	403b1c <ferror@plt+0x225c>
  403ad8:	add	x20, x20, #0x1
  403adc:	ldrsb	w19, [x20]
  403ae0:	cbz	w19, 403af8 <ferror@plt+0x2238>
  403ae4:	bl	401730 <__ctype_b_loc@plt>
  403ae8:	and	x19, x19, #0xff
  403aec:	ldr	x2, [x0]
  403af0:	ldrh	w2, [x2, x19, lsl #1]
  403af4:	tbnz	w2, #12, 403ad8 <ferror@plt+0x2218>
  403af8:	cbz	x22, 403b00 <ferror@plt+0x2240>
  403afc:	str	x20, [x22]
  403b00:	cmp	x20, #0x0
  403b04:	mov	w0, #0x0                   	// #0
  403b08:	ccmp	x21, x20, #0x2, ne  // ne = any
  403b0c:	b.cs	403b1c <ferror@plt+0x225c>  // b.hs, b.nlast
  403b10:	ldrsb	w0, [x20]
  403b14:	cmp	w0, #0x0
  403b18:	cset	w0, eq  // eq = none
  403b1c:	ldp	x19, x20, [sp, #16]
  403b20:	ldp	x21, x22, [sp, #32]
  403b24:	ldp	x29, x30, [sp], #48
  403b28:	ret
  403b2c:	stp	x29, x30, [sp, #-128]!
  403b30:	mov	x29, sp
  403b34:	stp	x19, x20, [sp, #16]
  403b38:	stp	x21, x22, [sp, #32]
  403b3c:	mov	x20, x0
  403b40:	mov	x22, x1
  403b44:	str	x2, [sp, #80]
  403b48:	str	x3, [sp, #88]
  403b4c:	str	x4, [sp, #96]
  403b50:	str	x5, [sp, #104]
  403b54:	str	x6, [sp, #112]
  403b58:	str	x7, [sp, #120]
  403b5c:	add	x0, sp, #0x80
  403b60:	str	x0, [sp, #48]
  403b64:	str	x0, [sp, #56]
  403b68:	add	x0, sp, #0x50
  403b6c:	str	x0, [sp, #64]
  403b70:	mov	w0, #0xffffffd0            	// #-48
  403b74:	str	w0, [sp, #72]
  403b78:	str	wzr, [sp, #76]
  403b7c:	add	x21, sp, #0x80
  403b80:	b	403c20 <ferror@plt+0x2360>
  403b84:	add	w0, w3, #0x8
  403b88:	str	w0, [sp, #72]
  403b8c:	cmp	w0, #0x0
  403b90:	b.le	403ba4 <ferror@plt+0x22e4>
  403b94:	add	x0, x2, #0xf
  403b98:	and	x0, x0, #0xfffffffffffffff8
  403b9c:	str	x0, [sp, #48]
  403ba0:	b	403c38 <ferror@plt+0x2378>
  403ba4:	ldr	x1, [x21, w3, sxtw]
  403ba8:	cbz	x1, 403c40 <ferror@plt+0x2380>
  403bac:	cbz	w0, 403bf0 <ferror@plt+0x2330>
  403bb0:	add	w3, w3, #0x10
  403bb4:	str	w3, [sp, #72]
  403bb8:	cmp	w3, #0x0
  403bbc:	b.le	403bd0 <ferror@plt+0x2310>
  403bc0:	add	x0, x2, #0xf
  403bc4:	and	x0, x0, #0xfffffffffffffff8
  403bc8:	str	x0, [sp, #48]
  403bcc:	b	403bfc <ferror@plt+0x233c>
  403bd0:	add	x2, x21, w0, sxtw
  403bd4:	b	403bfc <ferror@plt+0x233c>
  403bd8:	mov	w0, #0x1                   	// #1
  403bdc:	ldp	x19, x20, [sp, #16]
  403be0:	ldp	x21, x22, [sp, #32]
  403be4:	ldp	x29, x30, [sp], #128
  403be8:	ret
  403bec:	ldr	x2, [sp, #48]
  403bf0:	add	x0, x2, #0xf
  403bf4:	and	x0, x0, #0xfffffffffffffff8
  403bf8:	str	x0, [sp, #48]
  403bfc:	ldr	x19, [x2]
  403c00:	cbz	x19, 403c40 <ferror@plt+0x2380>
  403c04:	mov	x0, x20
  403c08:	bl	401710 <strcmp@plt>
  403c0c:	cbz	w0, 403bd8 <ferror@plt+0x2318>
  403c10:	mov	x1, x19
  403c14:	mov	x0, x20
  403c18:	bl	401710 <strcmp@plt>
  403c1c:	cbz	w0, 403bdc <ferror@plt+0x231c>
  403c20:	ldr	w3, [sp, #72]
  403c24:	ldr	x2, [sp, #48]
  403c28:	tbnz	w3, #31, 403b84 <ferror@plt+0x22c4>
  403c2c:	add	x0, x2, #0xf
  403c30:	and	x0, x0, #0xfffffffffffffff8
  403c34:	str	x0, [sp, #48]
  403c38:	ldr	x1, [x2]
  403c3c:	cbnz	x1, 403bec <ferror@plt+0x232c>
  403c40:	mov	x3, x20
  403c44:	mov	x2, x22
  403c48:	adrp	x1, 405000 <ferror@plt+0x3740>
  403c4c:	add	x1, x1, #0x448
  403c50:	adrp	x0, 417000 <ferror@plt+0x15740>
  403c54:	ldr	w0, [x0, #512]
  403c58:	bl	401830 <errx@plt>
  403c5c:	cbz	x1, 403c94 <ferror@plt+0x23d4>
  403c60:	add	x3, x0, x1
  403c64:	sxtb	w2, w2
  403c68:	ldrsb	w1, [x0]
  403c6c:	cbz	w1, 403c8c <ferror@plt+0x23cc>
  403c70:	cmp	w2, w1
  403c74:	b.eq	403c90 <ferror@plt+0x23d0>  // b.none
  403c78:	add	x0, x0, #0x1
  403c7c:	cmp	x3, x0
  403c80:	b.ne	403c68 <ferror@plt+0x23a8>  // b.any
  403c84:	mov	x0, #0x0                   	// #0
  403c88:	b	403c90 <ferror@plt+0x23d0>
  403c8c:	mov	x0, #0x0                   	// #0
  403c90:	ret
  403c94:	mov	x0, #0x0                   	// #0
  403c98:	b	403c90 <ferror@plt+0x23d0>
  403c9c:	stp	x29, x30, [sp, #-16]!
  403ca0:	mov	x29, sp
  403ca4:	mov	w2, #0xa                   	// #10
  403ca8:	bl	4034b4 <ferror@plt+0x1bf4>
  403cac:	ldp	x29, x30, [sp], #16
  403cb0:	ret
  403cb4:	stp	x29, x30, [sp, #-16]!
  403cb8:	mov	x29, sp
  403cbc:	mov	w2, #0x10                  	// #16
  403cc0:	bl	4034b4 <ferror@plt+0x1bf4>
  403cc4:	ldp	x29, x30, [sp], #16
  403cc8:	ret
  403ccc:	stp	x29, x30, [sp, #-16]!
  403cd0:	mov	x29, sp
  403cd4:	mov	w2, #0xa                   	// #10
  403cd8:	bl	40345c <ferror@plt+0x1b9c>
  403cdc:	ldp	x29, x30, [sp], #16
  403ce0:	ret
  403ce4:	stp	x29, x30, [sp, #-16]!
  403ce8:	mov	x29, sp
  403cec:	mov	w2, #0x10                  	// #16
  403cf0:	bl	40345c <ferror@plt+0x1b9c>
  403cf4:	ldp	x29, x30, [sp], #16
  403cf8:	ret
  403cfc:	stp	x29, x30, [sp, #-64]!
  403d00:	mov	x29, sp
  403d04:	stp	x19, x20, [sp, #16]
  403d08:	str	x21, [sp, #32]
  403d0c:	mov	x19, x0
  403d10:	mov	x21, x1
  403d14:	str	xzr, [sp, #56]
  403d18:	bl	401870 <__errno_location@plt>
  403d1c:	str	wzr, [x0]
  403d20:	cbz	x19, 403d30 <ferror@plt+0x2470>
  403d24:	mov	x20, x0
  403d28:	ldrsb	w0, [x19]
  403d2c:	cbnz	w0, 403d4c <ferror@plt+0x248c>
  403d30:	mov	x3, x19
  403d34:	mov	x2, x21
  403d38:	adrp	x1, 405000 <ferror@plt+0x3740>
  403d3c:	add	x1, x1, #0x448
  403d40:	adrp	x0, 417000 <ferror@plt+0x15740>
  403d44:	ldr	w0, [x0, #512]
  403d48:	bl	401830 <errx@plt>
  403d4c:	mov	w3, #0x0                   	// #0
  403d50:	mov	w2, #0xa                   	// #10
  403d54:	add	x1, sp, #0x38
  403d58:	mov	x0, x19
  403d5c:	bl	401620 <__strtol_internal@plt>
  403d60:	ldr	w1, [x20]
  403d64:	cbnz	w1, 403d90 <ferror@plt+0x24d0>
  403d68:	ldr	x1, [sp, #56]
  403d6c:	cmp	x1, x19
  403d70:	b.eq	403d30 <ferror@plt+0x2470>  // b.none
  403d74:	cbz	x1, 403d80 <ferror@plt+0x24c0>
  403d78:	ldrsb	w1, [x1]
  403d7c:	cbnz	w1, 403d30 <ferror@plt+0x2470>
  403d80:	ldp	x19, x20, [sp, #16]
  403d84:	ldr	x21, [sp, #32]
  403d88:	ldp	x29, x30, [sp], #64
  403d8c:	ret
  403d90:	cmp	w1, #0x22
  403d94:	b.ne	403d30 <ferror@plt+0x2470>  // b.any
  403d98:	mov	x3, x19
  403d9c:	mov	x2, x21
  403da0:	adrp	x1, 405000 <ferror@plt+0x3740>
  403da4:	add	x1, x1, #0x448
  403da8:	adrp	x0, 417000 <ferror@plt+0x15740>
  403dac:	ldr	w0, [x0, #512]
  403db0:	bl	4018a0 <err@plt>
  403db4:	stp	x29, x30, [sp, #-32]!
  403db8:	mov	x29, sp
  403dbc:	stp	x19, x20, [sp, #16]
  403dc0:	mov	x20, x0
  403dc4:	mov	x19, x1
  403dc8:	bl	403cfc <ferror@plt+0x243c>
  403dcc:	mov	x2, #0x80000000            	// #2147483648
  403dd0:	add	x2, x0, x2
  403dd4:	mov	x1, #0xffffffff            	// #4294967295
  403dd8:	cmp	x2, x1
  403ddc:	b.hi	403dec <ferror@plt+0x252c>  // b.pmore
  403de0:	ldp	x19, x20, [sp, #16]
  403de4:	ldp	x29, x30, [sp], #32
  403de8:	ret
  403dec:	bl	401870 <__errno_location@plt>
  403df0:	mov	w1, #0x22                  	// #34
  403df4:	str	w1, [x0]
  403df8:	mov	x3, x20
  403dfc:	mov	x2, x19
  403e00:	adrp	x1, 405000 <ferror@plt+0x3740>
  403e04:	add	x1, x1, #0x448
  403e08:	adrp	x0, 417000 <ferror@plt+0x15740>
  403e0c:	ldr	w0, [x0, #512]
  403e10:	bl	4018a0 <err@plt>
  403e14:	stp	x29, x30, [sp, #-32]!
  403e18:	mov	x29, sp
  403e1c:	stp	x19, x20, [sp, #16]
  403e20:	mov	x20, x0
  403e24:	mov	x19, x1
  403e28:	bl	403db4 <ferror@plt+0x24f4>
  403e2c:	add	w2, w0, #0x8, lsl #12
  403e30:	mov	w1, #0xffff                	// #65535
  403e34:	cmp	w2, w1
  403e38:	b.hi	403e48 <ferror@plt+0x2588>  // b.pmore
  403e3c:	ldp	x19, x20, [sp, #16]
  403e40:	ldp	x29, x30, [sp], #32
  403e44:	ret
  403e48:	bl	401870 <__errno_location@plt>
  403e4c:	mov	w1, #0x22                  	// #34
  403e50:	str	w1, [x0]
  403e54:	mov	x3, x20
  403e58:	mov	x2, x19
  403e5c:	adrp	x1, 405000 <ferror@plt+0x3740>
  403e60:	add	x1, x1, #0x448
  403e64:	adrp	x0, 417000 <ferror@plt+0x15740>
  403e68:	ldr	w0, [x0, #512]
  403e6c:	bl	4018a0 <err@plt>
  403e70:	stp	x29, x30, [sp, #-16]!
  403e74:	mov	x29, sp
  403e78:	mov	w2, #0xa                   	// #10
  403e7c:	bl	4033a0 <ferror@plt+0x1ae0>
  403e80:	ldp	x29, x30, [sp], #16
  403e84:	ret
  403e88:	stp	x29, x30, [sp, #-16]!
  403e8c:	mov	x29, sp
  403e90:	mov	w2, #0x10                  	// #16
  403e94:	bl	4033a0 <ferror@plt+0x1ae0>
  403e98:	ldp	x29, x30, [sp], #16
  403e9c:	ret
  403ea0:	stp	x29, x30, [sp, #-64]!
  403ea4:	mov	x29, sp
  403ea8:	stp	x19, x20, [sp, #16]
  403eac:	str	x21, [sp, #32]
  403eb0:	mov	x19, x0
  403eb4:	mov	x21, x1
  403eb8:	str	xzr, [sp, #56]
  403ebc:	bl	401870 <__errno_location@plt>
  403ec0:	str	wzr, [x0]
  403ec4:	cbz	x19, 403ed4 <ferror@plt+0x2614>
  403ec8:	mov	x20, x0
  403ecc:	ldrsb	w0, [x19]
  403ed0:	cbnz	w0, 403ef0 <ferror@plt+0x2630>
  403ed4:	mov	x3, x19
  403ed8:	mov	x2, x21
  403edc:	adrp	x1, 405000 <ferror@plt+0x3740>
  403ee0:	add	x1, x1, #0x448
  403ee4:	adrp	x0, 417000 <ferror@plt+0x15740>
  403ee8:	ldr	w0, [x0, #512]
  403eec:	bl	401830 <errx@plt>
  403ef0:	add	x1, sp, #0x38
  403ef4:	mov	x0, x19
  403ef8:	bl	401560 <strtod@plt>
  403efc:	ldr	w0, [x20]
  403f00:	cbnz	w0, 403f2c <ferror@plt+0x266c>
  403f04:	ldr	x0, [sp, #56]
  403f08:	cmp	x0, x19
  403f0c:	b.eq	403ed4 <ferror@plt+0x2614>  // b.none
  403f10:	cbz	x0, 403f1c <ferror@plt+0x265c>
  403f14:	ldrsb	w0, [x0]
  403f18:	cbnz	w0, 403ed4 <ferror@plt+0x2614>
  403f1c:	ldp	x19, x20, [sp, #16]
  403f20:	ldr	x21, [sp, #32]
  403f24:	ldp	x29, x30, [sp], #64
  403f28:	ret
  403f2c:	cmp	w0, #0x22
  403f30:	b.ne	403ed4 <ferror@plt+0x2614>  // b.any
  403f34:	mov	x3, x19
  403f38:	mov	x2, x21
  403f3c:	adrp	x1, 405000 <ferror@plt+0x3740>
  403f40:	add	x1, x1, #0x448
  403f44:	adrp	x0, 417000 <ferror@plt+0x15740>
  403f48:	ldr	w0, [x0, #512]
  403f4c:	bl	4018a0 <err@plt>
  403f50:	stp	x29, x30, [sp, #-64]!
  403f54:	mov	x29, sp
  403f58:	stp	x19, x20, [sp, #16]
  403f5c:	str	x21, [sp, #32]
  403f60:	mov	x19, x0
  403f64:	mov	x21, x1
  403f68:	str	xzr, [sp, #56]
  403f6c:	bl	401870 <__errno_location@plt>
  403f70:	str	wzr, [x0]
  403f74:	cbz	x19, 403f84 <ferror@plt+0x26c4>
  403f78:	mov	x20, x0
  403f7c:	ldrsb	w0, [x19]
  403f80:	cbnz	w0, 403fa0 <ferror@plt+0x26e0>
  403f84:	mov	x3, x19
  403f88:	mov	x2, x21
  403f8c:	adrp	x1, 405000 <ferror@plt+0x3740>
  403f90:	add	x1, x1, #0x448
  403f94:	adrp	x0, 417000 <ferror@plt+0x15740>
  403f98:	ldr	w0, [x0, #512]
  403f9c:	bl	401830 <errx@plt>
  403fa0:	mov	w2, #0xa                   	// #10
  403fa4:	add	x1, sp, #0x38
  403fa8:	mov	x0, x19
  403fac:	bl	401740 <strtol@plt>
  403fb0:	ldr	w1, [x20]
  403fb4:	cbnz	w1, 403fe0 <ferror@plt+0x2720>
  403fb8:	ldr	x1, [sp, #56]
  403fbc:	cmp	x1, x19
  403fc0:	b.eq	403f84 <ferror@plt+0x26c4>  // b.none
  403fc4:	cbz	x1, 403fd0 <ferror@plt+0x2710>
  403fc8:	ldrsb	w1, [x1]
  403fcc:	cbnz	w1, 403f84 <ferror@plt+0x26c4>
  403fd0:	ldp	x19, x20, [sp, #16]
  403fd4:	ldr	x21, [sp, #32]
  403fd8:	ldp	x29, x30, [sp], #64
  403fdc:	ret
  403fe0:	cmp	w1, #0x22
  403fe4:	b.ne	403f84 <ferror@plt+0x26c4>  // b.any
  403fe8:	mov	x3, x19
  403fec:	mov	x2, x21
  403ff0:	adrp	x1, 405000 <ferror@plt+0x3740>
  403ff4:	add	x1, x1, #0x448
  403ff8:	adrp	x0, 417000 <ferror@plt+0x15740>
  403ffc:	ldr	w0, [x0, #512]
  404000:	bl	4018a0 <err@plt>
  404004:	stp	x29, x30, [sp, #-64]!
  404008:	mov	x29, sp
  40400c:	stp	x19, x20, [sp, #16]
  404010:	str	x21, [sp, #32]
  404014:	mov	x19, x0
  404018:	mov	x21, x1
  40401c:	str	xzr, [sp, #56]
  404020:	bl	401870 <__errno_location@plt>
  404024:	str	wzr, [x0]
  404028:	cbz	x19, 404038 <ferror@plt+0x2778>
  40402c:	mov	x20, x0
  404030:	ldrsb	w0, [x19]
  404034:	cbnz	w0, 404054 <ferror@plt+0x2794>
  404038:	mov	x3, x19
  40403c:	mov	x2, x21
  404040:	adrp	x1, 405000 <ferror@plt+0x3740>
  404044:	add	x1, x1, #0x448
  404048:	adrp	x0, 417000 <ferror@plt+0x15740>
  40404c:	ldr	w0, [x0, #512]
  404050:	bl	401830 <errx@plt>
  404054:	mov	w2, #0xa                   	// #10
  404058:	add	x1, sp, #0x38
  40405c:	mov	x0, x19
  404060:	bl	401510 <strtoul@plt>
  404064:	ldr	w1, [x20]
  404068:	cbnz	w1, 404094 <ferror@plt+0x27d4>
  40406c:	ldr	x1, [sp, #56]
  404070:	cmp	x1, x19
  404074:	b.eq	404038 <ferror@plt+0x2778>  // b.none
  404078:	cbz	x1, 404084 <ferror@plt+0x27c4>
  40407c:	ldrsb	w1, [x1]
  404080:	cbnz	w1, 404038 <ferror@plt+0x2778>
  404084:	ldp	x19, x20, [sp, #16]
  404088:	ldr	x21, [sp, #32]
  40408c:	ldp	x29, x30, [sp], #64
  404090:	ret
  404094:	cmp	w1, #0x22
  404098:	b.ne	404038 <ferror@plt+0x2778>  // b.any
  40409c:	mov	x3, x19
  4040a0:	mov	x2, x21
  4040a4:	adrp	x1, 405000 <ferror@plt+0x3740>
  4040a8:	add	x1, x1, #0x448
  4040ac:	adrp	x0, 417000 <ferror@plt+0x15740>
  4040b0:	ldr	w0, [x0, #512]
  4040b4:	bl	4018a0 <err@plt>
  4040b8:	stp	x29, x30, [sp, #-48]!
  4040bc:	mov	x29, sp
  4040c0:	stp	x19, x20, [sp, #16]
  4040c4:	mov	x20, x0
  4040c8:	mov	x19, x1
  4040cc:	add	x1, sp, #0x28
  4040d0:	bl	403a14 <ferror@plt+0x2154>
  4040d4:	cbz	w0, 404100 <ferror@plt+0x2840>
  4040d8:	bl	401870 <__errno_location@plt>
  4040dc:	ldr	w0, [x0]
  4040e0:	cbz	w0, 404110 <ferror@plt+0x2850>
  4040e4:	mov	x3, x20
  4040e8:	mov	x2, x19
  4040ec:	adrp	x1, 405000 <ferror@plt+0x3740>
  4040f0:	add	x1, x1, #0x448
  4040f4:	adrp	x0, 417000 <ferror@plt+0x15740>
  4040f8:	ldr	w0, [x0, #512]
  4040fc:	bl	4018a0 <err@plt>
  404100:	ldr	x0, [sp, #40]
  404104:	ldp	x19, x20, [sp, #16]
  404108:	ldp	x29, x30, [sp], #48
  40410c:	ret
  404110:	mov	x3, x20
  404114:	mov	x2, x19
  404118:	adrp	x1, 405000 <ferror@plt+0x3740>
  40411c:	add	x1, x1, #0x448
  404120:	adrp	x0, 417000 <ferror@plt+0x15740>
  404124:	ldr	w0, [x0, #512]
  404128:	bl	401830 <errx@plt>
  40412c:	stp	x29, x30, [sp, #-32]!
  404130:	mov	x29, sp
  404134:	str	x19, [sp, #16]
  404138:	mov	x19, x1
  40413c:	mov	x1, x2
  404140:	bl	403ea0 <ferror@plt+0x25e0>
  404144:	fcvtzs	d1, d0
  404148:	str	d1, [x19]
  40414c:	scvtf	d1, d1
  404150:	fsub	d0, d0, d1
  404154:	mov	x0, #0x848000000000        	// #145685290680320
  404158:	movk	x0, #0x412e, lsl #48
  40415c:	fmov	d1, x0
  404160:	fmul	d0, d0, d1
  404164:	fcvtzs	d0, d0
  404168:	str	d0, [x19, #8]
  40416c:	ldr	x19, [sp, #16]
  404170:	ldp	x29, x30, [sp], #32
  404174:	ret
  404178:	mov	w2, w0
  40417c:	mov	x0, x1
  404180:	and	w1, w2, #0xf000
  404184:	cmp	w1, #0x4, lsl #12
  404188:	b.eq	4041d0 <ferror@plt+0x2910>  // b.none
  40418c:	cmp	w1, #0xa, lsl #12
  404190:	b.eq	4042fc <ferror@plt+0x2a3c>  // b.none
  404194:	cmp	w1, #0x2, lsl #12
  404198:	b.eq	40430c <ferror@plt+0x2a4c>  // b.none
  40419c:	cmp	w1, #0x6, lsl #12
  4041a0:	b.eq	40431c <ferror@plt+0x2a5c>  // b.none
  4041a4:	cmp	w1, #0xc, lsl #12
  4041a8:	b.eq	40432c <ferror@plt+0x2a6c>  // b.none
  4041ac:	cmp	w1, #0x1, lsl #12
  4041b0:	b.eq	40433c <ferror@plt+0x2a7c>  // b.none
  4041b4:	mov	w3, #0x0                   	// #0
  4041b8:	cmp	w1, #0x8, lsl #12
  4041bc:	b.ne	4041dc <ferror@plt+0x291c>  // b.any
  4041c0:	mov	w1, #0x2d                  	// #45
  4041c4:	strb	w1, [x0]
  4041c8:	mov	w3, #0x1                   	// #1
  4041cc:	b	4041dc <ferror@plt+0x291c>
  4041d0:	mov	w1, #0x64                  	// #100
  4041d4:	strb	w1, [x0]
  4041d8:	mov	w3, #0x1                   	// #1
  4041dc:	tst	x2, #0x100
  4041e0:	mov	w1, #0x72                  	// #114
  4041e4:	mov	w4, #0x2d                  	// #45
  4041e8:	csel	w1, w1, w4, ne  // ne = any
  4041ec:	add	w4, w3, #0x1
  4041f0:	and	x5, x3, #0xffff
  4041f4:	strb	w1, [x0, x5]
  4041f8:	tst	x2, #0x80
  4041fc:	mov	w5, #0x77                  	// #119
  404200:	mov	w1, #0x2d                  	// #45
  404204:	csel	w5, w5, w1, ne  // ne = any
  404208:	add	w1, w3, #0x2
  40420c:	and	w1, w1, #0xffff
  404210:	and	x4, x4, #0x3
  404214:	strb	w5, [x0, x4]
  404218:	tbz	w2, #11, 40434c <ferror@plt+0x2a8c>
  40421c:	tst	x2, #0x40
  404220:	mov	w5, #0x73                  	// #115
  404224:	mov	w4, #0x53                  	// #83
  404228:	csel	w5, w5, w4, ne  // ne = any
  40422c:	add	w4, w3, #0x3
  404230:	and	x1, x1, #0xffff
  404234:	strb	w5, [x0, x1]
  404238:	tst	x2, #0x20
  40423c:	mov	w5, #0x72                  	// #114
  404240:	mov	w1, #0x2d                  	// #45
  404244:	csel	w5, w5, w1, ne  // ne = any
  404248:	add	w1, w3, #0x4
  40424c:	and	x4, x4, #0x7
  404250:	strb	w5, [x0, x4]
  404254:	tst	x2, #0x10
  404258:	mov	w5, #0x77                  	// #119
  40425c:	mov	w4, #0x2d                  	// #45
  404260:	csel	w5, w5, w4, ne  // ne = any
  404264:	add	w4, w3, #0x5
  404268:	and	w4, w4, #0xffff
  40426c:	and	x1, x1, #0xf
  404270:	strb	w5, [x0, x1]
  404274:	tbz	w2, #10, 404360 <ferror@plt+0x2aa0>
  404278:	tst	x2, #0x8
  40427c:	mov	w5, #0x73                  	// #115
  404280:	mov	w1, #0x53                  	// #83
  404284:	csel	w5, w5, w1, ne  // ne = any
  404288:	add	w1, w3, #0x6
  40428c:	and	x4, x4, #0xffff
  404290:	strb	w5, [x0, x4]
  404294:	tst	x2, #0x4
  404298:	mov	w5, #0x72                  	// #114
  40429c:	mov	w4, #0x2d                  	// #45
  4042a0:	csel	w5, w5, w4, ne  // ne = any
  4042a4:	add	w4, w3, #0x7
  4042a8:	and	x1, x1, #0xf
  4042ac:	strb	w5, [x0, x1]
  4042b0:	tst	x2, #0x2
  4042b4:	mov	w5, #0x77                  	// #119
  4042b8:	mov	w1, #0x2d                  	// #45
  4042bc:	csel	w5, w5, w1, ne  // ne = any
  4042c0:	add	w1, w3, #0x8
  4042c4:	and	w1, w1, #0xffff
  4042c8:	and	x4, x4, #0xf
  4042cc:	strb	w5, [x0, x4]
  4042d0:	tbz	w2, #9, 404374 <ferror@plt+0x2ab4>
  4042d4:	tst	x2, #0x1
  4042d8:	mov	w2, #0x74                  	// #116
  4042dc:	mov	w4, #0x54                  	// #84
  4042e0:	csel	w2, w2, w4, ne  // ne = any
  4042e4:	and	x1, x1, #0xffff
  4042e8:	strb	w2, [x0, x1]
  4042ec:	add	w3, w3, #0x9
  4042f0:	and	x3, x3, #0xffff
  4042f4:	strb	wzr, [x0, x3]
  4042f8:	ret
  4042fc:	mov	w1, #0x6c                  	// #108
  404300:	strb	w1, [x0]
  404304:	mov	w3, #0x1                   	// #1
  404308:	b	4041dc <ferror@plt+0x291c>
  40430c:	mov	w1, #0x63                  	// #99
  404310:	strb	w1, [x0]
  404314:	mov	w3, #0x1                   	// #1
  404318:	b	4041dc <ferror@plt+0x291c>
  40431c:	mov	w1, #0x62                  	// #98
  404320:	strb	w1, [x0]
  404324:	mov	w3, #0x1                   	// #1
  404328:	b	4041dc <ferror@plt+0x291c>
  40432c:	mov	w1, #0x73                  	// #115
  404330:	strb	w1, [x0]
  404334:	mov	w3, #0x1                   	// #1
  404338:	b	4041dc <ferror@plt+0x291c>
  40433c:	mov	w1, #0x70                  	// #112
  404340:	strb	w1, [x0]
  404344:	mov	w3, #0x1                   	// #1
  404348:	b	4041dc <ferror@plt+0x291c>
  40434c:	tst	x2, #0x40
  404350:	mov	w5, #0x78                  	// #120
  404354:	mov	w4, #0x2d                  	// #45
  404358:	csel	w5, w5, w4, ne  // ne = any
  40435c:	b	40422c <ferror@plt+0x296c>
  404360:	tst	x2, #0x8
  404364:	mov	w5, #0x78                  	// #120
  404368:	mov	w1, #0x2d                  	// #45
  40436c:	csel	w5, w5, w1, ne  // ne = any
  404370:	b	404288 <ferror@plt+0x29c8>
  404374:	tst	x2, #0x1
  404378:	mov	w2, #0x78                  	// #120
  40437c:	mov	w4, #0x2d                  	// #45
  404380:	csel	w2, w2, w4, ne  // ne = any
  404384:	b	4042e4 <ferror@plt+0x2a24>
  404388:	stp	x29, x30, [sp, #-80]!
  40438c:	mov	x29, sp
  404390:	stp	x19, x20, [sp, #16]
  404394:	add	x5, sp, #0x28
  404398:	tbz	w0, #1, 4043a8 <ferror@plt+0x2ae8>
  40439c:	mov	w2, #0x20                  	// #32
  4043a0:	strb	w2, [sp, #40]
  4043a4:	add	x5, sp, #0x29
  4043a8:	cmp	x1, #0x3ff
  4043ac:	b.ls	40453c <ferror@plt+0x2c7c>  // b.plast
  4043b0:	mov	x2, #0xfffff               	// #1048575
  4043b4:	cmp	x1, x2
  4043b8:	b.ls	404454 <ferror@plt+0x2b94>  // b.plast
  4043bc:	mov	x2, #0x3fffffff            	// #1073741823
  4043c0:	cmp	x1, x2
  4043c4:	b.ls	40445c <ferror@plt+0x2b9c>  // b.plast
  4043c8:	mov	x2, #0xffffffffff          	// #1099511627775
  4043cc:	cmp	x1, x2
  4043d0:	b.ls	404464 <ferror@plt+0x2ba4>  // b.plast
  4043d4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4043d8:	cmp	x1, x2
  4043dc:	b.ls	40446c <ferror@plt+0x2bac>  // b.plast
  4043e0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4043e4:	cmp	x1, x2
  4043e8:	mov	w19, #0x3c                  	// #60
  4043ec:	mov	w2, #0x46                  	// #70
  4043f0:	csel	w19, w19, w2, ls  // ls = plast
  4043f4:	sub	w4, w19, #0xa
  4043f8:	mov	w3, #0x6667                	// #26215
  4043fc:	movk	w3, #0x6666, lsl #16
  404400:	smull	x3, w4, w3
  404404:	asr	x3, x3, #34
  404408:	sub	w3, w3, w4, asr #31
  40440c:	adrp	x2, 405000 <ferror@plt+0x3740>
  404410:	add	x2, x2, #0x480
  404414:	ldrsb	w3, [x2, w3, sxtw]
  404418:	lsr	x20, x1, x4
  40441c:	mov	x2, #0xffffffffffffffff    	// #-1
  404420:	lsl	x2, x2, x4
  404424:	bic	x1, x1, x2
  404428:	strb	w3, [x5]
  40442c:	and	w2, w0, #0x1
  404430:	cmp	w3, #0x42
  404434:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404438:	b.eq	404550 <ferror@plt+0x2c90>  // b.none
  40443c:	mov	w2, #0x69                  	// #105
  404440:	strb	w2, [x5, #1]
  404444:	add	x2, x5, #0x3
  404448:	mov	w3, #0x42                  	// #66
  40444c:	strb	w3, [x5, #2]
  404450:	b	404554 <ferror@plt+0x2c94>
  404454:	mov	w19, #0x14                  	// #20
  404458:	b	4043f4 <ferror@plt+0x2b34>
  40445c:	mov	w19, #0x1e                  	// #30
  404460:	b	4043f4 <ferror@plt+0x2b34>
  404464:	mov	w19, #0x28                  	// #40
  404468:	b	4043f4 <ferror@plt+0x2b34>
  40446c:	mov	w19, #0x32                  	// #50
  404470:	b	4043f4 <ferror@plt+0x2b34>
  404474:	sub	w19, w19, #0x14
  404478:	lsr	x19, x1, x19
  40447c:	add	x19, x19, #0x32
  404480:	lsr	x19, x19, #2
  404484:	mov	x0, #0xf5c3                	// #62915
  404488:	movk	x0, #0x5c28, lsl #16
  40448c:	movk	x0, #0xc28f, lsl #32
  404490:	movk	x0, #0x28f5, lsl #48
  404494:	umulh	x19, x19, x0
  404498:	lsr	x19, x19, #2
  40449c:	cmp	x19, #0xa
  4044a0:	b.eq	4044f0 <ferror@plt+0x2c30>  // b.none
  4044a4:	cbz	x19, 4044f4 <ferror@plt+0x2c34>
  4044a8:	bl	4015c0 <localeconv@plt>
  4044ac:	cbz	x0, 404524 <ferror@plt+0x2c64>
  4044b0:	ldr	x4, [x0]
  4044b4:	cbz	x4, 404530 <ferror@plt+0x2c70>
  4044b8:	ldrsb	w1, [x4]
  4044bc:	adrp	x0, 405000 <ferror@plt+0x3740>
  4044c0:	add	x0, x0, #0x478
  4044c4:	cmp	w1, #0x0
  4044c8:	csel	x4, x0, x4, eq  // eq = none
  4044cc:	add	x6, sp, #0x28
  4044d0:	mov	x5, x19
  4044d4:	mov	w3, w20
  4044d8:	adrp	x2, 405000 <ferror@plt+0x3740>
  4044dc:	add	x2, x2, #0x488
  4044e0:	mov	x1, #0x20                  	// #32
  4044e4:	add	x0, sp, #0x30
  4044e8:	bl	4015b0 <snprintf@plt>
  4044ec:	b	404510 <ferror@plt+0x2c50>
  4044f0:	add	w20, w20, #0x1
  4044f4:	add	x4, sp, #0x28
  4044f8:	mov	w3, w20
  4044fc:	adrp	x2, 405000 <ferror@plt+0x3740>
  404500:	add	x2, x2, #0x498
  404504:	mov	x1, #0x20                  	// #32
  404508:	add	x0, sp, #0x30
  40450c:	bl	4015b0 <snprintf@plt>
  404510:	add	x0, sp, #0x30
  404514:	bl	4016b0 <strdup@plt>
  404518:	ldp	x19, x20, [sp, #16]
  40451c:	ldp	x29, x30, [sp], #80
  404520:	ret
  404524:	adrp	x4, 405000 <ferror@plt+0x3740>
  404528:	add	x4, x4, #0x478
  40452c:	b	4044cc <ferror@plt+0x2c0c>
  404530:	adrp	x4, 405000 <ferror@plt+0x3740>
  404534:	add	x4, x4, #0x478
  404538:	b	4044cc <ferror@plt+0x2c0c>
  40453c:	mov	w20, w1
  404540:	mov	w1, #0x42                  	// #66
  404544:	strb	w1, [x5]
  404548:	mov	w19, #0xa                   	// #10
  40454c:	mov	x1, #0x0                   	// #0
  404550:	add	x2, x5, #0x1
  404554:	strb	wzr, [x2]
  404558:	cbz	x1, 4044f4 <ferror@plt+0x2c34>
  40455c:	tbz	w0, #2, 404474 <ferror@plt+0x2bb4>
  404560:	sub	w19, w19, #0x14
  404564:	lsr	x19, x1, x19
  404568:	add	x19, x19, #0x5
  40456c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404570:	movk	x0, #0xcccd
  404574:	umulh	x19, x19, x0
  404578:	lsr	x19, x19, #3
  40457c:	umulh	x0, x19, x0
  404580:	lsr	x0, x0, #3
  404584:	add	x0, x0, x0, lsl #2
  404588:	cmp	x19, x0, lsl #1
  40458c:	b.ne	4044a4 <ferror@plt+0x2be4>  // b.any
  404590:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404594:	movk	x0, #0xcccd
  404598:	umulh	x19, x19, x0
  40459c:	lsr	x19, x19, #3
  4045a0:	b	4044a4 <ferror@plt+0x2be4>
  4045a4:	cbz	x0, 404684 <ferror@plt+0x2dc4>
  4045a8:	stp	x29, x30, [sp, #-64]!
  4045ac:	mov	x29, sp
  4045b0:	stp	x19, x20, [sp, #16]
  4045b4:	stp	x21, x22, [sp, #32]
  4045b8:	stp	x23, x24, [sp, #48]
  4045bc:	mov	x19, x0
  4045c0:	mov	x24, x1
  4045c4:	mov	x22, x2
  4045c8:	mov	x23, x3
  4045cc:	ldrsb	w4, [x0]
  4045d0:	cbz	w4, 40468c <ferror@plt+0x2dcc>
  4045d4:	cmp	x1, #0x0
  4045d8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4045dc:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4045e0:	b.eq	404694 <ferror@plt+0x2dd4>  // b.none
  4045e4:	mov	x21, #0x0                   	// #0
  4045e8:	mov	x0, #0x0                   	// #0
  4045ec:	b	404644 <ferror@plt+0x2d84>
  4045f0:	ldrsb	w1, [x19, #1]
  4045f4:	mov	x20, x19
  4045f8:	cbnz	w1, 404600 <ferror@plt+0x2d40>
  4045fc:	add	x20, x19, #0x1
  404600:	cmp	x0, #0x0
  404604:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404608:	b.eq	40463c <ferror@plt+0x2d7c>  // b.none
  40460c:	cmp	x0, x20
  404610:	b.cs	4046a4 <ferror@plt+0x2de4>  // b.hs, b.nlast
  404614:	sub	x1, x20, x0
  404618:	blr	x23
  40461c:	cmn	w0, #0x1
  404620:	b.eq	404670 <ferror@plt+0x2db0>  // b.none
  404624:	add	x1, x21, #0x1
  404628:	str	w0, [x24, x21, lsl #2]
  40462c:	ldrsb	w0, [x20]
  404630:	cbz	w0, 404668 <ferror@plt+0x2da8>
  404634:	mov	x21, x1
  404638:	mov	x0, #0x0                   	// #0
  40463c:	ldrsb	w4, [x19, #1]!
  404640:	cbz	w4, 40466c <ferror@plt+0x2dac>
  404644:	cmp	x22, x21
  404648:	b.ls	40469c <ferror@plt+0x2ddc>  // b.plast
  40464c:	cmp	x0, #0x0
  404650:	csel	x0, x0, x19, ne  // ne = any
  404654:	cmp	w4, #0x2c
  404658:	b.eq	4045f0 <ferror@plt+0x2d30>  // b.none
  40465c:	ldrsb	w1, [x19, #1]
  404660:	cbz	w1, 4045fc <ferror@plt+0x2d3c>
  404664:	b	40463c <ferror@plt+0x2d7c>
  404668:	mov	x21, x1
  40466c:	mov	w0, w21
  404670:	ldp	x19, x20, [sp, #16]
  404674:	ldp	x21, x22, [sp, #32]
  404678:	ldp	x23, x24, [sp, #48]
  40467c:	ldp	x29, x30, [sp], #64
  404680:	ret
  404684:	mov	w0, #0xffffffff            	// #-1
  404688:	ret
  40468c:	mov	w0, #0xffffffff            	// #-1
  404690:	b	404670 <ferror@plt+0x2db0>
  404694:	mov	w0, #0xffffffff            	// #-1
  404698:	b	404670 <ferror@plt+0x2db0>
  40469c:	mov	w0, #0xfffffffe            	// #-2
  4046a0:	b	404670 <ferror@plt+0x2db0>
  4046a4:	mov	w0, #0xffffffff            	// #-1
  4046a8:	b	404670 <ferror@plt+0x2db0>
  4046ac:	cbz	x0, 404724 <ferror@plt+0x2e64>
  4046b0:	stp	x29, x30, [sp, #-32]!
  4046b4:	mov	x29, sp
  4046b8:	str	x19, [sp, #16]
  4046bc:	mov	x19, x3
  4046c0:	mov	x3, x4
  4046c4:	ldrsb	w4, [x0]
  4046c8:	cmp	x19, #0x0
  4046cc:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4046d0:	b.eq	40472c <ferror@plt+0x2e6c>  // b.none
  4046d4:	ldr	x5, [x19]
  4046d8:	cmp	x5, x2
  4046dc:	b.hi	404734 <ferror@plt+0x2e74>  // b.pmore
  4046e0:	cmp	w4, #0x2b
  4046e4:	b.eq	40471c <ferror@plt+0x2e5c>  // b.none
  4046e8:	str	xzr, [x19]
  4046ec:	ldr	x4, [x19]
  4046f0:	sub	x2, x2, x4
  4046f4:	add	x1, x1, x4, lsl #2
  4046f8:	bl	4045a4 <ferror@plt+0x2ce4>
  4046fc:	cmp	w0, #0x0
  404700:	b.le	404710 <ferror@plt+0x2e50>
  404704:	ldr	x1, [x19]
  404708:	add	x1, x1, w0, sxtw
  40470c:	str	x1, [x19]
  404710:	ldr	x19, [sp, #16]
  404714:	ldp	x29, x30, [sp], #32
  404718:	ret
  40471c:	add	x0, x0, #0x1
  404720:	b	4046ec <ferror@plt+0x2e2c>
  404724:	mov	w0, #0xffffffff            	// #-1
  404728:	ret
  40472c:	mov	w0, #0xffffffff            	// #-1
  404730:	b	404710 <ferror@plt+0x2e50>
  404734:	mov	w0, #0xffffffff            	// #-1
  404738:	b	404710 <ferror@plt+0x2e50>
  40473c:	cmp	x2, #0x0
  404740:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404744:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404748:	b.eq	404824 <ferror@plt+0x2f64>  // b.none
  40474c:	stp	x29, x30, [sp, #-64]!
  404750:	mov	x29, sp
  404754:	stp	x19, x20, [sp, #16]
  404758:	stp	x21, x22, [sp, #32]
  40475c:	str	x23, [sp, #48]
  404760:	mov	x19, x0
  404764:	mov	x21, x1
  404768:	mov	x22, x2
  40476c:	mov	x0, #0x0                   	// #0
  404770:	mov	w23, #0x1                   	// #1
  404774:	b	4047e8 <ferror@plt+0x2f28>
  404778:	ldrsb	w1, [x19, #1]
  40477c:	mov	x20, x19
  404780:	cbnz	w1, 404788 <ferror@plt+0x2ec8>
  404784:	add	x20, x19, #0x1
  404788:	cmp	x0, #0x0
  40478c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404790:	b.eq	4047e4 <ferror@plt+0x2f24>  // b.none
  404794:	cmp	x0, x20
  404798:	b.cs	40482c <ferror@plt+0x2f6c>  // b.hs, b.nlast
  40479c:	sub	x1, x20, x0
  4047a0:	blr	x22
  4047a4:	tbnz	w0, #31, 404810 <ferror@plt+0x2f50>
  4047a8:	add	w1, w0, #0x7
  4047ac:	cmp	w0, #0x0
  4047b0:	csel	w1, w1, w0, lt  // lt = tstop
  4047b4:	asr	w1, w1, #3
  4047b8:	negs	w3, w0
  4047bc:	and	w0, w0, #0x7
  4047c0:	and	w3, w3, #0x7
  4047c4:	csneg	w0, w0, w3, mi  // mi = first
  4047c8:	lsl	w3, w23, w0
  4047cc:	ldrb	w0, [x21, w1, sxtw]
  4047d0:	orr	w3, w3, w0
  4047d4:	strb	w3, [x21, w1, sxtw]
  4047d8:	ldrsb	w0, [x20]
  4047dc:	cbz	w0, 404834 <ferror@plt+0x2f74>
  4047e0:	mov	x0, #0x0                   	// #0
  4047e4:	add	x19, x19, #0x1
  4047e8:	ldrsb	w1, [x19]
  4047ec:	cbz	w1, 40480c <ferror@plt+0x2f4c>
  4047f0:	cmp	x0, #0x0
  4047f4:	csel	x0, x0, x19, ne  // ne = any
  4047f8:	cmp	w1, #0x2c
  4047fc:	b.eq	404778 <ferror@plt+0x2eb8>  // b.none
  404800:	ldrsb	w1, [x19, #1]
  404804:	cbz	w1, 404784 <ferror@plt+0x2ec4>
  404808:	b	4047e4 <ferror@plt+0x2f24>
  40480c:	mov	w0, #0x0                   	// #0
  404810:	ldp	x19, x20, [sp, #16]
  404814:	ldp	x21, x22, [sp, #32]
  404818:	ldr	x23, [sp, #48]
  40481c:	ldp	x29, x30, [sp], #64
  404820:	ret
  404824:	mov	w0, #0xffffffea            	// #-22
  404828:	ret
  40482c:	mov	w0, #0xffffffff            	// #-1
  404830:	b	404810 <ferror@plt+0x2f50>
  404834:	mov	w0, #0x0                   	// #0
  404838:	b	404810 <ferror@plt+0x2f50>
  40483c:	cmp	x2, #0x0
  404840:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404844:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404848:	b.eq	4048f4 <ferror@plt+0x3034>  // b.none
  40484c:	stp	x29, x30, [sp, #-48]!
  404850:	mov	x29, sp
  404854:	stp	x19, x20, [sp, #16]
  404858:	stp	x21, x22, [sp, #32]
  40485c:	mov	x19, x0
  404860:	mov	x21, x1
  404864:	mov	x22, x2
  404868:	mov	x0, #0x0                   	// #0
  40486c:	b	4048bc <ferror@plt+0x2ffc>
  404870:	ldrsb	w1, [x19, #1]
  404874:	mov	x20, x19
  404878:	cbnz	w1, 404880 <ferror@plt+0x2fc0>
  40487c:	add	x20, x19, #0x1
  404880:	cmp	x0, #0x0
  404884:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404888:	b.eq	4048b8 <ferror@plt+0x2ff8>  // b.none
  40488c:	cmp	x0, x20
  404890:	b.cs	4048fc <ferror@plt+0x303c>  // b.hs, b.nlast
  404894:	sub	x1, x20, x0
  404898:	blr	x22
  40489c:	tbnz	x0, #63, 4048e4 <ferror@plt+0x3024>
  4048a0:	ldr	x3, [x21]
  4048a4:	orr	x0, x3, x0
  4048a8:	str	x0, [x21]
  4048ac:	ldrsb	w0, [x20]
  4048b0:	cbz	w0, 404904 <ferror@plt+0x3044>
  4048b4:	mov	x0, #0x0                   	// #0
  4048b8:	add	x19, x19, #0x1
  4048bc:	ldrsb	w3, [x19]
  4048c0:	cbz	w3, 4048e0 <ferror@plt+0x3020>
  4048c4:	cmp	x0, #0x0
  4048c8:	csel	x0, x0, x19, ne  // ne = any
  4048cc:	cmp	w3, #0x2c
  4048d0:	b.eq	404870 <ferror@plt+0x2fb0>  // b.none
  4048d4:	ldrsb	w1, [x19, #1]
  4048d8:	cbz	w1, 40487c <ferror@plt+0x2fbc>
  4048dc:	b	4048b8 <ferror@plt+0x2ff8>
  4048e0:	mov	w0, #0x0                   	// #0
  4048e4:	ldp	x19, x20, [sp, #16]
  4048e8:	ldp	x21, x22, [sp, #32]
  4048ec:	ldp	x29, x30, [sp], #48
  4048f0:	ret
  4048f4:	mov	w0, #0xffffffea            	// #-22
  4048f8:	ret
  4048fc:	mov	w0, #0xffffffff            	// #-1
  404900:	b	4048e4 <ferror@plt+0x3024>
  404904:	mov	w0, #0x0                   	// #0
  404908:	b	4048e4 <ferror@plt+0x3024>
  40490c:	stp	x29, x30, [sp, #-80]!
  404910:	mov	x29, sp
  404914:	str	xzr, [sp, #72]
  404918:	cbz	x0, 404a64 <ferror@plt+0x31a4>
  40491c:	stp	x19, x20, [sp, #16]
  404920:	stp	x21, x22, [sp, #32]
  404924:	str	x23, [sp, #48]
  404928:	mov	x19, x0
  40492c:	mov	x23, x1
  404930:	mov	x20, x2
  404934:	mov	w21, w3
  404938:	str	w3, [x1]
  40493c:	str	w3, [x2]
  404940:	bl	401870 <__errno_location@plt>
  404944:	mov	x22, x0
  404948:	str	wzr, [x0]
  40494c:	ldrsb	w0, [x19]
  404950:	cmp	w0, #0x3a
  404954:	b.eq	4049b0 <ferror@plt+0x30f0>  // b.none
  404958:	mov	w2, #0xa                   	// #10
  40495c:	add	x1, sp, #0x48
  404960:	mov	x0, x19
  404964:	bl	401740 <strtol@plt>
  404968:	str	w0, [x23]
  40496c:	str	w0, [x20]
  404970:	ldr	w0, [x22]
  404974:	cbnz	w0, 404a94 <ferror@plt+0x31d4>
  404978:	ldr	x1, [sp, #72]
  40497c:	cmp	x1, #0x0
  404980:	ccmp	x1, x19, #0x4, ne  // ne = any
  404984:	b.eq	404aa8 <ferror@plt+0x31e8>  // b.none
  404988:	ldrsb	w2, [x1]
  40498c:	cmp	w2, #0x3a
  404990:	b.eq	4049f8 <ferror@plt+0x3138>  // b.none
  404994:	cmp	w2, #0x2d
  404998:	b.eq	404a14 <ferror@plt+0x3154>  // b.none
  40499c:	ldp	x19, x20, [sp, #16]
  4049a0:	ldp	x21, x22, [sp, #32]
  4049a4:	ldr	x23, [sp, #48]
  4049a8:	ldp	x29, x30, [sp], #80
  4049ac:	ret
  4049b0:	add	x19, x19, #0x1
  4049b4:	mov	w2, #0xa                   	// #10
  4049b8:	add	x1, sp, #0x48
  4049bc:	mov	x0, x19
  4049c0:	bl	401740 <strtol@plt>
  4049c4:	str	w0, [x20]
  4049c8:	ldr	w0, [x22]
  4049cc:	cbnz	w0, 404a6c <ferror@plt+0x31ac>
  4049d0:	ldr	x0, [sp, #72]
  4049d4:	cbz	x0, 404a80 <ferror@plt+0x31c0>
  4049d8:	ldrsb	w1, [x0]
  4049dc:	cmp	w1, #0x0
  4049e0:	ccmp	x0, x19, #0x4, eq  // eq = none
  4049e4:	csetm	w0, eq  // eq = none
  4049e8:	ldp	x19, x20, [sp, #16]
  4049ec:	ldp	x21, x22, [sp, #32]
  4049f0:	ldr	x23, [sp, #48]
  4049f4:	b	4049a8 <ferror@plt+0x30e8>
  4049f8:	ldrsb	w2, [x1, #1]
  4049fc:	cbnz	w2, 404a14 <ferror@plt+0x3154>
  404a00:	str	w21, [x20]
  404a04:	ldp	x19, x20, [sp, #16]
  404a08:	ldp	x21, x22, [sp, #32]
  404a0c:	ldr	x23, [sp, #48]
  404a10:	b	4049a8 <ferror@plt+0x30e8>
  404a14:	add	x19, x1, #0x1
  404a18:	str	xzr, [sp, #72]
  404a1c:	str	wzr, [x22]
  404a20:	mov	w2, #0xa                   	// #10
  404a24:	add	x1, sp, #0x48
  404a28:	mov	x0, x19
  404a2c:	bl	401740 <strtol@plt>
  404a30:	str	w0, [x20]
  404a34:	ldr	w0, [x22]
  404a38:	cbnz	w0, 404abc <ferror@plt+0x31fc>
  404a3c:	ldr	x0, [sp, #72]
  404a40:	cbz	x0, 404ad0 <ferror@plt+0x3210>
  404a44:	ldrsb	w1, [x0]
  404a48:	cmp	w1, #0x0
  404a4c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404a50:	csetm	w0, eq  // eq = none
  404a54:	ldp	x19, x20, [sp, #16]
  404a58:	ldp	x21, x22, [sp, #32]
  404a5c:	ldr	x23, [sp, #48]
  404a60:	b	4049a8 <ferror@plt+0x30e8>
  404a64:	mov	w0, #0x0                   	// #0
  404a68:	b	4049a8 <ferror@plt+0x30e8>
  404a6c:	mov	w0, #0xffffffff            	// #-1
  404a70:	ldp	x19, x20, [sp, #16]
  404a74:	ldp	x21, x22, [sp, #32]
  404a78:	ldr	x23, [sp, #48]
  404a7c:	b	4049a8 <ferror@plt+0x30e8>
  404a80:	mov	w0, #0xffffffff            	// #-1
  404a84:	ldp	x19, x20, [sp, #16]
  404a88:	ldp	x21, x22, [sp, #32]
  404a8c:	ldr	x23, [sp, #48]
  404a90:	b	4049a8 <ferror@plt+0x30e8>
  404a94:	mov	w0, #0xffffffff            	// #-1
  404a98:	ldp	x19, x20, [sp, #16]
  404a9c:	ldp	x21, x22, [sp, #32]
  404aa0:	ldr	x23, [sp, #48]
  404aa4:	b	4049a8 <ferror@plt+0x30e8>
  404aa8:	mov	w0, #0xffffffff            	// #-1
  404aac:	ldp	x19, x20, [sp, #16]
  404ab0:	ldp	x21, x22, [sp, #32]
  404ab4:	ldr	x23, [sp, #48]
  404ab8:	b	4049a8 <ferror@plt+0x30e8>
  404abc:	mov	w0, #0xffffffff            	// #-1
  404ac0:	ldp	x19, x20, [sp, #16]
  404ac4:	ldp	x21, x22, [sp, #32]
  404ac8:	ldr	x23, [sp, #48]
  404acc:	b	4049a8 <ferror@plt+0x30e8>
  404ad0:	mov	w0, #0xffffffff            	// #-1
  404ad4:	ldp	x19, x20, [sp, #16]
  404ad8:	ldp	x21, x22, [sp, #32]
  404adc:	ldr	x23, [sp, #48]
  404ae0:	b	4049a8 <ferror@plt+0x30e8>
  404ae4:	cmp	x0, #0x0
  404ae8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404aec:	b.eq	404bb4 <ferror@plt+0x32f4>  // b.none
  404af0:	stp	x29, x30, [sp, #-80]!
  404af4:	mov	x29, sp
  404af8:	stp	x19, x20, [sp, #16]
  404afc:	stp	x21, x22, [sp, #32]
  404b00:	stp	x23, x24, [sp, #48]
  404b04:	mov	x20, x1
  404b08:	add	x24, sp, #0x40
  404b0c:	add	x23, sp, #0x48
  404b10:	b	404b40 <ferror@plt+0x3280>
  404b14:	cmp	x19, #0x0
  404b18:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404b1c:	ccmp	x21, x22, #0x0, ne  // ne = any
  404b20:	b.ne	404b9c <ferror@plt+0x32dc>  // b.any
  404b24:	mov	x2, x21
  404b28:	mov	x1, x20
  404b2c:	mov	x0, x19
  404b30:	bl	401630 <strncmp@plt>
  404b34:	cbnz	w0, 404b9c <ferror@plt+0x32dc>
  404b38:	add	x0, x19, x21
  404b3c:	add	x20, x20, x22
  404b40:	mov	x1, x24
  404b44:	bl	403284 <ferror@plt+0x19c4>
  404b48:	mov	x19, x0
  404b4c:	mov	x1, x23
  404b50:	mov	x0, x20
  404b54:	bl	403284 <ferror@plt+0x19c4>
  404b58:	mov	x20, x0
  404b5c:	ldr	x21, [sp, #64]
  404b60:	ldr	x22, [sp, #72]
  404b64:	adds	x0, x21, x22
  404b68:	b.eq	404b94 <ferror@plt+0x32d4>  // b.none
  404b6c:	cmp	x0, #0x1
  404b70:	b.ne	404b14 <ferror@plt+0x3254>  // b.any
  404b74:	cbz	x19, 404b84 <ferror@plt+0x32c4>
  404b78:	ldrsb	w0, [x19]
  404b7c:	cmp	w0, #0x2f
  404b80:	b.eq	404b94 <ferror@plt+0x32d4>  // b.none
  404b84:	cbz	x20, 404b9c <ferror@plt+0x32dc>
  404b88:	ldrsb	w0, [x20]
  404b8c:	cmp	w0, #0x2f
  404b90:	b.ne	404b14 <ferror@plt+0x3254>  // b.any
  404b94:	mov	w0, #0x1                   	// #1
  404b98:	b	404ba0 <ferror@plt+0x32e0>
  404b9c:	mov	w0, #0x0                   	// #0
  404ba0:	ldp	x19, x20, [sp, #16]
  404ba4:	ldp	x21, x22, [sp, #32]
  404ba8:	ldp	x23, x24, [sp, #48]
  404bac:	ldp	x29, x30, [sp], #80
  404bb0:	ret
  404bb4:	mov	w0, #0x0                   	// #0
  404bb8:	ret
  404bbc:	stp	x29, x30, [sp, #-64]!
  404bc0:	mov	x29, sp
  404bc4:	stp	x19, x20, [sp, #16]
  404bc8:	mov	x19, x0
  404bcc:	orr	x0, x0, x1
  404bd0:	cbz	x0, 404c54 <ferror@plt+0x3394>
  404bd4:	stp	x21, x22, [sp, #32]
  404bd8:	mov	x21, x1
  404bdc:	mov	x22, x2
  404be0:	cbz	x19, 404c68 <ferror@plt+0x33a8>
  404be4:	cbz	x1, 404c80 <ferror@plt+0x33c0>
  404be8:	stp	x23, x24, [sp, #48]
  404bec:	mov	x0, x19
  404bf0:	bl	401520 <strlen@plt>
  404bf4:	mov	x23, x0
  404bf8:	mvn	x0, x0
  404bfc:	mov	x20, #0x0                   	// #0
  404c00:	cmp	x0, x22
  404c04:	b.cc	404c94 <ferror@plt+0x33d4>  // b.lo, b.ul, b.last
  404c08:	add	x24, x23, x22
  404c0c:	add	x0, x24, #0x1
  404c10:	bl	4015f0 <malloc@plt>
  404c14:	mov	x20, x0
  404c18:	cbz	x0, 404ca0 <ferror@plt+0x33e0>
  404c1c:	mov	x2, x23
  404c20:	mov	x1, x19
  404c24:	bl	4014f0 <memcpy@plt>
  404c28:	mov	x2, x22
  404c2c:	mov	x1, x21
  404c30:	add	x0, x20, x23
  404c34:	bl	4014f0 <memcpy@plt>
  404c38:	strb	wzr, [x20, x24]
  404c3c:	ldp	x21, x22, [sp, #32]
  404c40:	ldp	x23, x24, [sp, #48]
  404c44:	mov	x0, x20
  404c48:	ldp	x19, x20, [sp, #16]
  404c4c:	ldp	x29, x30, [sp], #64
  404c50:	ret
  404c54:	adrp	x0, 405000 <ferror@plt+0x3740>
  404c58:	add	x0, x0, #0xa8
  404c5c:	bl	4016b0 <strdup@plt>
  404c60:	mov	x20, x0
  404c64:	b	404c44 <ferror@plt+0x3384>
  404c68:	mov	x1, x2
  404c6c:	mov	x0, x21
  404c70:	bl	401780 <strndup@plt>
  404c74:	mov	x20, x0
  404c78:	ldp	x21, x22, [sp, #32]
  404c7c:	b	404c44 <ferror@plt+0x3384>
  404c80:	mov	x0, x19
  404c84:	bl	4016b0 <strdup@plt>
  404c88:	mov	x20, x0
  404c8c:	ldp	x21, x22, [sp, #32]
  404c90:	b	404c44 <ferror@plt+0x3384>
  404c94:	ldp	x21, x22, [sp, #32]
  404c98:	ldp	x23, x24, [sp, #48]
  404c9c:	b	404c44 <ferror@plt+0x3384>
  404ca0:	ldp	x21, x22, [sp, #32]
  404ca4:	ldp	x23, x24, [sp, #48]
  404ca8:	b	404c44 <ferror@plt+0x3384>
  404cac:	stp	x29, x30, [sp, #-32]!
  404cb0:	mov	x29, sp
  404cb4:	stp	x19, x20, [sp, #16]
  404cb8:	mov	x20, x0
  404cbc:	mov	x19, x1
  404cc0:	mov	x2, #0x0                   	// #0
  404cc4:	cbz	x1, 404cd4 <ferror@plt+0x3414>
  404cc8:	mov	x0, x1
  404ccc:	bl	401520 <strlen@plt>
  404cd0:	mov	x2, x0
  404cd4:	mov	x1, x19
  404cd8:	mov	x0, x20
  404cdc:	bl	404bbc <ferror@plt+0x32fc>
  404ce0:	ldp	x19, x20, [sp, #16]
  404ce4:	ldp	x29, x30, [sp], #32
  404ce8:	ret
  404cec:	stp	x29, x30, [sp, #-288]!
  404cf0:	mov	x29, sp
  404cf4:	str	x19, [sp, #16]
  404cf8:	mov	x19, x0
  404cfc:	str	x2, [sp, #240]
  404d00:	str	x3, [sp, #248]
  404d04:	str	x4, [sp, #256]
  404d08:	str	x5, [sp, #264]
  404d0c:	str	x6, [sp, #272]
  404d10:	str	x7, [sp, #280]
  404d14:	str	q0, [sp, #112]
  404d18:	str	q1, [sp, #128]
  404d1c:	str	q2, [sp, #144]
  404d20:	str	q3, [sp, #160]
  404d24:	str	q4, [sp, #176]
  404d28:	str	q5, [sp, #192]
  404d2c:	str	q6, [sp, #208]
  404d30:	str	q7, [sp, #224]
  404d34:	add	x0, sp, #0x120
  404d38:	str	x0, [sp, #80]
  404d3c:	str	x0, [sp, #88]
  404d40:	add	x0, sp, #0xf0
  404d44:	str	x0, [sp, #96]
  404d48:	mov	w0, #0xffffffd0            	// #-48
  404d4c:	str	w0, [sp, #104]
  404d50:	mov	w0, #0xffffff80            	// #-128
  404d54:	str	w0, [sp, #108]
  404d58:	ldp	x2, x3, [sp, #80]
  404d5c:	stp	x2, x3, [sp, #32]
  404d60:	ldp	x2, x3, [sp, #96]
  404d64:	stp	x2, x3, [sp, #48]
  404d68:	add	x2, sp, #0x20
  404d6c:	add	x0, sp, #0x48
  404d70:	bl	401770 <vasprintf@plt>
  404d74:	tbnz	w0, #31, 404da4 <ferror@plt+0x34e4>
  404d78:	sxtw	x2, w0
  404d7c:	ldr	x1, [sp, #72]
  404d80:	mov	x0, x19
  404d84:	bl	404bbc <ferror@plt+0x32fc>
  404d88:	mov	x19, x0
  404d8c:	ldr	x0, [sp, #72]
  404d90:	bl	401750 <free@plt>
  404d94:	mov	x0, x19
  404d98:	ldr	x19, [sp, #16]
  404d9c:	ldp	x29, x30, [sp], #288
  404da0:	ret
  404da4:	mov	x19, #0x0                   	// #0
  404da8:	b	404d94 <ferror@plt+0x34d4>
  404dac:	stp	x29, x30, [sp, #-80]!
  404db0:	mov	x29, sp
  404db4:	stp	x19, x20, [sp, #16]
  404db8:	stp	x21, x22, [sp, #32]
  404dbc:	mov	x19, x0
  404dc0:	ldr	x21, [x0]
  404dc4:	ldrsb	w0, [x21]
  404dc8:	cbz	w0, 404efc <ferror@plt+0x363c>
  404dcc:	stp	x23, x24, [sp, #48]
  404dd0:	mov	x24, x1
  404dd4:	mov	x22, x2
  404dd8:	mov	w23, w3
  404ddc:	mov	x1, x2
  404de0:	mov	x0, x21
  404de4:	bl	401790 <strspn@plt>
  404de8:	add	x20, x21, x0
  404dec:	ldrsb	w21, [x21, x0]
  404df0:	cbz	w21, 404e68 <ferror@plt+0x35a8>
  404df4:	cbz	w23, 404ecc <ferror@plt+0x360c>
  404df8:	mov	w1, w21
  404dfc:	adrp	x0, 405000 <ferror@plt+0x3740>
  404e00:	add	x0, x0, #0x4a0
  404e04:	bl	4017a0 <strchr@plt>
  404e08:	cbz	x0, 404e88 <ferror@plt+0x35c8>
  404e0c:	strb	w21, [sp, #72]
  404e10:	strb	wzr, [sp, #73]
  404e14:	add	x23, x20, #0x1
  404e18:	add	x1, sp, #0x48
  404e1c:	mov	x0, x23
  404e20:	bl	4032f8 <ferror@plt+0x1a38>
  404e24:	str	x0, [x24]
  404e28:	add	x1, x20, x0
  404e2c:	ldrsb	w1, [x1, #1]
  404e30:	cmp	w1, #0x0
  404e34:	ccmp	w21, w1, #0x0, ne  // ne = any
  404e38:	b.ne	404e78 <ferror@plt+0x35b8>  // b.any
  404e3c:	add	x0, x0, #0x2
  404e40:	add	x21, x20, x0
  404e44:	ldrsb	w1, [x20, x0]
  404e48:	cbz	w1, 404e58 <ferror@plt+0x3598>
  404e4c:	mov	x0, x22
  404e50:	bl	4017a0 <strchr@plt>
  404e54:	cbz	x0, 404e78 <ferror@plt+0x35b8>
  404e58:	str	x21, [x19]
  404e5c:	mov	x20, x23
  404e60:	ldp	x23, x24, [sp, #48]
  404e64:	b	404ee8 <ferror@plt+0x3628>
  404e68:	str	x20, [x19]
  404e6c:	mov	x20, #0x0                   	// #0
  404e70:	ldp	x23, x24, [sp, #48]
  404e74:	b	404ee8 <ferror@plt+0x3628>
  404e78:	str	x20, [x19]
  404e7c:	mov	x20, #0x0                   	// #0
  404e80:	ldp	x23, x24, [sp, #48]
  404e84:	b	404ee8 <ferror@plt+0x3628>
  404e88:	mov	x1, x22
  404e8c:	mov	x0, x20
  404e90:	bl	4032f8 <ferror@plt+0x1a38>
  404e94:	str	x0, [x24]
  404e98:	add	x21, x20, x0
  404e9c:	ldrsb	w1, [x20, x0]
  404ea0:	cbz	w1, 404eb0 <ferror@plt+0x35f0>
  404ea4:	mov	x0, x22
  404ea8:	bl	4017a0 <strchr@plt>
  404eac:	cbz	x0, 404ebc <ferror@plt+0x35fc>
  404eb0:	str	x21, [x19]
  404eb4:	ldp	x23, x24, [sp, #48]
  404eb8:	b	404ee8 <ferror@plt+0x3628>
  404ebc:	str	x20, [x19]
  404ec0:	mov	x20, x0
  404ec4:	ldp	x23, x24, [sp, #48]
  404ec8:	b	404ee8 <ferror@plt+0x3628>
  404ecc:	mov	x1, x22
  404ed0:	mov	x0, x20
  404ed4:	bl	401850 <strcspn@plt>
  404ed8:	str	x0, [x24]
  404edc:	add	x0, x20, x0
  404ee0:	str	x0, [x19]
  404ee4:	ldp	x23, x24, [sp, #48]
  404ee8:	mov	x0, x20
  404eec:	ldp	x19, x20, [sp, #16]
  404ef0:	ldp	x21, x22, [sp, #32]
  404ef4:	ldp	x29, x30, [sp], #80
  404ef8:	ret
  404efc:	mov	x20, #0x0                   	// #0
  404f00:	b	404ee8 <ferror@plt+0x3628>
  404f04:	stp	x29, x30, [sp, #-32]!
  404f08:	mov	x29, sp
  404f0c:	str	x19, [sp, #16]
  404f10:	mov	x19, x0
  404f14:	mov	x0, x19
  404f18:	bl	401660 <fgetc@plt>
  404f1c:	cmn	w0, #0x1
  404f20:	b.eq	404f34 <ferror@plt+0x3674>  // b.none
  404f24:	cmp	w0, #0xa
  404f28:	b.ne	404f14 <ferror@plt+0x3654>  // b.any
  404f2c:	mov	w0, #0x0                   	// #0
  404f30:	b	404f38 <ferror@plt+0x3678>
  404f34:	mov	w0, #0x1                   	// #1
  404f38:	ldr	x19, [sp, #16]
  404f3c:	ldp	x29, x30, [sp], #32
  404f40:	ret
  404f44:	nop
  404f48:	stp	x29, x30, [sp, #-64]!
  404f4c:	mov	x29, sp
  404f50:	stp	x19, x20, [sp, #16]
  404f54:	adrp	x20, 416000 <ferror@plt+0x14740>
  404f58:	add	x20, x20, #0xdf0
  404f5c:	stp	x21, x22, [sp, #32]
  404f60:	adrp	x21, 416000 <ferror@plt+0x14740>
  404f64:	add	x21, x21, #0xde8
  404f68:	sub	x20, x20, x21
  404f6c:	mov	w22, w0
  404f70:	stp	x23, x24, [sp, #48]
  404f74:	mov	x23, x1
  404f78:	mov	x24, x2
  404f7c:	bl	4014b8 <memcpy@plt-0x38>
  404f80:	cmp	xzr, x20, asr #3
  404f84:	b.eq	404fb0 <ferror@plt+0x36f0>  // b.none
  404f88:	asr	x20, x20, #3
  404f8c:	mov	x19, #0x0                   	// #0
  404f90:	ldr	x3, [x21, x19, lsl #3]
  404f94:	mov	x2, x24
  404f98:	add	x19, x19, #0x1
  404f9c:	mov	x1, x23
  404fa0:	mov	w0, w22
  404fa4:	blr	x3
  404fa8:	cmp	x20, x19
  404fac:	b.ne	404f90 <ferror@plt+0x36d0>  // b.any
  404fb0:	ldp	x19, x20, [sp, #16]
  404fb4:	ldp	x21, x22, [sp, #32]
  404fb8:	ldp	x23, x24, [sp, #48]
  404fbc:	ldp	x29, x30, [sp], #64
  404fc0:	ret
  404fc4:	nop
  404fc8:	ret
  404fcc:	nop
  404fd0:	adrp	x2, 417000 <ferror@plt+0x15740>
  404fd4:	mov	x1, #0x0                   	// #0
  404fd8:	ldr	x2, [x2, #504]
  404fdc:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404fe0 <.fini>:
  404fe0:	stp	x29, x30, [sp, #-16]!
  404fe4:	mov	x29, sp
  404fe8:	ldp	x29, x30, [sp], #16
  404fec:	ret
