
Timer_Driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000506  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000004  00800060  00800060  0000057a  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 b3 00 	jmp	0x166	; 0x166 <__vector_10>
  2c:	0c 94 8a 00 	jmp	0x114	; 0x114 <__vector_11>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a4 36       	cpi	r26, 0x64	; 100
  6c:	b1 07       	cpc	r27, r17
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 4f 02 	call	0x49e	; 0x49e <main>
  74:	0c 94 81 02 	jmp	0x502	; 0x502 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <TIMERS_vInit>:
  7c:	8e b5       	in	r24, 0x2e	; 46
  7e:	80 61       	ori	r24, 0x10	; 16
  80:	8e bd       	out	0x2e, r24	; 46
  82:	8e b5       	in	r24, 0x2e	; 46
  84:	88 60       	ori	r24, 0x08	; 8
  86:	8e bd       	out	0x2e, r24	; 46
  88:	8f b5       	in	r24, 0x2f	; 47
  8a:	82 60       	ori	r24, 0x02	; 2
  8c:	8f bd       	out	0x2f, r24	; 47
  8e:	8f b5       	in	r24, 0x2f	; 47
  90:	8e 7f       	andi	r24, 0xFE	; 254
  92:	8f bd       	out	0x2f, r24	; 47
  94:	8f b5       	in	r24, 0x2f	; 47
  96:	80 68       	ori	r24, 0x80	; 128
  98:	8f bd       	out	0x2f, r24	; 47
  9a:	8f b5       	in	r24, 0x2f	; 47
  9c:	8f 7b       	andi	r24, 0xBF	; 191
  9e:	8f bd       	out	0x2f, r24	; 47
  a0:	08 95       	ret

000000a2 <TIMERS_vSetBusyWait_synch>:
  a2:	08 95       	ret

000000a4 <TIMERS_vStartTimer>:
  a4:	88 23       	and	r24, r24
  a6:	19 f0       	breq	.+6      	; 0xae <TIMERS_vStartTimer+0xa>
  a8:	81 30       	cpi	r24, 0x01	; 1
  aa:	51 f4       	brne	.+20     	; 0xc0 <TIMERS_vStartTimer+0x1c>
  ac:	05 c0       	rjmp	.+10     	; 0xb8 <TIMERS_vStartTimer+0x14>
  ae:	83 b7       	in	r24, 0x33	; 51
  b0:	88 7f       	andi	r24, 0xF8	; 248
  b2:	85 60       	ori	r24, 0x05	; 5
  b4:	83 bf       	out	0x33, r24	; 51
  b6:	08 95       	ret
  b8:	8e b5       	in	r24, 0x2e	; 46
  ba:	88 7f       	andi	r24, 0xF8	; 248
  bc:	84 60       	ori	r24, 0x04	; 4
  be:	8e bd       	out	0x2e, r24	; 46
  c0:	08 95       	ret

000000c2 <TIMERS_vStopTimer>:
  c2:	88 23       	and	r24, r24
  c4:	19 f0       	breq	.+6      	; 0xcc <TIMERS_vStopTimer+0xa>
  c6:	81 30       	cpi	r24, 0x01	; 1
  c8:	41 f4       	brne	.+16     	; 0xda <TIMERS_vStopTimer+0x18>
  ca:	04 c0       	rjmp	.+8      	; 0xd4 <TIMERS_vStopTimer+0x12>
  cc:	83 b7       	in	r24, 0x33	; 51
  ce:	88 7f       	andi	r24, 0xF8	; 248
  d0:	83 bf       	out	0x33, r24	; 51
  d2:	08 95       	ret
  d4:	8e b5       	in	r24, 0x2e	; 46
  d6:	88 7f       	andi	r24, 0xF8	; 248
  d8:	8e bd       	out	0x2e, r24	; 46
  da:	08 95       	ret

000000dc <TIMERS_vSetPreloadValue>:
  dc:	88 23       	and	r24, r24
  de:	19 f0       	breq	.+6      	; 0xe6 <TIMERS_vSetPreloadValue+0xa>
  e0:	81 30       	cpi	r24, 0x01	; 1
  e2:	29 f4       	brne	.+10     	; 0xee <TIMERS_vSetPreloadValue+0x12>
  e4:	02 c0       	rjmp	.+4      	; 0xea <TIMERS_vSetPreloadValue+0xe>
  e6:	62 bf       	out	0x32, r22	; 50
  e8:	08 95       	ret
  ea:	7d bd       	out	0x2d, r23	; 45
  ec:	6c bd       	out	0x2c, r22	; 44
  ee:	08 95       	ret

000000f0 <TIMERS_vSetCompareMatchValue>:
  f0:	88 23       	and	r24, r24
  f2:	19 f0       	breq	.+6      	; 0xfa <TIMERS_vSetCompareMatchValue+0xa>
  f4:	81 30       	cpi	r24, 0x01	; 1
  f6:	29 f4       	brne	.+10     	; 0x102 <TIMERS_vSetCompareMatchValue+0x12>
  f8:	02 c0       	rjmp	.+4      	; 0xfe <TIMERS_vSetCompareMatchValue+0xe>
  fa:	6c bf       	out	0x3c, r22	; 60
  fc:	08 95       	ret
  fe:	7b bd       	out	0x2b, r23	; 43
 100:	6a bd       	out	0x2a, r22	; 42
 102:	08 95       	ret

00000104 <TIMERS_vSetICR1>:
 104:	97 bd       	out	0x27, r25	; 39
 106:	86 bd       	out	0x26, r24	; 38
 108:	08 95       	ret

0000010a <TIMERS_vStetCallback>:
 10a:	90 93 63 00 	sts	0x0063, r25
 10e:	80 93 62 00 	sts	0x0062, r24
 112:	08 95       	ret

00000114 <__vector_11>:
 114:	1f 92       	push	r1
 116:	0f 92       	push	r0
 118:	0f b6       	in	r0, 0x3f	; 63
 11a:	0f 92       	push	r0
 11c:	11 24       	eor	r1, r1
 11e:	2f 93       	push	r18
 120:	3f 93       	push	r19
 122:	4f 93       	push	r20
 124:	5f 93       	push	r21
 126:	6f 93       	push	r22
 128:	7f 93       	push	r23
 12a:	8f 93       	push	r24
 12c:	9f 93       	push	r25
 12e:	af 93       	push	r26
 130:	bf 93       	push	r27
 132:	ef 93       	push	r30
 134:	ff 93       	push	r31
 136:	e0 91 60 00 	lds	r30, 0x0060
 13a:	f0 91 61 00 	lds	r31, 0x0061
 13e:	30 97       	sbiw	r30, 0x00	; 0
 140:	09 f0       	breq	.+2      	; 0x144 <__vector_11+0x30>
 142:	09 95       	icall
 144:	ff 91       	pop	r31
 146:	ef 91       	pop	r30
 148:	bf 91       	pop	r27
 14a:	af 91       	pop	r26
 14c:	9f 91       	pop	r25
 14e:	8f 91       	pop	r24
 150:	7f 91       	pop	r23
 152:	6f 91       	pop	r22
 154:	5f 91       	pop	r21
 156:	4f 91       	pop	r20
 158:	3f 91       	pop	r19
 15a:	2f 91       	pop	r18
 15c:	0f 90       	pop	r0
 15e:	0f be       	out	0x3f, r0	; 63
 160:	0f 90       	pop	r0
 162:	1f 90       	pop	r1
 164:	18 95       	reti

00000166 <__vector_10>:
 166:	1f 92       	push	r1
 168:	0f 92       	push	r0
 16a:	0f b6       	in	r0, 0x3f	; 63
 16c:	0f 92       	push	r0
 16e:	11 24       	eor	r1, r1
 170:	2f 93       	push	r18
 172:	3f 93       	push	r19
 174:	4f 93       	push	r20
 176:	5f 93       	push	r21
 178:	6f 93       	push	r22
 17a:	7f 93       	push	r23
 17c:	8f 93       	push	r24
 17e:	9f 93       	push	r25
 180:	af 93       	push	r26
 182:	bf 93       	push	r27
 184:	ef 93       	push	r30
 186:	ff 93       	push	r31
 188:	e0 91 62 00 	lds	r30, 0x0062
 18c:	f0 91 63 00 	lds	r31, 0x0063
 190:	30 97       	sbiw	r30, 0x00	; 0
 192:	09 f0       	breq	.+2      	; 0x196 <__vector_10+0x30>
 194:	09 95       	icall
 196:	ff 91       	pop	r31
 198:	ef 91       	pop	r30
 19a:	bf 91       	pop	r27
 19c:	af 91       	pop	r26
 19e:	9f 91       	pop	r25
 1a0:	8f 91       	pop	r24
 1a2:	7f 91       	pop	r23
 1a4:	6f 91       	pop	r22
 1a6:	5f 91       	pop	r21
 1a8:	4f 91       	pop	r20
 1aa:	3f 91       	pop	r19
 1ac:	2f 91       	pop	r18
 1ae:	0f 90       	pop	r0
 1b0:	0f be       	out	0x3f, r0	; 63
 1b2:	0f 90       	pop	r0
 1b4:	1f 90       	pop	r1
 1b6:	18 95       	reti

000001b8 <DIO_vWritePortDirection>:
 1b8:	81 30       	cpi	r24, 0x01	; 1
 1ba:	49 f0       	breq	.+18     	; 0x1ce <DIO_vWritePortDirection+0x16>
 1bc:	81 30       	cpi	r24, 0x01	; 1
 1be:	28 f0       	brcs	.+10     	; 0x1ca <DIO_vWritePortDirection+0x12>
 1c0:	82 30       	cpi	r24, 0x02	; 2
 1c2:	39 f0       	breq	.+14     	; 0x1d2 <DIO_vWritePortDirection+0x1a>
 1c4:	83 30       	cpi	r24, 0x03	; 3
 1c6:	41 f4       	brne	.+16     	; 0x1d8 <DIO_vWritePortDirection+0x20>
 1c8:	06 c0       	rjmp	.+12     	; 0x1d6 <DIO_vWritePortDirection+0x1e>
 1ca:	6a bb       	out	0x1a, r22	; 26
 1cc:	08 95       	ret
 1ce:	67 bb       	out	0x17, r22	; 23
 1d0:	08 95       	ret
 1d2:	64 bb       	out	0x14, r22	; 20
 1d4:	08 95       	ret
 1d6:	61 bb       	out	0x11, r22	; 17
 1d8:	08 95       	ret

000001da <DIO_vWritePortVALUE>:
 1da:	81 30       	cpi	r24, 0x01	; 1
 1dc:	49 f0       	breq	.+18     	; 0x1f0 <DIO_vWritePortVALUE+0x16>
 1de:	81 30       	cpi	r24, 0x01	; 1
 1e0:	28 f0       	brcs	.+10     	; 0x1ec <DIO_vWritePortVALUE+0x12>
 1e2:	82 30       	cpi	r24, 0x02	; 2
 1e4:	39 f0       	breq	.+14     	; 0x1f4 <DIO_vWritePortVALUE+0x1a>
 1e6:	83 30       	cpi	r24, 0x03	; 3
 1e8:	41 f4       	brne	.+16     	; 0x1fa <DIO_vWritePortVALUE+0x20>
 1ea:	06 c0       	rjmp	.+12     	; 0x1f8 <DIO_vWritePortVALUE+0x1e>
 1ec:	6b bb       	out	0x1b, r22	; 27
 1ee:	08 95       	ret
 1f0:	68 bb       	out	0x18, r22	; 24
 1f2:	08 95       	ret
 1f4:	65 bb       	out	0x15, r22	; 21
 1f6:	08 95       	ret
 1f8:	62 bb       	out	0x12, r22	; 18
 1fa:	08 95       	ret

000001fc <DIO_vReadPortVALUE>:
 1fc:	81 30       	cpi	r24, 0x01	; 1
 1fe:	51 f0       	breq	.+20     	; 0x214 <DIO_vReadPortVALUE+0x18>
 200:	81 30       	cpi	r24, 0x01	; 1
 202:	30 f0       	brcs	.+12     	; 0x210 <DIO_vReadPortVALUE+0x14>
 204:	82 30       	cpi	r24, 0x02	; 2
 206:	41 f0       	breq	.+16     	; 0x218 <DIO_vReadPortVALUE+0x1c>
 208:	83 30       	cpi	r24, 0x03	; 3
 20a:	41 f0       	breq	.+16     	; 0x21c <DIO_vReadPortVALUE+0x20>
 20c:	80 e0       	ldi	r24, 0x00	; 0
 20e:	08 95       	ret
 210:	89 b3       	in	r24, 0x19	; 25
 212:	08 95       	ret
 214:	86 b3       	in	r24, 0x16	; 22
 216:	08 95       	ret
 218:	83 b3       	in	r24, 0x13	; 19
 21a:	08 95       	ret
 21c:	80 b3       	in	r24, 0x10	; 16
 21e:	08 95       	ret

00000220 <DIO_vWritePinDirection>:
 220:	41 30       	cpi	r20, 0x01	; 1
 222:	b1 f5       	brne	.+108    	; 0x290 <DIO_vWritePinDirection+0x70>
 224:	81 30       	cpi	r24, 0x01	; 1
 226:	99 f0       	breq	.+38     	; 0x24e <DIO_vWritePinDirection+0x2e>
 228:	81 30       	cpi	r24, 0x01	; 1
 22a:	30 f0       	brcs	.+12     	; 0x238 <DIO_vWritePinDirection+0x18>
 22c:	82 30       	cpi	r24, 0x02	; 2
 22e:	d1 f0       	breq	.+52     	; 0x264 <DIO_vWritePinDirection+0x44>
 230:	83 30       	cpi	r24, 0x03	; 3
 232:	09 f0       	breq	.+2      	; 0x236 <DIO_vWritePinDirection+0x16>
 234:	67 c0       	rjmp	.+206    	; 0x304 <DIO_vWritePinDirection+0xe4>
 236:	21 c0       	rjmp	.+66     	; 0x27a <DIO_vWritePinDirection+0x5a>
 238:	2a b3       	in	r18, 0x1a	; 26
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	02 c0       	rjmp	.+4      	; 0x244 <DIO_vWritePinDirection+0x24>
 240:	88 0f       	add	r24, r24
 242:	99 1f       	adc	r25, r25
 244:	6a 95       	dec	r22
 246:	e2 f7       	brpl	.-8      	; 0x240 <DIO_vWritePinDirection+0x20>
 248:	28 2b       	or	r18, r24
 24a:	2a bb       	out	0x1a, r18	; 26
 24c:	08 95       	ret
 24e:	27 b3       	in	r18, 0x17	; 23
 250:	81 e0       	ldi	r24, 0x01	; 1
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	02 c0       	rjmp	.+4      	; 0x25a <DIO_vWritePinDirection+0x3a>
 256:	88 0f       	add	r24, r24
 258:	99 1f       	adc	r25, r25
 25a:	6a 95       	dec	r22
 25c:	e2 f7       	brpl	.-8      	; 0x256 <DIO_vWritePinDirection+0x36>
 25e:	28 2b       	or	r18, r24
 260:	27 bb       	out	0x17, r18	; 23
 262:	08 95       	ret
 264:	24 b3       	in	r18, 0x14	; 20
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	02 c0       	rjmp	.+4      	; 0x270 <DIO_vWritePinDirection+0x50>
 26c:	88 0f       	add	r24, r24
 26e:	99 1f       	adc	r25, r25
 270:	6a 95       	dec	r22
 272:	e2 f7       	brpl	.-8      	; 0x26c <DIO_vWritePinDirection+0x4c>
 274:	28 2b       	or	r18, r24
 276:	24 bb       	out	0x14, r18	; 20
 278:	08 95       	ret
 27a:	21 b3       	in	r18, 0x11	; 17
 27c:	81 e0       	ldi	r24, 0x01	; 1
 27e:	90 e0       	ldi	r25, 0x00	; 0
 280:	02 c0       	rjmp	.+4      	; 0x286 <DIO_vWritePinDirection+0x66>
 282:	88 0f       	add	r24, r24
 284:	99 1f       	adc	r25, r25
 286:	6a 95       	dec	r22
 288:	e2 f7       	brpl	.-8      	; 0x282 <DIO_vWritePinDirection+0x62>
 28a:	28 2b       	or	r18, r24
 28c:	21 bb       	out	0x11, r18	; 17
 28e:	08 95       	ret
 290:	44 23       	and	r20, r20
 292:	c1 f5       	brne	.+112    	; 0x304 <DIO_vWritePinDirection+0xe4>
 294:	81 30       	cpi	r24, 0x01	; 1
 296:	99 f0       	breq	.+38     	; 0x2be <DIO_vWritePinDirection+0x9e>
 298:	81 30       	cpi	r24, 0x01	; 1
 29a:	28 f0       	brcs	.+10     	; 0x2a6 <DIO_vWritePinDirection+0x86>
 29c:	82 30       	cpi	r24, 0x02	; 2
 29e:	d9 f0       	breq	.+54     	; 0x2d6 <DIO_vWritePinDirection+0xb6>
 2a0:	83 30       	cpi	r24, 0x03	; 3
 2a2:	81 f5       	brne	.+96     	; 0x304 <DIO_vWritePinDirection+0xe4>
 2a4:	24 c0       	rjmp	.+72     	; 0x2ee <DIO_vWritePinDirection+0xce>
 2a6:	2a b3       	in	r18, 0x1a	; 26
 2a8:	81 e0       	ldi	r24, 0x01	; 1
 2aa:	90 e0       	ldi	r25, 0x00	; 0
 2ac:	02 c0       	rjmp	.+4      	; 0x2b2 <DIO_vWritePinDirection+0x92>
 2ae:	88 0f       	add	r24, r24
 2b0:	99 1f       	adc	r25, r25
 2b2:	6a 95       	dec	r22
 2b4:	e2 f7       	brpl	.-8      	; 0x2ae <DIO_vWritePinDirection+0x8e>
 2b6:	80 95       	com	r24
 2b8:	82 23       	and	r24, r18
 2ba:	8a bb       	out	0x1a, r24	; 26
 2bc:	08 95       	ret
 2be:	27 b3       	in	r18, 0x17	; 23
 2c0:	81 e0       	ldi	r24, 0x01	; 1
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	02 c0       	rjmp	.+4      	; 0x2ca <DIO_vWritePinDirection+0xaa>
 2c6:	88 0f       	add	r24, r24
 2c8:	99 1f       	adc	r25, r25
 2ca:	6a 95       	dec	r22
 2cc:	e2 f7       	brpl	.-8      	; 0x2c6 <DIO_vWritePinDirection+0xa6>
 2ce:	80 95       	com	r24
 2d0:	82 23       	and	r24, r18
 2d2:	87 bb       	out	0x17, r24	; 23
 2d4:	08 95       	ret
 2d6:	24 b3       	in	r18, 0x14	; 20
 2d8:	81 e0       	ldi	r24, 0x01	; 1
 2da:	90 e0       	ldi	r25, 0x00	; 0
 2dc:	02 c0       	rjmp	.+4      	; 0x2e2 <DIO_vWritePinDirection+0xc2>
 2de:	88 0f       	add	r24, r24
 2e0:	99 1f       	adc	r25, r25
 2e2:	6a 95       	dec	r22
 2e4:	e2 f7       	brpl	.-8      	; 0x2de <DIO_vWritePinDirection+0xbe>
 2e6:	80 95       	com	r24
 2e8:	82 23       	and	r24, r18
 2ea:	84 bb       	out	0x14, r24	; 20
 2ec:	08 95       	ret
 2ee:	21 b3       	in	r18, 0x11	; 17
 2f0:	81 e0       	ldi	r24, 0x01	; 1
 2f2:	90 e0       	ldi	r25, 0x00	; 0
 2f4:	02 c0       	rjmp	.+4      	; 0x2fa <DIO_vWritePinDirection+0xda>
 2f6:	88 0f       	add	r24, r24
 2f8:	99 1f       	adc	r25, r25
 2fa:	6a 95       	dec	r22
 2fc:	e2 f7       	brpl	.-8      	; 0x2f6 <DIO_vWritePinDirection+0xd6>
 2fe:	80 95       	com	r24
 300:	82 23       	and	r24, r18
 302:	81 bb       	out	0x11, r24	; 17
 304:	08 95       	ret

00000306 <DIO_vWritePinVALUE>:
 306:	41 30       	cpi	r20, 0x01	; 1
 308:	b1 f5       	brne	.+108    	; 0x376 <DIO_vWritePinVALUE+0x70>
 30a:	81 30       	cpi	r24, 0x01	; 1
 30c:	99 f0       	breq	.+38     	; 0x334 <DIO_vWritePinVALUE+0x2e>
 30e:	81 30       	cpi	r24, 0x01	; 1
 310:	30 f0       	brcs	.+12     	; 0x31e <DIO_vWritePinVALUE+0x18>
 312:	82 30       	cpi	r24, 0x02	; 2
 314:	d1 f0       	breq	.+52     	; 0x34a <DIO_vWritePinVALUE+0x44>
 316:	83 30       	cpi	r24, 0x03	; 3
 318:	09 f0       	breq	.+2      	; 0x31c <DIO_vWritePinVALUE+0x16>
 31a:	67 c0       	rjmp	.+206    	; 0x3ea <DIO_vWritePinVALUE+0xe4>
 31c:	21 c0       	rjmp	.+66     	; 0x360 <DIO_vWritePinVALUE+0x5a>
 31e:	2b b3       	in	r18, 0x1b	; 27
 320:	81 e0       	ldi	r24, 0x01	; 1
 322:	90 e0       	ldi	r25, 0x00	; 0
 324:	02 c0       	rjmp	.+4      	; 0x32a <DIO_vWritePinVALUE+0x24>
 326:	88 0f       	add	r24, r24
 328:	99 1f       	adc	r25, r25
 32a:	6a 95       	dec	r22
 32c:	e2 f7       	brpl	.-8      	; 0x326 <DIO_vWritePinVALUE+0x20>
 32e:	28 2b       	or	r18, r24
 330:	2b bb       	out	0x1b, r18	; 27
 332:	08 95       	ret
 334:	28 b3       	in	r18, 0x18	; 24
 336:	81 e0       	ldi	r24, 0x01	; 1
 338:	90 e0       	ldi	r25, 0x00	; 0
 33a:	02 c0       	rjmp	.+4      	; 0x340 <DIO_vWritePinVALUE+0x3a>
 33c:	88 0f       	add	r24, r24
 33e:	99 1f       	adc	r25, r25
 340:	6a 95       	dec	r22
 342:	e2 f7       	brpl	.-8      	; 0x33c <DIO_vWritePinVALUE+0x36>
 344:	28 2b       	or	r18, r24
 346:	28 bb       	out	0x18, r18	; 24
 348:	08 95       	ret
 34a:	25 b3       	in	r18, 0x15	; 21
 34c:	81 e0       	ldi	r24, 0x01	; 1
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	02 c0       	rjmp	.+4      	; 0x356 <DIO_vWritePinVALUE+0x50>
 352:	88 0f       	add	r24, r24
 354:	99 1f       	adc	r25, r25
 356:	6a 95       	dec	r22
 358:	e2 f7       	brpl	.-8      	; 0x352 <DIO_vWritePinVALUE+0x4c>
 35a:	28 2b       	or	r18, r24
 35c:	25 bb       	out	0x15, r18	; 21
 35e:	08 95       	ret
 360:	22 b3       	in	r18, 0x12	; 18
 362:	81 e0       	ldi	r24, 0x01	; 1
 364:	90 e0       	ldi	r25, 0x00	; 0
 366:	02 c0       	rjmp	.+4      	; 0x36c <DIO_vWritePinVALUE+0x66>
 368:	88 0f       	add	r24, r24
 36a:	99 1f       	adc	r25, r25
 36c:	6a 95       	dec	r22
 36e:	e2 f7       	brpl	.-8      	; 0x368 <DIO_vWritePinVALUE+0x62>
 370:	28 2b       	or	r18, r24
 372:	22 bb       	out	0x12, r18	; 18
 374:	08 95       	ret
 376:	44 23       	and	r20, r20
 378:	c1 f5       	brne	.+112    	; 0x3ea <DIO_vWritePinVALUE+0xe4>
 37a:	81 30       	cpi	r24, 0x01	; 1
 37c:	99 f0       	breq	.+38     	; 0x3a4 <DIO_vWritePinVALUE+0x9e>
 37e:	81 30       	cpi	r24, 0x01	; 1
 380:	28 f0       	brcs	.+10     	; 0x38c <DIO_vWritePinVALUE+0x86>
 382:	82 30       	cpi	r24, 0x02	; 2
 384:	d9 f0       	breq	.+54     	; 0x3bc <DIO_vWritePinVALUE+0xb6>
 386:	83 30       	cpi	r24, 0x03	; 3
 388:	81 f5       	brne	.+96     	; 0x3ea <DIO_vWritePinVALUE+0xe4>
 38a:	24 c0       	rjmp	.+72     	; 0x3d4 <DIO_vWritePinVALUE+0xce>
 38c:	2b b3       	in	r18, 0x1b	; 27
 38e:	81 e0       	ldi	r24, 0x01	; 1
 390:	90 e0       	ldi	r25, 0x00	; 0
 392:	02 c0       	rjmp	.+4      	; 0x398 <DIO_vWritePinVALUE+0x92>
 394:	88 0f       	add	r24, r24
 396:	99 1f       	adc	r25, r25
 398:	6a 95       	dec	r22
 39a:	e2 f7       	brpl	.-8      	; 0x394 <DIO_vWritePinVALUE+0x8e>
 39c:	80 95       	com	r24
 39e:	82 23       	and	r24, r18
 3a0:	8b bb       	out	0x1b, r24	; 27
 3a2:	08 95       	ret
 3a4:	28 b3       	in	r18, 0x18	; 24
 3a6:	81 e0       	ldi	r24, 0x01	; 1
 3a8:	90 e0       	ldi	r25, 0x00	; 0
 3aa:	02 c0       	rjmp	.+4      	; 0x3b0 <DIO_vWritePinVALUE+0xaa>
 3ac:	88 0f       	add	r24, r24
 3ae:	99 1f       	adc	r25, r25
 3b0:	6a 95       	dec	r22
 3b2:	e2 f7       	brpl	.-8      	; 0x3ac <DIO_vWritePinVALUE+0xa6>
 3b4:	80 95       	com	r24
 3b6:	82 23       	and	r24, r18
 3b8:	88 bb       	out	0x18, r24	; 24
 3ba:	08 95       	ret
 3bc:	25 b3       	in	r18, 0x15	; 21
 3be:	81 e0       	ldi	r24, 0x01	; 1
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	02 c0       	rjmp	.+4      	; 0x3c8 <DIO_vWritePinVALUE+0xc2>
 3c4:	88 0f       	add	r24, r24
 3c6:	99 1f       	adc	r25, r25
 3c8:	6a 95       	dec	r22
 3ca:	e2 f7       	brpl	.-8      	; 0x3c4 <DIO_vWritePinVALUE+0xbe>
 3cc:	80 95       	com	r24
 3ce:	82 23       	and	r24, r18
 3d0:	85 bb       	out	0x15, r24	; 21
 3d2:	08 95       	ret
 3d4:	22 b3       	in	r18, 0x12	; 18
 3d6:	81 e0       	ldi	r24, 0x01	; 1
 3d8:	90 e0       	ldi	r25, 0x00	; 0
 3da:	02 c0       	rjmp	.+4      	; 0x3e0 <DIO_vWritePinVALUE+0xda>
 3dc:	88 0f       	add	r24, r24
 3de:	99 1f       	adc	r25, r25
 3e0:	6a 95       	dec	r22
 3e2:	e2 f7       	brpl	.-8      	; 0x3dc <DIO_vWritePinVALUE+0xd6>
 3e4:	80 95       	com	r24
 3e6:	82 23       	and	r24, r18
 3e8:	82 bb       	out	0x12, r24	; 18
 3ea:	08 95       	ret

000003ec <DIO_vReadPinVALUE>:
 3ec:	81 30       	cpi	r24, 0x01	; 1
 3ee:	51 f0       	breq	.+20     	; 0x404 <DIO_vReadPinVALUE+0x18>
 3f0:	81 30       	cpi	r24, 0x01	; 1
 3f2:	30 f0       	brcs	.+12     	; 0x400 <DIO_vReadPinVALUE+0x14>
 3f4:	82 30       	cpi	r24, 0x02	; 2
 3f6:	41 f0       	breq	.+16     	; 0x408 <DIO_vReadPinVALUE+0x1c>
 3f8:	83 30       	cpi	r24, 0x03	; 3
 3fa:	79 f0       	breq	.+30     	; 0x41a <DIO_vReadPinVALUE+0x2e>
 3fc:	80 e0       	ldi	r24, 0x00	; 0
 3fe:	08 95       	ret
 400:	89 b3       	in	r24, 0x19	; 25
 402:	03 c0       	rjmp	.+6      	; 0x40a <DIO_vReadPinVALUE+0x1e>
 404:	86 b3       	in	r24, 0x16	; 22
 406:	01 c0       	rjmp	.+2      	; 0x40a <DIO_vReadPinVALUE+0x1e>
 408:	83 b3       	in	r24, 0x13	; 19
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	02 c0       	rjmp	.+4      	; 0x412 <DIO_vReadPinVALUE+0x26>
 40e:	95 95       	asr	r25
 410:	87 95       	ror	r24
 412:	6a 95       	dec	r22
 414:	e2 f7       	brpl	.-8      	; 0x40e <DIO_vReadPinVALUE+0x22>
 416:	81 70       	andi	r24, 0x01	; 1
 418:	08 95       	ret
 41a:	80 b3       	in	r24, 0x10	; 16
 41c:	90 e0       	ldi	r25, 0x00	; 0
 41e:	02 c0       	rjmp	.+4      	; 0x424 <DIO_vReadPinVALUE+0x38>
 420:	95 95       	asr	r25
 422:	87 95       	ror	r24
 424:	6a 95       	dec	r22
 426:	e2 f7       	brpl	.-8      	; 0x420 <DIO_vReadPinVALUE+0x34>
 428:	81 70       	andi	r24, 0x01	; 1
 42a:	08 95       	ret

0000042c <DIO_vTogglePin>:
 42c:	81 30       	cpi	r24, 0x01	; 1
 42e:	91 f0       	breq	.+36     	; 0x454 <DIO_vTogglePin+0x28>
 430:	81 30       	cpi	r24, 0x01	; 1
 432:	28 f0       	brcs	.+10     	; 0x43e <DIO_vTogglePin+0x12>
 434:	82 30       	cpi	r24, 0x02	; 2
 436:	c9 f0       	breq	.+50     	; 0x46a <DIO_vTogglePin+0x3e>
 438:	83 30       	cpi	r24, 0x03	; 3
 43a:	61 f5       	brne	.+88     	; 0x494 <DIO_vTogglePin+0x68>
 43c:	21 c0       	rjmp	.+66     	; 0x480 <DIO_vTogglePin+0x54>
 43e:	2b b3       	in	r18, 0x1b	; 27
 440:	81 e0       	ldi	r24, 0x01	; 1
 442:	90 e0       	ldi	r25, 0x00	; 0
 444:	02 c0       	rjmp	.+4      	; 0x44a <DIO_vTogglePin+0x1e>
 446:	88 0f       	add	r24, r24
 448:	99 1f       	adc	r25, r25
 44a:	6a 95       	dec	r22
 44c:	e2 f7       	brpl	.-8      	; 0x446 <DIO_vTogglePin+0x1a>
 44e:	28 27       	eor	r18, r24
 450:	2b bb       	out	0x1b, r18	; 27
 452:	08 95       	ret
 454:	28 b3       	in	r18, 0x18	; 24
 456:	81 e0       	ldi	r24, 0x01	; 1
 458:	90 e0       	ldi	r25, 0x00	; 0
 45a:	02 c0       	rjmp	.+4      	; 0x460 <DIO_vTogglePin+0x34>
 45c:	88 0f       	add	r24, r24
 45e:	99 1f       	adc	r25, r25
 460:	6a 95       	dec	r22
 462:	e2 f7       	brpl	.-8      	; 0x45c <DIO_vTogglePin+0x30>
 464:	28 27       	eor	r18, r24
 466:	28 bb       	out	0x18, r18	; 24
 468:	08 95       	ret
 46a:	25 b3       	in	r18, 0x15	; 21
 46c:	81 e0       	ldi	r24, 0x01	; 1
 46e:	90 e0       	ldi	r25, 0x00	; 0
 470:	02 c0       	rjmp	.+4      	; 0x476 <DIO_vTogglePin+0x4a>
 472:	88 0f       	add	r24, r24
 474:	99 1f       	adc	r25, r25
 476:	6a 95       	dec	r22
 478:	e2 f7       	brpl	.-8      	; 0x472 <DIO_vTogglePin+0x46>
 47a:	28 27       	eor	r18, r24
 47c:	25 bb       	out	0x15, r18	; 21
 47e:	08 95       	ret
 480:	22 b3       	in	r18, 0x12	; 18
 482:	81 e0       	ldi	r24, 0x01	; 1
 484:	90 e0       	ldi	r25, 0x00	; 0
 486:	02 c0       	rjmp	.+4      	; 0x48c <DIO_vTogglePin+0x60>
 488:	88 0f       	add	r24, r24
 48a:	99 1f       	adc	r25, r25
 48c:	6a 95       	dec	r22
 48e:	e2 f7       	brpl	.-8      	; 0x488 <DIO_vTogglePin+0x5c>
 490:	28 27       	eor	r18, r24
 492:	22 bb       	out	0x12, r18	; 18
 494:	08 95       	ret

00000496 <GIE_vEnable>:
 496:	8f b7       	in	r24, 0x3f	; 63
 498:	80 68       	ori	r24, 0x80	; 128
 49a:	8f bf       	out	0x3f, r24	; 63
 49c:	08 95       	ret

0000049e <main>:
 49e:	0f 93       	push	r16
 4a0:	1f 93       	push	r17
 4a2:	cf 93       	push	r28
 4a4:	df 93       	push	r29
 4a6:	83 e0       	ldi	r24, 0x03	; 3
 4a8:	65 e0       	ldi	r22, 0x05	; 5
 4aa:	41 e0       	ldi	r20, 0x01	; 1
 4ac:	0e 94 10 01 	call	0x220	; 0x220 <DIO_vWritePinDirection>
 4b0:	0e 94 3e 00 	call	0x7c	; 0x7c <TIMERS_vInit>
 4b4:	80 e7       	ldi	r24, 0x70	; 112
 4b6:	92 e0       	ldi	r25, 0x02	; 2
 4b8:	0e 94 82 00 	call	0x104	; 0x104 <TIMERS_vSetICR1>
 4bc:	81 e0       	ldi	r24, 0x01	; 1
 4be:	0e 94 52 00 	call	0xa4	; 0xa4 <TIMERS_vStartTimer>
 4c2:	c0 e2       	ldi	r28, 0x20	; 32
 4c4:	d0 e0       	ldi	r29, 0x00	; 0
 4c6:	00 ea       	ldi	r16, 0xA0	; 160
 4c8:	1f e0       	ldi	r17, 0x0F	; 15
 4ca:	08 c0       	rjmp	.+16     	; 0x4dc <main+0x3e>
 4cc:	81 e0       	ldi	r24, 0x01	; 1
 4ce:	be 01       	movw	r22, r28
 4d0:	0e 94 78 00 	call	0xf0	; 0xf0 <TIMERS_vSetCompareMatchValue>
 4d4:	c8 01       	movw	r24, r16
 4d6:	01 97       	sbiw	r24, 0x01	; 1
 4d8:	f1 f7       	brne	.-4      	; 0x4d6 <main+0x38>
 4da:	21 96       	adiw	r28, 0x01	; 1
 4dc:	c0 34       	cpi	r28, 0x40	; 64
 4de:	d1 05       	cpc	r29, r1
 4e0:	ac f3       	brlt	.-22     	; 0x4cc <main+0x2e>
 4e2:	c0 e4       	ldi	r28, 0x40	; 64
 4e4:	d0 e0       	ldi	r29, 0x00	; 0
 4e6:	81 e0       	ldi	r24, 0x01	; 1
 4e8:	be 01       	movw	r22, r28
 4ea:	0e 94 78 00 	call	0xf0	; 0xf0 <TIMERS_vSetCompareMatchValue>
 4ee:	c8 01       	movw	r24, r16
 4f0:	01 97       	sbiw	r24, 0x01	; 1
 4f2:	f1 f7       	brne	.-4      	; 0x4f0 <main+0x52>
 4f4:	21 97       	sbiw	r28, 0x01	; 1
 4f6:	c0 32       	cpi	r28, 0x20	; 32
 4f8:	d1 05       	cpc	r29, r1
 4fa:	a9 f7       	brne	.-22     	; 0x4e6 <main+0x48>
 4fc:	c0 e2       	ldi	r28, 0x20	; 32
 4fe:	d0 e0       	ldi	r29, 0x00	; 0
 500:	ed cf       	rjmp	.-38     	; 0x4dc <main+0x3e>

00000502 <_exit>:
 502:	f8 94       	cli

00000504 <__stop_program>:
 504:	ff cf       	rjmp	.-2      	; 0x504 <__stop_program>
