;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	MOV @121, 103
	ADD 210, 30
	SPL <127, 106
	SPL <127, 106
	SUB -27, <-420
	JMN @12, #200
	JMP -1, @-20
	SUB -27, <-420
	MOV 11, <-20
	ADD @121, 103
	SUB #12, @256
	MOV <72, @200
	SPL 0, #2
	ADD 210, 30
	JMP <121, -103
	SLT -1, <520
	SUB -1, <-20
	SUB @121, 103
	SUB @121, 103
	SPL 12, #10
	SPL 300, 90
	ADD 210, 30
	DJN -150, -100
	SUB 12, @10
	JMN 5, #402
	DJN -150, -100
	SUB 12, @10
	MOV <90, @2
	SUB #72, @200
	SUB #72, @200
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	JMN 210, #30
	SUB #72, @200
	DJN -901, @-25
	JMN 210, #30
	SUB #12, @200
	SPL -100, #-303
	SPL 0, <-2
	SUB @121, 106
	SPL -100, #-303
	SPL 0, <-2
	SUB @121, 106
	JMN @12, #200
	JMN @12, #200
	MOV -7, <-20
