###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc05)
#  Generated on:      Thu May 16 16:16:19 2019
#  Design:            router
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin outWest/read_reg_reg[0]/CKN 
Endpoint:   outWest/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outWest/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.082
+ Phase Shift                   0.000
= Required Time                 1.470
  Arrival Time                  2.372
  Slack Time                    0.902
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                             |       |               |             |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk           |             |       |   0.000 |   -0.902 | 
     | clk__L1_I0/A                |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.893 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.516 | 
     | outWest/read_reg_reg[0]/CKN |   v   | clk__L1_N0    | DFFNSRX2TS  | 1.002 |   1.388 |    0.486 | 
     | outWest/read_reg_reg[0]/Q   |   v   | outWest/n9    | DFFNSRX2TS  | 0.757 |   2.145 |    1.243 | 
     | outWest/U3698/B0            |   v   | outWest/n9    | OAI22X1TS   | 0.000 |   2.145 |    1.243 | 
     | outWest/U3698/Y             |   ^   | outWest/n2889 | OAI22X1TS   | 0.227 |   2.372 |    1.470 | 
     | outWest/read_reg_reg[0]/D   |   ^   | outWest/n2889 | DFFNSRX2TS  | 0.000 |   2.372 |    1.470 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                             |       |            |             |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk        |             |       |   0.000 |    0.902 | 
     | clk__L1_I0/A                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.910 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.287 | 
     | outWest/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.290 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[7][5]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[7][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[7][5]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.128
+ Phase Shift                   0.000
= Required Time                 1.516
  Arrival Time                  2.508
  Slack Time                    0.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -0.992 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.983 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.607 | 
     | cacheController/addressToWriteBuffer_reg[7][5]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.396 | 
     | cacheController/addressToWriteBuffer_reg[7][5]/Q   |   ^   | cacheController/n1928 | DFFNSRX2TS  | 0.919 |   2.307 |    1.315 | 
     | cacheController/U2388/A                            |   ^   | cacheController/n1928 | AND2X2TS    | 0.000 |   2.307 |    1.315 | 
     | cacheController/U2388/Y                            |   ^   | cacheController/n3280 | AND2X2TS    | 0.200 |   2.508 |    1.516 | 
     | cacheController/addressToWriteBuffer_reg[7][5]/D   |   ^   | cacheController/n3280 | DFFNSRX2TS  | 0.000 |   2.508 |    1.516 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.992 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.001 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.378 | 
     | cacheController/addressToWriteBuffer_reg[7][5]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.380 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][5]/CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][5]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.509
  Slack Time                    0.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -0.994 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.986 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.609 | 
     | cacheController/dataToWriteBuffer_reg[7][5]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.394 | 
     | cacheController/dataToWriteBuffer_reg[7][5]/Q   |   ^   | cacheController/n1936 | DFFNSRX2TS  | 0.919 |   2.307 |    1.313 | 
     | cacheController/U2355/A                         |   ^   | cacheController/n1936 | AND2X2TS    | 0.000 |   2.307 |    1.313 | 
     | cacheController/U2355/Y                         |   ^   | cacheController/n3412 | AND2X2TS    | 0.202 |   2.509 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][5]/D   |   ^   | cacheController/n3412 | DFFNSRX2TS  | 0.000 |   2.509 |    1.515 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    0.994 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.003 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.380 | 
     | cacheController/dataToWriteBuffer_reg[7][5]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.382 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[7][3]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[7][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[7][3]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.124
+ Phase Shift                   0.000
= Required Time                 1.512
  Arrival Time                  2.508
  Slack Time                    0.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -0.996 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.987 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.610 | 
     | cacheController/addressToWriteBuffer_reg[7][3]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.392 | 
     | cacheController/addressToWriteBuffer_reg[7][3]/Q   |   ^   | cacheController/n1926 | DFFNSRX2TS  | 0.914 |   2.302 |    1.306 | 
     | cacheController/U2386/A                            |   ^   | cacheController/n1926 | AND2X2TS    | 0.000 |   2.302 |    1.306 | 
     | cacheController/U2386/Y                            |   ^   | cacheController/n3282 | AND2X2TS    | 0.206 |   2.508 |    1.512 | 
     | cacheController/addressToWriteBuffer_reg[7][3]/D   |   ^   | cacheController/n3282 | DFFNSRX2TS  | 0.000 |   2.508 |    1.512 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.995 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.004 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.381 | 
     | cacheController/addressToWriteBuffer_reg[7][3]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.383 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][8]/CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][8]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][8]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.511
  Slack Time                    0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -0.996 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.987 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.610 | 
     | cacheController/dataToWriteBuffer_reg[7][8]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.392 | 
     | cacheController/dataToWriteBuffer_reg[7][8]/Q   |   ^   | cacheController/n1939 | DFFNSRX2TS  | 0.920 |   2.308 |    1.312 | 
     | cacheController/U2358/A                         |   ^   | cacheController/n1939 | AND2X2TS    | 0.000 |   2.308 |    1.312 | 
     | cacheController/U2358/Y                         |   ^   | cacheController/n3409 | AND2X2TS    | 0.203 |   2.511 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][8]/D   |   ^   | cacheController/n3409 | DFFNSRX2TS  | 0.000 |   2.511 |    1.515 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    0.996 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.004 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.381 | 
     | cacheController/dataToWriteBuffer_reg[7][8]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.384 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[7][4]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[7][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[7][4]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.511
  Slack Time                    0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -0.996 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.987 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.611 | 
     | cacheController/addressToWriteBuffer_reg[7][4]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.392 | 
     | cacheController/addressToWriteBuffer_reg[7][4]/Q   |   ^   | cacheController/n1927 | DFFNSRX2TS  | 0.920 |   2.308 |    1.312 | 
     | cacheController/U2387/A                            |   ^   | cacheController/n1927 | AND2X2TS    | 0.000 |   2.308 |    1.312 | 
     | cacheController/U2387/Y                            |   ^   | cacheController/n3281 | AND2X2TS    | 0.203 |   2.511 |    1.515 | 
     | cacheController/addressToWriteBuffer_reg[7][4]/D   |   ^   | cacheController/n3281 | DFFNSRX2TS  | 0.000 |   2.511 |    1.515 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.996 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.005 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.382 | 
     | cacheController/addressToWriteBuffer_reg[7][4]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.384 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][24]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][24]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][24]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.511
  Slack Time                    0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -0.996 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.988 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.611 | 
     | cacheController/dataToWriteBuffer_reg[7][24]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.392 | 
     | cacheController/dataToWriteBuffer_reg[7][24]/Q   |   ^   | cacheController/n1955 | DFFNSRX2TS  | 0.920 |   2.308 |    1.312 | 
     | cacheController/U2374/A                          |   ^   | cacheController/n1955 | AND2X2TS    | 0.000 |   2.308 |    1.312 | 
     | cacheController/U2374/Y                          |   ^   | cacheController/n3393 | AND2X2TS    | 0.203 |   2.511 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][24]/D   |   ^   | cacheController/n3393 | DFFNSRX2TS  | 0.000 |   2.511 |    1.515 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.996 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.005 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.382 | 
     | cacheController/dataToWriteBuffer_reg[7][24]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.384 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][1]/CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][1]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.125
+ Phase Shift                   0.000
= Required Time                 1.513
  Arrival Time                  2.510
  Slack Time                    0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -0.996 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.988 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.611 | 
     | cacheController/dataToWriteBuffer_reg[7][1]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.392 | 
     | cacheController/dataToWriteBuffer_reg[7][1]/Q   |   ^   | cacheController/n1932 | DFFNSRX2TS  | 0.917 |   2.305 |    1.308 | 
     | cacheController/U2351/A                         |   ^   | cacheController/n1932 | AND2X2TS    | 0.000 |   2.305 |    1.308 | 
     | cacheController/U2351/Y                         |   ^   | cacheController/n3416 | AND2X2TS    | 0.205 |   2.510 |    1.513 | 
     | cacheController/dataToWriteBuffer_reg[7][1]/D   |   ^   | cacheController/n3416 | DFFNSRX2TS  | 0.000 |   2.510 |    1.513 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    0.996 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.005 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.382 | 
     | cacheController/dataToWriteBuffer_reg[7][1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.384 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][7]/CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][7]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.126
+ Phase Shift                   0.000
= Required Time                 1.514
  Arrival Time                  2.511
  Slack Time                    0.997
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -0.997 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.988 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.611 | 
     | cacheController/dataToWriteBuffer_reg[7][7]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.391 | 
     | cacheController/dataToWriteBuffer_reg[7][7]/Q   |   ^   | cacheController/n1938 | DFFNSRX2TS  | 0.919 |   2.307 |    1.310 | 
     | cacheController/U2357/A                         |   ^   | cacheController/n1938 | AND2X2TS    | 0.000 |   2.307 |    1.310 | 
     | cacheController/U2357/Y                         |   ^   | cacheController/n3410 | AND2X2TS    | 0.204 |   2.511 |    1.514 | 
     | cacheController/dataToWriteBuffer_reg[7][7]/D   |   ^   | cacheController/n3410 | DFFNSRX2TS  | 0.000 |   2.511 |    1.514 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    0.997 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.006 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.382 | 
     | cacheController/dataToWriteBuffer_reg[7][7]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.385 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][14]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][14]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][14]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.125
+ Phase Shift                   0.000
= Required Time                 1.513
  Arrival Time                  2.510
  Slack Time                    0.997
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -0.997 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.989 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.612 | 
     | cacheController/dataToWriteBuffer_reg[7][14]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.391 | 
     | cacheController/dataToWriteBuffer_reg[7][14]/Q   |   ^   | cacheController/n1945 | DFFNSRX2TS  | 0.916 |   2.304 |    1.307 | 
     | cacheController/U2364/A                          |   ^   | cacheController/n1945 | AND2X2TS    | 0.000 |   2.304 |    1.307 | 
     | cacheController/U2364/Y                          |   ^   | cacheController/n3403 | AND2X2TS    | 0.206 |   2.510 |    1.513 | 
     | cacheController/dataToWriteBuffer_reg[7][14]/D   |   ^   | cacheController/n3403 | DFFNSRX2TS  | 0.000 |   2.510 |    1.513 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.997 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.006 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.383 | 
     | cacheController/dataToWriteBuffer_reg[7][14]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.385 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][10]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][10]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][10]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.513
  Slack Time                    0.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -0.998 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.990 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.613 | 
     | cacheController/dataToWriteBuffer_reg[7][10]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.390 | 
     | cacheController/dataToWriteBuffer_reg[7][10]/Q   |   ^   | cacheController/n1941 | DFFNSRX2TS  | 0.922 |   2.310 |    1.312 | 
     | cacheController/U2360/A                          |   ^   | cacheController/n1941 | AND2X2TS    | 0.000 |   2.310 |    1.312 | 
     | cacheController/U2360/Y                          |   ^   | cacheController/n3407 | AND2X2TS    | 0.203 |   2.513 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][10]/D   |   ^   | cacheController/n3407 | DFFNSRX2TS  | 0.000 |   2.513 |    1.515 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.998 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.007 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.384 | 
     | cacheController/dataToWriteBuffer_reg[7][10]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.386 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][23]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][23]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][23]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.514
  Arrival Time                  2.513
  Slack Time                    0.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -0.998 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.990 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.613 | 
     | cacheController/dataToWriteBuffer_reg[7][23]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.390 | 
     | cacheController/dataToWriteBuffer_reg[7][23]/Q   |   ^   | cacheController/n1954 | DFFNSRX2TS  | 0.921 |   2.309 |    1.311 | 
     | cacheController/U2373/A                          |   ^   | cacheController/n1954 | AND2X2TS    | 0.000 |   2.309 |    1.311 | 
     | cacheController/U2373/Y                          |   ^   | cacheController/n3394 | AND2X2TS    | 0.204 |   2.513 |    1.514 | 
     | cacheController/dataToWriteBuffer_reg[7][23]/D   |   ^   | cacheController/n3394 | DFFNSRX2TS  | 0.000 |   2.513 |    1.514 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.998 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.007 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.384 | 
     | cacheController/dataToWriteBuffer_reg[7][23]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.386 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][11]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][11]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][11]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.123
+ Phase Shift                   0.000
= Required Time                 1.511
  Arrival Time                  2.510
  Slack Time                    0.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -0.999 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.990 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.613 | 
     | cacheController/dataToWriteBuffer_reg[7][11]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.389 | 
     | cacheController/dataToWriteBuffer_reg[7][11]/Q   |   ^   | cacheController/n1942 | DFFNSRX2TS  | 0.914 |   2.302 |    1.304 | 
     | cacheController/U2361/A                          |   ^   | cacheController/n1942 | AND2X2TS    | 0.000 |   2.302 |    1.304 | 
     | cacheController/U2361/Y                          |   ^   | cacheController/n3406 | AND2X2TS    | 0.208 |   2.510 |    1.511 | 
     | cacheController/dataToWriteBuffer_reg[7][11]/D   |   ^   | cacheController/n3406 | DFFNSRX2TS  | 0.000 |   2.510 |    1.511 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.998 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.007 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.384 | 
     | cacheController/dataToWriteBuffer_reg[7][11]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.386 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][16]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][16]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.124
+ Phase Shift                   0.000
= Required Time                 1.512
  Arrival Time                  2.511
  Slack Time                    0.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -0.999 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.990 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.614 | 
     | cacheController/dataToWriteBuffer_reg[7][16]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.389 | 
     | cacheController/dataToWriteBuffer_reg[7][16]/Q   |   ^   | cacheController/n1947 | DFFNSRX2TS  | 0.915 |   2.303 |    1.304 | 
     | cacheController/U2366/A                          |   ^   | cacheController/n1947 | AND2X2TS    | 0.000 |   2.303 |    1.304 | 
     | cacheController/U2366/Y                          |   ^   | cacheController/n3401 | AND2X2TS    | 0.207 |   2.511 |    1.512 | 
     | cacheController/dataToWriteBuffer_reg[7][16]/D   |   ^   | cacheController/n3401 | DFFNSRX2TS  | 0.000 |   2.511 |    1.512 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.999 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.008 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.385 | 
     | cacheController/dataToWriteBuffer_reg[7][16]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.387 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][15]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][15]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][15]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.125
+ Phase Shift                   0.000
= Required Time                 1.513
  Arrival Time                  2.513
  Slack Time                    1.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.000 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.991 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.614 | 
     | cacheController/dataToWriteBuffer_reg[7][15]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.388 | 
     | cacheController/dataToWriteBuffer_reg[7][15]/Q   |   ^   | cacheController/n1946 | DFFNSRX2TS  | 0.919 |   2.307 |    1.308 | 
     | cacheController/U2365/A                          |   ^   | cacheController/n1946 | AND2X2TS    | 0.000 |   2.307 |    1.308 | 
     | cacheController/U2365/Y                          |   ^   | cacheController/n3402 | AND2X2TS    | 0.206 |   2.513 |    1.513 | 
     | cacheController/dataToWriteBuffer_reg[7][15]/D   |   ^   | cacheController/n3402 | DFFNSRX2TS  | 0.000 |   2.513 |    1.513 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.000 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.008 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.385 | 
     | cacheController/dataToWriteBuffer_reg[7][15]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.388 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][18]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][18]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][18]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.125
+ Phase Shift                   0.000
= Required Time                 1.513
  Arrival Time                  2.513
  Slack Time                    1.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.000 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.991 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.614 | 
     | cacheController/dataToWriteBuffer_reg[7][18]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.388 | 
     | cacheController/dataToWriteBuffer_reg[7][18]/Q   |   ^   | cacheController/n1949 | DFFNSRX2TS  | 0.918 |   2.306 |    1.306 | 
     | cacheController/U2368/A                          |   ^   | cacheController/n1949 | AND2X2TS    | 0.000 |   2.306 |    1.306 | 
     | cacheController/U2368/Y                          |   ^   | cacheController/n3399 | AND2X2TS    | 0.206 |   2.513 |    1.513 | 
     | cacheController/dataToWriteBuffer_reg[7][18]/D   |   ^   | cacheController/n3399 | DFFNSRX2TS  | 0.000 |   2.513 |    1.513 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.000 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.009 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.385 | 
     | cacheController/dataToWriteBuffer_reg[7][18]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.388 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][3]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][3]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.125
+ Phase Shift                   0.000
= Required Time                 1.513
  Arrival Time                  2.513
  Slack Time                    1.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -1.000 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.991 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.614 | 
     | cacheController/dataToWriteBuffer_reg[7][3]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.388 | 
     | cacheController/dataToWriteBuffer_reg[7][3]/Q   |   ^   | cacheController/n1934 | DFFNSRX2TS  | 0.920 |   2.308 |    1.308 | 
     | cacheController/U2353/A                         |   ^   | cacheController/n1934 | AND2X2TS    | 0.000 |   2.308 |    1.308 | 
     | cacheController/U2353/Y                         |   ^   | cacheController/n3414 | AND2X2TS    | 0.206 |   2.513 |    1.513 | 
     | cacheController/dataToWriteBuffer_reg[7][3]/D   |   ^   | cacheController/n3414 | DFFNSRX2TS  | 0.000 |   2.513 |    1.513 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    1.000 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.009 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.385 | 
     | cacheController/dataToWriteBuffer_reg[7][3]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.388 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][9]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][9]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][9]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.515
  Slack Time                    1.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -1.000 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.991 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.615 | 
     | cacheController/dataToWriteBuffer_reg[7][9]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.388 | 
     | cacheController/dataToWriteBuffer_reg[7][9]/Q   |   ^   | cacheController/n1940 | DFFNSRX2TS  | 0.923 |   2.311 |    1.311 | 
     | cacheController/U2359/A                         |   ^   | cacheController/n1940 | AND2X2TS    | 0.000 |   2.311 |    1.311 | 
     | cacheController/U2359/Y                         |   ^   | cacheController/n3408 | AND2X2TS    | 0.204 |   2.515 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][9]/D   |   ^   | cacheController/n3408 | DFFNSRX2TS  | 0.000 |   2.515 |    1.515 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    1.000 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.009 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.385 | 
     | cacheController/dataToWriteBuffer_reg[7][9]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.388 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][13]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][13]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][13]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.515
  Slack Time                    1.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.000 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.991 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.615 | 
     | cacheController/dataToWriteBuffer_reg[7][13]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.388 | 
     | cacheController/dataToWriteBuffer_reg[7][13]/Q   |   ^   | cacheController/n1944 | DFFNSRX2TS  | 0.923 |   2.311 |    1.311 | 
     | cacheController/U2363/A                          |   ^   | cacheController/n1944 | AND2X2TS    | 0.000 |   2.311 |    1.311 | 
     | cacheController/U2363/Y                          |   ^   | cacheController/n3404 | AND2X2TS    | 0.204 |   2.515 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][13]/D   |   ^   | cacheController/n3404 | DFFNSRX2TS  | 0.000 |   2.515 |    1.515 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.000 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.009 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.385 | 
     | cacheController/dataToWriteBuffer_reg[7][13]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.388 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][12]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][12]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][12]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.126
+ Phase Shift                   0.000
= Required Time                 1.514
  Arrival Time                  2.515
  Slack Time                    1.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.001 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.992 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.615 | 
     | cacheController/dataToWriteBuffer_reg[7][12]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.387 | 
     | cacheController/dataToWriteBuffer_reg[7][12]/Q   |   ^   | cacheController/n1943 | DFFNSRX2TS  | 0.922 |   2.309 |    1.309 | 
     | cacheController/U2362/A                          |   ^   | cacheController/n1943 | AND2X2TS    | 0.000 |   2.309 |    1.309 | 
     | cacheController/U2362/Y                          |   ^   | cacheController/n3405 | AND2X2TS    | 0.205 |   2.515 |    1.514 | 
     | cacheController/dataToWriteBuffer_reg[7][12]/D   |   ^   | cacheController/n3405 | DFFNSRX2TS  | 0.000 |   2.515 |    1.514 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.001 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.009 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.386 | 
     | cacheController/dataToWriteBuffer_reg[7][12]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.389 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][27]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][27]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][27]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.124
+ Phase Shift                   0.000
= Required Time                 1.512
  Arrival Time                  2.513
  Slack Time                    1.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.001 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.992 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.615 | 
     | cacheController/dataToWriteBuffer_reg[7][27]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.387 | 
     | cacheController/dataToWriteBuffer_reg[7][27]/Q   |   ^   | cacheController/n1958 | DFFNSRX2TS  | 0.917 |   2.305 |    1.304 | 
     | cacheController/U2377/A                          |   ^   | cacheController/n1958 | AND2X2TS    | 0.000 |   2.305 |    1.304 | 
     | cacheController/U2377/Y                          |   ^   | cacheController/n3390 | AND2X2TS    | 0.208 |   2.513 |    1.512 | 
     | cacheController/dataToWriteBuffer_reg[7][27]/D   |   ^   | cacheController/n3390 | DFFNSRX2TS  | 0.000 |   2.513 |    1.512 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.001 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.010 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.386 | 
     | cacheController/dataToWriteBuffer_reg[7][27]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.389 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin cacheController/requesterPortBuffer_reg[7][0]/
CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[7][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/requesterPortBuffer_reg[7][0]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.124
+ Phase Shift                   0.000
= Required Time                 1.512
  Arrival Time                  2.514
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                    Net                    |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |                                           |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                       |             |       |   0.000 |   -1.002 | 
     | clk__L1_I0/A                                      |   ^   | clk                                       | CLKINVX16TS | 0.009 |   0.009 |   -0.993 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0                                | CLKINVX16TS | 0.377 |   0.385 |   -0.616 | 
     | cacheController/requesterPortBuffer_reg[7][0]/CKN |   v   | clk__L1_N0                                | DFFNSRX2TS  | 1.002 |   1.388 |    0.386 | 
     | cacheController/requesterPortBuffer_reg[7][0]/Q   |   ^   | cacheController/requesterPortBuffer[7][0] | DFFNSRX2TS  | 0.918 |   2.306 |    1.304 | 
     | cacheController/U2391/A                           |   ^   | cacheController/requesterPortBuffer[7][0] | AND2X2TS    | 0.000 |   2.306 |    1.304 | 
     | cacheController/U2391/Y                           |   ^   | cacheController/n3253                     | AND2X2TS    | 0.208 |   2.514 |    1.512 | 
     | cacheController/requesterPortBuffer_reg[7][0]/D   |   ^   | cacheController/n3253                     | DFFNSRX2TS  | 0.000 |   2.514 |    1.512 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    1.001 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.010 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.387 | 
     | cacheController/requesterPortBuffer_reg[7][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.389 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][6]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][6]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][6]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.517
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -1.002 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.993 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.617 | 
     | cacheController/dataToWriteBuffer_reg[7][6]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.386 | 
     | cacheController/dataToWriteBuffer_reg[7][6]/Q   |   ^   | cacheController/n1937 | DFFNSRX2TS  | 0.925 |   2.313 |    1.311 | 
     | cacheController/U2356/A                         |   ^   | cacheController/n1937 | AND2X2TS    | 0.000 |   2.313 |    1.311 | 
     | cacheController/U2356/Y                         |   ^   | cacheController/n3411 | AND2X2TS    | 0.204 |   2.517 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][6]/D   |   ^   | cacheController/n3411 | DFFNSRX2TS  | 0.000 |   2.517 |    1.515 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    1.002 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.011 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.388 | 
     | cacheController/dataToWriteBuffer_reg[7][6]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.390 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][4]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][4]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.517
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -1.002 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.993 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.617 | 
     | cacheController/dataToWriteBuffer_reg[7][4]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.386 | 
     | cacheController/dataToWriteBuffer_reg[7][4]/Q   |   ^   | cacheController/n1935 | DFFNSRX2TS  | 0.925 |   2.313 |    1.311 | 
     | cacheController/U2354/A                         |   ^   | cacheController/n1935 | AND2X2TS    | 0.000 |   2.313 |    1.311 | 
     | cacheController/U2354/Y                         |   ^   | cacheController/n3413 | AND2X2TS    | 0.204 |   2.517 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][4]/D   |   ^   | cacheController/n3413 | DFFNSRX2TS  | 0.000 |   2.517 |    1.515 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    1.002 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.011 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.388 | 
     | cacheController/dataToWriteBuffer_reg[7][4]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.390 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][0]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][0]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.517
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -1.002 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.994 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.617 | 
     | cacheController/dataToWriteBuffer_reg[7][0]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.385 | 
     | cacheController/dataToWriteBuffer_reg[7][0]/Q   |   ^   | cacheController/n1931 | DFFNSRX2TS  | 0.925 |   2.312 |    1.310 | 
     | cacheController/U2350/A                         |   ^   | cacheController/n1931 | AND2X2TS    | 0.000 |   2.312 |    1.310 | 
     | cacheController/U2350/Y                         |   ^   | cacheController/n3417 | AND2X2TS    | 0.205 |   2.517 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][0]/D   |   ^   | cacheController/n3417 | DFFNSRX2TS  | 0.000 |   2.517 |    1.515 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    1.002 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.011 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.388 | 
     | cacheController/dataToWriteBuffer_reg[7][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.390 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][2]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.518
  Slack Time                    1.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                   |             |       |   0.000 |   -1.003 | 
     | clk__L1_I0/A                                    |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.994 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.617 | 
     | cacheController/dataToWriteBuffer_reg[7][2]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.385 | 
     | cacheController/dataToWriteBuffer_reg[7][2]/Q   |   ^   | cacheController/n1933 | DFFNSRX2TS  | 0.926 |   2.314 |    1.311 | 
     | cacheController/U2352/A                         |   ^   | cacheController/n1933 | AND2X2TS    | 0.000 |   2.314 |    1.311 | 
     | cacheController/U2352/Y                         |   ^   | cacheController/n3415 | AND2X2TS    | 0.204 |   2.518 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][2]/D   |   ^   | cacheController/n3415 | DFFNSRX2TS  | 0.000 |   2.518 |    1.515 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    1.003 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.012 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.388 | 
     | cacheController/dataToWriteBuffer_reg[7][2]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.391 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][17]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][17]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][17]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.123
+ Phase Shift                   0.000
= Required Time                 1.511
  Arrival Time                  2.516
  Slack Time                    1.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.005 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.996 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.620 | 
     | cacheController/dataToWriteBuffer_reg[7][17]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.383 | 
     | cacheController/dataToWriteBuffer_reg[7][17]/Q   |   ^   | cacheController/n1948 | DFFNSRX2TS  | 0.917 |   2.305 |    1.300 | 
     | cacheController/U2367/A                          |   ^   | cacheController/n1948 | AND2X2TS    | 0.000 |   2.305 |    1.300 | 
     | cacheController/U2367/Y                          |   ^   | cacheController/n3400 | AND2X2TS    | 0.211 |   2.516 |    1.511 | 
     | cacheController/dataToWriteBuffer_reg[7][17]/D   |   ^   | cacheController/n3400 | DFFNSRX2TS  | 0.000 |   2.516 |    1.511 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.005 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.014 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.390 | 
     | cacheController/dataToWriteBuffer_reg[7][17]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.393 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][28]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][28]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][28]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.124
+ Phase Shift                   0.000
= Required Time                 1.512
  Arrival Time                  2.517
  Slack Time                    1.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.005 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.996 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.620 | 
     | cacheController/dataToWriteBuffer_reg[7][28]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.383 | 
     | cacheController/dataToWriteBuffer_reg[7][28]/Q   |   ^   | cacheController/n1959 | DFFNSRX2TS  | 0.920 |   2.308 |    1.303 | 
     | cacheController/U2378/A                          |   ^   | cacheController/n1959 | AND2X2TS    | 0.000 |   2.308 |    1.303 | 
     | cacheController/U2378/Y                          |   ^   | cacheController/n3389 | AND2X2TS    | 0.209 |   2.517 |    1.512 | 
     | cacheController/dataToWriteBuffer_reg[7][28]/D   |   ^   | cacheController/n3389 | DFFNSRX2TS  | 0.000 |   2.517 |    1.512 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.005 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.014 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.391 | 
     | cacheController/dataToWriteBuffer_reg[7][28]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.393 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[7][2]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[7][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[7][2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.123
+ Phase Shift                   0.000
= Required Time                 1.511
  Arrival Time                  2.517
  Slack Time                    1.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.006 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.997 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.620 | 
     | cacheController/addressToWriteBuffer_reg[7][2]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.382 | 
     | cacheController/addressToWriteBuffer_reg[7][2]/Q   |   ^   | cacheController/n1925 | DFFNSRX2TS  | 0.918 |   2.306 |    1.301 | 
     | cacheController/U2385/A                            |   ^   | cacheController/n1925 | AND2X2TS    | 0.000 |   2.306 |    1.301 | 
     | cacheController/U2385/Y                            |   ^   | cacheController/n3283 | AND2X2TS    | 0.210 |   2.517 |    1.511 | 
     | cacheController/addressToWriteBuffer_reg[7][2]/D   |   ^   | cacheController/n3283 | DFFNSRX2TS  | 0.000 |   2.517 |    1.511 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.006 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.014 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.391 | 
     | cacheController/addressToWriteBuffer_reg[7][2]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.394 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][19]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][19]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][19]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.127
+ Phase Shift                   0.000
= Required Time                 1.515
  Arrival Time                  2.521
  Slack Time                    1.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.006 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.997 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.621 | 
     | cacheController/dataToWriteBuffer_reg[7][19]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.382 | 
     | cacheController/dataToWriteBuffer_reg[7][19]/Q   |   ^   | cacheController/n1950 | DFFNSRX2TS  | 0.927 |   2.315 |    1.309 | 
     | cacheController/U2369/A                          |   ^   | cacheController/n1950 | AND2X2TS    | 0.000 |   2.315 |    1.309 | 
     | cacheController/U2369/Y                          |   ^   | cacheController/n3398 | AND2X2TS    | 0.206 |   2.521 |    1.515 | 
     | cacheController/dataToWriteBuffer_reg[7][19]/D   |   ^   | cacheController/n3398 | DFFNSRX2TS  | 0.000 |   2.521 |    1.515 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.006 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.015 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.391 | 
     | cacheController/dataToWriteBuffer_reg[7][19]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.394 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[7][1]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[7][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[7][1]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.124
+ Phase Shift                   0.000
= Required Time                 1.512
  Arrival Time                  2.519
  Slack Time                    1.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.006 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.998 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.621 | 
     | cacheController/addressToWriteBuffer_reg[7][1]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.382 | 
     | cacheController/addressToWriteBuffer_reg[7][1]/Q   |   ^   | cacheController/n1924 | DFFNSRX2TS  | 0.922 |   2.310 |    1.303 | 
     | cacheController/U2384/A                            |   ^   | cacheController/n1924 | AND2X2TS    | 0.000 |   2.310 |    1.303 | 
     | cacheController/U2384/Y                            |   ^   | cacheController/n3284 | AND2X2TS    | 0.209 |   2.519 |    1.512 | 
     | cacheController/addressToWriteBuffer_reg[7][1]/D   |   ^   | cacheController/n3284 | DFFNSRX2TS  | 0.000 |   2.519 |    1.512 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.006 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.015 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.392 | 
     | cacheController/addressToWriteBuffer_reg[7][1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.394 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin cacheController/requesterPortBuffer_reg[7][1]/
CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[7][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/requesterPortBuffer_reg[7][1]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.128
+ Phase Shift                   0.000
= Required Time                 1.516
  Arrival Time                  2.522
  Slack Time                    1.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                    Net                    |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |                                           |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                       |             |       |   0.000 |   -1.007 | 
     | clk__L1_I0/A                                      |   ^   | clk                                       | CLKINVX16TS | 0.009 |   0.009 |   -0.998 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0                                | CLKINVX16TS | 0.377 |   0.386 |   -0.621 | 
     | cacheController/requesterPortBuffer_reg[7][1]/CKN |   v   | clk__L1_N0                                | DFFNSRX2TS  | 1.002 |   1.388 |    0.381 | 
     | cacheController/requesterPortBuffer_reg[7][1]/Q   |   ^   | cacheController/requesterPortBuffer[7][1] | DFFNSRX2TS  | 0.930 |   2.318 |    1.311 | 
     | cacheController/U2382/A                           |   ^   | cacheController/requesterPortBuffer[7][1] | AND2X2TS    | 0.000 |   2.318 |    1.311 | 
     | cacheController/U2382/Y                           |   ^   | cacheController/n3252                     | AND2X2TS    | 0.204 |   2.522 |    1.516 | 
     | cacheController/requesterPortBuffer_reg[7][1]/D   |   ^   | cacheController/n3252                     | DFFNSRX2TS  | 0.000 |   2.522 |    1.516 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    1.007 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.015 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.392 | 
     | cacheController/requesterPortBuffer_reg[7][1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.395 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][22]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][22]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][22]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.126
+ Phase Shift                   0.000
= Required Time                 1.514
  Arrival Time                  2.522
  Slack Time                    1.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.008 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.999 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.622 | 
     | cacheController/dataToWriteBuffer_reg[7][22]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.380 | 
     | cacheController/dataToWriteBuffer_reg[7][22]/Q   |   ^   | cacheController/n1953 | DFFNSRX2TS  | 0.927 |   2.315 |    1.308 | 
     | cacheController/U2372/A                          |   ^   | cacheController/n1953 | AND2X2TS    | 0.000 |   2.315 |    1.308 | 
     | cacheController/U2372/Y                          |   ^   | cacheController/n3395 | AND2X2TS    | 0.207 |   2.522 |    1.514 | 
     | cacheController/dataToWriteBuffer_reg[7][22]/D   |   ^   | cacheController/n3395 | DFFNSRX2TS  | 0.000 |   2.522 |    1.514 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.008 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.016 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.393 | 
     | cacheController/dataToWriteBuffer_reg[7][22]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.396 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[7][0]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[7][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[7][0]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.126
+ Phase Shift                   0.000
= Required Time                 1.514
  Arrival Time                  2.522
  Slack Time                    1.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.008 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -0.999 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.622 | 
     | cacheController/addressToWriteBuffer_reg[7][0]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.380 | 
     | cacheController/addressToWriteBuffer_reg[7][0]/Q   |   ^   | cacheController/n1923 | DFFNSRX2TS  | 0.927 |   2.315 |    1.307 | 
     | cacheController/U2383/A                            |   ^   | cacheController/n1923 | AND2X2TS    | 0.000 |   2.315 |    1.307 | 
     | cacheController/U2383/Y                            |   ^   | cacheController/n3285 | AND2X2TS    | 0.207 |   2.522 |    1.514 | 
     | cacheController/addressToWriteBuffer_reg[7][0]/D   |   ^   | cacheController/n3285 | DFFNSRX2TS  | 0.000 |   2.522 |    1.514 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.008 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.017 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.393 | 
     | cacheController/addressToWriteBuffer_reg[7][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.396 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[7][6]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[7][6]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[7][6]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.126
+ Phase Shift                   0.000
= Required Time                 1.514
  Arrival Time                  2.523
  Slack Time                    1.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.009 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.000 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.623 | 
     | cacheController/addressToWriteBuffer_reg[7][6]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.379 | 
     | cacheController/addressToWriteBuffer_reg[7][6]/Q   |   ^   | cacheController/n1929 | DFFNSRX2TS  | 0.927 |   2.315 |    1.306 | 
     | cacheController/U2389/A                            |   ^   | cacheController/n1929 | AND2X2TS    | 0.000 |   2.315 |    1.306 | 
     | cacheController/U2389/Y                            |   ^   | cacheController/n3279 | AND2X2TS    | 0.208 |   2.523 |    1.514 | 
     | cacheController/addressToWriteBuffer_reg[7][6]/D   |   ^   | cacheController/n3279 | DFFNSRX2TS  | 0.000 |   2.523 |    1.514 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.009 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.017 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.394 | 
     | cacheController/addressToWriteBuffer_reg[7][6]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.397 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][26]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][26]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][26]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.126
+ Phase Shift                   0.000
= Required Time                 1.514
  Arrival Time                  2.524
  Slack Time                    1.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.010 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.001 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.624 | 
     | cacheController/dataToWriteBuffer_reg[7][26]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.378 | 
     | cacheController/dataToWriteBuffer_reg[7][26]/Q   |   ^   | cacheController/n1957 | DFFNSRX2TS  | 0.929 |   2.317 |    1.307 | 
     | cacheController/U2376/A                          |   ^   | cacheController/n1957 | AND2X2TS    | 0.000 |   2.317 |    1.307 | 
     | cacheController/U2376/Y                          |   ^   | cacheController/n3391 | AND2X2TS    | 0.207 |   2.524 |    1.514 | 
     | cacheController/dataToWriteBuffer_reg[7][26]/D   |   ^   | cacheController/n3391 | DFFNSRX2TS  | 0.000 |   2.524 |    1.514 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.010 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.018 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.395 | 
     | cacheController/dataToWriteBuffer_reg[7][26]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.397 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[7][7]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[7][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[7][7]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.124
+ Phase Shift                   0.000
= Required Time                 1.512
  Arrival Time                  2.522
  Slack Time                    1.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.010 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.001 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.624 | 
     | cacheController/addressToWriteBuffer_reg[7][7]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.378 | 
     | cacheController/addressToWriteBuffer_reg[7][7]/Q   |   ^   | cacheController/n1930 | DFFNSRX2TS  | 0.924 |   2.312 |    1.302 | 
     | cacheController/U2390/A                            |   ^   | cacheController/n1930 | AND2X2TS    | 0.000 |   2.312 |    1.302 | 
     | cacheController/U2390/Y                            |   ^   | cacheController/n3278 | AND2X2TS    | 0.210 |   2.522 |    1.512 | 
     | cacheController/addressToWriteBuffer_reg[7][7]/D   |   ^   | cacheController/n3278 | DFFNSRX2TS  | 0.000 |   2.522 |    1.512 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.010 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.018 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.395 | 
     | cacheController/addressToWriteBuffer_reg[7][7]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.398 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][31]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][31]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][31]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.125
+ Phase Shift                   0.000
= Required Time                 1.513
  Arrival Time                  2.523
  Slack Time                    1.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.010 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.002 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.625 | 
     | cacheController/dataToWriteBuffer_reg[7][31]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.378 | 
     | cacheController/dataToWriteBuffer_reg[7][31]/Q   |   ^   | cacheController/n1962 | DFFNSRX2TS  | 0.926 |   2.314 |    1.304 | 
     | cacheController/U2381/A                          |   ^   | cacheController/n1962 | AND2X2TS    | 0.000 |   2.314 |    1.304 | 
     | cacheController/U2381/Y                          |   ^   | cacheController/n3386 | AND2X2TS    | 0.209 |   2.523 |    1.513 | 
     | cacheController/dataToWriteBuffer_reg[7][31]/D   |   ^   | cacheController/n3386 | DFFNSRX2TS  | 0.000 |   2.523 |    1.513 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.010 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.019 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.396 | 
     | cacheController/dataToWriteBuffer_reg[7][31]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.398 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][6]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][6]/D  (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[0][6]/QN (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 1.467
  Arrival Time                  2.478
  Slack Time                    1.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.011 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.002 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.626 | 
     | cacheController/addressToWriteBuffer_reg[0][6]/CKN |   v   | clk__L1_N0            | DFFNSRXLTS  | 1.002 |   1.388 |    0.377 | 
     | cacheController/addressToWriteBuffer_reg[0][6]/QN  |   v   | cacheController/n1236 | DFFNSRXLTS  | 0.934 |   2.322 |    1.311 | 
     | cacheController/U2211/A0                           |   v   | cacheController/n1236 | OAI22X1TS   | 0.000 |   2.322 |    1.311 | 
     | cacheController/U2211/Y                            |   ^   | cacheController/n3335 | OAI22X1TS   | 0.156 |   2.478 |    1.467 | 
     | cacheController/addressToWriteBuffer_reg[0][6]/D   |   ^   | cacheController/n3335 | DFFNSRXLTS  | 0.000 |   2.478 |    1.467 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.011 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.020 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.397 | 
     | cacheController/addressToWriteBuffer_reg[0][6]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    2.399 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][7]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][7]/D  (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[0][7]/QN (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 1.469
  Arrival Time                  2.480
  Slack Time                    1.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.012 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.003 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.626 | 
     | cacheController/addressToWriteBuffer_reg[0][7]/CKN |   v   | clk__L1_N0            | DFFNSRXLTS  | 1.002 |   1.388 |    0.376 | 
     | cacheController/addressToWriteBuffer_reg[0][7]/QN  |   v   | cacheController/n1235 | DFFNSRXLTS  | 0.937 |   2.325 |    1.313 | 
     | cacheController/U2213/A0                           |   v   | cacheController/n1235 | OAI22X1TS   | 0.000 |   2.325 |    1.313 | 
     | cacheController/U2213/Y                            |   ^   | cacheController/n3334 | OAI22X1TS   | 0.156 |   2.480 |    1.469 | 
     | cacheController/addressToWriteBuffer_reg[0][7]/D   |   ^   | cacheController/n3334 | DFFNSRXLTS  | 0.000 |   2.480 |    1.469 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.012 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.020 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.397 | 
     | cacheController/addressToWriteBuffer_reg[0][7]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    2.400 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][25]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][25]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][25]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.125
+ Phase Shift                   0.000
= Required Time                 1.513
  Arrival Time                  2.527
  Slack Time                    1.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.014 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.005 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.628 | 
     | cacheController/dataToWriteBuffer_reg[7][25]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.374 | 
     | cacheController/dataToWriteBuffer_reg[7][25]/Q   |   ^   | cacheController/n1956 | DFFNSRX2TS  | 0.928 |   2.316 |    1.303 | 
     | cacheController/U2375/A                          |   ^   | cacheController/n1956 | AND2X2TS    | 0.000 |   2.316 |    1.303 | 
     | cacheController/U2375/Y                          |   ^   | cacheController/n3392 | AND2X2TS    | 0.210 |   2.527 |    1.513 | 
     | cacheController/dataToWriteBuffer_reg[7][25]/D   |   ^   | cacheController/n3392 | DFFNSRX2TS  | 0.000 |   2.527 |    1.513 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.014 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.022 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.399 | 
     | cacheController/dataToWriteBuffer_reg[7][25]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][2]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][2]/D  (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[0][2]/QN (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 1.462
  Arrival Time                  2.477
  Slack Time                    1.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.015 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.006 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.629 | 
     | cacheController/addressToWriteBuffer_reg[0][2]/CKN |   v   | clk__L1_N0            | DFFNSRXLTS  | 1.002 |   1.388 |    0.373 | 
     | cacheController/addressToWriteBuffer_reg[0][2]/QN  |   v   | cacheController/n1240 | DFFNSRXLTS  | 0.927 |   2.315 |    1.301 | 
     | cacheController/U2203/A0                           |   v   | cacheController/n1240 | OAI22X1TS   | 0.000 |   2.315 |    1.301 | 
     | cacheController/U2203/Y                            |   ^   | cacheController/n3339 | OAI22X1TS   | 0.162 |   2.477 |    1.462 | 
     | cacheController/addressToWriteBuffer_reg[0][2]/D   |   ^   | cacheController/n3339 | DFFNSRXLTS  | 0.000 |   2.477 |    1.462 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.015 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.023 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.400 | 
     | cacheController/addressToWriteBuffer_reg[0][2]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    2.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[2][6]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[2][6]/D  (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[2][6]/QN (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 1.467
  Arrival Time                  2.485
  Slack Time                    1.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.018 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.009 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.632 | 
     | cacheController/addressToWriteBuffer_reg[2][6]/CKN |   v   | clk__L1_N0            | DFFNSRXLTS  | 1.002 |   1.388 |    0.370 | 
     | cacheController/addressToWriteBuffer_reg[2][6]/QN  |   v   | cacheController/n1220 | DFFNSRXLTS  | 0.939 |   2.327 |    1.309 | 
     | cacheController/U1833/A0                           |   v   | cacheController/n1220 | OAI22X1TS   | 0.000 |   2.327 |    1.309 | 
     | cacheController/U1833/Y                            |   ^   | cacheController/n3319 | OAI22X1TS   | 0.158 |   2.485 |    1.467 | 
     | cacheController/addressToWriteBuffer_reg[2][6]/D   |   ^   | cacheController/n3319 | DFFNSRXLTS  | 0.000 |   2.485 |    1.467 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.018 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.026 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.403 | 
     | cacheController/addressToWriteBuffer_reg[2][6]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    2.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin cacheController/requesterPortBuffer_reg[5][0]/
CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[5][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/requesterPortBuffer_reg[5][0]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.133
+ Phase Shift                   0.000
= Required Time                 1.521
  Arrival Time                  2.539
  Slack Time                    1.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                    Net                    |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |                                           |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                       |             |       |   0.000 |   -1.018 | 
     | clk__L1_I0/A                                      |   ^   | clk                                       | CLKINVX16TS | 0.009 |   0.009 |   -1.009 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0                                | CLKINVX16TS | 0.377 |   0.385 |   -0.632 | 
     | cacheController/requesterPortBuffer_reg[5][0]/CKN |   v   | clk__L1_N0                                | DFFNSRX2TS  | 1.002 |   1.388 |    0.370 | 
     | cacheController/requesterPortBuffer_reg[5][0]/Q   |   ^   | cacheController/requesterPortBuffer[5][0] | DFFNSRX2TS  | 0.926 |   2.314 |    1.296 | 
     | cacheController/U2412/B1                          |   ^   | cacheController/requesterPortBuffer[5][0] | AOI32X1TS   | 0.000 |   2.314 |    1.296 | 
     | cacheController/U2412/Y                           |   v   | cacheController/n1585                     | AOI32X1TS   | 0.143 |   2.457 |    1.439 | 
     | cacheController/U2411/A                           |   v   | cacheController/n1585                     | INVX2TS     | 0.000 |   2.457 |    1.439 | 
     | cacheController/U2411/Y                           |   ^   | cacheController/n597                      | INVX2TS     | 0.082 |   2.539 |    1.521 | 
     | cacheController/requesterPortBuffer_reg[5][0]/D   |   ^   | cacheController/n597                      | DFFNSRX2TS  | 0.000 |   2.539 |    1.521 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    1.018 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.027 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.403 | 
     | cacheController/requesterPortBuffer_reg[5][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin cacheController/requesterPortBuffer_reg[3][0]/
CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[3][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/requesterPortBuffer_reg[3][0]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.133
+ Phase Shift                   0.000
= Required Time                 1.521
  Arrival Time                  2.539
  Slack Time                    1.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |                       |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk                   |             |       |   0.000 |   -1.018 | 
     | clk__L1_I0/A                                      |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.009 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.633 | 
     | cacheController/requesterPortBuffer_reg[3][0]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.370 | 
     | cacheController/requesterPortBuffer_reg[3][0]/Q   |   ^   | cacheController/n1963 | DFFNSRX2TS  | 0.926 |   2.314 |    1.296 | 
     | cacheController/U2395/B1                          |   ^   | cacheController/n1963 | AOI32X1TS   | 0.000 |   2.314 |    1.296 | 
     | cacheController/U2395/Y                           |   v   | cacheController/n1581 | AOI32X1TS   | 0.145 |   2.460 |    1.442 | 
     | cacheController/U2394/A                           |   v   | cacheController/n1581 | INVX2TS     | 0.000 |   2.460 |    1.442 | 
     | cacheController/U2394/Y                           |   ^   | cacheController/n648  | INVX2TS     | 0.080 |   2.539 |    1.521 | 
     | cacheController/requesterPortBuffer_reg[3][0]/D   |   ^   | cacheController/n648  | DFFNSRX2TS  | 0.000 |   2.539 |    1.521 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    1.018 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.027 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.403 | 
     | cacheController/requesterPortBuffer_reg[3][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[2][1]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[2][1]/D  (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[2][1]/QN (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 1.464
  Arrival Time                  2.484
  Slack Time                    1.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.020 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.012 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.635 | 
     | cacheController/addressToWriteBuffer_reg[2][1]/CKN |   v   | clk__L1_N0            | DFFNSRXLTS  | 1.002 |   1.388 |    0.368 | 
     | cacheController/addressToWriteBuffer_reg[2][1]/QN  |   v   | cacheController/n1225 | DFFNSRXLTS  | 0.934 |   2.322 |    1.302 | 
     | cacheController/U1823/A0                           |   v   | cacheController/n1225 | OAI22X1TS   | 0.000 |   2.322 |    1.302 | 
     | cacheController/U1823/Y                            |   ^   | cacheController/n3324 | OAI22X1TS   | 0.162 |   2.484 |    1.464 | 
     | cacheController/addressToWriteBuffer_reg[2][1]/D   |   ^   | cacheController/n3324 | DFFNSRXLTS  | 0.000 |   2.484 |    1.464 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.020 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.029 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.406 | 
     | cacheController/addressToWriteBuffer_reg[2][1]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    2.408 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[7][20]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[7][20]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[7][20]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.122
+ Phase Shift                   0.000
= Required Time                 1.510
  Arrival Time                  2.531
  Slack Time                    1.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk                   |             |       |   0.000 |   -1.020 | 
     | clk__L1_I0/A                                     |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.012 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.635 | 
     | cacheController/dataToWriteBuffer_reg[7][20]/CKN |   v   | clk__L1_N0            | DFFNSRX2TS  | 1.002 |   1.388 |    0.367 | 
     | cacheController/dataToWriteBuffer_reg[7][20]/Q   |   ^   | cacheController/n1951 | DFFNSRX2TS  | 0.928 |   2.316 |    1.295 | 
     | cacheController/U2370/A                          |   ^   | cacheController/n1951 | AND2X2TS    | 0.000 |   2.316 |    1.295 | 
     | cacheController/U2370/Y                          |   ^   | cacheController/n3397 | AND2X2TS    | 0.215 |   2.531 |    1.510 | 
     | cacheController/dataToWriteBuffer_reg[7][20]/D   |   ^   | cacheController/n3397 | DFFNSRX2TS  | 0.000 |   2.531 |    1.510 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    1.020 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.029 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.406 | 
     | cacheController/dataToWriteBuffer_reg[7][20]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.408 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin cacheController/requesterPortBuffer_reg[5][1]/
CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[5][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/requesterPortBuffer_reg[5][1]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 1.520
  Arrival Time                  2.542
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                    Net                    |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |                                           |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                       |             |       |   0.000 |   -1.023 | 
     | clk__L1_I0/A                                      |   ^   | clk                                       | CLKINVX16TS | 0.009 |   0.009 |   -1.014 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0                                | CLKINVX16TS | 0.377 |   0.386 |   -0.637 | 
     | cacheController/requesterPortBuffer_reg[5][1]/CKN |   v   | clk__L1_N0                                | DFFNSRX2TS  | 1.002 |   1.388 |    0.365 | 
     | cacheController/requesterPortBuffer_reg[5][1]/Q   |   ^   | cacheController/requesterPortBuffer[5][1] | DFFNSRX2TS  | 0.925 |   2.313 |    1.290 | 
     | cacheController/U2414/B1                          |   ^   | cacheController/requesterPortBuffer[5][1] | AOI32X1TS   | 0.000 |   2.313 |    1.290 | 
     | cacheController/U2414/Y                           |   v   | cacheController/n1586                     | AOI32X1TS   | 0.144 |   2.457 |    1.435 | 
     | cacheController/U2413/A                           |   v   | cacheController/n1586                     | INVX2TS     | 0.000 |   2.457 |    1.435 | 
     | cacheController/U2413/Y                           |   ^   | cacheController/n759                      | INVX2TS     | 0.085 |   2.542 |    1.520 | 
     | cacheController/requesterPortBuffer_reg[5][1]/D   |   ^   | cacheController/n759                      | DFFNSRX2TS  | 0.000 |   2.542 |    1.520 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    1.023 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.031 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.408 | 
     | cacheController/requesterPortBuffer_reg[5][1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.411 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][0]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][0]/D  (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/addressToWriteBuffer_reg[0][0]/QN (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 1.464
  Arrival Time                  2.487
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                   |             |       |   0.000 |   -1.024 | 
     | clk__L1_I0/A                                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.015 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.385 |   -0.638 | 
     | cacheController/addressToWriteBuffer_reg[0][0]/CKN |   v   | clk__L1_N0            | DFFNSRXLTS  | 1.002 |   1.388 |    0.364 | 
     | cacheController/addressToWriteBuffer_reg[0][0]/QN  |   v   | cacheController/n1242 | DFFNSRXLTS  | 0.937 |   2.325 |    1.301 | 
     | cacheController/U2199/A0                           |   v   | cacheController/n1242 | OAI22X1TS   | 0.000 |   2.325 |    1.301 | 
     | cacheController/U2199/Y                            |   ^   | cacheController/n3341 | OAI22X1TS   | 0.163 |   2.487 |    1.464 | 
     | cacheController/addressToWriteBuffer_reg[0][0]/D   |   ^   | cacheController/n3341 | DFFNSRXLTS  | 0.000 |   2.487 |    1.464 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.024 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.032 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    1.409 | 
     | cacheController/addressToWriteBuffer_reg[0][0]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    2.411 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin cacheController/requesterPortBuffer_reg[2][0]/
CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[2][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/requesterPortBuffer_reg[2][0]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.131
+ Phase Shift                   0.000
= Required Time                 1.519
  Arrival Time                  2.546
  Slack Time                    1.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                    Net                    |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |                                           |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                       |             |       |   0.000 |   -1.027 | 
     | clk__L1_I0/A                                      |   ^   | clk                                       | CLKINVX16TS | 0.009 |   0.009 |   -1.018 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0                                | CLKINVX16TS | 0.377 |   0.385 |   -0.641 | 
     | cacheController/requesterPortBuffer_reg[2][0]/CKN |   v   | clk__L1_N0                                | DFFNSRX2TS  | 1.002 |   1.388 |    0.361 | 
     | cacheController/requesterPortBuffer_reg[2][0]/Q   |   ^   | cacheController/requesterPortBuffer[2][0] | DFFNSRX2TS  | 0.933 |   2.321 |    1.295 | 
     | cacheController/U2416/B1                          |   ^   | cacheController/requesterPortBuffer[2][0] | AOI32X1TS   | 0.000 |   2.321 |    1.295 | 
     | cacheController/U2416/Y                           |   v   | cacheController/n1579                     | AOI32X1TS   | 0.142 |   2.464 |    1.437 | 
     | cacheController/U2415/A                           |   v   | cacheController/n1579                     | INVX2TS     | 0.000 |   2.464 |    1.437 | 
     | cacheController/U2415/Y                           |   ^   | cacheController/n757                      | INVX2TS     | 0.082 |   2.546 |    1.519 | 
     | cacheController/requesterPortBuffer_reg[2][0]/D   |   ^   | cacheController/n757                      | DFFNSRX2TS  | 0.000 |   2.546 |    1.519 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    1.027 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.035 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.412 | 
     | cacheController/requesterPortBuffer_reg[2][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    2.415 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

