{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707137443141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707137443141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 15:50:42 2024 " "Processing started: Mon Feb  5 15:50:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707137443141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707137443141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trigger -c Trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707137443141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707137443359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707137443359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger " "Found entity 1: Trigger" {  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707137450104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707137450104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-trigger10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-trigger10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger10 " "Found entity 1: D-Trigger10" {  } { { "D-Trigger10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-Trigger10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707137450105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707137450105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-triggerwithriseedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-triggerwithriseedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-TriggerWithRiseEdge " "Found entity 1: D-TriggerWithRiseEdge" {  } { { "D-TriggerWithRiseEdge.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-TriggerWithRiseEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707137450105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707137450105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-trigger5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-trigger5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger5 " "Found entity 1: D-Trigger5" {  } { { "D-Trigger5.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-Trigger5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707137450106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707137450106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trigger " "Elaborating entity \"Trigger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707137450132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-Trigger5 D-Trigger5:inst " "Elaborating entity \"D-Trigger5\" for hierarchy \"D-Trigger5:inst\"" {  } { { "Trigger.bdf" "inst" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 168 472 568 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707137450136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-TriggerWithRiseEdge D-Trigger5:inst\|D-TriggerWithRiseEdge:inst4 " "Elaborating entity \"D-TriggerWithRiseEdge\" for hierarchy \"D-Trigger5:inst\|D-TriggerWithRiseEdge:inst4\"" {  } { { "D-Trigger5.bdf" "inst4" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-Trigger5.bdf" { { 152 784 880 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707137450139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d-trigger.bdf 1 1 " "Using design file d-trigger.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger " "Found entity 1: D-Trigger" {  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707137450146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707137450146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-Trigger D-Trigger5:inst\|D-TriggerWithRiseEdge:inst4\|D-Trigger:inst19 " "Elaborating entity \"D-Trigger\" for hierarchy \"D-Trigger5:inst\|D-TriggerWithRiseEdge:inst4\|D-Trigger:inst19\"" {  } { { "D-TriggerWithRiseEdge.bdf" "inst19" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-TriggerWithRiseEdge.bdf" { { 248 720 816 344 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707137450147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-Trigger10 D-Trigger10:inst11 " "Elaborating entity \"D-Trigger10\" for hierarchy \"D-Trigger10:inst11\"" {  } { { "Trigger.bdf" "inst11" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 168 360 456 264 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707137450150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707137450645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707137450965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707137450965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707137450985 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707137450985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707137450985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707137450985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707137451002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 15:50:51 2024 " "Processing ended: Mon Feb  5 15:50:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707137451002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707137451002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707137451002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707137451002 ""}
