<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4610" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4610{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4610{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4610{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4610{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_4610{left:413px;bottom:998px;letter-spacing:-0.12px;}
#t6_4610{left:506px;bottom:998px;letter-spacing:-0.12px;}
#t7_4610{left:506px;bottom:976px;letter-spacing:-0.11px;}
#t8_4610{left:506px;bottom:959px;letter-spacing:-0.12px;}
#t9_4610{left:506px;bottom:938px;}
#ta_4610{left:522px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#tb_4610{left:522px;bottom:923px;letter-spacing:-0.09px;}
#tc_4610{left:506px;bottom:907px;}
#td_4610{left:522px;bottom:907px;letter-spacing:-0.12px;}
#te_4610{left:506px;bottom:877px;letter-spacing:-0.12px;}
#tf_4610{left:506px;bottom:860px;letter-spacing:-0.11px;}
#tg_4610{left:506px;bottom:843px;letter-spacing:-0.12px;}
#th_4610{left:189px;bottom:819px;letter-spacing:-0.14px;}
#ti_4610{left:506px;bottom:819px;letter-spacing:-0.13px;}
#tj_4610{left:189px;bottom:794px;letter-spacing:-0.14px;}
#tk_4610{left:413px;bottom:794px;letter-spacing:-0.15px;}
#tl_4610{left:506px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_4610{left:506px;bottom:773px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tn_4610{left:189px;bottom:749px;letter-spacing:-0.14px;}
#to_4610{left:413px;bottom:749px;letter-spacing:-0.14px;}
#tp_4610{left:506px;bottom:749px;letter-spacing:-0.12px;}
#tq_4610{left:506px;bottom:727px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tr_4610{left:189px;bottom:703px;letter-spacing:-0.12px;}
#ts_4610{left:506px;bottom:703px;letter-spacing:-0.14px;}
#tt_4610{left:189px;bottom:678px;letter-spacing:-0.16px;}
#tu_4610{left:413px;bottom:678px;letter-spacing:-0.14px;}
#tv_4610{left:506px;bottom:678px;letter-spacing:-0.11px;}
#tw_4610{left:506px;bottom:657px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tx_4610{left:189px;bottom:632px;letter-spacing:-0.12px;}
#ty_4610{left:506px;bottom:632px;letter-spacing:-0.14px;}
#tz_4610{left:81px;bottom:608px;letter-spacing:-0.16px;}
#t10_4610{left:142px;bottom:608px;letter-spacing:-0.17px;}
#t11_4610{left:189px;bottom:608px;letter-spacing:-0.14px;}
#t12_4610{left:413px;bottom:608px;letter-spacing:-0.15px;}
#t13_4610{left:506px;bottom:608px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_4610{left:506px;bottom:587px;letter-spacing:-0.11px;}
#t15_4610{left:506px;bottom:570px;letter-spacing:-0.12px;}
#t16_4610{left:506px;bottom:548px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t17_4610{left:81px;bottom:524px;letter-spacing:-0.17px;}
#t18_4610{left:142px;bottom:524px;letter-spacing:-0.18px;}
#t19_4610{left:189px;bottom:524px;letter-spacing:-0.14px;}
#t1a_4610{left:413px;bottom:524px;letter-spacing:-0.15px;}
#t1b_4610{left:506px;bottom:524px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_4610{left:506px;bottom:503px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1d_4610{left:80px;bottom:478px;letter-spacing:-0.16px;}
#t1e_4610{left:142px;bottom:478px;letter-spacing:-0.18px;}
#t1f_4610{left:189px;bottom:478px;letter-spacing:-0.14px;}
#t1g_4610{left:413px;bottom:478px;letter-spacing:-0.14px;}
#t1h_4610{left:506px;bottom:478px;letter-spacing:-0.11px;}
#t1i_4610{left:506px;bottom:457px;letter-spacing:-0.11px;}
#t1j_4610{left:506px;bottom:440px;letter-spacing:-0.11px;}
#t1k_4610{left:506px;bottom:423px;letter-spacing:-0.12px;}
#t1l_4610{left:81px;bottom:399px;letter-spacing:-0.17px;}
#t1m_4610{left:142px;bottom:399px;letter-spacing:-0.17px;}
#t1n_4610{left:189px;bottom:399px;letter-spacing:-0.14px;}
#t1o_4610{left:413px;bottom:399px;letter-spacing:-0.15px;}
#t1p_4610{left:506px;bottom:399px;letter-spacing:-0.11px;}
#t1q_4610{left:506px;bottom:377px;letter-spacing:-0.11px;}
#t1r_4610{left:506px;bottom:360px;letter-spacing:-0.11px;}
#t1s_4610{left:506px;bottom:344px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#t1t_4610{left:506px;bottom:327px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1u_4610{left:81px;bottom:302px;letter-spacing:-0.16px;}
#t1v_4610{left:142px;bottom:302px;letter-spacing:-0.17px;}
#t1w_4610{left:189px;bottom:302px;letter-spacing:-0.14px;}
#t1x_4610{left:413px;bottom:302px;letter-spacing:-0.15px;}
#t1y_4610{left:506px;bottom:302px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1z_4610{left:81px;bottom:278px;letter-spacing:-0.16px;}
#t20_4610{left:142px;bottom:278px;letter-spacing:-0.17px;}
#t21_4610{left:189px;bottom:278px;letter-spacing:-0.14px;}
#t22_4610{left:413px;bottom:278px;letter-spacing:-0.15px;}
#t23_4610{left:506px;bottom:278px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t24_4610{left:81px;bottom:254px;letter-spacing:-0.16px;}
#t25_4610{left:142px;bottom:254px;letter-spacing:-0.17px;}
#t26_4610{left:189px;bottom:254px;letter-spacing:-0.14px;}
#t27_4610{left:413px;bottom:254px;letter-spacing:-0.15px;}
#t28_4610{left:506px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t29_4610{left:81px;bottom:229px;letter-spacing:-0.16px;}
#t2a_4610{left:142px;bottom:229px;letter-spacing:-0.17px;}
#t2b_4610{left:189px;bottom:229px;letter-spacing:-0.14px;}
#t2c_4610{left:413px;bottom:229px;letter-spacing:-0.15px;}
#t2d_4610{left:506px;bottom:229px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2e_4610{left:81px;bottom:205px;letter-spacing:-0.16px;}
#t2f_4610{left:142px;bottom:205px;letter-spacing:-0.17px;}
#t2g_4610{left:189px;bottom:205px;letter-spacing:-0.14px;}
#t2h_4610{left:413px;bottom:205px;letter-spacing:-0.15px;}
#t2i_4610{left:506px;bottom:205px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2j_4610{left:81px;bottom:180px;letter-spacing:-0.16px;}
#t2k_4610{left:142px;bottom:180px;letter-spacing:-0.17px;}
#t2l_4610{left:189px;bottom:180px;letter-spacing:-0.14px;}
#t2m_4610{left:413px;bottom:180px;letter-spacing:-0.15px;}
#t2n_4610{left:506px;bottom:180px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2o_4610{left:81px;bottom:156px;letter-spacing:-0.16px;}
#t2p_4610{left:142px;bottom:156px;letter-spacing:-0.17px;}
#t2q_4610{left:189px;bottom:156px;letter-spacing:-0.14px;}
#t2r_4610{left:413px;bottom:156px;letter-spacing:-0.15px;}
#t2s_4610{left:506px;bottom:156px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2t_4610{left:81px;bottom:131px;letter-spacing:-0.16px;}
#t2u_4610{left:142px;bottom:131px;letter-spacing:-0.17px;}
#t2v_4610{left:189px;bottom:131px;letter-spacing:-0.14px;}
#t2w_4610{left:413px;bottom:131px;letter-spacing:-0.15px;}
#t2x_4610{left:506px;bottom:131px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2y_4610{left:189px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2z_4610{left:265px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t30_4610{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t31_4610{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t32_4610{left:214px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t33_4610{left:429px;bottom:1063px;letter-spacing:-0.15px;}
#t34_4610{left:431px;bottom:1046px;letter-spacing:-0.13px;}
#t35_4610{left:630px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t36_4610{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t37_4610{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4610{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4610{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4610{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4610{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4610{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4610" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4610Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4610" style="-webkit-user-select: none;"><object width="935" height="1210" data="4610/4610.svg" type="image/svg+xml" id="pdf4610" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4610" class="t s1_4610">2-88 </span><span id="t2_4610" class="t s1_4610">Vol. 4 </span>
<span id="t3_4610" class="t s2_4610">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4610" class="t s3_4610">20 </span><span id="t5_4610" class="t s3_4610">Shared </span><span id="t6_4610" class="t s3_4610">Enhanced Intel SpeedStep Technology Select Lock (R/WO) </span>
<span id="t7_4610" class="t s3_4610">When set, this bit causes the following bits to become </span>
<span id="t8_4610" class="t s3_4610">read-only: </span>
<span id="t9_4610" class="t s3_4610">• </span><span id="ta_4610" class="t s3_4610">Enhanced Intel SpeedStep Technology Select Lock (this </span>
<span id="tb_4610" class="t s3_4610">bit). </span>
<span id="tc_4610" class="t s3_4610">• </span><span id="td_4610" class="t s3_4610">Enhanced Intel SpeedStep Technology Enable bit. </span>
<span id="te_4610" class="t s3_4610">The bit must be set before an Enhanced Intel SpeedStep </span>
<span id="tf_4610" class="t s3_4610">Technology transition is requested. This bit is cleared on </span>
<span id="tg_4610" class="t s3_4610">reset. </span>
<span id="th_4610" class="t s3_4610">21 </span><span id="ti_4610" class="t s3_4610">Reserved </span>
<span id="tj_4610" class="t s3_4610">22 </span><span id="tk_4610" class="t s3_4610">Unique </span><span id="tl_4610" class="t s3_4610">Limit CPUID Maxval (R/W) </span>
<span id="tm_4610" class="t s3_4610">See Table 2-2. </span>
<span id="tn_4610" class="t s3_4610">23 </span><span id="to_4610" class="t s3_4610">Shared </span><span id="tp_4610" class="t s3_4610">xTPR Message Disable (R/W) </span>
<span id="tq_4610" class="t s3_4610">See Table 2-2. </span>
<span id="tr_4610" class="t s3_4610">33:24 </span><span id="ts_4610" class="t s3_4610">Reserved </span>
<span id="tt_4610" class="t s3_4610">34 </span><span id="tu_4610" class="t s3_4610">Unique </span><span id="tv_4610" class="t s3_4610">XD Bit Disable (R/W) </span>
<span id="tw_4610" class="t s3_4610">See Table 2-2. </span>
<span id="tx_4610" class="t s3_4610">63:35 </span><span id="ty_4610" class="t s3_4610">Reserved </span>
<span id="tz_4610" class="t s3_4610">1C9H </span><span id="t10_4610" class="t s3_4610">457 </span><span id="t11_4610" class="t s3_4610">MSR_LASTBRANCH_TOS </span><span id="t12_4610" class="t s3_4610">Unique </span><span id="t13_4610" class="t s3_4610">Last Branch Record Stack TOS (R/W) </span>
<span id="t14_4610" class="t s3_4610">Contains an index (bits 0-2) that points to the MSR </span>
<span id="t15_4610" class="t s3_4610">containing the most recent branch record. </span>
<span id="t16_4610" class="t s3_4610">See MSR_LASTBRANCH_0_FROM_IP (at 40H). </span>
<span id="t17_4610" class="t s3_4610">1D9H </span><span id="t18_4610" class="t s3_4610">473 </span><span id="t19_4610" class="t s3_4610">IA32_DEBUGCTL </span><span id="t1a_4610" class="t s3_4610">Unique </span><span id="t1b_4610" class="t s3_4610">Debug Control (R/W) </span>
<span id="t1c_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t1d_4610" class="t s3_4610">1DDH </span><span id="t1e_4610" class="t s3_4610">477 </span><span id="t1f_4610" class="t s3_4610">MSR_LER_FROM_LIP </span><span id="t1g_4610" class="t s3_4610">Unique </span><span id="t1h_4610" class="t s3_4610">Last Exception Record From Linear IP (R) </span>
<span id="t1i_4610" class="t s3_4610">Contains a pointer to the last branch instruction that the </span>
<span id="t1j_4610" class="t s3_4610">processor executed prior to the last exception that was </span>
<span id="t1k_4610" class="t s3_4610">generated or the last interrupt that was handled. </span>
<span id="t1l_4610" class="t s3_4610">1DEH </span><span id="t1m_4610" class="t s3_4610">478 </span><span id="t1n_4610" class="t s3_4610">MSR_LER_TO_LIP </span><span id="t1o_4610" class="t s3_4610">Unique </span><span id="t1p_4610" class="t s3_4610">Last Exception Record To Linear IP (R) </span>
<span id="t1q_4610" class="t s3_4610">This area contains a pointer to the target of the last </span>
<span id="t1r_4610" class="t s3_4610">branch instruction that the processor executed prior to </span>
<span id="t1s_4610" class="t s3_4610">the last exception that was generated or the last interrupt </span>
<span id="t1t_4610" class="t s3_4610">that was handled. </span>
<span id="t1u_4610" class="t s3_4610">200H </span><span id="t1v_4610" class="t s3_4610">512 </span><span id="t1w_4610" class="t s3_4610">IA32_MTRR_PHYSBASE0 </span><span id="t1x_4610" class="t s3_4610">Shared </span><span id="t1y_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t1z_4610" class="t s3_4610">201H </span><span id="t20_4610" class="t s3_4610">513 </span><span id="t21_4610" class="t s3_4610">IA32_MTRR_PHYSMASK0 </span><span id="t22_4610" class="t s3_4610">Shared </span><span id="t23_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t24_4610" class="t s3_4610">202H </span><span id="t25_4610" class="t s3_4610">514 </span><span id="t26_4610" class="t s3_4610">IA32_MTRR_PHYSBASE1 </span><span id="t27_4610" class="t s3_4610">Shared </span><span id="t28_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t29_4610" class="t s3_4610">203H </span><span id="t2a_4610" class="t s3_4610">515 </span><span id="t2b_4610" class="t s3_4610">IA32_MTRR_PHYSMASK1 </span><span id="t2c_4610" class="t s3_4610">Shared </span><span id="t2d_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t2e_4610" class="t s3_4610">204H </span><span id="t2f_4610" class="t s3_4610">516 </span><span id="t2g_4610" class="t s3_4610">IA32_MTRR_PHYSBASE2 </span><span id="t2h_4610" class="t s3_4610">Shared </span><span id="t2i_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t2j_4610" class="t s3_4610">205H </span><span id="t2k_4610" class="t s3_4610">517 </span><span id="t2l_4610" class="t s3_4610">IA32_MTRR_PHYSMASK2 </span><span id="t2m_4610" class="t s3_4610">Shared </span><span id="t2n_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t2o_4610" class="t s3_4610">206H </span><span id="t2p_4610" class="t s3_4610">518 </span><span id="t2q_4610" class="t s3_4610">IA32_MTRR_PHYSBASE3 </span><span id="t2r_4610" class="t s3_4610">Shared </span><span id="t2s_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t2t_4610" class="t s3_4610">207H </span><span id="t2u_4610" class="t s3_4610">519 </span><span id="t2v_4610" class="t s3_4610">IA32_MTRR_PHYSMASK3 </span><span id="t2w_4610" class="t s3_4610">Shared </span><span id="t2x_4610" class="t s3_4610">See Table 2-2. </span>
<span id="t2y_4610" class="t s4_4610">Table 2-4. </span><span id="t2z_4610" class="t s4_4610">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t30_4610" class="t s5_4610">Register </span>
<span id="t31_4610" class="t s5_4610">Address </span><span id="t32_4610" class="t s5_4610">Register Name / Bit Fields </span>
<span id="t33_4610" class="t s5_4610">Shared/ </span>
<span id="t34_4610" class="t s5_4610">Unique </span><span id="t35_4610" class="t s5_4610">Bit Description </span>
<span id="t36_4610" class="t s5_4610">Hex </span><span id="t37_4610" class="t s5_4610">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
