set moduleName accelerator_Pipeline_VITIS_LOOP_323_18
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set C_modelName {accelerator_Pipeline_VITIS_LOOP_323_18}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict weights_l0 { MEM_WIDTH 4096 MEM_SIZE 32768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict update_temp_mat { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_1 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_2 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_3 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_4 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_5 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_6 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_7 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_8 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_9 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_10 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_11 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_12 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_13 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_14 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_15 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_16 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_17 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_18 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_19 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_20 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_21 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_22 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_23 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_24 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_25 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_26 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_27 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_28 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_29 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_30 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_31 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_32 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_33 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_34 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_35 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_36 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_37 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_38 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_39 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_40 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_41 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_42 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_43 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_44 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_45 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_46 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_47 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_48 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_49 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_50 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_51 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_52 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_53 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_54 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_55 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_56 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_57 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_58 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_59 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_60 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_61 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_62 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_63 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict d_l0_0 { MEM_WIDTH 64 MEM_SIZE 512 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ biases_l0_load int 4096 regular  }
	{ weights_l0 int 4096 regular {array 64 { 2 3 } 1 1 }  }
	{ update_temp_mat double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_1 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_2 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_3 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_4 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_5 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_6 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_7 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_8 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_9 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_10 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_11 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_12 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_13 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_14 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_15 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_16 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_17 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_18 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_19 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_20 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_21 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_22 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_23 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_24 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_25 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_26 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_27 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_28 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_29 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_30 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_31 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_32 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_33 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_34 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_35 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_36 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_37 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_38 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_39 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_40 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_41 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_42 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_43 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_44 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_45 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_46 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_47 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_48 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_49 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_50 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_51 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_52 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_53 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_54 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_55 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_56 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_57 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_58 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_59 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_60 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_61 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_62 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ update_temp_mat_63 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ d_l0_0 double 64 regular {array 64 { 1 3 } 1 1 }  }
	{ p_out int 4096 regular {pointer 1}  }
}
set hasAXIMCache 0
set hasAXIML2Cache 0
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "biases_l0_load", "interface" : "wire", "bitwidth" : 4096, "direction" : "READONLY"} , 
 	{ "Name" : "weights_l0", "interface" : "memory", "bitwidth" : 4096, "direction" : "READWRITE"} , 
 	{ "Name" : "update_temp_mat", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_1", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_2", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_3", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_4", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_5", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_6", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_7", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_8", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_9", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_10", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_11", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_12", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_13", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_14", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_15", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_16", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_17", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_18", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_19", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_20", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_21", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_22", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_23", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_24", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_25", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_26", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_27", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_28", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_29", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_30", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_31", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_32", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_33", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_34", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_35", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_36", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_37", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_38", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_39", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_40", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_41", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_42", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_43", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_44", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_45", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_46", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_47", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_48", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_49", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_50", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_51", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_52", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_53", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_54", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_55", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_56", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_57", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_58", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_59", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_60", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_61", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_62", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_63", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l0_0", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "p_out", "interface" : "wire", "bitwidth" : 4096, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 308
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ biases_l0_load sc_in sc_lv 4096 signal 0 } 
	{ weights_l0_address0 sc_out sc_lv 6 signal 1 } 
	{ weights_l0_ce0 sc_out sc_logic 1 signal 1 } 
	{ weights_l0_we0 sc_out sc_logic 1 signal 1 } 
	{ weights_l0_d0 sc_out sc_lv 4096 signal 1 } 
	{ weights_l0_q0 sc_in sc_lv 4096 signal 1 } 
	{ update_temp_mat_address0 sc_out sc_lv 6 signal 2 } 
	{ update_temp_mat_ce0 sc_out sc_logic 1 signal 2 } 
	{ update_temp_mat_q0 sc_in sc_lv 64 signal 2 } 
	{ update_temp_mat_1_address0 sc_out sc_lv 6 signal 3 } 
	{ update_temp_mat_1_ce0 sc_out sc_logic 1 signal 3 } 
	{ update_temp_mat_1_q0 sc_in sc_lv 64 signal 3 } 
	{ update_temp_mat_2_address0 sc_out sc_lv 6 signal 4 } 
	{ update_temp_mat_2_ce0 sc_out sc_logic 1 signal 4 } 
	{ update_temp_mat_2_q0 sc_in sc_lv 64 signal 4 } 
	{ update_temp_mat_3_address0 sc_out sc_lv 6 signal 5 } 
	{ update_temp_mat_3_ce0 sc_out sc_logic 1 signal 5 } 
	{ update_temp_mat_3_q0 sc_in sc_lv 64 signal 5 } 
	{ update_temp_mat_4_address0 sc_out sc_lv 6 signal 6 } 
	{ update_temp_mat_4_ce0 sc_out sc_logic 1 signal 6 } 
	{ update_temp_mat_4_q0 sc_in sc_lv 64 signal 6 } 
	{ update_temp_mat_5_address0 sc_out sc_lv 6 signal 7 } 
	{ update_temp_mat_5_ce0 sc_out sc_logic 1 signal 7 } 
	{ update_temp_mat_5_q0 sc_in sc_lv 64 signal 7 } 
	{ update_temp_mat_6_address0 sc_out sc_lv 6 signal 8 } 
	{ update_temp_mat_6_ce0 sc_out sc_logic 1 signal 8 } 
	{ update_temp_mat_6_q0 sc_in sc_lv 64 signal 8 } 
	{ update_temp_mat_7_address0 sc_out sc_lv 6 signal 9 } 
	{ update_temp_mat_7_ce0 sc_out sc_logic 1 signal 9 } 
	{ update_temp_mat_7_q0 sc_in sc_lv 64 signal 9 } 
	{ update_temp_mat_8_address0 sc_out sc_lv 6 signal 10 } 
	{ update_temp_mat_8_ce0 sc_out sc_logic 1 signal 10 } 
	{ update_temp_mat_8_q0 sc_in sc_lv 64 signal 10 } 
	{ update_temp_mat_9_address0 sc_out sc_lv 6 signal 11 } 
	{ update_temp_mat_9_ce0 sc_out sc_logic 1 signal 11 } 
	{ update_temp_mat_9_q0 sc_in sc_lv 64 signal 11 } 
	{ update_temp_mat_10_address0 sc_out sc_lv 6 signal 12 } 
	{ update_temp_mat_10_ce0 sc_out sc_logic 1 signal 12 } 
	{ update_temp_mat_10_q0 sc_in sc_lv 64 signal 12 } 
	{ update_temp_mat_11_address0 sc_out sc_lv 6 signal 13 } 
	{ update_temp_mat_11_ce0 sc_out sc_logic 1 signal 13 } 
	{ update_temp_mat_11_q0 sc_in sc_lv 64 signal 13 } 
	{ update_temp_mat_12_address0 sc_out sc_lv 6 signal 14 } 
	{ update_temp_mat_12_ce0 sc_out sc_logic 1 signal 14 } 
	{ update_temp_mat_12_q0 sc_in sc_lv 64 signal 14 } 
	{ update_temp_mat_13_address0 sc_out sc_lv 6 signal 15 } 
	{ update_temp_mat_13_ce0 sc_out sc_logic 1 signal 15 } 
	{ update_temp_mat_13_q0 sc_in sc_lv 64 signal 15 } 
	{ update_temp_mat_14_address0 sc_out sc_lv 6 signal 16 } 
	{ update_temp_mat_14_ce0 sc_out sc_logic 1 signal 16 } 
	{ update_temp_mat_14_q0 sc_in sc_lv 64 signal 16 } 
	{ update_temp_mat_15_address0 sc_out sc_lv 6 signal 17 } 
	{ update_temp_mat_15_ce0 sc_out sc_logic 1 signal 17 } 
	{ update_temp_mat_15_q0 sc_in sc_lv 64 signal 17 } 
	{ update_temp_mat_16_address0 sc_out sc_lv 6 signal 18 } 
	{ update_temp_mat_16_ce0 sc_out sc_logic 1 signal 18 } 
	{ update_temp_mat_16_q0 sc_in sc_lv 64 signal 18 } 
	{ update_temp_mat_17_address0 sc_out sc_lv 6 signal 19 } 
	{ update_temp_mat_17_ce0 sc_out sc_logic 1 signal 19 } 
	{ update_temp_mat_17_q0 sc_in sc_lv 64 signal 19 } 
	{ update_temp_mat_18_address0 sc_out sc_lv 6 signal 20 } 
	{ update_temp_mat_18_ce0 sc_out sc_logic 1 signal 20 } 
	{ update_temp_mat_18_q0 sc_in sc_lv 64 signal 20 } 
	{ update_temp_mat_19_address0 sc_out sc_lv 6 signal 21 } 
	{ update_temp_mat_19_ce0 sc_out sc_logic 1 signal 21 } 
	{ update_temp_mat_19_q0 sc_in sc_lv 64 signal 21 } 
	{ update_temp_mat_20_address0 sc_out sc_lv 6 signal 22 } 
	{ update_temp_mat_20_ce0 sc_out sc_logic 1 signal 22 } 
	{ update_temp_mat_20_q0 sc_in sc_lv 64 signal 22 } 
	{ update_temp_mat_21_address0 sc_out sc_lv 6 signal 23 } 
	{ update_temp_mat_21_ce0 sc_out sc_logic 1 signal 23 } 
	{ update_temp_mat_21_q0 sc_in sc_lv 64 signal 23 } 
	{ update_temp_mat_22_address0 sc_out sc_lv 6 signal 24 } 
	{ update_temp_mat_22_ce0 sc_out sc_logic 1 signal 24 } 
	{ update_temp_mat_22_q0 sc_in sc_lv 64 signal 24 } 
	{ update_temp_mat_23_address0 sc_out sc_lv 6 signal 25 } 
	{ update_temp_mat_23_ce0 sc_out sc_logic 1 signal 25 } 
	{ update_temp_mat_23_q0 sc_in sc_lv 64 signal 25 } 
	{ update_temp_mat_24_address0 sc_out sc_lv 6 signal 26 } 
	{ update_temp_mat_24_ce0 sc_out sc_logic 1 signal 26 } 
	{ update_temp_mat_24_q0 sc_in sc_lv 64 signal 26 } 
	{ update_temp_mat_25_address0 sc_out sc_lv 6 signal 27 } 
	{ update_temp_mat_25_ce0 sc_out sc_logic 1 signal 27 } 
	{ update_temp_mat_25_q0 sc_in sc_lv 64 signal 27 } 
	{ update_temp_mat_26_address0 sc_out sc_lv 6 signal 28 } 
	{ update_temp_mat_26_ce0 sc_out sc_logic 1 signal 28 } 
	{ update_temp_mat_26_q0 sc_in sc_lv 64 signal 28 } 
	{ update_temp_mat_27_address0 sc_out sc_lv 6 signal 29 } 
	{ update_temp_mat_27_ce0 sc_out sc_logic 1 signal 29 } 
	{ update_temp_mat_27_q0 sc_in sc_lv 64 signal 29 } 
	{ update_temp_mat_28_address0 sc_out sc_lv 6 signal 30 } 
	{ update_temp_mat_28_ce0 sc_out sc_logic 1 signal 30 } 
	{ update_temp_mat_28_q0 sc_in sc_lv 64 signal 30 } 
	{ update_temp_mat_29_address0 sc_out sc_lv 6 signal 31 } 
	{ update_temp_mat_29_ce0 sc_out sc_logic 1 signal 31 } 
	{ update_temp_mat_29_q0 sc_in sc_lv 64 signal 31 } 
	{ update_temp_mat_30_address0 sc_out sc_lv 6 signal 32 } 
	{ update_temp_mat_30_ce0 sc_out sc_logic 1 signal 32 } 
	{ update_temp_mat_30_q0 sc_in sc_lv 64 signal 32 } 
	{ update_temp_mat_31_address0 sc_out sc_lv 6 signal 33 } 
	{ update_temp_mat_31_ce0 sc_out sc_logic 1 signal 33 } 
	{ update_temp_mat_31_q0 sc_in sc_lv 64 signal 33 } 
	{ update_temp_mat_32_address0 sc_out sc_lv 6 signal 34 } 
	{ update_temp_mat_32_ce0 sc_out sc_logic 1 signal 34 } 
	{ update_temp_mat_32_q0 sc_in sc_lv 64 signal 34 } 
	{ update_temp_mat_33_address0 sc_out sc_lv 6 signal 35 } 
	{ update_temp_mat_33_ce0 sc_out sc_logic 1 signal 35 } 
	{ update_temp_mat_33_q0 sc_in sc_lv 64 signal 35 } 
	{ update_temp_mat_34_address0 sc_out sc_lv 6 signal 36 } 
	{ update_temp_mat_34_ce0 sc_out sc_logic 1 signal 36 } 
	{ update_temp_mat_34_q0 sc_in sc_lv 64 signal 36 } 
	{ update_temp_mat_35_address0 sc_out sc_lv 6 signal 37 } 
	{ update_temp_mat_35_ce0 sc_out sc_logic 1 signal 37 } 
	{ update_temp_mat_35_q0 sc_in sc_lv 64 signal 37 } 
	{ update_temp_mat_36_address0 sc_out sc_lv 6 signal 38 } 
	{ update_temp_mat_36_ce0 sc_out sc_logic 1 signal 38 } 
	{ update_temp_mat_36_q0 sc_in sc_lv 64 signal 38 } 
	{ update_temp_mat_37_address0 sc_out sc_lv 6 signal 39 } 
	{ update_temp_mat_37_ce0 sc_out sc_logic 1 signal 39 } 
	{ update_temp_mat_37_q0 sc_in sc_lv 64 signal 39 } 
	{ update_temp_mat_38_address0 sc_out sc_lv 6 signal 40 } 
	{ update_temp_mat_38_ce0 sc_out sc_logic 1 signal 40 } 
	{ update_temp_mat_38_q0 sc_in sc_lv 64 signal 40 } 
	{ update_temp_mat_39_address0 sc_out sc_lv 6 signal 41 } 
	{ update_temp_mat_39_ce0 sc_out sc_logic 1 signal 41 } 
	{ update_temp_mat_39_q0 sc_in sc_lv 64 signal 41 } 
	{ update_temp_mat_40_address0 sc_out sc_lv 6 signal 42 } 
	{ update_temp_mat_40_ce0 sc_out sc_logic 1 signal 42 } 
	{ update_temp_mat_40_q0 sc_in sc_lv 64 signal 42 } 
	{ update_temp_mat_41_address0 sc_out sc_lv 6 signal 43 } 
	{ update_temp_mat_41_ce0 sc_out sc_logic 1 signal 43 } 
	{ update_temp_mat_41_q0 sc_in sc_lv 64 signal 43 } 
	{ update_temp_mat_42_address0 sc_out sc_lv 6 signal 44 } 
	{ update_temp_mat_42_ce0 sc_out sc_logic 1 signal 44 } 
	{ update_temp_mat_42_q0 sc_in sc_lv 64 signal 44 } 
	{ update_temp_mat_43_address0 sc_out sc_lv 6 signal 45 } 
	{ update_temp_mat_43_ce0 sc_out sc_logic 1 signal 45 } 
	{ update_temp_mat_43_q0 sc_in sc_lv 64 signal 45 } 
	{ update_temp_mat_44_address0 sc_out sc_lv 6 signal 46 } 
	{ update_temp_mat_44_ce0 sc_out sc_logic 1 signal 46 } 
	{ update_temp_mat_44_q0 sc_in sc_lv 64 signal 46 } 
	{ update_temp_mat_45_address0 sc_out sc_lv 6 signal 47 } 
	{ update_temp_mat_45_ce0 sc_out sc_logic 1 signal 47 } 
	{ update_temp_mat_45_q0 sc_in sc_lv 64 signal 47 } 
	{ update_temp_mat_46_address0 sc_out sc_lv 6 signal 48 } 
	{ update_temp_mat_46_ce0 sc_out sc_logic 1 signal 48 } 
	{ update_temp_mat_46_q0 sc_in sc_lv 64 signal 48 } 
	{ update_temp_mat_47_address0 sc_out sc_lv 6 signal 49 } 
	{ update_temp_mat_47_ce0 sc_out sc_logic 1 signal 49 } 
	{ update_temp_mat_47_q0 sc_in sc_lv 64 signal 49 } 
	{ update_temp_mat_48_address0 sc_out sc_lv 6 signal 50 } 
	{ update_temp_mat_48_ce0 sc_out sc_logic 1 signal 50 } 
	{ update_temp_mat_48_q0 sc_in sc_lv 64 signal 50 } 
	{ update_temp_mat_49_address0 sc_out sc_lv 6 signal 51 } 
	{ update_temp_mat_49_ce0 sc_out sc_logic 1 signal 51 } 
	{ update_temp_mat_49_q0 sc_in sc_lv 64 signal 51 } 
	{ update_temp_mat_50_address0 sc_out sc_lv 6 signal 52 } 
	{ update_temp_mat_50_ce0 sc_out sc_logic 1 signal 52 } 
	{ update_temp_mat_50_q0 sc_in sc_lv 64 signal 52 } 
	{ update_temp_mat_51_address0 sc_out sc_lv 6 signal 53 } 
	{ update_temp_mat_51_ce0 sc_out sc_logic 1 signal 53 } 
	{ update_temp_mat_51_q0 sc_in sc_lv 64 signal 53 } 
	{ update_temp_mat_52_address0 sc_out sc_lv 6 signal 54 } 
	{ update_temp_mat_52_ce0 sc_out sc_logic 1 signal 54 } 
	{ update_temp_mat_52_q0 sc_in sc_lv 64 signal 54 } 
	{ update_temp_mat_53_address0 sc_out sc_lv 6 signal 55 } 
	{ update_temp_mat_53_ce0 sc_out sc_logic 1 signal 55 } 
	{ update_temp_mat_53_q0 sc_in sc_lv 64 signal 55 } 
	{ update_temp_mat_54_address0 sc_out sc_lv 6 signal 56 } 
	{ update_temp_mat_54_ce0 sc_out sc_logic 1 signal 56 } 
	{ update_temp_mat_54_q0 sc_in sc_lv 64 signal 56 } 
	{ update_temp_mat_55_address0 sc_out sc_lv 6 signal 57 } 
	{ update_temp_mat_55_ce0 sc_out sc_logic 1 signal 57 } 
	{ update_temp_mat_55_q0 sc_in sc_lv 64 signal 57 } 
	{ update_temp_mat_56_address0 sc_out sc_lv 6 signal 58 } 
	{ update_temp_mat_56_ce0 sc_out sc_logic 1 signal 58 } 
	{ update_temp_mat_56_q0 sc_in sc_lv 64 signal 58 } 
	{ update_temp_mat_57_address0 sc_out sc_lv 6 signal 59 } 
	{ update_temp_mat_57_ce0 sc_out sc_logic 1 signal 59 } 
	{ update_temp_mat_57_q0 sc_in sc_lv 64 signal 59 } 
	{ update_temp_mat_58_address0 sc_out sc_lv 6 signal 60 } 
	{ update_temp_mat_58_ce0 sc_out sc_logic 1 signal 60 } 
	{ update_temp_mat_58_q0 sc_in sc_lv 64 signal 60 } 
	{ update_temp_mat_59_address0 sc_out sc_lv 6 signal 61 } 
	{ update_temp_mat_59_ce0 sc_out sc_logic 1 signal 61 } 
	{ update_temp_mat_59_q0 sc_in sc_lv 64 signal 61 } 
	{ update_temp_mat_60_address0 sc_out sc_lv 6 signal 62 } 
	{ update_temp_mat_60_ce0 sc_out sc_logic 1 signal 62 } 
	{ update_temp_mat_60_q0 sc_in sc_lv 64 signal 62 } 
	{ update_temp_mat_61_address0 sc_out sc_lv 6 signal 63 } 
	{ update_temp_mat_61_ce0 sc_out sc_logic 1 signal 63 } 
	{ update_temp_mat_61_q0 sc_in sc_lv 64 signal 63 } 
	{ update_temp_mat_62_address0 sc_out sc_lv 6 signal 64 } 
	{ update_temp_mat_62_ce0 sc_out sc_logic 1 signal 64 } 
	{ update_temp_mat_62_q0 sc_in sc_lv 64 signal 64 } 
	{ update_temp_mat_63_address0 sc_out sc_lv 6 signal 65 } 
	{ update_temp_mat_63_ce0 sc_out sc_logic 1 signal 65 } 
	{ update_temp_mat_63_q0 sc_in sc_lv 64 signal 65 } 
	{ d_l0_0_address0 sc_out sc_lv 6 signal 66 } 
	{ d_l0_0_ce0 sc_out sc_logic 1 signal 66 } 
	{ d_l0_0_q0 sc_in sc_lv 64 signal 66 } 
	{ p_out sc_out sc_lv 4096 signal 67 } 
	{ p_out_ap_vld sc_out sc_logic 1 outvld 67 } 
	{ grp_fu_8485_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8485_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8485_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8485_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8485_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8493_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8493_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8493_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8493_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8493_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8497_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8497_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8497_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8497_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8497_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8501_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8501_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8501_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8501_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8501_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8505_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8505_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8505_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8505_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8505_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8509_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8509_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8509_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8509_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8509_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8513_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8513_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8513_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8513_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8513_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8517_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8517_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8517_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8517_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8517_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8521_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8521_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8521_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8521_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8521_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8525_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8525_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8525_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8525_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8525_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8529_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8529_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8529_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8529_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8529_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8581_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8581_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8581_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8581_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8585_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8585_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8585_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8585_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8589_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8589_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8589_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8589_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8593_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8593_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8593_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8593_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8597_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8597_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8597_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8597_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8601_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8601_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8601_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8601_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8605_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8605_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8605_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8605_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8609_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8609_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8609_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8609_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8613_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8613_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8613_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8613_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8617_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8617_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8617_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8617_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8621_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8621_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8621_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8621_p_ce sc_out sc_logic 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "biases_l0_load", "direction": "in", "datatype": "sc_lv", "bitwidth":4096, "type": "signal", "bundle":{"name": "biases_l0_load", "role": "default" }} , 
 	{ "name": "weights_l0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "weights_l0", "role": "address0" }} , 
 	{ "name": "weights_l0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weights_l0", "role": "ce0" }} , 
 	{ "name": "weights_l0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weights_l0", "role": "we0" }} , 
 	{ "name": "weights_l0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4096, "type": "signal", "bundle":{"name": "weights_l0", "role": "d0" }} , 
 	{ "name": "weights_l0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4096, "type": "signal", "bundle":{"name": "weights_l0", "role": "q0" }} , 
 	{ "name": "update_temp_mat_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat", "role": "address0" }} , 
 	{ "name": "update_temp_mat_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat", "role": "q0" }} , 
 	{ "name": "update_temp_mat_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_1", "role": "address0" }} , 
 	{ "name": "update_temp_mat_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_1", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_1", "role": "q0" }} , 
 	{ "name": "update_temp_mat_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_2", "role": "address0" }} , 
 	{ "name": "update_temp_mat_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_2", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_2", "role": "q0" }} , 
 	{ "name": "update_temp_mat_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_3", "role": "address0" }} , 
 	{ "name": "update_temp_mat_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_3", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_3", "role": "q0" }} , 
 	{ "name": "update_temp_mat_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_4", "role": "address0" }} , 
 	{ "name": "update_temp_mat_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_4", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_4", "role": "q0" }} , 
 	{ "name": "update_temp_mat_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_5", "role": "address0" }} , 
 	{ "name": "update_temp_mat_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_5", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_5", "role": "q0" }} , 
 	{ "name": "update_temp_mat_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_6", "role": "address0" }} , 
 	{ "name": "update_temp_mat_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_6", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_6", "role": "q0" }} , 
 	{ "name": "update_temp_mat_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_7", "role": "address0" }} , 
 	{ "name": "update_temp_mat_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_7", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_7", "role": "q0" }} , 
 	{ "name": "update_temp_mat_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_8", "role": "address0" }} , 
 	{ "name": "update_temp_mat_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_8", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_8", "role": "q0" }} , 
 	{ "name": "update_temp_mat_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_9", "role": "address0" }} , 
 	{ "name": "update_temp_mat_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_9", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_9", "role": "q0" }} , 
 	{ "name": "update_temp_mat_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_10", "role": "address0" }} , 
 	{ "name": "update_temp_mat_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_10", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_10", "role": "q0" }} , 
 	{ "name": "update_temp_mat_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_11", "role": "address0" }} , 
 	{ "name": "update_temp_mat_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_11", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_11", "role": "q0" }} , 
 	{ "name": "update_temp_mat_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_12", "role": "address0" }} , 
 	{ "name": "update_temp_mat_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_12", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_12", "role": "q0" }} , 
 	{ "name": "update_temp_mat_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_13", "role": "address0" }} , 
 	{ "name": "update_temp_mat_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_13", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_13", "role": "q0" }} , 
 	{ "name": "update_temp_mat_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_14", "role": "address0" }} , 
 	{ "name": "update_temp_mat_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_14", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_14", "role": "q0" }} , 
 	{ "name": "update_temp_mat_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_15", "role": "address0" }} , 
 	{ "name": "update_temp_mat_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_15", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_15", "role": "q0" }} , 
 	{ "name": "update_temp_mat_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_16", "role": "address0" }} , 
 	{ "name": "update_temp_mat_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_16", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_16", "role": "q0" }} , 
 	{ "name": "update_temp_mat_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_17", "role": "address0" }} , 
 	{ "name": "update_temp_mat_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_17", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_17", "role": "q0" }} , 
 	{ "name": "update_temp_mat_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_18", "role": "address0" }} , 
 	{ "name": "update_temp_mat_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_18", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_18", "role": "q0" }} , 
 	{ "name": "update_temp_mat_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_19", "role": "address0" }} , 
 	{ "name": "update_temp_mat_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_19", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_19", "role": "q0" }} , 
 	{ "name": "update_temp_mat_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_20", "role": "address0" }} , 
 	{ "name": "update_temp_mat_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_20", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_20", "role": "q0" }} , 
 	{ "name": "update_temp_mat_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_21", "role": "address0" }} , 
 	{ "name": "update_temp_mat_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_21", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_21", "role": "q0" }} , 
 	{ "name": "update_temp_mat_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_22", "role": "address0" }} , 
 	{ "name": "update_temp_mat_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_22", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_22", "role": "q0" }} , 
 	{ "name": "update_temp_mat_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_23", "role": "address0" }} , 
 	{ "name": "update_temp_mat_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_23", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_23", "role": "q0" }} , 
 	{ "name": "update_temp_mat_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_24", "role": "address0" }} , 
 	{ "name": "update_temp_mat_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_24", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_24", "role": "q0" }} , 
 	{ "name": "update_temp_mat_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_25", "role": "address0" }} , 
 	{ "name": "update_temp_mat_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_25", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_25", "role": "q0" }} , 
 	{ "name": "update_temp_mat_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_26", "role": "address0" }} , 
 	{ "name": "update_temp_mat_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_26", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_26", "role": "q0" }} , 
 	{ "name": "update_temp_mat_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_27", "role": "address0" }} , 
 	{ "name": "update_temp_mat_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_27", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_27", "role": "q0" }} , 
 	{ "name": "update_temp_mat_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_28", "role": "address0" }} , 
 	{ "name": "update_temp_mat_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_28", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_28_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_28", "role": "q0" }} , 
 	{ "name": "update_temp_mat_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_29", "role": "address0" }} , 
 	{ "name": "update_temp_mat_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_29", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_29_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_29", "role": "q0" }} , 
 	{ "name": "update_temp_mat_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_30", "role": "address0" }} , 
 	{ "name": "update_temp_mat_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_30", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_30_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_30", "role": "q0" }} , 
 	{ "name": "update_temp_mat_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_31", "role": "address0" }} , 
 	{ "name": "update_temp_mat_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_31", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_31_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_31", "role": "q0" }} , 
 	{ "name": "update_temp_mat_32_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_32", "role": "address0" }} , 
 	{ "name": "update_temp_mat_32_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_32", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_32_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_32", "role": "q0" }} , 
 	{ "name": "update_temp_mat_33_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_33", "role": "address0" }} , 
 	{ "name": "update_temp_mat_33_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_33", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_33_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_33", "role": "q0" }} , 
 	{ "name": "update_temp_mat_34_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_34", "role": "address0" }} , 
 	{ "name": "update_temp_mat_34_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_34", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_34_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_34", "role": "q0" }} , 
 	{ "name": "update_temp_mat_35_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_35", "role": "address0" }} , 
 	{ "name": "update_temp_mat_35_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_35", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_35_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_35", "role": "q0" }} , 
 	{ "name": "update_temp_mat_36_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_36", "role": "address0" }} , 
 	{ "name": "update_temp_mat_36_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_36", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_36_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_36", "role": "q0" }} , 
 	{ "name": "update_temp_mat_37_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_37", "role": "address0" }} , 
 	{ "name": "update_temp_mat_37_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_37", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_37_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_37", "role": "q0" }} , 
 	{ "name": "update_temp_mat_38_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_38", "role": "address0" }} , 
 	{ "name": "update_temp_mat_38_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_38", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_38_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_38", "role": "q0" }} , 
 	{ "name": "update_temp_mat_39_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_39", "role": "address0" }} , 
 	{ "name": "update_temp_mat_39_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_39", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_39_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_39", "role": "q0" }} , 
 	{ "name": "update_temp_mat_40_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_40", "role": "address0" }} , 
 	{ "name": "update_temp_mat_40_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_40", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_40_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_40", "role": "q0" }} , 
 	{ "name": "update_temp_mat_41_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_41", "role": "address0" }} , 
 	{ "name": "update_temp_mat_41_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_41", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_41_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_41", "role": "q0" }} , 
 	{ "name": "update_temp_mat_42_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_42", "role": "address0" }} , 
 	{ "name": "update_temp_mat_42_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_42", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_42_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_42", "role": "q0" }} , 
 	{ "name": "update_temp_mat_43_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_43", "role": "address0" }} , 
 	{ "name": "update_temp_mat_43_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_43", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_43_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_43", "role": "q0" }} , 
 	{ "name": "update_temp_mat_44_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_44", "role": "address0" }} , 
 	{ "name": "update_temp_mat_44_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_44", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_44_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_44", "role": "q0" }} , 
 	{ "name": "update_temp_mat_45_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_45", "role": "address0" }} , 
 	{ "name": "update_temp_mat_45_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_45", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_45_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_45", "role": "q0" }} , 
 	{ "name": "update_temp_mat_46_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_46", "role": "address0" }} , 
 	{ "name": "update_temp_mat_46_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_46", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_46_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_46", "role": "q0" }} , 
 	{ "name": "update_temp_mat_47_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_47", "role": "address0" }} , 
 	{ "name": "update_temp_mat_47_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_47", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_47_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_47", "role": "q0" }} , 
 	{ "name": "update_temp_mat_48_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_48", "role": "address0" }} , 
 	{ "name": "update_temp_mat_48_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_48", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_48_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_48", "role": "q0" }} , 
 	{ "name": "update_temp_mat_49_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_49", "role": "address0" }} , 
 	{ "name": "update_temp_mat_49_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_49", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_49_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_49", "role": "q0" }} , 
 	{ "name": "update_temp_mat_50_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_50", "role": "address0" }} , 
 	{ "name": "update_temp_mat_50_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_50", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_50_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_50", "role": "q0" }} , 
 	{ "name": "update_temp_mat_51_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_51", "role": "address0" }} , 
 	{ "name": "update_temp_mat_51_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_51", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_51_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_51", "role": "q0" }} , 
 	{ "name": "update_temp_mat_52_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_52", "role": "address0" }} , 
 	{ "name": "update_temp_mat_52_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_52", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_52_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_52", "role": "q0" }} , 
 	{ "name": "update_temp_mat_53_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_53", "role": "address0" }} , 
 	{ "name": "update_temp_mat_53_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_53", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_53_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_53", "role": "q0" }} , 
 	{ "name": "update_temp_mat_54_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_54", "role": "address0" }} , 
 	{ "name": "update_temp_mat_54_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_54", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_54_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_54", "role": "q0" }} , 
 	{ "name": "update_temp_mat_55_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_55", "role": "address0" }} , 
 	{ "name": "update_temp_mat_55_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_55", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_55_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_55", "role": "q0" }} , 
 	{ "name": "update_temp_mat_56_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_56", "role": "address0" }} , 
 	{ "name": "update_temp_mat_56_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_56", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_56_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_56", "role": "q0" }} , 
 	{ "name": "update_temp_mat_57_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_57", "role": "address0" }} , 
 	{ "name": "update_temp_mat_57_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_57", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_57_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_57", "role": "q0" }} , 
 	{ "name": "update_temp_mat_58_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_58", "role": "address0" }} , 
 	{ "name": "update_temp_mat_58_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_58", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_58_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_58", "role": "q0" }} , 
 	{ "name": "update_temp_mat_59_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_59", "role": "address0" }} , 
 	{ "name": "update_temp_mat_59_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_59", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_59_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_59", "role": "q0" }} , 
 	{ "name": "update_temp_mat_60_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_60", "role": "address0" }} , 
 	{ "name": "update_temp_mat_60_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_60", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_60_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_60", "role": "q0" }} , 
 	{ "name": "update_temp_mat_61_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_61", "role": "address0" }} , 
 	{ "name": "update_temp_mat_61_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_61", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_61_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_61", "role": "q0" }} , 
 	{ "name": "update_temp_mat_62_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_62", "role": "address0" }} , 
 	{ "name": "update_temp_mat_62_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_62", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_62_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_62", "role": "q0" }} , 
 	{ "name": "update_temp_mat_63_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "update_temp_mat_63", "role": "address0" }} , 
 	{ "name": "update_temp_mat_63_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_63", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_63_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_63", "role": "q0" }} , 
 	{ "name": "d_l0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "d_l0_0", "role": "address0" }} , 
 	{ "name": "d_l0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "d_l0_0", "role": "ce0" }} , 
 	{ "name": "d_l0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l0_0", "role": "q0" }} , 
 	{ "name": "p_out", "direction": "out", "datatype": "sc_lv", "bitwidth":4096, "type": "signal", "bundle":{"name": "p_out", "role": "default" }} , 
 	{ "name": "p_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "p_out", "role": "ap_vld" }} , 
 	{ "name": "grp_fu_8485_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8485_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8485_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8485_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8485_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8485_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8485_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8485_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8485_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8485_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8493_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8493_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8493_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8493_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8493_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8497_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8497_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8497_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8497_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8497_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8501_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8501_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8501_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8501_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8501_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8505_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8505_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8505_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8505_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8505_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8509_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8509_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8509_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8509_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8509_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8513_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8513_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8513_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8513_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8513_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8517_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8517_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8517_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8517_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8517_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8521_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8521_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8521_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8521_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8521_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8525_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8525_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8525_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8525_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8525_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8529_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8529_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8529_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8529_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8529_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8581_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8581_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8581_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8581_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8581_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8581_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8581_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8581_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8585_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8585_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8585_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8585_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8585_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8585_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8585_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8585_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8589_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8589_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8589_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8589_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8589_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8589_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8589_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8589_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8593_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8593_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8593_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8593_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8593_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8593_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8593_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8593_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8597_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8597_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8597_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8597_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8597_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8597_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8597_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8597_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8601_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8601_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8601_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8601_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8601_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8601_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8601_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8601_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8605_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8605_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8605_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8605_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8605_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8605_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8605_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8605_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8609_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8609_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8609_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8609_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8609_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8609_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8609_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8609_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8613_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8613_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8613_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8613_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8613_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8613_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8613_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8613_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8617_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8617_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8617_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8617_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8617_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8617_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8617_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8617_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8621_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8621_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8621_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8621_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8621_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8621_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8621_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8621_p_ce", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1"],
		"CDFG" : "accelerator_Pipeline_VITIS_LOOP_323_18",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "397", "EstimateLatencyMax" : "397",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "biases_l0_load", "Type" : "None", "Direction" : "I"},
			{"Name" : "weights_l0", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "update_temp_mat", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_7", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_8", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_9", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_10", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_11", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_12", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_13", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_14", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_15", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_16", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_17", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_18", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_19", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_20", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_21", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_22", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_23", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_24", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_25", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_26", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_27", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_28", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_29", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_30", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_31", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_32", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_33", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_34", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_35", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_36", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_37", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_38", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_39", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_40", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_41", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_42", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_43", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_44", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_45", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_46", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_47", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_48", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_49", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_50", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_51", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_52", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_53", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_54", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_55", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_56", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_57", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_58", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_59", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_60", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_61", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_62", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_63", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "d_l0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_out", "Type" : "Vld", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_323_1", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "6", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage5", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage5_subdone", "QuitState" : "ap_ST_fsm_pp0_stage5", "QuitStateIter" : "ap_enable_reg_pp0_iter2", "QuitStateBlock" : "ap_block_pp0_stage5_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	accelerator_Pipeline_VITIS_LOOP_323_18 {
		biases_l0_load {Type I LastRead 0 FirstWrite -1}
		weights_l0 {Type IO LastRead 0 FirstWrite 17}
		update_temp_mat {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_1 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_2 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_3 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_4 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_5 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_6 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_7 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_8 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_9 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_10 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_11 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_12 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_13 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_14 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_15 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_16 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_17 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_18 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_19 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_20 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_21 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_22 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_23 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_24 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_25 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_26 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_27 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_28 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_29 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_30 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_31 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_32 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_33 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_34 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_35 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_36 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_37 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_38 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_39 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_40 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_41 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_42 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_43 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_44 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_45 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_46 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_47 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_48 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_49 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_50 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_51 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_52 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_53 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_54 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_55 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_56 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_57 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_58 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_59 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_60 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_61 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_62 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_63 {Type I LastRead 0 FirstWrite -1}
		d_l0_0 {Type I LastRead 0 FirstWrite -1}
		p_out {Type O LastRead -1 FirstWrite 11}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "397", "Max" : "397"}
	, {"Name" : "Interval", "Min" : "397", "Max" : "397"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	biases_l0_load { ap_none {  { biases_l0_load in_data 0 4096 } } }
	weights_l0 { ap_memory {  { weights_l0_address0 mem_address 1 6 }  { weights_l0_ce0 mem_ce 1 1 }  { weights_l0_we0 mem_we 1 1 }  { weights_l0_d0 mem_din 1 4096 }  { weights_l0_q0 mem_dout 0 4096 } } }
	update_temp_mat { ap_memory {  { update_temp_mat_address0 mem_address 1 6 }  { update_temp_mat_ce0 mem_ce 1 1 }  { update_temp_mat_q0 mem_dout 0 64 } } }
	update_temp_mat_1 { ap_memory {  { update_temp_mat_1_address0 mem_address 1 6 }  { update_temp_mat_1_ce0 mem_ce 1 1 }  { update_temp_mat_1_q0 mem_dout 0 64 } } }
	update_temp_mat_2 { ap_memory {  { update_temp_mat_2_address0 mem_address 1 6 }  { update_temp_mat_2_ce0 mem_ce 1 1 }  { update_temp_mat_2_q0 mem_dout 0 64 } } }
	update_temp_mat_3 { ap_memory {  { update_temp_mat_3_address0 mem_address 1 6 }  { update_temp_mat_3_ce0 mem_ce 1 1 }  { update_temp_mat_3_q0 mem_dout 0 64 } } }
	update_temp_mat_4 { ap_memory {  { update_temp_mat_4_address0 mem_address 1 6 }  { update_temp_mat_4_ce0 mem_ce 1 1 }  { update_temp_mat_4_q0 mem_dout 0 64 } } }
	update_temp_mat_5 { ap_memory {  { update_temp_mat_5_address0 mem_address 1 6 }  { update_temp_mat_5_ce0 mem_ce 1 1 }  { update_temp_mat_5_q0 mem_dout 0 64 } } }
	update_temp_mat_6 { ap_memory {  { update_temp_mat_6_address0 mem_address 1 6 }  { update_temp_mat_6_ce0 mem_ce 1 1 }  { update_temp_mat_6_q0 mem_dout 0 64 } } }
	update_temp_mat_7 { ap_memory {  { update_temp_mat_7_address0 mem_address 1 6 }  { update_temp_mat_7_ce0 mem_ce 1 1 }  { update_temp_mat_7_q0 mem_dout 0 64 } } }
	update_temp_mat_8 { ap_memory {  { update_temp_mat_8_address0 mem_address 1 6 }  { update_temp_mat_8_ce0 mem_ce 1 1 }  { update_temp_mat_8_q0 mem_dout 0 64 } } }
	update_temp_mat_9 { ap_memory {  { update_temp_mat_9_address0 mem_address 1 6 }  { update_temp_mat_9_ce0 mem_ce 1 1 }  { update_temp_mat_9_q0 mem_dout 0 64 } } }
	update_temp_mat_10 { ap_memory {  { update_temp_mat_10_address0 mem_address 1 6 }  { update_temp_mat_10_ce0 mem_ce 1 1 }  { update_temp_mat_10_q0 mem_dout 0 64 } } }
	update_temp_mat_11 { ap_memory {  { update_temp_mat_11_address0 mem_address 1 6 }  { update_temp_mat_11_ce0 mem_ce 1 1 }  { update_temp_mat_11_q0 mem_dout 0 64 } } }
	update_temp_mat_12 { ap_memory {  { update_temp_mat_12_address0 mem_address 1 6 }  { update_temp_mat_12_ce0 mem_ce 1 1 }  { update_temp_mat_12_q0 mem_dout 0 64 } } }
	update_temp_mat_13 { ap_memory {  { update_temp_mat_13_address0 mem_address 1 6 }  { update_temp_mat_13_ce0 mem_ce 1 1 }  { update_temp_mat_13_q0 mem_dout 0 64 } } }
	update_temp_mat_14 { ap_memory {  { update_temp_mat_14_address0 mem_address 1 6 }  { update_temp_mat_14_ce0 mem_ce 1 1 }  { update_temp_mat_14_q0 mem_dout 0 64 } } }
	update_temp_mat_15 { ap_memory {  { update_temp_mat_15_address0 mem_address 1 6 }  { update_temp_mat_15_ce0 mem_ce 1 1 }  { update_temp_mat_15_q0 mem_dout 0 64 } } }
	update_temp_mat_16 { ap_memory {  { update_temp_mat_16_address0 mem_address 1 6 }  { update_temp_mat_16_ce0 mem_ce 1 1 }  { update_temp_mat_16_q0 mem_dout 0 64 } } }
	update_temp_mat_17 { ap_memory {  { update_temp_mat_17_address0 mem_address 1 6 }  { update_temp_mat_17_ce0 mem_ce 1 1 }  { update_temp_mat_17_q0 mem_dout 0 64 } } }
	update_temp_mat_18 { ap_memory {  { update_temp_mat_18_address0 mem_address 1 6 }  { update_temp_mat_18_ce0 mem_ce 1 1 }  { update_temp_mat_18_q0 mem_dout 0 64 } } }
	update_temp_mat_19 { ap_memory {  { update_temp_mat_19_address0 mem_address 1 6 }  { update_temp_mat_19_ce0 mem_ce 1 1 }  { update_temp_mat_19_q0 mem_dout 0 64 } } }
	update_temp_mat_20 { ap_memory {  { update_temp_mat_20_address0 mem_address 1 6 }  { update_temp_mat_20_ce0 mem_ce 1 1 }  { update_temp_mat_20_q0 mem_dout 0 64 } } }
	update_temp_mat_21 { ap_memory {  { update_temp_mat_21_address0 mem_address 1 6 }  { update_temp_mat_21_ce0 mem_ce 1 1 }  { update_temp_mat_21_q0 mem_dout 0 64 } } }
	update_temp_mat_22 { ap_memory {  { update_temp_mat_22_address0 mem_address 1 6 }  { update_temp_mat_22_ce0 mem_ce 1 1 }  { update_temp_mat_22_q0 mem_dout 0 64 } } }
	update_temp_mat_23 { ap_memory {  { update_temp_mat_23_address0 mem_address 1 6 }  { update_temp_mat_23_ce0 mem_ce 1 1 }  { update_temp_mat_23_q0 mem_dout 0 64 } } }
	update_temp_mat_24 { ap_memory {  { update_temp_mat_24_address0 mem_address 1 6 }  { update_temp_mat_24_ce0 mem_ce 1 1 }  { update_temp_mat_24_q0 mem_dout 0 64 } } }
	update_temp_mat_25 { ap_memory {  { update_temp_mat_25_address0 mem_address 1 6 }  { update_temp_mat_25_ce0 mem_ce 1 1 }  { update_temp_mat_25_q0 mem_dout 0 64 } } }
	update_temp_mat_26 { ap_memory {  { update_temp_mat_26_address0 mem_address 1 6 }  { update_temp_mat_26_ce0 mem_ce 1 1 }  { update_temp_mat_26_q0 mem_dout 0 64 } } }
	update_temp_mat_27 { ap_memory {  { update_temp_mat_27_address0 mem_address 1 6 }  { update_temp_mat_27_ce0 mem_ce 1 1 }  { update_temp_mat_27_q0 mem_dout 0 64 } } }
	update_temp_mat_28 { ap_memory {  { update_temp_mat_28_address0 mem_address 1 6 }  { update_temp_mat_28_ce0 mem_ce 1 1 }  { update_temp_mat_28_q0 mem_dout 0 64 } } }
	update_temp_mat_29 { ap_memory {  { update_temp_mat_29_address0 mem_address 1 6 }  { update_temp_mat_29_ce0 mem_ce 1 1 }  { update_temp_mat_29_q0 mem_dout 0 64 } } }
	update_temp_mat_30 { ap_memory {  { update_temp_mat_30_address0 mem_address 1 6 }  { update_temp_mat_30_ce0 mem_ce 1 1 }  { update_temp_mat_30_q0 mem_dout 0 64 } } }
	update_temp_mat_31 { ap_memory {  { update_temp_mat_31_address0 mem_address 1 6 }  { update_temp_mat_31_ce0 mem_ce 1 1 }  { update_temp_mat_31_q0 mem_dout 0 64 } } }
	update_temp_mat_32 { ap_memory {  { update_temp_mat_32_address0 mem_address 1 6 }  { update_temp_mat_32_ce0 mem_ce 1 1 }  { update_temp_mat_32_q0 mem_dout 0 64 } } }
	update_temp_mat_33 { ap_memory {  { update_temp_mat_33_address0 mem_address 1 6 }  { update_temp_mat_33_ce0 mem_ce 1 1 }  { update_temp_mat_33_q0 mem_dout 0 64 } } }
	update_temp_mat_34 { ap_memory {  { update_temp_mat_34_address0 mem_address 1 6 }  { update_temp_mat_34_ce0 mem_ce 1 1 }  { update_temp_mat_34_q0 mem_dout 0 64 } } }
	update_temp_mat_35 { ap_memory {  { update_temp_mat_35_address0 mem_address 1 6 }  { update_temp_mat_35_ce0 mem_ce 1 1 }  { update_temp_mat_35_q0 mem_dout 0 64 } } }
	update_temp_mat_36 { ap_memory {  { update_temp_mat_36_address0 mem_address 1 6 }  { update_temp_mat_36_ce0 mem_ce 1 1 }  { update_temp_mat_36_q0 mem_dout 0 64 } } }
	update_temp_mat_37 { ap_memory {  { update_temp_mat_37_address0 mem_address 1 6 }  { update_temp_mat_37_ce0 mem_ce 1 1 }  { update_temp_mat_37_q0 mem_dout 0 64 } } }
	update_temp_mat_38 { ap_memory {  { update_temp_mat_38_address0 mem_address 1 6 }  { update_temp_mat_38_ce0 mem_ce 1 1 }  { update_temp_mat_38_q0 mem_dout 0 64 } } }
	update_temp_mat_39 { ap_memory {  { update_temp_mat_39_address0 mem_address 1 6 }  { update_temp_mat_39_ce0 mem_ce 1 1 }  { update_temp_mat_39_q0 mem_dout 0 64 } } }
	update_temp_mat_40 { ap_memory {  { update_temp_mat_40_address0 mem_address 1 6 }  { update_temp_mat_40_ce0 mem_ce 1 1 }  { update_temp_mat_40_q0 mem_dout 0 64 } } }
	update_temp_mat_41 { ap_memory {  { update_temp_mat_41_address0 mem_address 1 6 }  { update_temp_mat_41_ce0 mem_ce 1 1 }  { update_temp_mat_41_q0 mem_dout 0 64 } } }
	update_temp_mat_42 { ap_memory {  { update_temp_mat_42_address0 mem_address 1 6 }  { update_temp_mat_42_ce0 mem_ce 1 1 }  { update_temp_mat_42_q0 mem_dout 0 64 } } }
	update_temp_mat_43 { ap_memory {  { update_temp_mat_43_address0 mem_address 1 6 }  { update_temp_mat_43_ce0 mem_ce 1 1 }  { update_temp_mat_43_q0 mem_dout 0 64 } } }
	update_temp_mat_44 { ap_memory {  { update_temp_mat_44_address0 mem_address 1 6 }  { update_temp_mat_44_ce0 mem_ce 1 1 }  { update_temp_mat_44_q0 mem_dout 0 64 } } }
	update_temp_mat_45 { ap_memory {  { update_temp_mat_45_address0 mem_address 1 6 }  { update_temp_mat_45_ce0 mem_ce 1 1 }  { update_temp_mat_45_q0 mem_dout 0 64 } } }
	update_temp_mat_46 { ap_memory {  { update_temp_mat_46_address0 mem_address 1 6 }  { update_temp_mat_46_ce0 mem_ce 1 1 }  { update_temp_mat_46_q0 mem_dout 0 64 } } }
	update_temp_mat_47 { ap_memory {  { update_temp_mat_47_address0 mem_address 1 6 }  { update_temp_mat_47_ce0 mem_ce 1 1 }  { update_temp_mat_47_q0 mem_dout 0 64 } } }
	update_temp_mat_48 { ap_memory {  { update_temp_mat_48_address0 mem_address 1 6 }  { update_temp_mat_48_ce0 mem_ce 1 1 }  { update_temp_mat_48_q0 mem_dout 0 64 } } }
	update_temp_mat_49 { ap_memory {  { update_temp_mat_49_address0 mem_address 1 6 }  { update_temp_mat_49_ce0 mem_ce 1 1 }  { update_temp_mat_49_q0 mem_dout 0 64 } } }
	update_temp_mat_50 { ap_memory {  { update_temp_mat_50_address0 mem_address 1 6 }  { update_temp_mat_50_ce0 mem_ce 1 1 }  { update_temp_mat_50_q0 mem_dout 0 64 } } }
	update_temp_mat_51 { ap_memory {  { update_temp_mat_51_address0 mem_address 1 6 }  { update_temp_mat_51_ce0 mem_ce 1 1 }  { update_temp_mat_51_q0 mem_dout 0 64 } } }
	update_temp_mat_52 { ap_memory {  { update_temp_mat_52_address0 mem_address 1 6 }  { update_temp_mat_52_ce0 mem_ce 1 1 }  { update_temp_mat_52_q0 mem_dout 0 64 } } }
	update_temp_mat_53 { ap_memory {  { update_temp_mat_53_address0 mem_address 1 6 }  { update_temp_mat_53_ce0 mem_ce 1 1 }  { update_temp_mat_53_q0 mem_dout 0 64 } } }
	update_temp_mat_54 { ap_memory {  { update_temp_mat_54_address0 mem_address 1 6 }  { update_temp_mat_54_ce0 mem_ce 1 1 }  { update_temp_mat_54_q0 mem_dout 0 64 } } }
	update_temp_mat_55 { ap_memory {  { update_temp_mat_55_address0 mem_address 1 6 }  { update_temp_mat_55_ce0 mem_ce 1 1 }  { update_temp_mat_55_q0 mem_dout 0 64 } } }
	update_temp_mat_56 { ap_memory {  { update_temp_mat_56_address0 mem_address 1 6 }  { update_temp_mat_56_ce0 mem_ce 1 1 }  { update_temp_mat_56_q0 mem_dout 0 64 } } }
	update_temp_mat_57 { ap_memory {  { update_temp_mat_57_address0 mem_address 1 6 }  { update_temp_mat_57_ce0 mem_ce 1 1 }  { update_temp_mat_57_q0 mem_dout 0 64 } } }
	update_temp_mat_58 { ap_memory {  { update_temp_mat_58_address0 mem_address 1 6 }  { update_temp_mat_58_ce0 mem_ce 1 1 }  { update_temp_mat_58_q0 mem_dout 0 64 } } }
	update_temp_mat_59 { ap_memory {  { update_temp_mat_59_address0 mem_address 1 6 }  { update_temp_mat_59_ce0 mem_ce 1 1 }  { update_temp_mat_59_q0 mem_dout 0 64 } } }
	update_temp_mat_60 { ap_memory {  { update_temp_mat_60_address0 mem_address 1 6 }  { update_temp_mat_60_ce0 mem_ce 1 1 }  { update_temp_mat_60_q0 mem_dout 0 64 } } }
	update_temp_mat_61 { ap_memory {  { update_temp_mat_61_address0 mem_address 1 6 }  { update_temp_mat_61_ce0 mem_ce 1 1 }  { update_temp_mat_61_q0 mem_dout 0 64 } } }
	update_temp_mat_62 { ap_memory {  { update_temp_mat_62_address0 mem_address 1 6 }  { update_temp_mat_62_ce0 mem_ce 1 1 }  { update_temp_mat_62_q0 mem_dout 0 64 } } }
	update_temp_mat_63 { ap_memory {  { update_temp_mat_63_address0 mem_address 1 6 }  { update_temp_mat_63_ce0 mem_ce 1 1 }  { update_temp_mat_63_q0 mem_dout 0 64 } } }
	d_l0_0 { ap_memory {  { d_l0_0_address0 mem_address 1 6 }  { d_l0_0_ce0 mem_ce 1 1 }  { d_l0_0_q0 mem_dout 0 64 } } }
	p_out { ap_vld {  { p_out out_data 1 4096 }  { p_out_ap_vld out_vld 1 1 } } }
}
