---
author: kevbroch
comments: false
date: 2012-05-18 18:19:20+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc12/
slug: hc12
title: "\n\t\t\t\tHC12 (2000)\t\t"
wordpress_id: 276
---


				


<table cellpadding="0" style="width: 744px;" cellspacing="0" >
<tbody >
<tr >

<td valign="middle" >[The Au1000™ Internet Edge Processor: A High Performance, Low Power SOC](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/alchemy.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[Amulet3i: An Asynchronous System-on-Chip](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/amulet3i.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[The C-5 Digital Communications Processor](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/C-Port.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[A Classifier for next generation Content and Policy based Switches](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/ClassiPl.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[A CMOS Non-Blocking 16x16 Gigabit Ethernet Switch Chip](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/CMOS-nonblockingchip.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[Transmeta's Crusoe: Cool Chips for Mobile Computing](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/crusoe-mobilecomputing.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[Crusoe Power Management: Cutting x86 Operating Power Through LongRun](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/crusoe_powermgmt.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[IBM "MXT" Memory Compression Technology Debuts in a ServerWorks Northbridge](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/IBM-MXTpt1.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[IBM "MXT" Memory - Part 2](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/IBM-MXTpt2.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[IBM "MXT" Memory - Part 3](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/IBM-MXTpt3.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[IBM Power Network Processor](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/IBM-power-network.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[The iFlow Address Processor™: Forwarding Table Lookups using Fast, Wide Embedded RAM](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/iFlow.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[IMAGINE: Signal and Image Processing Using Streams](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/Imagine.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[The Itanium™ Processor Cartridge](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/itanium-cartridge.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[Intel® Itanium™ Processor Core](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/itanium-core.pdf)
</td>
</tr>
<tr >

<td valign="middle" >[MxP - Media Express Processor for VoIP Networks](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/MxP.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[A 12-bit 50Mpixel/s Analog Front End Processor for Digital Imaging Systems](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/NCThot14_1.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[A Low Power Monolithic IP/MPLS Packet Forwarding Engine for Service Provider Networks](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/packet-forwarding.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[Toward quantum computation: a 215 Hz 5-qubit quantum processor](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/Quantumcomputing.pdf)
</td>
</tr>
<tr >

<td valign="middle" >[The SB-1™ Core: A High Performance, Low Power MIPS64™ Implementation](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/SB-1core.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[smart-dust-mote.pdf](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/smart-dust-mote.pdf)
</td>
</tr>
<tr >

<td valign="middle" >[Architecting High-Performance SoC Video Processors](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/Soc-video.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[TMS320c64™ Architecture Extensions Boost Peformance for Broadband Communications and Imaging](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/TMS320c64.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[Vector IRAM](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/vectorIRAM.PDF)
</td>
</tr>
<tr >

<td valign="middle" >[Vitesse Network Processors (Sitera's PRISM IQ2000 NPU Family)](/wp-content/uploads/hc_archives/hc12/hc12pres_pdf/vitesse.PDF)
</td>
</tr>
</tbody>
</table>


		
