<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SIScheduleDAGMI Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1SIScheduleDAGMI-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::SIScheduleDAGMI Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="SIMachineScheduler_8h_source.html">Target/AMDGPU/SIMachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIScheduleDAGMI:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIScheduleDAGMI__inherit__graph.png" border="0" usemap="#allvm_1_1SIScheduleDAGMI_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1SIScheduleDAGMI_inherit__map" id="allvm_1_1SIScheduleDAGMI_inherit__map">
<area shape="rect" title=" " alt="" coords="11,300,175,326"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="5,226,181,252"/>
<area shape="poly" title=" " alt="" coords="96,267,96,300,90,300,90,267"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="17,153,169,178"/>
<area shape="poly" title=" " alt="" coords="96,193,96,226,90,226,90,193"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="8,79,178,105"/>
<area shape="poly" title=" " alt="" coords="96,119,96,152,90,152,90,119"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="25,5,161,31"/>
<area shape="poly" title=" " alt="" coords="96,46,96,79,90,79,90,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIScheduleDAGMI:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIScheduleDAGMI__coll__graph.png" border="0" usemap="#allvm_1_1SIScheduleDAGMI_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1SIScheduleDAGMI_coll__map" id="allvm_1_1SIScheduleDAGMI_coll__map">
<area shape="rect" title=" " alt="" coords="2663,1565,2827,1591"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="2319,1212,2494,1237"/>
<area shape="poly" title=" " alt="" coords="2432,1246,2733,1562,2729,1566,2429,1250"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="1968,1137,2119,1163"/>
<area shape="poly" title=" " alt="" coords="2135,1157,2213,1169,2295,1186,2370,1208,2368,1214,2294,1191,2212,1174,2134,1163"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="1592,749,1761,775"/>
<area shape="poly" title=" " alt="" coords="1702,784,2032,1135,2028,1138,1698,787"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="1214,718,1351,744"/>
<area shape="poly" title=" " alt="" coords="1366,735,1591,752,1591,758,1365,740"/>
<area shape="rect" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target&#45;independent code gener..." alt="" coords="770,668,942,693"/>
<area shape="poly" title=" " alt="" coords="957,690,1214,720,1213,726,956,695"/>
<area shape="rect" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="609,852,746,877"/>
<area shape="poly" title=" " alt="" coords="693,837,725,799,746,781,769,766,806,753,855,744,975,732,1104,728,1214,727,1214,733,1105,733,976,738,855,749,807,759,771,771,749,785,729,803,697,840"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="60,1094,133,1120"/>
<area shape="poly" title=" " alt="" coords="108,1133,122,1169,144,1213,174,1254,192,1272,213,1287,250,1306,284,1317,314,1321,345,1320,410,1312,491,1306,1677,1306,1717,1304,1750,1298,1778,1289,1803,1277,1852,1242,1913,1197,1924,1184,1937,1171,1966,1159,1969,1164,1940,1176,1928,1188,1916,1201,1855,1247,1805,1281,1780,1294,1751,1303,1717,1309,1678,1311,492,1311,410,1317,345,1326,314,1326,282,1322,248,1311,210,1292,189,1277,170,1258,139,1215,117,1172,103,1135"/>
<area shape="poly" title=" " alt="" coords="102,1079,133,986,158,925,190,859,230,792,278,730,334,675,366,651,400,631,426,623,467,619,582,619,730,627,894,642,1208,678,1395,703,1464,710,1494,715,1531,726,1555,739,1592,749,1591,754,1553,744,1529,731,1493,720,1463,715,1395,708,1207,683,893,647,730,633,582,624,467,624,427,629,402,636,369,656,338,679,282,733,234,795,195,861,163,927,138,988,107,1081"/>
<area shape="poly" title=" " alt="" coords="121,1082,169,1042,236,993,315,943,400,902,453,885,508,874,608,863,609,868,509,879,454,890,402,907,317,947,239,997,172,1047,124,1087"/>
<area shape="rect" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG." alt="" coords="813,913,899,939"/>
<area shape="poly" title=" " alt="" coords="148,1093,199,1086,260,1086,322,1097,351,1108,378,1124,389,1139,391,1155,393,1170,402,1182,448,1205,469,1209,490,1210,533,1201,584,1182,631,1158,675,1128,715,1093,752,1057,810,987,844,937,849,940,814,990,756,1060,719,1097,678,1132,634,1163,586,1186,534,1206,490,1215,469,1215,447,1210,399,1186,388,1172,386,1155,384,1140,375,1128,349,1112,320,1102,259,1091,200,1092,148,1098"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="405,1245,581,1271"/>
<area shape="poly" title=" " alt="" coords="118,1130,158,1175,184,1197,213,1215,260,1233,309,1245,404,1256,404,1261,308,1251,258,1238,210,1219,181,1201,154,1178,114,1133"/>
<area shape="rect" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="776,781,936,807"/>
<area shape="poly" title=" " alt="" coords="951,786,1045,777,1145,763,1236,742,1237,747,1146,769,1046,783,951,791"/>
<area shape="poly" title=" " alt="" coords="861,953,868,1009,885,1081,898,1117,916,1153,939,1185,967,1212,1002,1231,1048,1246,1102,1256,1164,1261,1304,1260,1458,1248,1613,1228,1760,1204,1981,1161,1982,1166,1761,1209,1614,1233,1458,1253,1304,1266,1164,1266,1101,1261,1046,1251,1000,1236,964,1216,935,1188,912,1156,893,1120,879,1082,863,1010,856,953"/>
<area shape="poly" title=" " alt="" coords="914,921,966,914,1026,902,1088,882,1144,852,1151,844,1155,835,1159,825,1168,817,1202,802,1247,791,1359,774,1482,765,1591,760,1591,766,1482,770,1360,779,1248,796,1203,807,1171,821,1163,829,1160,837,1156,847,1147,856,1090,887,1028,907,967,920,915,926"/>
<area shape="poly" title=" " alt="" coords="884,902,921,877,965,855,992,847,1017,844,1061,846,1101,844,1122,836,1144,822,1153,808,1155,793,1157,777,1168,761,1189,747,1213,737,1215,742,1191,751,1172,765,1163,779,1161,794,1158,810,1148,826,1124,841,1102,849,1061,852,1017,850,993,852,967,860,924,882,887,906"/>
<area shape="poly" title=" " alt="" coords="822,896,833,889,856,886,876,888,888,895,892,904,886,914,882,911,887,904,885,898,875,893,856,891,835,894,825,901"/>
<area shape="poly" title=" " alt="" coords="596,1268,635,1266,674,1260,711,1248,745,1228,762,1207,779,1175,810,1089,835,1001,849,938,854,940,840,1002,816,1091,784,1177,767,1210,748,1232,713,1253,675,1265,635,1272,596,1273"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="73,1330,120,1356"/>
<area shape="poly" title=" " alt="" coords="134,1332,429,1269,430,1274,135,1338"/>
<area shape="rect" href="classllvm_1_1MachineLoopInfo.html" title=" " alt="" coords="417,1346,569,1372"/>
<area shape="poly" title=" " alt="" coords="135,1342,416,1353,416,1359,134,1347"/>
<area shape="rect" href="classllvm_1_1LiveIntervals.html" title=" " alt="" coords="429,1410,557,1436"/>
<area shape="poly" title=" " alt="" coords="134,1351,212,1371,327,1394,429,1411,428,1416,326,1399,211,1377,133,1356"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="74,526,119,552"/>
<area shape="poly" title=" " alt="" coords="104,511,145,403,180,333,223,260,276,192,306,162,338,135,373,113,410,96,449,85,491,82,2045,82,2068,85,2091,93,2113,107,2133,126,2172,176,2207,241,2239,319,2267,407,2293,501,2316,600,2353,798,2381,981,2406,1211,2401,1211,2375,982,2348,799,2311,601,2288,502,2262,408,2234,321,2202,244,2167,179,2129,129,2109,111,2089,98,2067,90,2045,87,492,87,450,91,412,101,375,118,341,140,309,166,280,196,228,263,184,335,150,405,109,513"/>
<area shape="poly" title=" " alt="" coords="133,526,211,511,410,511,585,514,666,513,747,516,867,534,959,554,1051,577,1170,602,1251,609,1357,616,1460,630,1501,642,1532,660,1540,670,1544,681,1545,702,1545,722,1548,731,1556,740,1573,751,1592,758,1590,763,1570,756,1552,744,1544,734,1540,723,1539,702,1539,682,1536,672,1528,664,1499,647,1459,635,1357,621,1251,615,1169,607,1050,582,958,559,866,539,746,522,666,518,585,519,410,516,212,516,134,532"/>
<area shape="poly" title=" " alt="" coords="134,534,212,530,377,530,537,533,663,540,786,559,942,596,1001,614,1046,631,1147,673,1250,715,1248,720,1145,677,1044,636,999,619,941,602,785,564,662,545,537,538,377,535,212,535,134,539"/>
<area shape="poly" title=" " alt="" coords="125,560,173,601,239,653,318,707,402,752,452,772,496,783,575,793,653,803,698,816,748,837,776,854,803,874,844,910,840,914,800,878,774,858,745,841,696,821,652,808,574,798,495,788,450,777,400,757,315,711,236,658,169,605,121,564"/>
<area shape="poly" title=" " alt="" coords="105,566,119,633,141,727,173,833,214,937,253,1011,290,1064,331,1116,379,1186,389,1207,402,1224,436,1242,433,1247,399,1228,385,1209,374,1188,326,1120,286,1068,249,1014,209,939,168,834,136,728,114,634,100,567"/>
<area shape="rect" href="classllvm_1_1TargetRegisterClass.html" title=" " alt="" coords="407,552,579,577"/>
<area shape="poly" title=" " alt="" coords="134,546,212,560,313,566,406,565,406,571,312,571,211,565,133,551"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="427,967,559,1007"/>
<area shape="poly" title=" " alt="" coords="574,983,657,976,746,962,787,951,824,937,825,942,788,956,747,968,658,982,574,988"/>
<area shape="rect" title=" " alt="" coords="451,917,535,943"/>
<area shape="poly" title=" " alt="" coords="550,926,813,923,813,929,550,932"/>
<area shape="poly" title=" " alt="" coords="521,585,587,645,669,719,748,797,804,860,846,911,842,914,800,863,744,801,665,723,583,649,518,589"/>
<area shape="poly" title=" " alt="" coords="555,1339,821,1267,1169,1179,1352,1149,1465,1127,1506,1116,1528,1106,1566,1068,1596,1024,1620,975,1639,926,1662,836,1671,775,1676,775,1667,837,1644,928,1625,978,1601,1026,1570,1072,1532,1111,1508,1121,1467,1132,1353,1154,1170,1184,822,1272,556,1344"/>
<area shape="rect" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="5,1436,188,1461"/>
<area shape="poly" title=" " alt="" coords="203,1438,288,1426,376,1406,400,1395,458,1370,461,1375,402,1400,378,1411,289,1431,203,1443"/>
<area shape="poly" title=" " alt="" coords="202,1450,288,1450,376,1444,438,1434,439,1439,377,1450,288,1455,202,1455"/>
<area shape="rect" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted." alt="" coords="1202,896,1363,921"/>
<area shape="poly" title=" " alt="" coords="1377,895,1453,880,1529,856,1567,837,1603,814,1658,773,1661,777,1606,818,1570,841,1531,860,1454,885,1378,900"/>
<area shape="rect" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="1202,945,1363,971"/>
<area shape="poly" title=" " alt="" coords="1377,950,1454,936,1492,924,1529,908,1573,877,1612,839,1664,773,1668,777,1616,843,1577,881,1531,912,1494,929,1455,941,1378,955"/>
<area shape="rect" href="classllvm_1_1MachineBasicBlock.html" title=" " alt="" coords="1198,994,1367,1020"/>
<area shape="poly" title=" " alt="" coords="1381,1006,1457,994,1494,982,1529,965,1556,945,1580,920,1621,866,1650,813,1667,774,1672,776,1655,815,1626,869,1584,924,1559,949,1531,970,1496,987,1458,1000,1382,1011"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title=" " alt="" coords="1198,132,1367,173"/>
<area shape="poly" title=" " alt="" coords="1381,155,1530,171,1725,200,1806,216,1880,236,1948,266,2015,308,2081,365,2151,441,2188,491,2222,545,2252,600,2279,658,2323,776,2356,892,2379,1000,2394,1093,2407,1211,2402,1212,2389,1093,2374,1000,2351,893,2318,778,2274,660,2247,603,2218,547,2184,494,2147,445,2078,369,2012,312,1946,271,1878,241,1805,221,1724,205,1530,176,1381,160"/>
<area shape="poly" title=" " alt="" coords="1382,166,1477,185,1512,195,1532,205,1541,222,1547,245,1550,301,1550,359,1557,402,1582,458,1609,504,1636,541,1666,574,1729,642,1764,683,1801,735,1876,854,1946,973,2037,1135,2033,1137,1941,975,1871,857,1796,738,1759,687,1725,645,1662,578,1632,544,1604,507,1577,461,1551,403,1545,359,1544,302,1541,246,1536,224,1528,209,1510,200,1475,190,1381,171"/>
<area shape="poly" title=" " alt="" coords="1381,172,1397,182,1407,196,1410,209,1413,222,1421,235,1435,247,1449,255,1477,263,1506,272,1519,282,1532,296,1544,316,1550,334,1553,367,1551,402,1557,444,1586,536,1619,625,1671,748,1666,750,1614,627,1580,538,1551,445,1546,402,1547,367,1545,335,1539,318,1528,299,1516,286,1503,277,1476,268,1447,260,1432,252,1417,239,1408,224,1405,211,1402,198,1393,186,1378,176"/>
<area shape="rect" href="structllvm_1_1MachineInstrBundleIteratorHelper.html" title=" " alt="" coords="401,141,585,182"/>
<area shape="poly" title=" " alt="" coords="600,158,1198,151,1198,156,600,163"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...." alt="" coords="772,175,940,215"/>
<area shape="poly" title=" " alt="" coords="600,169,772,185,771,190,600,174"/>
<area shape="poly" title=" " alt="" coords="955,186,1145,169,1197,162,1198,167,1146,174,956,191"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1206,277,1359,332"/>
<area shape="poly" title=" " alt="" coords="1373,331,1396,342,1420,360,1451,369,1478,370,1504,374,1532,391,1596,547,1672,747,1667,749,1591,549,1528,394,1502,379,1477,375,1450,374,1418,364,1394,347,1371,336"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1191,357,1374,412"/>
<area shape="poly" title=" " alt="" coords="1389,412,1482,440,1531,458,1565,493,1593,532,1617,574,1636,617,1662,695,1675,748,1670,749,1657,696,1631,619,1612,577,1589,535,1561,496,1529,463,1480,445,1388,417"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys." alt="" coords="778,357,934,412"/>
<area shape="poly" title=" " alt="" coords="949,382,1190,382,1190,387,949,387"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1184,197,1381,252"/>
<area shape="poly" title=" " alt="" coords="942,348,1169,262,1200,250,1202,255,1171,267,944,353"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1200,437,1365,492"/>
<area shape="poly" title=" " alt="" coords="949,413,966,417,1089,440,1200,454,1200,459,1088,445,965,422,947,418"/>
<area shape="poly" title=" " alt="" coords="1387,254,1419,262,1496,272,1563,272,1680,262,1736,260,1792,268,1851,288,1916,326,1977,375,2033,430,2085,490,2132,553,2175,620,2214,688,2280,824,2331,954,2368,1067,2405,1210,2400,1212,2363,1069,2326,956,2275,826,2210,690,2171,623,2128,557,2081,493,2029,434,1973,379,1913,331,1849,293,1791,273,1735,266,1681,267,1563,278,1495,277,1419,267,1385,259"/>
<area shape="poly" title=" " alt="" coords="1393,259,1397,263,1406,276,1409,290,1412,303,1421,315,1435,324,1448,328,1476,328,1504,329,1518,334,1532,345,1547,369,1551,391,1552,415,1557,444,1621,625,1672,748,1667,750,1616,626,1551,445,1546,416,1546,392,1543,371,1528,349,1515,339,1503,334,1476,333,1447,333,1432,328,1417,319,1407,305,1404,291,1402,279,1393,266,1390,263"/>
<area shape="poly" title=" " alt="" coords="1379,470,1468,484,1505,494,1531,506,1563,533,1590,565,1613,599,1632,635,1660,701,1674,748,1669,749,1655,703,1627,637,1608,602,1586,568,1559,537,1529,511,1504,499,1467,489,1379,476"/>
<area shape="rect" href="classllvm_1_1AAResults.html" title=" " alt="" coords="1224,1194,1341,1220"/>
<area shape="poly" title=" " alt="" coords="1355,1199,1967,1153,1968,1158,1355,1204"/>
<area shape="poly" title=" " alt="" coords="1355,1195,1463,1178,1506,1168,1529,1160,1570,1116,1603,1063,1628,1007,1646,949,1658,894,1666,844,1672,775,1677,775,1671,845,1664,895,1651,951,1633,1009,1608,1066,1574,1119,1531,1164,1507,1174,1464,1183,1356,1200"/>
<area shape="rect" href="classllvm_1_1UndefValue.html" title="&#39;undef&#39; values are things that do not have specified contents." alt="" coords="1222,517,1343,543"/>
<area shape="poly" title=" " alt="" coords="1357,521,1399,522,1444,528,1489,539,1531,558,1559,578,1584,602,1626,656,1655,709,1672,747,1667,750,1650,711,1621,659,1580,606,1556,582,1529,563,1487,544,1443,533,1399,528,1357,527"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="This class can compute a topological ordering for SUnits and provides methods for dynamically updatin..." alt="" coords="1170,566,1395,592"/>
<area shape="poly" title=" " alt="" coords="1411,577,1472,587,1531,609,1578,640,1617,679,1648,717,1669,747,1664,750,1644,720,1614,682,1574,644,1529,613,1471,592,1410,582"/>
<area shape="rect" title=" " alt="" coords="1170,831,1395,871"/>
<area shape="poly" title=" " alt="" coords="1409,836,1469,827,1529,814,1591,794,1645,773,1647,778,1593,799,1531,819,1470,832,1410,842"/>
<area shape="rect" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="1218,1044,1347,1069"/>
<area shape="poly" title=" " alt="" coords="1361,1061,1403,1060,1446,1054,1489,1043,1529,1022,1560,996,1588,964,1611,928,1629,892,1656,823,1669,774,1675,776,1661,824,1634,894,1615,931,1592,967,1564,1000,1531,1027,1491,1047,1447,1060,1403,1065,1361,1066"/>
<area shape="rect" href="classllvm_1_1LivePhysRegs.html" title="A set of physical registers with utility functions to track liveness when walking backward/forward th..." alt="" coords="1213,1093,1352,1119"/>
<area shape="poly" title=" " alt="" coords="1366,1104,1461,1098,1501,1091,1529,1080,1565,1047,1595,1007,1619,963,1638,917,1661,833,1671,774,1676,775,1666,834,1643,919,1624,965,1600,1010,1569,1050,1531,1084,1503,1096,1462,1103,1366,1109"/>
<area shape="poly" title=" " alt="" coords="571,1420,855,1420,1678,1420,1749,1425,1808,1430,1835,1428,1860,1420,1886,1406,1912,1383,1929,1358,1934,1332,1931,1307,1925,1280,1918,1254,1915,1227,1919,1199,1936,1172,1950,1160,1966,1153,1968,1158,1953,1165,1940,1175,1924,1201,1920,1227,1923,1253,1930,1279,1937,1306,1939,1333,1934,1360,1916,1386,1889,1410,1862,1425,1836,1433,1808,1435,1749,1430,1677,1426,855,1426,571,1426"/>
<area shape="rect" title=" " alt="" coords="1589,1345,1763,1386"/>
<area shape="poly" title=" " alt="" coords="1778,1379,1814,1378,1850,1373,1884,1360,1912,1340,1927,1321,1931,1301,1930,1281,1925,1260,1918,1216,1922,1194,1936,1172,1950,1161,1966,1153,1969,1158,1953,1165,1940,1175,1927,1196,1923,1216,1930,1259,1935,1280,1937,1302,1931,1323,1916,1344,1886,1365,1851,1378,1815,1384,1778,1385"/>
<area shape="rect" title=" " alt="" coords="1554,320,1798,361"/>
<area shape="poly" title=" " alt="" coords="1814,343,1869,361,1894,375,1916,395,1936,421,1953,456,1981,546,2003,656,2020,774,2038,998,2045,1136,2039,1137,2033,998,2014,775,1998,657,1976,548,1948,458,1931,424,1912,398,1891,380,1867,366,1812,348"/>
<area shape="rect" href="classllvm_1_1RegisterClassInfo.html" title=" " alt="" coords="1964,1186,2123,1212"/>
<area shape="poly" title=" " alt="" coords="2138,1203,2318,1216,2318,1221,2137,1208"/>
<area shape="rect" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS." alt="" coords="1966,1236,2121,1261"/>
<area shape="poly" title=" " alt="" coords="2136,1247,2213,1246,2294,1241,2336,1235,2337,1240,2295,1246,2214,1251,2136,1252"/>
<area shape="rect" href="classllvm_1_1BitVector.html" title=" " alt="" coords="1990,1285,2097,1311"/>
<area shape="poly" title=" " alt="" coords="2112,1292,2199,1284,2294,1266,2338,1252,2377,1235,2379,1240,2340,1257,2295,1271,2200,1289,2112,1297"/>
<area shape="rect" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs." alt="" coords="1977,1334,2110,1360"/>
<area shape="poly" title=" " alt="" coords="2125,1342,2208,1331,2252,1321,2294,1306,2323,1291,2350,1272,2390,1236,2394,1240,2353,1276,2325,1295,2296,1311,2253,1326,2209,1337,2125,1347"/>
<area shape="rect" href="structllvm_1_1IntervalPressure.html" title="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx." alt="" coords="1969,1434,2118,1460"/>
<area shape="poly" title=" " alt="" coords="2131,1440,2172,1434,2214,1424,2255,1408,2293,1387,2332,1352,2362,1309,2384,1268,2398,1236,2403,1239,2389,1270,2367,1312,2336,1355,2296,1391,2257,1413,2215,1429,2173,1439,2132,1445"/>
<area shape="rect" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results." alt="" coords="1599,1462,1753,1488"/>
<area shape="poly" title=" " alt="" coords="1768,1465,1969,1450,1969,1455,1769,1471"/>
<area shape="rect" title=" " alt="" coords="1216,1552,1349,1577"/>
<area shape="poly" title=" " alt="" coords="1364,1566,1509,1572,1675,1575,2408,1575,2663,1575,2663,1580,2408,1580,1675,1580,1508,1577,1364,1571"/>
<area shape="poly" title=" " alt="" coords="1352,1545,1553,1496,1604,1486,1605,1491,1555,1502,1353,1550"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="1189,1471,1376,1511"/>
<area shape="poly" title=" " alt="" coords="1391,1484,1598,1475,1599,1481,1391,1489"/>
<area shape="rect" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes." alt="" coords="1622,1512,1730,1537"/>
<area shape="poly" title=" " alt="" coords="1745,1527,1785,1526,1828,1522,1872,1512,1913,1496,1920,1490,1924,1483,1937,1469,1968,1455,1970,1460,1940,1473,1929,1487,1924,1494,1916,1501,1874,1517,1829,1527,1785,1532,1745,1532"/>
<area shape="rect" href="classllvm_1_1RegPressureTracker.html" title="Track the current register pressure at some position in the instruction stream, and remember the high..." alt="" coords="1957,1484,2130,1509"/>
<area shape="poly" title=" " alt="" coords="2113,1510,2157,1514,2204,1514,2251,1505,2293,1484,2322,1459,2346,1427,2364,1392,2378,1355,2395,1286,2401,1237,2407,1238,2400,1287,2383,1357,2369,1394,2350,1430,2326,1462,2296,1489,2253,1510,2205,1519,2157,1520,2113,1515"/>
<area shape="rect" title=" " alt="" coords="1938,21,2149,47"/>
<area shape="poly" title=" " alt="" coords="2142,17,2183,18,2224,24,2263,39,2297,64,2312,90,2326,134,2350,264,2368,434,2383,625,2401,993,2407,1211,2402,1211,2396,993,2378,625,2363,434,2344,264,2321,135,2307,93,2293,67,2261,44,2223,30,2183,23,2142,22"/>
<area shape="rect" title=" " alt="" coords="2359,1616,2454,1641"/>
<area shape="poly" title=" " alt="" coords="2469,1632,2550,1634,2595,1631,2638,1624,2683,1608,2721,1589,2724,1593,2685,1613,2640,1629,2596,1636,2551,1639,2469,1637"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a771c24fd27edfc5b9fdf7ae8422cc236" id="r_a771c24fd27edfc5b9fdf7ae8422cc236"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a771c24fd27edfc5b9fdf7ae8422cc236">SIScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:a771c24fd27edfc5b9fdf7ae8422cc236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe716faf3c81cff4cf4e29422d1f0985" id="r_abe716faf3c81cff4cf4e29422d1f0985"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe716faf3c81cff4cf4e29422d1f0985">~SIScheduleDAGMI</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:abe716faf3c81cff4cf4e29422d1f0985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543aa30430f7e566cc4baa20b271f377" id="r_a543aa30430f7e566cc4baa20b271f377"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a543aa30430f7e566cc4baa20b271f377">schedule</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a543aa30430f7e566cc4baa20b271f377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.  <br /></td></tr>
<tr class="separator:a543aa30430f7e566cc4baa20b271f377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c5bda21b39ff9494fc2661de4aa974" id="r_ab6c5bda21b39ff9494fc2661de4aa974"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6c5bda21b39ff9494fc2661de4aa974">initRPTracker</a> (<a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>)</td></tr>
<tr class="separator:ab6c5bda21b39ff9494fc2661de4aa974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ab68f9751f02633860848cb2e9b63d" id="r_ab4ab68f9751f02633860848cb2e9b63d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4ab68f9751f02633860848cb2e9b63d">getBB</a> ()</td></tr>
<tr class="separator:ab4ab68f9751f02633860848cb2e9b63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed7f9965b5fafd5e6f0dae05deb7c23" id="r_a9ed7f9965b5fafd5e6f0dae05deb7c23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ed7f9965b5fafd5e6f0dae05deb7c23">getCurrentTop</a> ()</td></tr>
<tr class="separator:a9ed7f9965b5fafd5e6f0dae05deb7c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7819978aa6afac57ceb568dc197ac8c3" id="r_a7819978aa6afac57ceb568dc197ac8c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7819978aa6afac57ceb568dc197ac8c3">getCurrentBottom</a> ()</td></tr>
<tr class="separator:a7819978aa6afac57ceb568dc197ac8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cdf7bc92c67442fd90bd2dfaeae0383" id="r_a5cdf7bc92c67442fd90bd2dfaeae0383"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cdf7bc92c67442fd90bd2dfaeae0383">getLIS</a> ()</td></tr>
<tr class="separator:a5cdf7bc92c67442fd90bd2dfaeae0383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c00bda859fc30b13be64312fd6cffc6" id="r_a6c00bda859fc30b13be64312fd6cffc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c00bda859fc30b13be64312fd6cffc6">getMRI</a> ()</td></tr>
<tr class="separator:a6c00bda859fc30b13be64312fd6cffc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6da1408d8eb00d050466f094399b4b7" id="r_ae6da1408d8eb00d050466f094399b4b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6da1408d8eb00d050466f094399b4b7">getTRI</a> ()</td></tr>
<tr class="separator:ae6da1408d8eb00d050466f094399b4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cf6ab44f7fd7435eca1db81c914664" id="r_a62cf6ab44f7fd7435eca1db81c914664"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62cf6ab44f7fd7435eca1db81c914664">GetTopo</a> ()</td></tr>
<tr class="separator:a62cf6ab44f7fd7435eca1db81c914664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eec08caac9b208bbb7bb95ed0e90f8f" id="r_a0eec08caac9b208bbb7bb95ed0e90f8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0eec08caac9b208bbb7bb95ed0e90f8f">getEntrySU</a> ()</td></tr>
<tr class="separator:a0eec08caac9b208bbb7bb95ed0e90f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb8e9a77f63588d8ab5136847bbd7fc" id="r_a9fb8e9a77f63588d8ab5136847bbd7fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fb8e9a77f63588d8ab5136847bbd7fc">getExitSU</a> ()</td></tr>
<tr class="separator:a9fb8e9a77f63588d8ab5136847bbd7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10557b7d33ea079f0523cac41ef279b8" id="r_a10557b7d33ea079f0523cac41ef279b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10557b7d33ea079f0523cac41ef279b8">restoreSULinksLeft</a> ()</td></tr>
<tr class="separator:a10557b7d33ea079f0523cac41ef279b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65716b8ea88f6ffb38b7f87fe4ee23ab" id="r_a65716b8ea88f6ffb38b7f87fe4ee23ab"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classllvm_1_1ilist__node__impl.html">typename</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">_Iterator</a> &gt; </td></tr>
<tr class="memitem:a65716b8ea88f6ffb38b7f87fe4ee23ab"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a65716b8ea88f6ffb38b7f87fe4ee23ab">fillVgprSgprCost</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">_Iterator</a> First, <a class="el" href="classllvm_1_1ilist__node__impl.html">_Iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">VgprUsage</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SgprUsage</a>)</td></tr>
<tr class="separator:a65716b8ea88f6ffb38b7f87fe4ee23ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf86a8a420fbdfc8aca9bb8de1b2d4d" id="r_aabf86a8a420fbdfc8aca9bb8de1b2d4d"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabf86a8a420fbdfc8aca9bb8de1b2d4d">getInRegs</a> ()</td></tr>
<tr class="separator:aabf86a8a420fbdfc8aca9bb8de1b2d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5a6d4d063ef267e00c9e98494449f7" id="r_aba5a6d4d063ef267e00c9e98494449f7"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba5a6d4d063ef267e00c9e98494449f7">getOutRegs</a> ()</td></tr>
<tr class="separator:aba5a6d4d063ef267e00c9e98494449f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a67da2c9a62e43ae7b66bc5ca91f55a05 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a67da2c9a62e43ae7b66bc5ca91f55a05"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S)</td></tr>
<tr class="separator:a67da2c9a62e43ae7b66bc5ca91f55a05 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada767569b82d6e57bf0b25f5d35d22df inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ada767569b82d6e57bf0b25f5d35d22df"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">~ScheduleDAGMILive</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ada767569b82d6e57bf0b25f5d35d22df inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a91c62f0ae0c40d54d8dd13c703618af4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this DAG supports VReg liveness and RegPressure.  <br /></td></tr>
<tr class="separator:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a87daf83eb223263e4c8766d10aa911be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if register pressure tracking is enabled.  <br /></td></tr>
<tr class="separator:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aefb5c9c3ec4fdd43313202df94e3c3c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aefb5c9c3ec4fdd43313202df94e3c3c1">getTopPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the top scheduled instructions.  <br /></td></tr>
<tr class="separator:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac50964e02990b51922da2dc47576b64 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aac50964e02990b51922da2dc47576b64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aac50964e02990b51922da2dc47576b64">getTopRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aac50964e02990b51922da2dc47576b64 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ad1a95fae69c6ef3a956f2450e417edcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ad1a95fae69c6ef3a956f2450e417edcc">getBotPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the bottom scheduled instructions.  <br /></td></tr>
<tr class="separator:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642560b62069c00ff76aa0a3f27a54b0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a642560b62069c00ff76aa0a3f27a54b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a642560b62069c00ff76aa0a3f27a54b0">getBotRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a642560b62069c00ff76aa0a3f27a54b0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ac9bc3efdc06ed731273758563df1b9eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac9bc3efdc06ed731273758563df1b9eb">getRegPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get register pressure for the entire scheduling region before scheduling.  <br /></td></tr>
<tr class="separator:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af06cc7cea58d96c7e069499a976ca8a0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_af06cc7cea58d96c7e069499a976ca8a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af06cc7cea58d96c7e069499a976ca8a0">getRegionCriticalPSets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af06cc7cea58d96c7e069499a976ca8a0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c23a8dc39475b1e913e41f1249c9f7 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a24c23a8dc39475b1e913e41f1249c9f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a24c23a8dc39475b1e913e41f1249c9f7">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a24c23a8dc39475b1e913e41f1249c9f7 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80e188af21b1d7b6ada57dc03a2581e inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aa80e188af21b1d7b6ada57dc03a2581e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aa80e188af21b1d7b6ada57dc03a2581e">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa80e188af21b1d7b6ada57dc03a2581e inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a21c7721fcb12ebb55872b86d33e61e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a> ()</td></tr>
<tr class="memdesc:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute a DFSResult after DAG building is complete, and before any queue comparisons.  <br /></td></tr>
<tr class="separator:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a9e08a30279df354627265dbf5fb9d473"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9e08a30279df354627265dbf5fb9d473">getDFSResult</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a non-null DFS result if the scheduling strategy initialized it.  <br /></td></tr>
<tr class="separator:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7868cdbf0bc5f751ca5de77b9d85831 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ae7868cdbf0bc5f751ca5de77b9d85831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae7868cdbf0bc5f751ca5de77b9d85831">getScheduledTrees</a> ()</td></tr>
<tr class="separator:ae7868cdbf0bc5f751ca5de77b9d85831 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a34481791fdd8f5d9131431cb0a1a0c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">regioninstrs</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for handling the next scheduling region.  <br /></td></tr>
<tr class="separator:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a7bb19d3e5b68421bc97c3c4b524e7888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a> ()</td></tr>
<tr class="memdesc:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the cyclic critical path through the DAG.  <br /></td></tr>
<tr class="separator:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5e3e74f2db8e669b830ae35edc8c02 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_add5e3e74f2db8e669b830ae35edc8c02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:add5e3e74f2db8e669b830ae35edc8c02 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a629982ca3ef5632e63f32b5682fde927"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">ScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>)</td></tr>
<tr class="separator:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a967aa1a22992b66fb06b83323ddccaa7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a75acfc66aaac7201dc55a66df9940a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.  <br /></td></tr>
<tr class="separator:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dcf5173867549aff2a8cdcc70dd2800 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a7dcf5173867549aff2a8cdcc70dd2800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7dcf5173867549aff2a8cdcc70dd2800">getLIS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7dcf5173867549aff2a8cdcc70dd2800 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a2002164aea6fabe20598e0526746b1fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr class="memdesc:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a postprocessing step to the DAG builder.  <br /></td></tr>
<tr class="separator:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a5bcc40c244c6a33d738b3e4f1d490ca3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a70e4bd877aac0a63c10463277c9a52c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a19c5e2b675721f465bc85a5f58e7c084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares to perform scheduling in the given block.  <br /></td></tr>
<tr class="separator:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a9ca687b69b34efab1604af98db151cbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">finishBlock</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans up after scheduling in the given block.  <br /></td></tr>
<tr class="separator:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a2209b15a069023499cc665b373e67703"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPos)</td></tr>
<tr class="memdesc:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the position of an instruction within the basic block and update live ranges and region boundary iterators.  <br /></td></tr>
<tr class="separator:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8704e1dcdf62f3ac74e67280c029f5e inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_ab8704e1dcdf62f3ac74e67280c029f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ab8704e1dcdf62f3ac74e67280c029f5e">getNextClusterPred</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab8704e1dcdf62f3ac74e67280c029f5e inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde3720b0af5350a55fdd0eba84566a8 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_adde3720b0af5350a55fdd0eba84566a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#adde3720b0af5350a55fdd0eba84566a8">getNextClusterSucc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adde3720b0af5350a55fdd0eba84566a8 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a8181ae26c7912b2ae6214be22c4f6cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Title</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'.  <br /></td></tr>
<tr class="separator:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a8b7babb023cad0842f5a177e7abe3651"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <br /></td></tr>
<tr class="separator:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a5bcb745a3e78c329d1431608b1f51c25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">mli</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=false)</td></tr>
<tr class="separator:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a55ec5f63fd13f77063e0fc05a722283a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a3f70979bd43329e7ad53ad796db8112f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f70979bd43329e7ad53ad796db8112f">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the machine model for instruction scheduling.  <br /></td></tr>
<tr class="separator:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4bf5573660c55924d68b517a0e9b4554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4bf5573660c55924d68b517a0e9b4554">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab50b64c518a7455daf3e0bc87aee5514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the top of the current scheduling region.  <br /></td></tr>
<tr class="separator:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a21805259f54dab47c2b3da009216996a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the bottom of the current scheduling region.  <br /></td></tr>
<tr class="separator:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab75cd37a7a0319d5a4c77189cca106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or nullptr.  <br /></td></tr>
<tr class="separator:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called when the scheduler has finished scheduling the current region.  <br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab580983de4f7b69ebcca992be9cb3223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PDiffs</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>=false)</td></tr>
<tr class="memdesc:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds SUnits for the current region.  <br /></td></tr>
<tr class="separator:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="memdesc:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <br /></td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="memdesc:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <br /></td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa5f22315c4064579fca6cd88fb36ea5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for a DAG node that points to an instruction.  <br /></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for the region of code covered by the DAG.  <br /></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4dc06d4fb42d48a6ade1958f76334826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixes register kill flags that scheduling has made invalid.  <br /></td></tr>
<tr class="separator:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac384df17605ecce542a6d2567c7f1ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredSU</a>)</td></tr>
<tr class="memdesc:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <br /></td></tr>
<tr class="separator:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a86bfa4838cb7e42648615d27c94c8017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">PredDep</a>)</td></tr>
<tr class="memdesc:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <br /></td></tr>
<tr class="separator:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ae2ebc23ff27164ec1d375d4bac6040de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a40f40bf3808799abdd4411ba209215dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a20e10e20ded7655f844479a648aa0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a100d476a583a34879b296908da01fdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a100d476a583a34879b296908da01fdac">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ac464b0883162724583f0f124c8be8157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab73bd59791820601925b8535b61fba66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <br /></td></tr>
<tr class="separator:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab464241184b77be167ff521aa2552e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a9dbcf222026885cec7b4bd3e8e7653f2" id="r_a9dbcf222026885cec7b4bd3e8e7653f2"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9dbcf222026885cec7b4bd3e8e7653f2">IsLowLatencySU</a></td></tr>
<tr class="separator:a9dbcf222026885cec7b4bd3e8e7653f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44bdc6a2e8f452060f03765f830a834b" id="r_a44bdc6a2e8f452060f03765f830a834b"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44bdc6a2e8f452060f03765f830a834b">LowLatencyOffset</a></td></tr>
<tr class="separator:a44bdc6a2e8f452060f03765f830a834b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3839c0faf9a49f67a183aaafe0cd7fe0" id="r_a3839c0faf9a49f67a183aaafe0cd7fe0"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a></td></tr>
<tr class="separator:a3839c0faf9a49f67a183aaafe0cd7fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470670a7d9cc41bc1d5ed1b244fffd11" id="r_a470670a7d9cc41bc1d5ed1b244fffd11"><td class="memItemLeft" align="right" valign="top">std::vector&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a470670a7d9cc41bc1d5ed1b244fffd11">TopDownIndex2SU</a></td></tr>
<tr class="separator:a470670a7d9cc41bc1d5ed1b244fffd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9f5df7b765366ff598beafbe9ecd37" id="r_a1e9f5df7b765366ff598beafbe9ecd37"><td class="memItemLeft" align="right" valign="top">std::vector&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a></td></tr>
<tr class="separator:a1e9f5df7b765366ff598beafbe9ecd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a11e4c75a86f0b68953904db71681803c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor.  <br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a348590624c488b04d0f9e227e6c3960e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> instruction information.  <br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a418bc6d3f660325fa6d5b9fb269add62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor register info.  <br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a5a3d3d075a208011a24a0918b58d7daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a521bf68518a92483130a58680716d153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_af81f734d7fb268c95c1c63c399a7c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs" id="r_a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td></tr>
<tr class="memdesc:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of SUnits, used in Value2SUsMap, during DAG construction.  <br /></td></tr>
<tr class="separator:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs" id="r_a6aeb725848d197181f722cec8aa21511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a></td></tr>
<tr class="separator:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a4be5ffcd4f76d433cc753be146a872b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a> ()</td></tr>
<tr class="memdesc:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223" title="Builds SUnits for the current region.">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled.  <br /></td></tr>
<tr class="separator:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a3668b7c35103540be55d96cd68948f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3668b7c35103540be55d96cd68948f43">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <br /></td></tr>
<tr class="separator:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a04a2c04f918397dbac27a79e58807136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>)</td></tr>
<tr class="memdesc:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move an instruction and update register pressure.  <br /></td></tr>
<tr class="separator:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86daf2b1fb72fdd9a8785a4042ac1457 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a86daf2b1fb72fdd9a8785a4042ac1457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a> ()</td></tr>
<tr class="separator:a86daf2b1fb72fdd9a8785a4042ac1457 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a3b9bb9bd4b3922f0b8704eec7287b914"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">updatePressureDiffs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">LiveUses</a>)</td></tr>
<tr class="memdesc:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the <a class="el" href="classllvm_1_1PressureDiff.html" title="List of PressureChanges in order of increasing, unique PSetID.">PressureDiff</a> array for liveness after scheduling this instruction.  <br /></td></tr>
<tr class="separator:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556d08e5789e4c99bb9c24aa4e226f9b inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a556d08e5789e4c99bb9c24aa4e226f9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NewMaxPressure</a>)</td></tr>
<tr class="separator:a556d08e5789e4c99bb9c24aa4e226f9b inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920652e64042f72e913f81f9660b4f2f inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a920652e64042f72e913f81f9660b4f2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">collectVRegUses</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU)</td></tr>
<tr class="separator:a920652e64042f72e913f81f9660b4f2f inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a0f5aea0b37a8ee856681544e5b97326d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a> ()</td></tr>
<tr class="memdesc:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building.">ScheduleDAGMutation</a> step in order.  <br /></td></tr>
<tr class="separator:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a1f98694f104d052d71ed74ade38d69f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <br /></td></tr>
<tr class="separator:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_abfdd9a95217810c69b2557060a130318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>)</td></tr>
<tr class="memdesc:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update scheduler DAG and queues after scheduling an instruction.  <br /></td></tr>
<tr class="separator:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_ac2dafe98c88d43b256622413886e2152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a> ()</td></tr>
<tr class="memdesc:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf" title="Remember instruction that precedes DBG_VALUE.">ScheduleDAGInstrs::DbgValues</a>.  <br /></td></tr>
<tr class="separator:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a01b02e76c87211e7084ec17f18a2d16f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump the scheduled Sequence.  <br /></td></tr>
<tr class="separator:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a569fc4139bec0217794e9f830d6ba852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a> ()</td></tr>
<tr class="separator:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0a0b4903e8d4d12c98b0f43fe83878 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a6d0a0b4903e8d4d12c98b0f43fe83878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;TopRoots, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;BotRoots)</td></tr>
<tr class="separator:a6d0a0b4903e8d4d12c98b0f43fe83878 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a90ffd918ef80c711049758b2064e15c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccEdge</a>)</td></tr>
<tr class="memdesc:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleaseSucc - Decrement the NumPredsLeft count of a successor.  <br /></td></tr>
<tr class="separator:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_acf56d667066b39177a3c0f134d759d98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releaseSuccessors - Call releaseSucc on each of SU's successors.  <br /></td></tr>
<tr class="separator:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a1c51776d4e512a7f24d5b5d601c31016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredEdge</a>)</td></tr>
<tr class="memdesc:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleasePred - Decrement the NumSuccsLeft count of a predecessor.  <br /></td></tr>
<tr class="separator:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releasePredecessors - Call releasePred on each of SU's predecessors.  <br /></td></tr>
<tr class="separator:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduces maps in FIFO order, by N SUs.  <br /></td></tr>
<tr class="separator:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aee33e06ea8865a2fb2bf229325c07194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUa</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUb</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>=0)</td></tr>
<tr class="memdesc:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> fail to deny the dependency.  <br /></td></tr>
<tr class="separator:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a48e69d6ef017966f2a55dbf4d1d0b193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>)</td></tr>
<tr class="memdesc:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in list to SU.  <br /></td></tr>
<tr class="separator:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afe11e438e3ecc0381047e0e01958fea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>)</td></tr>
<tr class="memdesc:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in map, to SU.  <br /></td></tr>
<tr class="separator:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a14962363da4c4a48ad6646cb05f49b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>, <a class="el" href="namespacellvm.html#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> V)</td></tr>
<tr class="memdesc:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed to SU, from all SUs mapped to V.  <br /></td></tr>
<tr class="separator:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds barrier chain edges from all SUs in map, and then clear the map.  <br /></td></tr>
<tr class="separator:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac483efdc6c5ab7a20f776b77f986b6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a barrier chain in a huge region, far below current SU.  <br /></td></tr>
<tr class="separator:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="memdesc:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down topological order.  <br /></td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <br /></td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <br /></td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <br /></td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475b43d10303c51937b0fed0969c79a2 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a475b43d10303c51937b0fed0969c79a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a475b43d10303c51937b0fed0969c79a2">startBlockForKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a475b43d10303c51937b0fed0969c79a2 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes register live-range state for updating kills.  <br /></td></tr>
<tr class="separator:a475b43d10303c51937b0fed0969c79a2 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b32dc9d14c3f004ff2e7001929fba45 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a6b32dc9d14c3f004ff2e7001929fba45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6b32dc9d14c3f004ff2e7001929fba45">toggleKillFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:a6b32dc9d14c3f004ff2e7001929fba45 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggles a register operand kill flag.  <br /></td></tr>
<tr class="separator:a6b32dc9d14c3f004ff2e7001929fba45 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a643ff7dd8c287dd58e75cbe79556e74c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask for which lanes get read/written by the given (register) machine operand.  <br /></td></tr>
<tr class="separator:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afb8c24d6929051d24b35af1ef0550e54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the def register in <code>MO</code> has no uses.  <br /></td></tr>
<tr class="separator:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG" id="r_a917f4d40ed0bbdaf4ab50e5df4de067b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a9539744d7a0c1681540a64e935b671dd inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a9539744d7a0c1681540a64e935b671dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a></td></tr>
<tr class="separator:a9539744d7a0c1681540a64e935b671dd inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a3000d2b281b2c4c46c1afb89e060ce04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information about DAG subtrees.  <br /></td></tr>
<tr class="separator:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa92f00c361a14dd3da3992078894f1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_aeaa92f00c361a14dd3da3992078894f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a></td></tr>
<tr class="separator:aeaa92f00c361a14dd3da3992078894f1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d156802e79e1d8f76dadc3e5d265b5 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_ae8d156802e79e1d8f76dadc3e5d265b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a></td></tr>
<tr class="separator:ae8d156802e79e1d8f76dadc3e5d265b5 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a173db28fde5f079ed3dce74bb078551e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">VRegUses</a></td></tr>
<tr class="memdesc:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maps vregs to the SUnits of their uses in the current scheduling region.  <br /></td></tr>
<tr class="separator:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6326ec771a59a9d13a860922f9e21b6c inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a6326ec771a59a9d13a860922f9e21b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a></td></tr>
<tr class="separator:a6326ec771a59a9d13a860922f9e21b6c inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_ac46dc81cc2feaf48751834a3dd13e33a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a> = false</td></tr>
<tr class="memdesc:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> pressure in this region computed by initRegPressure.  <br /></td></tr>
<tr class="separator:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfceb23c208cc886dcd2a82dab9d5c2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a3dfceb23c208cc886dcd2a82dab9d5c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a> = false</td></tr>
<tr class="separator:a3dfceb23c208cc886dcd2a82dab9d5c2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d03740fbd63d159d9f7432bfb3de72 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_af2d03740fbd63d159d9f7432bfb3de72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a></td></tr>
<tr class="separator:af2d03740fbd63d159d9f7432bfb3de72 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3a9c68e31ad35d6468f200facdd0e3 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_abd3a9c68e31ad35d6468f200facdd0e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a></td></tr>
<tr class="separator:abd3a9c68e31ad35d6468f200facdd0e3 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a4d37514645e531a608da1d7292057886"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a></td></tr>
<tr class="memdesc:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order.  <br /></td></tr>
<tr class="separator:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a5910374e4846726fd055b303893720c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a></td></tr>
<tr class="memdesc:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7781c87ae9e210811389a826d7d4835 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_af7781c87ae9e210811389a826d7d4835"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a></td></tr>
<tr class="separator:af7781c87ae9e210811389a826d7d4835 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a842d507c07056303d6aef3eb5acfe2b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a></td></tr>
<tr class="memdesc:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461ba62db23baf1682449292b89e4fe1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a461ba62db23baf1682449292b89e4fe1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a></td></tr>
<tr class="separator:a461ba62db23baf1682449292b89e4fe1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a57a609e622ec6c168d03da1abbae9b80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a57a609e622ec6c168d03da1abbae9b80">DisconnectedComponentsRenamed</a> = false</td></tr>
<tr class="memdesc:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if disconnected subregister components are already renamed.  <br /></td></tr>
<tr class="separator:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a79b8428bb41e16b71ae2bb0139bce5eb inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a79b8428bb41e16b71ae2bb0139bce5eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a79b8428bb41e16b71ae2bb0139bce5eb">AA</a></td></tr>
<tr class="separator:a79b8428bb41e16b71ae2bb0139bce5eb inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a9d67b1cafa36e90d7060d1da84907885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a></td></tr>
<tr class="separator:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a0318c90d99b85c47bc82d9e0844462f6"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a></td></tr>
<tr class="separator:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_aed362d97300c9cd91f179f9c6c31c9ac"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a></td></tr>
<tr class="memdesc:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ordered list of DAG postprocessing steps.  <br /></td></tr>
<tr class="separator:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_ac8abe1b0d869087bd0c14a6637356dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a></td></tr>
<tr class="memdesc:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <br /></td></tr>
<tr class="separator:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a7435e842606f5db4bca092e5829befc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a></td></tr>
<tr class="memdesc:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a33503949e135cad03fa91fde0c005649"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster.  <br /></td></tr>
<tr class="separator:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a2aa5cb48ee16ded1b263483026d08894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a3409bf0565e4e88ee547cd3f3c9b49bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a> = 0</td></tr>
<tr class="memdesc:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of instructions scheduled so far.  <br /></td></tr>
<tr class="separator:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ad2b3e1939f6f39819ad55c714deefad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af2cd9b498508774a2da120d08b8d67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a></td></tr>
<tr class="separator:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model.  <br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="memdesc:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <br /></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = false</td></tr>
<tr class="memdesc:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <br /></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a96bb77f51ee973b0613bf5083144fa69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = false</td></tr>
<tr class="memdesc:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether lane masks should get tracked.  <br /></td></tr>
<tr class="separator:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="memdesc:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="memdesc:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.  <br /></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aae8addb45cc64764371ace084b48dc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></td></tr>
<tr class="memdesc:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instruction(s) in this region defining each virtual register.  <br /></td></tr>
<tr class="separator:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a417ece2bf0f001181401c6c6b210194a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></td></tr>
<tr class="memdesc:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instructions in this region using each virtual register.  <br /></td></tr>
<tr class="separator:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abc0d83b64990b090c9205e27b5e86b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a948f446009b83c0bca40324131e27868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember a generic side-effecting instruction as we proceed.  <br /></td></tr>
<tr class="separator:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aad4b383d6bf0b66dd1a20a81505788fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></td></tr>
<tr class="memdesc:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a> is used in maps.  <br /></td></tr>
<tr class="separator:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></td></tr>
<tr class="memdesc:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <br /></td></tr>
<tr class="separator:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="memdesc:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember instruction that precedes DBG_VALUE.  <br /></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ab08cd73e241d82e154738462cce16970"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">LiveRegs</a></td></tr>
<tr class="memdesc:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <br /></td></tr>
<tr class="separator:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00428">428</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a771c24fd27edfc5b9fdf7ae8422cc236" name="a771c24fd27edfc5b9fdf7ae8422cc236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771c24fd27edfc5b9fdf7ae8422cc236">&#9670;&#160;</a></span>SIScheduleDAGMI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SIScheduleDAGMI::SIScheduleDAGMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *</td>          <td class="paramname"><span class="paramname"><em>C</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8cpp_source.html#l01797">1797</a> of file <a class="el" href="SIMachineScheduler_8cpp_source.html">SIMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00558">llvm::ScheduleDAG::TII</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

</div>
</div>
<a id="abe716faf3c81cff4cf4e29422d1f0985" name="abe716faf3c81cff4cf4e29422d1f0985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe716faf3c81cff4cf4e29422d1f0985">&#9670;&#160;</a></span>~SIScheduleDAGMI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">SIScheduleDAGMI::~SIScheduleDAGMI </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a65716b8ea88f6ffb38b7f87fe4ee23ab" name="a65716b8ea88f6ffb38b7f87fe4ee23ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65716b8ea88f6ffb38b7f87fe4ee23ab">&#9670;&#160;</a></span>fillVgprSgprCost()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classllvm_1_1ilist__node__impl.html">typename</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">_Iterator</a> &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SIScheduleDAGMI::fillVgprSgprCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ilist__node__impl.html">_Iterator</a></td>          <td class="paramname"><span class="paramname"><em>First</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ilist__node__impl.html">_Iterator</a></td>          <td class="paramname"><span class="paramname"><em>End</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VgprUsage</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SgprUsage</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8cpp_source.html#l01900">1900</a> of file <a class="el" href="SIMachineScheduler_8cpp_source.html">SIMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l01207">llvm::MachineRegisterInfo::getPressureSets()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>.</p>

</div>
</div>
<a id="ab4ab68f9751f02633860848cb2e9b63d" name="ab4ab68f9751f02633860848cb2e9b63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ab68f9751f02633860848cb2e9b63d">&#9670;&#160;</a></span>getBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * llvm::SIScheduleDAGMI::getBB </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00451">451</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>.</p>

</div>
</div>
<a id="a7819978aa6afac57ceb568dc197ac8c3" name="a7819978aa6afac57ceb568dc197ac8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7819978aa6afac57ceb568dc197ac8c3">&#9670;&#160;</a></span>getCurrentBottom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::SIScheduleDAGMI::getCurrentBottom </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00453">453</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00278">llvm::ScheduleDAGMI::CurrentBottom</a>.</p>

</div>
</div>
<a id="a9ed7f9965b5fafd5e6f0dae05deb7c23" name="a9ed7f9965b5fafd5e6f0dae05deb7c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed7f9965b5fafd5e6f0dae05deb7c23">&#9670;&#160;</a></span>getCurrentTop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::SIScheduleDAGMI::getCurrentTop </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00452">452</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00275">llvm::ScheduleDAGMI::CurrentTop</a>.</p>

</div>
</div>
<a id="a0eec08caac9b208bbb7bb95ed0e90f8f" name="a0eec08caac9b208bbb7bb95ed0e90f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eec08caac9b208bbb7bb95ed0e90f8f">&#9670;&#160;</a></span>getEntrySU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp; llvm::SIScheduleDAGMI::getEntrySU </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00458">458</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::EntrySU</a>.</p>

</div>
</div>
<a id="a9fb8e9a77f63588d8ab5136847bbd7fc" name="a9fb8e9a77f63588d8ab5136847bbd7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb8e9a77f63588d8ab5136847bbd7fc">&#9670;&#160;</a></span>getExitSU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp; llvm::SIScheduleDAGMI::getExitSU </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00459">459</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>.</p>

</div>
</div>
<a id="aabf86a8a420fbdfc8aca9bb8de1b2d4d" name="aabf86a8a420fbdfc8aca9bb8de1b2d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf86a8a420fbdfc8aca9bb8de1b2d4d">&#9670;&#160;</a></span>getInRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; llvm::SIScheduleDAGMI::getInRegs </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00468">468</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8h_source.html#l00459">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00053">llvm::RegisterPressure::LiveInRegs</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00407">llvm::ScheduleDAGMILive::RPTracker</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01442">llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler()</a>.</p>

</div>
</div>
<a id="a5cdf7bc92c67442fd90bd2dfaeae0383" name="a5cdf7bc92c67442fd90bd2dfaeae0383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cdf7bc92c67442fd90bd2dfaeae0383">&#9670;&#160;</a></span>getLIS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> * llvm::SIScheduleDAGMI::getLIS </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00454">454</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00268">llvm::ScheduleDAGMI::LIS</a>.</p>

</div>
</div>
<a id="a6c00bda859fc30b13be64312fd6cffc6" name="a6c00bda859fc30b13be64312fd6cffc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c00bda859fc30b13be64312fd6cffc6">&#9670;&#160;</a></span>getMRI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> * llvm::SIScheduleDAGMI::getMRI </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00455">455</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>.</p>

</div>
</div>
<a id="aba5a6d4d063ef267e00c9e98494449f7" name="aba5a6d4d063ef267e00c9e98494449f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5a6d4d063ef267e00c9e98494449f7">&#9670;&#160;</a></span>getOutRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; llvm::SIScheduleDAGMI::getOutRegs </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00476">476</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8h_source.html#l00459">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00054">llvm::RegisterPressure::LiveOutRegs</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00407">llvm::ScheduleDAGMILive::RPTracker</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01442">llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler()</a>.</p>

</div>
</div>
<a id="a62cf6ab44f7fd7435eca1db81c914664" name="a62cf6ab44f7fd7435eca1db81c914664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cf6ab44f7fd7435eca1db81c914664">&#9670;&#160;</a></span>GetTopo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> * llvm::SIScheduleDAGMI::GetTopo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00457">457</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00241">llvm::ScheduleDAGInstrs::Topo</a>.</p>

</div>
</div>
<a id="ae6da1408d8eb00d050466f094399b4b7" name="ae6da1408d8eb00d050466f094399b4b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6da1408d8eb00d050466f094399b4b7">&#9670;&#160;</a></span>getTRI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> * llvm::SIScheduleDAGMI::getTRI </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00456">456</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l00578">llvm::SIScheduleBlock::printDebug()</a>.</p>

</div>
</div>
<a id="ab6c5bda21b39ff9494fc2661de4aa974" name="ab6c5bda21b39ff9494fc2661de4aa974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c5bda21b39ff9494fc2661de4aa974">&#9670;&#160;</a></span>initRPTracker()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::SIScheduleDAGMI::initRPTracker </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RPTracker</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00447">447</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00263">llvm::RegPressureTracker::init()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00268">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="MachineScheduler_8h_source.html#l00386">llvm::ScheduleDAGMILive::RegClassInfo</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::RegionBegin</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00407">llvm::ScheduleDAGMILive::RPTracker</a>.</p>

</div>
</div>
<a id="a10557b7d33ea079f0523cac41ef279b8" name="a10557b7d33ea079f0523cac41ef279b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10557b7d33ea079f0523cac41ef279b8">&#9670;&#160;</a></span>restoreSULinksLeft()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SIScheduleDAGMI::restoreSULinksLeft </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8cpp_source.html#l01888">1888</a> of file <a class="el" href="SIMachineScheduler_8cpp_source.html">SIMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a id="a543aa30430f7e566cc4baa20b271f377" name="a543aa30430f7e566cc4baa20b271f377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543aa30430f7e566cc4baa20b271f377">&#9670;&#160;</a></span>schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SIScheduleDAGMI::schedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions. </p>
<p>schedule - Called back from MachineScheduler::runOnMachineFunction after setting up the current scheduling region.</p>
<p>[RegionBegin, RegionEnd) only includes instructions that have DAG nodes, not scheduling boundaries.</p>
<p>This is a skeletal driver, with all the functionality pushed into helpers, so that it can be easily extended by experimental schedulers. Generally, implementing <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> should be sufficient to implement a new scheduling algorithm. However, if a scheduler further subclasses <a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> then it will want to override this virtual method in order to update any specialized state. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8cpp_source.html#l01919">1919</a> of file <a class="el" href="SIMachineScheduler_8cpp_source.html">SIMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00272">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00316">llvm::BlockLatencyRegUsage</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00318">llvm::BlockRegUsage</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00317">llvm::BlockRegUsageLatency</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01259">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00278">llvm::ScheduleDAGMI::CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00275">llvm::ScheduleDAGMI::CurrentTop</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01166">llvm::ScheduleDAGMILive::dump()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00912">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00829">llvm::ScheduleDAGMI::findRootsAndBiasEdges()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00456">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00820">getParent()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00414">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01379">llvm::ScheduleDAGMILive::initQueues()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06433">llvm::SIInstrInfo::isHighLatencyDef()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00493">IsHighLatencySU</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06427">llvm::SIInstrInfo::isLowLatencyInstruction()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00491">IsLowLatencySU</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00220">llvm::LatenciesAlone</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00222">llvm::LatenciesAlonePlusConsecutive</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00221">llvm::LatenciesGrouped</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00492">LowLatencyOffset</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00411">llvm::SIScheduleBlockResult::MaxVGPRUsage</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00889">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00109">llvm::printMBBReference()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="MachineScheduler_8h_source.html#l00269">llvm::ScheduleDAGMI::SchedImpl</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00208">Scheduler</a>, <a class="el" href="RegisterPressure_8h_source.html#l00420">llvm::RegPressureTracker::setPos()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="MachineScheduler_8h_source.html#l00416">llvm::ScheduleDAGMILive::TopRPTracker</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a1e9f5df7b765366ff598beafbe9ecd37" name="a1e9f5df7b765366ff598beafbe9ecd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9f5df7b765366ff598beafbe9ecd37">&#9670;&#160;</a></span>BottomUpIndex2SU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;int&gt; llvm::SIScheduleDAGMI::BottomUpIndex2SU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00497">497</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

</div>
</div>
<a id="a3839c0faf9a49f67a183aaafe0cd7fe0" name="a3839c0faf9a49f67a183aaafe0cd7fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3839c0faf9a49f67a183aaafe0cd7fe0">&#9670;&#160;</a></span>IsHighLatencySU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; llvm::SIScheduleDAGMI::IsHighLatencySU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00493">493</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l00526">llvm::SIScheduleBlock::finalizeUnits()</a>, and <a class="el" href="SIMachineScheduler_8cpp_source.html#l01919">schedule()</a>.</p>

</div>
</div>
<a id="a9dbcf222026885cec7b4bd3e8e7653f2" name="a9dbcf222026885cec7b4bd3e8e7653f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbcf222026885cec7b4bd3e8e7653f2">&#9670;&#160;</a></span>IsLowLatencySU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; llvm::SIScheduleDAGMI::IsLowLatencySU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00491">491</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01919">schedule()</a>.</p>

</div>
</div>
<a id="a44bdc6a2e8f452060f03765f830a834b" name="a44bdc6a2e8f452060f03765f830a834b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44bdc6a2e8f452060f03765f830a834b">&#9670;&#160;</a></span>LowLatencyOffset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; llvm::SIScheduleDAGMI::LowLatencyOffset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00492">492</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01919">schedule()</a>.</p>

</div>
</div>
<a id="a470670a7d9cc41bc1d5ed1b244fffd11" name="a470670a7d9cc41bc1d5ed1b244fffd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470670a7d9cc41bc1d5ed1b244fffd11">&#9670;&#160;</a></span>TopDownIndex2SU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;int&gt; llvm::SIScheduleDAGMI::TopDownIndex2SU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMachineScheduler_8h_source.html#l00496">496</a> of file <a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="SIMachineScheduler_8h_source.html">SIMachineScheduler.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="SIMachineScheduler_8cpp_source.html">SIMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:03:38 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
