
*** Running vivado
    with args -log dualBareMetal_test_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dualBareMetal_test_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dualBareMetal_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top dualBareMetal_test_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_0_1/dualBareMetal_test_axi_gpio_0_1.dcp' for cell 'dualBareMetal_test_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_1_1/dualBareMetal_test_axi_gpio_1_1.dcp' for cell 'dualBareMetal_test_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_processing_system7_0_0/dualBareMetal_test_processing_system7_0_0.dcp' for cell 'dualBareMetal_test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_rst_ps7_0_50M_0/dualBareMetal_test_rst_ps7_0_50M_0.dcp' for cell 'dualBareMetal_test_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_xbar_0/dualBareMetal_test_xbar_0.dcp' for cell 'dualBareMetal_test_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_auto_pc_0/dualBareMetal_test_auto_pc_0.dcp' for cell 'dualBareMetal_test_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_processing_system7_0_0/dualBareMetal_test_processing_system7_0_0.xdc] for cell 'dualBareMetal_test_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_processing_system7_0_0/dualBareMetal_test_processing_system7_0_0.xdc] for cell 'dualBareMetal_test_i/processing_system7_0/inst'
Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_rst_ps7_0_50M_0/dualBareMetal_test_rst_ps7_0_50M_0_board.xdc] for cell 'dualBareMetal_test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_rst_ps7_0_50M_0/dualBareMetal_test_rst_ps7_0_50M_0_board.xdc] for cell 'dualBareMetal_test_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_rst_ps7_0_50M_0/dualBareMetal_test_rst_ps7_0_50M_0.xdc] for cell 'dualBareMetal_test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_rst_ps7_0_50M_0/dualBareMetal_test_rst_ps7_0_50M_0.xdc] for cell 'dualBareMetal_test_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_0_1/dualBareMetal_test_axi_gpio_0_1_board.xdc] for cell 'dualBareMetal_test_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_0_1/dualBareMetal_test_axi_gpio_0_1_board.xdc] for cell 'dualBareMetal_test_i/axi_gpio_0/U0'
Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_0_1/dualBareMetal_test_axi_gpio_0_1.xdc] for cell 'dualBareMetal_test_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_0_1/dualBareMetal_test_axi_gpio_0_1.xdc] for cell 'dualBareMetal_test_i/axi_gpio_0/U0'
Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_1_1/dualBareMetal_test_axi_gpio_1_1_board.xdc] for cell 'dualBareMetal_test_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_1_1/dualBareMetal_test_axi_gpio_1_1_board.xdc] for cell 'dualBareMetal_test_i/axi_gpio_1/U0'
Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_1_1/dualBareMetal_test_axi_gpio_1_1.xdc] for cell 'dualBareMetal_test_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/sources_1/bd/dualBareMetal_test/ip/dualBareMetal_test_axi_gpio_1_1/dualBareMetal_test_axi_gpio_1_1.xdc] for cell 'dualBareMetal_test_i/axi_gpio_1/U0'
Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.srcs/constrs_1/new/test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1916.395 ; gain = 0.000 ; free physical = 6844 ; free virtual = 13223
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1916.395 ; gain = 521.562 ; free physical = 6844 ; free virtual = 13223
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1916.395 ; gain = 0.000 ; free physical = 6835 ; free virtual = 13215

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c077a3ae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.906 ; gain = 401.512 ; free physical = 6447 ; free virtual = 12842

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c283fada

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6333 ; free virtual = 12727
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 56 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c283fada

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6333 ; free virtual = 12727
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16d6fd43b

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6333 ; free virtual = 12727
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 211 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16d6fd43b

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6333 ; free virtual = 12727
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16d6fd43b

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12727
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16d6fd43b

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12727
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              56  |                                              4  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             211  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12727
Ending Logic Optimization Task | Checksum: 136be25f7

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12727

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 136be25f7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12726

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 136be25f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12726

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12726
Ending Netlist Obfuscation Task | Checksum: 136be25f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12726
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2434.844 ; gain = 518.449 ; free physical = 6332 ; free virtual = 12726
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.844 ; gain = 0.000 ; free physical = 6332 ; free virtual = 12726
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2466.859 ; gain = 0.000 ; free physical = 6322 ; free virtual = 12719
INFO: [Common 17-1381] The checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.runs/impl_1/dualBareMetal_test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dualBareMetal_test_wrapper_drc_opted.rpt -pb dualBareMetal_test_wrapper_drc_opted.pb -rpx dualBareMetal_test_wrapper_drc_opted.rpx
Command: report_drc -file dualBareMetal_test_wrapper_drc_opted.rpt -pb dualBareMetal_test_wrapper_drc_opted.pb -rpx dualBareMetal_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.runs/impl_1/dualBareMetal_test_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6318 ; free virtual = 12716
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9cc6514f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6318 ; free virtual = 12715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6318 ; free virtual = 12715

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc7643b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6285 ; free virtual = 12686

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d7ee25c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6294 ; free virtual = 12696

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d7ee25c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6294 ; free virtual = 12696
Phase 1 Placer Initialization | Checksum: 1d7ee25c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6294 ; free virtual = 12696

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fa04557e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6280 ; free virtual = 12683

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6266 ; free virtual = 12670

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 144653292

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6266 ; free virtual = 12671
Phase 2.2 Global Placement Core | Checksum: 1bd008cee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6266 ; free virtual = 12670
Phase 2 Global Placement | Checksum: 1bd008cee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6265 ; free virtual = 12670

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19116b0dc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6266 ; free virtual = 12671

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f76bb3c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6276 ; free virtual = 12681

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f37084f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6276 ; free virtual = 12681

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1928d011e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6276 ; free virtual = 12681

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 177e59eaa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6274 ; free virtual = 12679

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 151a6d3a8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6274 ; free virtual = 12679

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b2ac4f8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6274 ; free virtual = 12679
Phase 3 Detail Placement | Checksum: b2ac4f8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6274 ; free virtual = 12679

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14616a294

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14616a294

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6274 ; free virtual = 12680
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.564. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12faef0bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6274 ; free virtual = 12680
Phase 4.1 Post Commit Optimization | Checksum: 12faef0bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6274 ; free virtual = 12680

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12faef0bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6275 ; free virtual = 12681

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12faef0bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6275 ; free virtual = 12681

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6275 ; free virtual = 12681
Phase 4.4 Final Placement Cleanup | Checksum: 16302a24f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6275 ; free virtual = 12681
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16302a24f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6275 ; free virtual = 12681
Ending Placer Task | Checksum: 1028e2eac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6275 ; free virtual = 12681
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6289 ; free virtual = 12695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6289 ; free virtual = 12695
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6279 ; free virtual = 12689
INFO: [Common 17-1381] The checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.runs/impl_1/dualBareMetal_test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dualBareMetal_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6276 ; free virtual = 12683
INFO: [runtcl-4] Executing : report_utilization -file dualBareMetal_test_wrapper_utilization_placed.rpt -pb dualBareMetal_test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dualBareMetal_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2590.590 ; gain = 0.000 ; free physical = 6285 ; free virtual = 12692
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2880e46f ConstDB: 0 ShapeSum: da0d4a3d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1564aa1b1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2607.031 ; gain = 0.000 ; free physical = 6156 ; free virtual = 12563
Post Restoration Checksum: NetGraph: 8a6c5f64 NumContArr: cbde424d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1564aa1b1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2611.016 ; gain = 3.984 ; free physical = 6129 ; free virtual = 12537

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1564aa1b1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2644.016 ; gain = 36.984 ; free physical = 6095 ; free virtual = 12503

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1564aa1b1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2644.016 ; gain = 36.984 ; free physical = 6095 ; free virtual = 12503
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11fbcc184

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6087 ; free virtual = 12496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.559 | TNS=0.000  | WHS=-0.188 | THS=-19.632|

Phase 2 Router Initialization | Checksum: 112b3a0c5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6087 ; free virtual = 12495

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1424
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1424
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c12de043

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6087 ; free virtual = 12495

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.835 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10e2d1180

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.835 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1efc4cf22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495
Phase 4 Rip-up And Reroute | Checksum: 1efc4cf22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1efc4cf22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1efc4cf22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495
Phase 5 Delay and Skew Optimization | Checksum: 1efc4cf22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24c9ef415

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.950 | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ca15c39e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495
Phase 6 Post Hold Fix | Checksum: 1ca15c39e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.158952 %
  Global Horizontal Routing Utilization  = 0.225237 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b89a61ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b89a61ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12494

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18fdf5cc1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12494

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.950 | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18fdf5cc1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6086 ; free virtual = 12495
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.070 ; gain = 65.039 ; free physical = 6122 ; free virtual = 12531

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.070 ; gain = 81.480 ; free physical = 6122 ; free virtual = 12531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.070 ; gain = 0.000 ; free physical = 6122 ; free virtual = 12531
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2672.070 ; gain = 0.000 ; free physical = 6111 ; free virtual = 12524
INFO: [Common 17-1381] The checkpoint '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.runs/impl_1/dualBareMetal_test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dualBareMetal_test_wrapper_drc_routed.rpt -pb dualBareMetal_test_wrapper_drc_routed.pb -rpx dualBareMetal_test_wrapper_drc_routed.rpx
Command: report_drc -file dualBareMetal_test_wrapper_drc_routed.rpt -pb dualBareMetal_test_wrapper_drc_routed.pb -rpx dualBareMetal_test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.runs/impl_1/dualBareMetal_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dualBareMetal_test_wrapper_methodology_drc_routed.rpt -pb dualBareMetal_test_wrapper_methodology_drc_routed.pb -rpx dualBareMetal_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dualBareMetal_test_wrapper_methodology_drc_routed.rpt -pb dualBareMetal_test_wrapper_methodology_drc_routed.pb -rpx dualBareMetal_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.runs/impl_1/dualBareMetal_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dualBareMetal_test_wrapper_power_routed.rpt -pb dualBareMetal_test_wrapper_power_summary_routed.pb -rpx dualBareMetal_test_wrapper_power_routed.rpx
Command: report_power -file dualBareMetal_test_wrapper_power_routed.rpt -pb dualBareMetal_test_wrapper_power_summary_routed.pb -rpx dualBareMetal_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dualBareMetal_test_wrapper_route_status.rpt -pb dualBareMetal_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dualBareMetal_test_wrapper_timing_summary_routed.rpt -pb dualBareMetal_test_wrapper_timing_summary_routed.pb -rpx dualBareMetal_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file dualBareMetal_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dualBareMetal_test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dualBareMetal_test_wrapper_bus_skew_routed.rpt -pb dualBareMetal_test_wrapper_bus_skew_routed.pb -rpx dualBareMetal_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force dualBareMetal_test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dualBareMetal_test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/george/Documents/ngcp/repos/NGCP_2021-2022/test_dualBareMetal/test_dualBareMetal.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 19 14:54:24 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3021.590 ; gain = 214.082 ; free physical = 6077 ; free virtual = 12499
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 14:54:24 2021...
