{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4337, "design__instance__area": 74149.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 92, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 6, "power__internal__total": 0.05563293397426605, "power__switching__total": 0.02074962481856346, "power__leakage__total": 1.144669795394293e-06, "power__total": 0.07638370990753174, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.291361, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.291361, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.578859, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.93644, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.578859, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.034451, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 92, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.519043, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.519043, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.042002, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.880316, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -119.990746, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.880316, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.309887, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 119, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.721903, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 108, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 92, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.190009, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.190009, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.261628, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.988546, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.261628, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.544158, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 92, "design__max_cap_violation__count": 6, "clock__skew__worst_hold": 0.526704, "clock__skew__worst_setup": 0.1871, "timing__hold__ws": -0.001261, "timing__setup__ws": -3.030232, "timing__hold__tns": -0.001261, "timing__setup__tns": -140.981384, "timing__hold__wns": -0.001261, "timing__setup__wns": -3.030232, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.26003, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 345, "timing__setup_r2r__ws": -2.830473, "timing__setup_r2r_vio__count": 312, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4337, "design__instance__area__stdcell": 74149.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.470374, "design__instance__utilization__stdcell": 0.470374, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11381881, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81261.6, "design__violations": 0, "design__instance__count__setup_buffer": 46, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2184, "route__net__special": 2, "route__drc_errors__iter:1": 500, "route__wirelength__iter:1": 93616, "route__drc_errors__iter:2": 32, "route__wirelength__iter:2": 92883, "route__drc_errors__iter:3": 23, "route__wirelength__iter:3": 92820, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92793, "route__drc_errors": 0, "route__wirelength": 92793, "route__vias": 14562, "route__vias__singlecut": 14562, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 712.36, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 92, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.287363, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.287363, "timing__hold__ws__corner:min_tt_025C_5v00": 0.573603, "timing__setup__ws__corner:min_tt_025C_5v00": 2.01098, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.573603, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.084545, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 92, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.512261, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.512261, "timing__hold__ws__corner:min_ss_125C_4v50": 0.080024, "timing__setup__ws__corner:min_ss_125C_4v50": -2.75039, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -104.51709, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.75039, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.296334, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 96, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.63102, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 85, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 92, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.1871, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.1871, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26003, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.019596, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.26003, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.576055, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 92, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.296084, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.296084, "timing__hold__ws__corner:max_tt_025C_5v00": 0.581664, "timing__setup__ws__corner:max_tt_025C_5v00": 1.850548, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.581664, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.975195, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 92, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.526704, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.526704, "timing__hold__ws__corner:max_ss_125C_4v50": -0.001261, "timing__setup__ws__corner:max_ss_125C_4v50": -3.030232, "timing__hold__tns__corner:max_ss_125C_4v50": -0.001261, "timing__setup__tns__corner:max_ss_125C_4v50": -140.981384, "timing__hold__wns__corner:max_ss_125C_4v50": -0.001261, "timing__setup__wns__corner:max_ss_125C_4v50": -3.030232, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.317465, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 130, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.830473, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 119, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 92, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.193411, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.193411, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.263527, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.951221, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.263527, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.505486, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9986, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99961, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00139735, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00127286, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000390855, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00127286, "ir__voltage__worst": 5, "ir__drop__avg": 0.000392, "ir__drop__worst": 0.0014, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}