{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653443198860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653443198874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 20:46:38 2022 " "Processing started: Tue May 24 20:46:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653443198874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653443198874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ElMicro -c ElMicro " "Command: quartus_sta ElMicro -c ElMicro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653443198874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653443199027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653443199296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653443199296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443199333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443199333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653443199561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ElMicro.sdc " "Synopsys Design Constraints File file not found: 'ElMicro.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653443199587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443199587 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653443199589 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AluSel\[0\] AluSel\[0\] " "create_clock -period 1.000 -name AluSel\[0\] AluSel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653443199589 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653443199589 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~231\|combout " "Node \"inst12\|result\[0\]~231\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~224\|dataa " "Node \"inst12\|result\[0\]~224\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~224\|combout " "Node \"inst12\|result\[0\]~224\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~225\|datac " "Node \"inst12\|result\[0\]~225\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~225\|combout " "Node \"inst12\|result\[0\]~225\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~231\|dataa " "Node \"inst12\|result\[0\]~231\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653443199591 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~221\|combout " "Node \"inst12\|result\[1\]~221\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~217\|datac " "Node \"inst12\|result\[1\]~217\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~217\|combout " "Node \"inst12\|result\[1\]~217\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~218\|datab " "Node \"inst12\|result\[1\]~218\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~218\|combout " "Node \"inst12\|result\[1\]~218\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~220\|datac " "Node \"inst12\|result\[1\]~220\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~220\|combout " "Node \"inst12\|result\[1\]~220\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~221\|dataa " "Node \"inst12\|result\[1\]~221\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653443199591 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~211\|combout " "Node \"inst12\|result\[2\]~211\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~204\|datac " "Node \"inst12\|result\[2\]~204\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~204\|combout " "Node \"inst12\|result\[2\]~204\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~205\|dataa " "Node \"inst12\|result\[2\]~205\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~205\|combout " "Node \"inst12\|result\[2\]~205\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~211\|dataa " "Node \"inst12\|result\[2\]~211\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653443199591 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~201\|combout " "Node \"inst12\|result\[3\]~201\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~194\|datad " "Node \"inst12\|result\[3\]~194\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~194\|combout " "Node \"inst12\|result\[3\]~194\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~195\|datab " "Node \"inst12\|result\[3\]~195\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~195\|combout " "Node \"inst12\|result\[3\]~195\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~201\|dataa " "Node \"inst12\|result\[3\]~201\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199591 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653443199591 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~191\|combout " "Node \"inst12\|result\[4\]~191\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~184\|datac " "Node \"inst12\|result\[4\]~184\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~184\|combout " "Node \"inst12\|result\[4\]~184\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~185\|datab " "Node \"inst12\|result\[4\]~185\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~185\|combout " "Node \"inst12\|result\[4\]~185\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~191\|datab " "Node \"inst12\|result\[4\]~191\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653443199592 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~181\|combout " "Node \"inst12\|result\[5\]~181\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~174\|datac " "Node \"inst12\|result\[5\]~174\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~174\|combout " "Node \"inst12\|result\[5\]~174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~175\|datac " "Node \"inst12\|result\[5\]~175\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~175\|combout " "Node \"inst12\|result\[5\]~175\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~181\|datab " "Node \"inst12\|result\[5\]~181\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653443199592 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~171\|combout " "Node \"inst12\|result\[6\]~171\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~164\|dataa " "Node \"inst12\|result\[6\]~164\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~164\|combout " "Node \"inst12\|result\[6\]~164\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~165\|dataa " "Node \"inst12\|result\[6\]~165\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~165\|combout " "Node \"inst12\|result\[6\]~165\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~171\|datab " "Node \"inst12\|result\[6\]~171\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653443199592 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~161\|combout " "Node \"inst12\|result\[7\]~161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~154\|datad " "Node \"inst12\|result\[7\]~154\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~154\|combout " "Node \"inst12\|result\[7\]~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~155\|datad " "Node \"inst12\|result\[7\]~155\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~155\|combout " "Node \"inst12\|result\[7\]~155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~161\|dataa " "Node \"inst12\|result\[7\]~161\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653443199592 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653443199592 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653443199593 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653443199593 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653443199595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653443199595 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653443199596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653443199604 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1653443199612 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653443199615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.698 " "Worst-case setup slack is -8.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.698            -967.669 CLK  " "   -8.698            -967.669 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.956             -38.243 AluSel\[0\]  " "   -4.956             -38.243 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443199617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 CLK  " "    0.288               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 AluSel\[0\]  " "    0.847               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443199622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653443199625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653443199627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -213.435 CLK  " "   -3.000            -213.435 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443199629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443199629 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653443199644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653443199663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653443200638 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653443200734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653443200734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653443200734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653443200760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.047 " "Worst-case setup slack is -8.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.047            -891.281 CLK  " "   -8.047            -891.281 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.474             -34.265 AluSel\[0\]  " "   -4.474             -34.265 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443200771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 CLK  " "    0.292               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 AluSel\[0\]  " "    0.611               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443200776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653443200778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653443200781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -212.456 CLK  " "   -3.000            -212.456 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443200783 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653443200795 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653443200951 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653443200951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653443200951 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653443200955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.142 " "Worst-case setup slack is -3.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.142            -340.055 CLK  " "   -3.142            -340.055 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859             -13.496 AluSel\[0\]  " "   -1.859             -13.496 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443200957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 CLK  " "    0.119               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 AluSel\[0\]  " "    0.381               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443200961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653443200963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653443200965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -150.588 CLK  " "   -3.000            -150.588 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653443200967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653443200967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653443202340 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653443202345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 64 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653443202383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 20:46:42 2022 " "Processing ended: Tue May 24 20:46:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653443202383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653443202383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653443202383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653443202383 ""}
