Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  7 14:39:13 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kyberBD_wrapper_timing_summary_routed.rpt -pb kyberBD_wrapper_timing_summary_routed.pb -rpx kyberBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kyberBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.320        0.000                      0                10177        0.022        0.000                      0                10177        4.020        0.000                       0                  5064  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.320        0.000                      0                10177        0.022        0.000                      0                10177        4.020        0.000                       0                  5064  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.766ns (19.929%)  route 3.078ns (80.071%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.635     5.121    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     5.749    kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.873 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.939     6.812    kyberBD_i/barrett_reduce_0/U0/data_in[15]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.766ns (19.929%)  route 3.078ns (80.071%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.635     5.121    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     5.749    kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.873 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.939     6.812    kyberBD_i/barrett_reduce_0/U0/data_in[15]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.766ns (19.929%)  route 3.078ns (80.071%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.635     5.121    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     5.749    kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.873 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.939     6.812    kyberBD_i/barrett_reduce_0/U0/data_in[15]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.766ns (19.929%)  route 3.078ns (80.071%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.635     5.121    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     5.749    kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.873 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.939     6.812    kyberBD_i/barrett_reduce_0/U0/data_in[15]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.766ns (20.271%)  route 3.013ns (79.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.661     5.147    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.271 r  kyberBD_i/signal_multiplexer_0/U0/data[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.607     5.878    kyberBD_i/signal_multiplexer_0/U0/data[12]_INST_0_i_1_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.002 r  kyberBD_i/signal_multiplexer_0/U0/data[12]_INST_0/O
                         net (fo=2, routed)           0.745     6.747    kyberBD_i/barrett_reduce_0/U0/data_in[12]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.766ns (20.481%)  route 2.974ns (79.519%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.805     5.291    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.415 r  kyberBD_i/signal_multiplexer_0/U0/data[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.457     5.872    kyberBD_i/signal_multiplexer_0/U0/data[10]_INST_0_i_1_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.996 r  kyberBD_i/signal_multiplexer_0/U0/data[10]_INST_0/O
                         net (fo=2, routed)           0.712     6.708    kyberBD_i/barrett_reduce_0/U0/data_in[10]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.766ns (20.597%)  route 2.953ns (79.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.939     5.425    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  kyberBD_i/signal_multiplexer_0/U0/data[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.468     6.018    kyberBD_i/signal_multiplexer_0/U0/data[1]_INST_0_i_1_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.142 r  kyberBD_i/signal_multiplexer_0/U0/data[1]_INST_0/O
                         net (fo=2, routed)           0.545     6.687    kyberBD_i/barrett_reduce_0/U0/data_in[1]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.626%)  route 2.948ns (79.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.635     5.121    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     5.749    kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.873 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.809     6.682    kyberBD_i/barrett_reduce_0/U0/data_in[15]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.766ns (20.745%)  route 2.926ns (79.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.635     5.121    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     5.749    kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.873 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.787     6.660    kyberBD_i/barrett_reduce_0/U0/data_in[15]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_0/U0/ARG/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.766ns (20.835%)  route 2.911ns (79.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X20Y29         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  kyberBD_i/signal_multiplexer_0/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.635     5.121    kyberBD_i/signal_multiplexer_0/U0/s_en0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     5.749    kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0_i_1_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.873 r  kyberBD_i/signal_multiplexer_0/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.772     6.645    kyberBD_i/barrett_reduce_0/U0/data_in[15]
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        1.585    12.777    kyberBD_i/barrett_reduce_0/U0/clk
    DSP48_X0Y8           DSP48E1                                      r  kyberBD_i/barrett_reduce_0/U0/ARG/CLK
                         clock pessimism              0.230    13.008    
                         clock uncertainty           -0.154    12.853    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     9.131    kyberBD_i/barrett_reduce_0/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  2.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_18/U0/s_data0b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.800%)  route 0.213ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.555     0.896    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X21Y16         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul4_reg[10]/Q
                         net (fo=1, routed)           0.213     1.250    kyberBD_i/signal_multiplexer_18/U0/data0b[10]
    SLICE_X22Y17         FDRE                                         r  kyberBD_i/signal_multiplexer_18/U0/s_data0b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.820     1.190    kyberBD_i/signal_multiplexer_18/U0/clk
    SLICE_X22Y17         FDRE                                         r  kyberBD_i/signal_multiplexer_18/U0/s_data0b_reg[10]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y17         FDRE (Hold_fdre_C_D)         0.072     1.228    kyberBD_i/signal_multiplexer_18/U0/s_data0b_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.584     0.925    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.219     1.284    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.327 r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.327    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.854     1.224    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.581     0.922    kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y36          FDRE                                         r  kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.101     1.164    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X4Y35          SRLC32E                                      r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.848     1.218    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y35          SRLC32E                                      r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.937    
    SLICE_X4Y35          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[9][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.222%)  route 0.191ns (47.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.558     0.899    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X20Y10         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[9][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[9][16]/Q
                         net (fo=3, routed)           0.191     1.254    kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg_n_0_[9][16]
    SLICE_X23Y10         LUT4 (Prop_lut4_I0_O)        0.045     1.299 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.299    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul3[0]_i_1_n_0
    SLICE_X23Y10         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.826     1.196    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul3_reg[0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y10         FDRE (Hold_fdre_C_D)         0.092     1.254    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.584     0.925    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.215     1.280    kyberBD_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.893     1.263    kyberBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    kyberBD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.707%)  route 0.243ns (63.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.553     0.894    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X19Y27         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[13]/Q
                         net (fo=1, routed)           0.243     1.278    kyberBD_i/signal_multiplexer_1/U0/data1[13]
    SLICE_X23Y30         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.818     1.188    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X23Y30         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[13]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.070     1.224    kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.517%)  route 0.245ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.553     0.894    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X19Y27         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[15]/Q
                         net (fo=1, routed)           0.245     1.280    kyberBD_i/signal_multiplexer_1/U0/data1[15]
    SLICE_X23Y30         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.818     1.188    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X23Y30         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[15]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.070     1.224    kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_ntt_0/U0/s_kyber_k_it_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_ntt_0/U0/s_kyber_k_it_reg[11][2]_srl10___U0_s_length_reg_r_24/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.556     0.896    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X11Y27         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_kyber_k_it_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  kyberBD_i/polyvec_ntt_0/U0/s_kyber_k_it_reg[1][2]/Q
                         net (fo=3, routed)           0.112     1.150    kyberBD_i/polyvec_ntt_0/U0/s_kyber_k_it_reg[1][2]
    SLICE_X12Y28         SRL16E                                       r  kyberBD_i/polyvec_ntt_0/U0/s_kyber_k_it_reg[11][2]_srl10___U0_s_length_reg_r_24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.822     1.192    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X12Y28         SRL16E                                       r  kyberBD_i/polyvec_ntt_0/U0/s_kyber_k_it_reg[11][2]_srl10___U0_s_length_reg_r_24/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X12Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.094    kyberBD_i/polyvec_ntt_0/U0/s_kyber_k_it_reg[11][2]_srl10___U0_s_length_reg_r_24
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.517%)  route 0.245ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.553     0.894    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X19Y27         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[14]/Q
                         net (fo=1, routed)           0.245     1.280    kyberBD_i/signal_multiplexer_1/U0/data1[14]
    SLICE_X23Y30         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.818     1.188    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X23Y30         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[14]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.066     1.220    kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[4][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.571%)  route 0.204ns (49.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.555     0.896    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X20Y16         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[4][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[4][27]/Q
                         net (fo=3, routed)           0.204     1.264    kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg_n_0_[4][27]
    SLICE_X22Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul3[11]_i_1/O
                         net (fo=1, routed)           0.000     1.309    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul3[11]_i_1_n_0
    SLICE_X22Y16         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5064, routed)        0.821     1.191    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X22Y16         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul3_reg[11]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.091     1.248    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y2    kyberBD_i/poly_tomont_0/U0/s_do_lower_mont_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    kyberBD_i/montgomery_reduction_1/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y1    kyberBD_i/montgomery_reduction_2/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   kyberBD_i/montgomery_reduction_3/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y8    kyberBD_i/montgomery_reduction_5/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y0    kyberBD_i/montgomery_reduction_0/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    kyberBD_i/montgomery_reduction_4/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5    kyberBD_i/poly_tomont_0/U0/s_do_upper_mont_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y20   kyberBD_i/barrett_reduce_0/U0/valid_in_vec_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y27  kyberBD_i/barrett_reduce_1/U0/valid_in_vec_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y16  kyberBD_i/montgomery_reduction_0/U0/s_valid_in_vec_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y16  kyberBD_i/montgomery_reduction_4/U0/s_valid_in_vec_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y14  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y14  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y14  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y14  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y14  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y10  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][16]_srl9/CLK



