





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-36087.html">
    <link rel="next" href="x86-38316.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-36087.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-38316.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">CMPXCHG8B       Compare and Exchange 8 Bytes         Flags: O D I T S Z A P C</span></span><br /><span class="line">                                                            - - - - - * - - -</span><br /><span class="line"><span class="ngb">CMPXCHG8B</span> destination                                CPU: Pentium+</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   if EDX:EAX = destination</span><br /><span class="line">                   ZF ← 1</span><br /><span class="line">                   destination ← ECX:EBX</span><br /><span class="line">                else</span><br /><span class="line">                   ZF ← 0</span><br /><span class="line">                   EDX:EAX ← destination</span><br /><span class="line">                endif</span><br /><span class="line"></span><br /><span class="line">    CMPXCHG8B compares the quadword in EDX:EAX with a 64-bit memory</span><br /><span class="line">    operand. If they are equal, the quadword in the ECX:EBX register</span><br /><span class="line">    pair is loaded into destination and the zero flag is set;</span><br /><span class="line">    otherwise, the destination operand is loaded into the EDX:EAX</span><br /><span class="line">    register pair and the zero flag is cleared.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F C7 /r    CMPXCHG8B mem64</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    mem, reg    3+d(0-2)                                        10   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-36087.html">CMPXCHG</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

