
*** Running vivado
    with args -log mac.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mac.tcl


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mac.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.805 ; gain = 18.023 ; free physical = 1853 ; free virtual = 6345
Command: synth_design -top mac -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 165783
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2064.285 ; gain = 378.738 ; free physical = 850 ; free virtual = 5342
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v:37]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/.Xil/Vivado-165743-kanish-G3-3500/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/.Xil/Vivado-165743-kanish-G3-3500/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v:49]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/.Xil/Vivado-165743-kanish-G3-3500/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/.Xil/Vivado-165743-kanish-G3-3500/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dsp_macro_0' [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/.Xil/Vivado-165743-kanish-G3-3500/realtime/dsp_macro_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dsp_macro_0' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/.Xil/Vivado-165743-kanish-G3-3500/realtime/dsp_macro_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dsp'. This will prevent further optimization [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v:49]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'name'. This will prevent further optimization [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v:37]
WARNING: [Synth 8-7129] Port reset in module mac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2132.223 ; gain = 446.676 ; free physical = 759 ; free virtual = 5252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.035 ; gain = 464.488 ; free physical = 757 ; free virtual = 5250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.035 ; gain = 464.488 ; free physical = 757 ; free virtual = 5250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.035 ; gain = 0.000 ; free physical = 757 ; free virtual = 5250
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'name'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'name'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'dsp'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'dsp'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/constrs_1/imports/new/constraints.xdc:39]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/constrs_1/imports/new/constraints.xdc:40]
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/constrs_1/imports/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mac_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mac_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.004 ; gain = 0.000 ; free physical = 744 ; free virtual = 5237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2220.004 ; gain = 0.000 ; free physical = 744 ; free virtual = 5237
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 742 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 742 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dsp. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 742 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 741 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module mac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 739 ; free virtual = 5237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 739 ; free virtual = 5237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 739 ; free virtual = 5237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 736 ; free virtual = 5234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 737 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 737 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 737 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 737 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 737 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 737 ; free virtual = 5235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
|2     |ila_0         |         1|
|3     |dsp_macro_0   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |dsp_macro |     1|
|2     |ila       |     1|
|3     |vio       |     1|
|4     |IBUF      |    13|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 737 ; free virtual = 5235
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2220.004 ; gain = 464.488 ; free physical = 737 ; free virtual = 5235
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.004 ; gain = 534.457 ; free physical = 737 ; free virtual = 5235
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.004 ; gain = 0.000 ; free physical = 737 ; free virtual = 5235
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.004 ; gain = 0.000 ; free physical = 1020 ; free virtual = 5518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d3c89490
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2220.004 ; gain = 851.527 ; free physical = 1020 ; free virtual = 5518
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1808.602; main = 1489.667; forked = 374.053
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3191.695; main = 2187.992; forked = 1003.703
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.runs/synth_1/mac.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mac_utilization_synth.rpt -pb mac_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 25 12:50:16 2023...
