Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 22 17:55:32 2022
| Host         : DESKTOP-0U30K5E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file signal_control_sets_placed.rpt
| Design       : signal
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              35 |           15 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------+-------------------------+------------------+----------------+
|       Clock Signal       |        Enable Signal        |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------+-------------------------+------------------+----------------+
|  DIV_1000_2/ones_reg[3]  | SIG_COUNTER/state_i_1_n_0   | DIV_1000_2/cnt_reg[0]_0 |                1 |              1 |
|  DIV_4/CLK               |                             | DIV_1000_2/cnt_reg[0]_0 |                1 |              2 |
|  DIV_1000_2/ones_reg[3]  |                             | DIV_1000_2/cnt_reg[0]_0 |                2 |              3 |
|  DIV_1000_2/ones_reg[3]  | SIG_COUNTER/ones[3]_i_1_n_0 | DIV_1000_2/cnt_reg[0]_0 |                1 |              4 |
|  SIG_COUNTER/state_OBUF  |                             | DIV_1000_1/fnd_sel_OBUF |                3 |              7 |
|  clk_IBUF_BUFG           |                             | DIV_1000_2/cnt_reg[0]_0 |                3 |              8 |
|  DIV_125/CLK             |                             | DIV_1000_2/cnt_reg[0]_0 |                5 |             10 |
|  DIV_1000_1/fnd_sel_OBUF |                             | DIV_1000_2/cnt_reg[0]_0 |                4 |             12 |
+--------------------------+-----------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
+--------+-----------------------+


