<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3194" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3194{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_3194{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_3194{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3194{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_3194{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_3194{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t7_3194{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t8_3194{left:69px;bottom:1013px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_3194{left:69px;bottom:954px;letter-spacing:0.12px;}
#ta_3194{left:151px;bottom:954px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_3194{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tc_3194{left:128px;bottom:930px;}
#td_3194{left:141px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3194{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tf_3194{left:69px;bottom:897px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tg_3194{left:69px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3194{left:69px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#ti_3194{left:69px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#tj_3194{left:69px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_3194{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tl_3194{left:384px;bottom:797px;}
#tm_3194{left:396px;bottom:797px;letter-spacing:-0.17px;word-spacing:-0.79px;}
#tn_3194{left:69px;bottom:729px;letter-spacing:0.14px;}
#to_3194{left:150px;bottom:729px;letter-spacing:0.21px;word-spacing:0.01px;}
#tp_3194{left:69px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3194{left:69px;bottom:678px;}
#tr_3194{left:95px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ts_3194{left:69px;bottom:655px;}
#tt_3194{left:95px;bottom:658px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tu_3194{left:69px;bottom:632px;}
#tv_3194{left:95px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tw_3194{left:69px;bottom:577px;letter-spacing:0.12px;}
#tx_3194{left:151px;bottom:577px;letter-spacing:0.15px;word-spacing:0.01px;}
#ty_3194{left:69px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3194{left:69px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_3194{left:69px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_3194{left:521px;bottom:519px;letter-spacing:-0.15px;}
#t12_3194{left:565px;bottom:519px;}
#t13_3194{left:574px;bottom:519px;letter-spacing:-0.15px;}
#t14_3194{left:615px;bottom:519px;letter-spacing:-0.08px;word-spacing:-0.56px;}
#t15_3194{left:654px;bottom:519px;letter-spacing:-0.15px;}
#t16_3194{left:707px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t17_3194{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t18_3194{left:69px;bottom:444px;letter-spacing:0.12px;}
#t19_3194{left:151px;bottom:444px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1a_3194{left:69px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1b_3194{left:69px;bottom:403px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t1c_3194{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1d_3194{left:69px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1e_3194{left:127px;bottom:362px;}
#t1f_3194{left:140px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1g_3194{left:710px;bottom:369px;}
#t1h_3194{left:721px;bottom:362px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#t1i_3194{left:764px;bottom:362px;}
#t1j_3194{left:777px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1k_3194{left:69px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t1l_3194{left:69px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1m_3194{left:69px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t1n_3194{left:69px;bottom:295px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1o_3194{left:69px;bottom:278px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1p_3194{left:69px;bottom:219px;letter-spacing:0.12px;}
#t1q_3194{left:151px;bottom:219px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1r_3194{left:69px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t1s_3194{left:69px;bottom:179px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1t_3194{left:69px;bottom:133px;letter-spacing:-0.15px;}
#t1u_3194{left:91px;bottom:133px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1v_3194{left:140px;bottom:133px;}
#t1w_3194{left:151px;bottom:133px;letter-spacing:-0.12px;}
#t1x_3194{left:620px;bottom:133px;}
#t1y_3194{left:627px;bottom:133px;letter-spacing:-0.11px;}
#t1z_3194{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_3194{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3194{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3194{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3194{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3194{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3194{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3194{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3194{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_3194{font-size:11px;font-family:Verdana_b5t;color:#000;}
.sa_3194{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3194{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3194" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3194Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3194" style="-webkit-user-select: none;"><object width="935" height="1210" data="3194/3194.svg" type="image/svg+xml" id="pdf3194" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3194" class="t s1_3194">6-4 </span><span id="t2_3194" class="t s1_3194">Vol. 3A </span>
<span id="t3_3194" class="t s2_3194">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3194" class="t s3_3194">all IA-32 architecture defined interrupt vectors from 0 through 255; those that can be delivered through the local </span>
<span id="t5_3194" class="t s3_3194">APIC include interrupt vectors 16 through 255. </span>
<span id="t6_3194" class="t s3_3194">The IF flag in the EFLAGS register permits all maskable hardware interrupts to be masked as a group (see Section </span>
<span id="t7_3194" class="t s3_3194">1.8.1, “Masking Maskable Hardware Interrupts”). Note that when interrupts 0 through 15 are delivered through the </span>
<span id="t8_3194" class="t s3_3194">local APIC, the APIC indicates the receipt of an illegal vector. </span>
<span id="t9_3194" class="t s4_3194">6.3.3 </span><span id="ta_3194" class="t s4_3194">Software-Generated Interrupts </span>
<span id="tb_3194" class="t s3_3194">The INT </span><span id="tc_3194" class="t s5_3194">n </span><span id="td_3194" class="t s3_3194">instruction permits interrupts to be generated from within software by supplying an interrupt vector </span>
<span id="te_3194" class="t s3_3194">number as an operand. For example, the INT 35 instruction forces an implicit call to the interrupt handler for inter- </span>
<span id="tf_3194" class="t s3_3194">rupt 35. </span>
<span id="tg_3194" class="t s3_3194">Any of the interrupt vectors from 0 to 255 can be used as a parameter in this instruction. If the processor’s </span>
<span id="th_3194" class="t s3_3194">predefined NMI vector is used, however, the response of the processor will not be the same as it would be from an </span>
<span id="ti_3194" class="t s3_3194">NMI interrupt generated in the normal manner. If vector number 2 (the NMI vector) is used in this instruction, the </span>
<span id="tj_3194" class="t s3_3194">NMI interrupt handler is called, but the processor’s NMI-handling hardware is not activated. </span>
<span id="tk_3194" class="t s3_3194">Interrupts generated in software with the INT </span><span id="tl_3194" class="t s5_3194">n </span><span id="tm_3194" class="t s3_3194">instruction cannot be masked by the IF flag in the EFLAGS register. </span>
<span id="tn_3194" class="t s6_3194">6.4 </span><span id="to_3194" class="t s6_3194">SOURCES OF EXCEPTIONS </span>
<span id="tp_3194" class="t s3_3194">The processor receives exceptions from three sources: </span>
<span id="tq_3194" class="t s7_3194">• </span><span id="tr_3194" class="t s3_3194">Processor-detected program-error exceptions. </span>
<span id="ts_3194" class="t s7_3194">• </span><span id="tt_3194" class="t s3_3194">Software-generated exceptions. </span>
<span id="tu_3194" class="t s7_3194">• </span><span id="tv_3194" class="t s3_3194">Machine-check exceptions. </span>
<span id="tw_3194" class="t s4_3194">6.4.1 </span><span id="tx_3194" class="t s4_3194">Program-Error Exceptions </span>
<span id="ty_3194" class="t s3_3194">The processor generates one or more exceptions when it detects program errors during the execution in an appli- </span>
<span id="tz_3194" class="t s3_3194">cation program or the operating system or executive. Intel 64 and IA-32 architectures define a vector number for </span>
<span id="t10_3194" class="t s3_3194">each processor-detectable exception. Exceptions are classified as </span><span id="t11_3194" class="t s8_3194">faults</span><span id="t12_3194" class="t s3_3194">, </span><span id="t13_3194" class="t s8_3194">traps</span><span id="t14_3194" class="t s3_3194">, and </span><span id="t15_3194" class="t s8_3194">aborts </span><span id="t16_3194" class="t s3_3194">(see Section 1.5, </span>
<span id="t17_3194" class="t s3_3194">“Exception Classifications”). </span>
<span id="t18_3194" class="t s4_3194">6.4.2 </span><span id="t19_3194" class="t s4_3194">Software-Generated Exceptions </span>
<span id="t1a_3194" class="t s3_3194">The INTO, INT1, INT3, and BOUND instructions permit exceptions to be generated in software. These instructions </span>
<span id="t1b_3194" class="t s3_3194">allow checks for exception conditions to be performed at points in the instruction stream. For example, INT3 causes </span>
<span id="t1c_3194" class="t s3_3194">a breakpoint exception to be generated. </span>
<span id="t1d_3194" class="t s3_3194">The INT </span><span id="t1e_3194" class="t s5_3194">n </span><span id="t1f_3194" class="t s3_3194">instruction can be used to emulate exceptions in software; but there is a limitation. </span>
<span id="t1g_3194" class="t s9_3194">1 </span>
<span id="t1h_3194" class="t s3_3194">If INT </span><span id="t1i_3194" class="t s5_3194">n </span><span id="t1j_3194" class="t s3_3194">provides a </span>
<span id="t1k_3194" class="t s3_3194">vector for one of the architecturally-defined exceptions, the processor generates an interrupt to the correct vector </span>
<span id="t1l_3194" class="t s3_3194">(to access the exception handler) but does not push an error code on the stack. This is true even if the associated </span>
<span id="t1m_3194" class="t s3_3194">hardware-generated exception normally produces an error code. The exception handler will still attempt to pop an </span>
<span id="t1n_3194" class="t s3_3194">error code from the stack while handling the exception. Because no error code was pushed, the handler will pop off </span>
<span id="t1o_3194" class="t s3_3194">and discard the EIP instead (in place of the missing error code). This sends the return to the wrong location. </span>
<span id="t1p_3194" class="t s4_3194">6.4.3 </span><span id="t1q_3194" class="t s4_3194">Machine-Check Exceptions </span>
<span id="t1r_3194" class="t s3_3194">The P6 family and Pentium processors provide both internal and external machine-check mechanisms for checking </span>
<span id="t1s_3194" class="t s3_3194">the operation of the internal chip hardware and bus transactions. These mechanisms are implementation depen- </span>
<span id="t1t_3194" class="t sa_3194">1. </span><span id="t1u_3194" class="t sa_3194">The INT </span><span id="t1v_3194" class="t sb_3194">n </span><span id="t1w_3194" class="t sa_3194">instruction has opcode CD following by an immediate byte encoding the value of </span><span id="t1x_3194" class="t sb_3194">n</span><span id="t1y_3194" class="t sa_3194">. In contrast, INT1 has opcode F1 and </span>
<span id="t1z_3194" class="t sa_3194">INT3 has opcode CC. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
