// Seed: 2386654131
module module_0 (
    output wand id_0,
    input  tri1 id_1,
    input  wire id_2
);
  wire  id_4;
  uwire id_5 = id_1;
endmodule
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input wor module_1,
    input supply1 id_3,
    output wand id_4,
    input tri1 id_5,
    output tri id_6,
    input uwire id_7
);
  assign id_6 = id_0;
  module_0(
      id_4, id_3, id_7
  );
endmodule
module module_2 (
    output supply1 id_0
    , id_6,
    input supply0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output tri1 id_4
);
  assign id_3 = 1 ? id_6 : id_2;
  module_0(
      id_3, id_6, id_2
  );
endmodule
