// Seed: 3696207206
module module_0;
  initial begin
    id_1 <= #1 id_1;
  end
  always
  `define pp_2 0
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1'b0;
  module_0();
  wire id_7, id_8;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(id_1)
    if (1) $display;
    else id_2 = id_1;
  module_0();
  wire id_3, id_4;
  assign id_2 = 1;
endmodule
