<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p171" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_171{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_171{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_171{left:549px;bottom:1141px;letter-spacing:-0.14px;}
#t4_171{left:70px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t5_171{left:70px;bottom:1063px;letter-spacing:-0.14px;}
#t6_171{left:96px;bottom:1063px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t7_171{left:70px;bottom:1039px;letter-spacing:-0.13px;}
#t8_171{left:96px;bottom:1039px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_171{left:96px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_171{left:70px;bottom:998px;letter-spacing:-0.15px;}
#tb_171{left:96px;bottom:998px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tc_171{left:96px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#td_171{left:96px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_171{left:96px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_171{left:96px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_171{left:96px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_171{left:96px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_171{left:96px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_171{left:96px;bottom:851px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_171{left:96px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_171{left:834px;bottom:841px;}
#tm_171{left:96px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_171{left:96px;bottom:793px;}
#to_171{left:122px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_171{left:96px;bottom:768px;}
#tq_171{left:122px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_171{left:96px;bottom:744px;}
#ts_171{left:122px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_171{left:96px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tu_171{left:96px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_171{left:96px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_171{left:345px;bottom:694px;}
#tx_171{left:70px;bottom:663px;letter-spacing:-0.14px;}
#ty_171{left:96px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tz_171{left:70px;bottom:639px;letter-spacing:-0.14px;}
#t10_171{left:96px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t11_171{left:96px;bottom:622px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t12_171{left:70px;bottom:597px;letter-spacing:-0.13px;}
#t13_171{left:96px;bottom:597px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_171{left:70px;bottom:573px;letter-spacing:-0.15px;}
#t15_171{left:96px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_171{left:70px;bottom:548px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#t17_171{left:70px;bottom:532px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t18_171{left:70px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_171{left:70px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_171{left:70px;bottom:474px;letter-spacing:-0.13px;}
#t1b_171{left:96px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_171{left:96px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_171{left:96px;bottom:426px;letter-spacing:-0.12px;}
#t1e_171{left:122px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t1f_171{left:122px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t1g_171{left:122px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_171{left:96px;bottom:368px;letter-spacing:-0.26px;}
#t1i_171{left:122px;bottom:368px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#t1j_171{left:122px;bottom:351px;letter-spacing:-0.36px;}
#t1k_171{left:70px;bottom:327px;letter-spacing:-0.15px;}
#t1l_171{left:96px;bottom:327px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#t1m_171{left:70px;bottom:302px;letter-spacing:-0.14px;}
#t1n_171{left:96px;bottom:302px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1o_171{left:70px;bottom:278px;letter-spacing:-0.14px;}
#t1p_171{left:96px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1q_171{left:70px;bottom:254px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t1r_171{left:70px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_171{left:70px;bottom:212px;letter-spacing:-0.14px;}
#t1t_171{left:96px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1u_171{left:70px;bottom:188px;letter-spacing:-0.13px;}
#t1v_171{left:96px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1w_171{left:70px;bottom:163px;letter-spacing:-0.15px;}
#t1x_171{left:96px;bottom:163px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#t1y_171{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t1z_171{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_171{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_171{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_171{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_171{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_171{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts171" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg171Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg171" style="-webkit-user-select: none;"><object width="935" height="1210" data="171/171.svg" type="image/svg+xml" id="pdf171" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_171" class="t s1_171">Vol. 1 </span><span id="t2_171" class="t s1_171">6-17 </span>
<span id="t3_171" class="t s2_171">PROCEDURE CALLS, INTERRUPTS, AND EXCEPTIONS </span>
<span id="t4_171" class="t s3_171">If a stack switch does occur, the processor does the following: </span>
<span id="t5_171" class="t s3_171">1. </span><span id="t6_171" class="t s3_171">Temporarily saves (internally) the current contents of the SS, ESP, EFLAGS, CS, and EIP registers. </span>
<span id="t7_171" class="t s3_171">2. </span><span id="t8_171" class="t s3_171">Loads the segment selector and stack pointer for the new stack (that is, the stack for the privilege level being </span>
<span id="t9_171" class="t s3_171">called) from the TSS into the SS and ESP registers and switches to the new stack. </span>
<span id="ta_171" class="t s3_171">3. </span><span id="tb_171" class="t s3_171">Pushes the temporarily saved SS, ESP, EFLAGS, CS, and EIP values for the interrupted procedure’s stack onto </span>
<span id="tc_171" class="t s3_171">the new stack. </span>
<span id="td_171" class="t s3_171">If shadow stack is enabled at the privilege level of the interrupted procedure, then the processor temporarily </span>
<span id="te_171" class="t s3_171">saves the SSP of the interrupted procedure internally. If the interrupted procedure is at privilege level 3, the </span>
<span id="tf_171" class="t s3_171">SSP of the interrupted procedure is also saved into the IA32_PL3_SSP MSR. </span>
<span id="tg_171" class="t s3_171">If shadow stack is enabled at the privilege level being called, then the SSP for the called privilege level is </span>
<span id="th_171" class="t s3_171">obtained from one of the MSRs listed below, depending on the target privilege level. The SSP obtained is then </span>
<span id="ti_171" class="t s3_171">verified to ensure it points to a valid supervisor shadow stack that is not currently active by verifying a </span>
<span id="tj_171" class="t s3_171">supervisor shadow stack token at the address pointed to by the SSP. The operations performed to verify and </span>
<span id="tk_171" class="t s3_171">acquire the supervisor shadow stack token by making it busy are as described in Section 17.2.3 of the Intel </span>
<span id="tl_171" class="t s4_171">® </span>
<span id="tm_171" class="t s3_171">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="tn_171" class="t s3_171">— </span><span id="to_171" class="t s3_171">IA32_PL2_SSP if transitioning to ring 2. </span>
<span id="tp_171" class="t s3_171">— </span><span id="tq_171" class="t s3_171">IA32_PL1_SSP if transitioning to ring 1. </span>
<span id="tr_171" class="t s3_171">— </span><span id="ts_171" class="t s3_171">IA32_PL0_SSP if transitioning to ring 0. </span>
<span id="tt_171" class="t s3_171">If shadow stack is enabled at the privilege level being called and the interrupted procedure was not at privilege </span>
<span id="tu_171" class="t s3_171">level 3, then the processor pushes the temporarily saved CS, LIP (CS.base + EIP), and SSP of the interrupted </span>
<span id="tv_171" class="t s3_171">procedure to the new shadow stack. </span>
<span id="tw_171" class="t s4_171">1 </span>
<span id="tx_171" class="t s3_171">4. </span><span id="ty_171" class="t s3_171">Pushes an error code on the new stack (if appropriate). </span>
<span id="tz_171" class="t s3_171">5. </span><span id="t10_171" class="t s3_171">Loads the segment selector for the new code segment and the new instruction pointer (from the interrupt gate </span>
<span id="t11_171" class="t s3_171">or trap gate) into the CS and EIP registers, respectively. </span>
<span id="t12_171" class="t s3_171">6. </span><span id="t13_171" class="t s3_171">If the call is through an interrupt gate, clears the IF flag in the EFLAGS register. </span>
<span id="t14_171" class="t s3_171">7. </span><span id="t15_171" class="t s3_171">Begins execution of the handler procedure at the new privilege level. </span>
<span id="t16_171" class="t s3_171">A return from an interrupt or exception handler is initiated with the IRET instruction. The IRET instruction is similar </span>
<span id="t17_171" class="t s3_171">to the far RET instruction, except that it also restores the contents of the EFLAGS register for the interrupted proce- </span>
<span id="t18_171" class="t s3_171">dure. When executing a return from an interrupt or exception handler from the same privilege level as the inter- </span>
<span id="t19_171" class="t s3_171">rupted procedure, the processor performs these actions: </span>
<span id="t1a_171" class="t s3_171">1. </span><span id="t1b_171" class="t s3_171">Restores the CS and EIP registers to their values prior to the interrupt or exception. </span>
<span id="t1c_171" class="t s3_171">If shadow stack is enabled: </span>
<span id="t1d_171" class="t s3_171">a. </span><span id="t1e_171" class="t s3_171">Compares the values on the shadow stack at address SSP+8 (the LIP) and SSP+16 (the CS) to the CS and </span>
<span id="t1f_171" class="t s3_171">(CS.base + EIP) popped from the stack, and causes a control protection exception (#CP(FAR-RET/IRET)) if </span>
<span id="t1g_171" class="t s3_171">they do not match. </span>
<span id="t1h_171" class="t s3_171">b. </span><span id="t1i_171" class="t s3_171">Pops the top-of-stack value (the SSP prior to the interrupt or exception) from the shadow stack into the SSP </span>
<span id="t1j_171" class="t s3_171">register. </span>
<span id="t1k_171" class="t s3_171">2. </span><span id="t1l_171" class="t s3_171">Restores the EFLAGS register. </span>
<span id="t1m_171" class="t s3_171">3. </span><span id="t1n_171" class="t s3_171">Increments the stack pointer appropriately. </span>
<span id="t1o_171" class="t s3_171">4. </span><span id="t1p_171" class="t s3_171">Resumes execution of the interrupted procedure. </span>
<span id="t1q_171" class="t s3_171">When executing a return from an interrupt or exception handler from a different privilege level than the interrupted </span>
<span id="t1r_171" class="t s3_171">procedure, the processor performs these actions: </span>
<span id="t1s_171" class="t s3_171">1. </span><span id="t1t_171" class="t s3_171">Performs a privilege check. </span>
<span id="t1u_171" class="t s3_171">2. </span><span id="t1v_171" class="t s3_171">Restores the CS and EIP registers to their values prior to the interrupt or exception. </span>
<span id="t1w_171" class="t s3_171">3. </span><span id="t1x_171" class="t s3_171">Restores the EFLAGS register. </span>
<span id="t1y_171" class="t s5_171">1. </span><span id="t1z_171" class="t s5_171">If any of these pushes leads to an exception or a VM exit, the supervisor shadow-stack token remains busy. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
