INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/chia_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/hinhsin_rom/hinhsin_rom.srcs/sources_1/new/123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_wave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/hinhsin_rom/hinhsin_rom.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
