<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>I2C_Drivers (ARM): uDRV_REG__CONTROL_3 Union Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">I2C_Drivers (ARM)
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">SMFSW collection of HAL I2C Drivers for ARM</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">uDRV_REG__CONTROL_3 Union Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DRV2605L CONTROL 3 register union.  
 <a href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d47/_d_r_v2605_l_8h_source.html">DRV2605L.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a54e0af4ca6ae163d8a9245fa685f3154"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#a54e0af4ca6ae163d8a9245fa685f3154">Byte</a></td></tr>
<tr class="separator:a54e0af4ca6ae163d8a9245fa685f3154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4063c080f8f78f7ba711dd73e030f0f7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a1b8be74fe25315d40b191a19483cc341"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d47/_d_r_v2605_l_8h.html#a8662e685a887ecc9e96d71d8bf55133c">DRV2605L_loop</a>&#160;&#160;&#160;<a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#a9b6afa1c5c15b7d7a32262b999b50385">LRA_OPEN_LOOP</a>:1</td></tr>
<tr class="memdesc:a1b8be74fe25315d40b191a19483cc341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open-loop drive option for LRA mode (auto-resonance/open loop)  <a href="#a1b8be74fe25315d40b191a19483cc341">More...</a><br /></td></tr>
<tr class="separator:a1b8be74fe25315d40b191a19483cc341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b07a4c0fea1b70d25259058cf8cb24"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d47/_d_r_v2605_l_8h.html#acff86b77b853a49baa15411005b8a099">DRV2605L_input</a>&#160;&#160;&#160;<a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#a3af4a45d14df2efcb11b01264225058f">N_PWM_ANALOG</a>:1</td></tr>
<tr class="memdesc:ad1b07a4c0fea1b70d25259058cf8cb24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input mode for IN_TRIG when MODE[2:0]=3 (PWM/Analog input)  <a href="#ad1b07a4c0fea1b70d25259058cf8cb24">More...</a><br /></td></tr>
<tr class="separator:ad1b07a4c0fea1b70d25259058cf8cb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69996f042fcd995751e8eb19a248852c"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#abe58d8488ae00fd5a1bc7e928476ca28">LRA_DRIVE_MODE</a>:1</td></tr>
<tr class="memdesc:a69996f042fcd995751e8eb19a248852c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive mode for the LRA algorithm (Once/Twice per cycle)  <a href="#a69996f042fcd995751e8eb19a248852c">More...</a><br /></td></tr>
<tr class="separator:a69996f042fcd995751e8eb19a248852c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589ac285150015e1a44123bd237d56cd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d47/_d_r_v2605_l_8h.html#a21f4a56515997af6d950807000b30606">DRV2605L_rtp_format</a>&#160;&#160;&#160;<a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#a0a380e1312bdc38f21b1ac1be6485c4a">DATA_FORMAT_RTP</a>:1</td></tr>
<tr class="memdesc:a589ac285150015e1a44123bd237d56cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode of input data for RTP (signed/unsigned)  <a href="#a589ac285150015e1a44123bd237d56cd">More...</a><br /></td></tr>
<tr class="separator:a589ac285150015e1a44123bd237d56cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0805af62ad620c990fe04745c54f28"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#a47107c905aa69c6e5e7cda14199c6c74">SUPPLY_COMP_DIS</a>:1</td></tr>
<tr class="memdesc:afb0805af62ad620c990fe04745c54f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable supply compensation.  <a href="#afb0805af62ad620c990fe04745c54f28">More...</a><br /></td></tr>
<tr class="separator:afb0805af62ad620c990fe04745c54f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54d286ffb114ecea945023affa60968"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d47/_d_r_v2605_l_8h.html#a8662e685a887ecc9e96d71d8bf55133c">DRV2605L_loop</a>&#160;&#160;&#160;<a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#a2afff08a2717aed88cdee5271947ced3">ERM_OPEN_LOOP</a>:1</td></tr>
<tr class="memdesc:ae54d286ffb114ecea945023affa60968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode of operation while in ERM mode (closed/open loop)  <a href="#ae54d286ffb114ecea945023affa60968">More...</a><br /></td></tr>
<tr class="separator:ae54d286ffb114ecea945023affa60968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397b7568ecf9b2c70b31234d021308ee"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#ab3e3147fff45688c608fe53922feabe9">NG_THRESH</a>:2</td></tr>
<tr class="memdesc:a397b7568ecf9b2c70b31234d021308ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise gate threshold for PWM and analog inputs (Disabled/2%/4%/8%)  <a href="#a397b7568ecf9b2c70b31234d021308ee">More...</a><br /></td></tr>
<tr class="separator:a397b7568ecf9b2c70b31234d021308ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4063c080f8f78f7ba711dd73e030f0f7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d19/unionu_d_r_v___r_e_g_____c_o_n_t_r_o_l__3.html#a4063c080f8f78f7ba711dd73e030f0f7">Bits</a></td></tr>
<tr class="separator:a4063c080f8f78f7ba711dd73e030f0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DRV2605L CONTROL 3 register union. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4063c080f8f78f7ba711dd73e030f0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4063c080f8f78f7ba711dd73e030f0f7">&#9670;&nbsp;</a></span>Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   uDRV_REG__CONTROL_3::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54e0af4ca6ae163d8a9245fa685f3154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54e0af4ca6ae163d8a9245fa685f3154">&#9670;&nbsp;</a></span>Byte</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t uDRV_REG__CONTROL_3::Byte</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a380e1312bdc38f21b1ac1be6485c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a380e1312bdc38f21b1ac1be6485c4a">&#9670;&nbsp;</a></span>DATA_FORMAT_RTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d47/_d_r_v2605_l_8h.html#a21f4a56515997af6d950807000b30606">DRV2605L_rtp_format</a> uDRV_REG__CONTROL_3::DATA_FORMAT_RTP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode of input data for RTP (signed/unsigned) </p>

</div>
</div>
<a id="a2afff08a2717aed88cdee5271947ced3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afff08a2717aed88cdee5271947ced3">&#9670;&nbsp;</a></span>ERM_OPEN_LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d47/_d_r_v2605_l_8h.html#a8662e685a887ecc9e96d71d8bf55133c">DRV2605L_loop</a> uDRV_REG__CONTROL_3::ERM_OPEN_LOOP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode of operation while in ERM mode (closed/open loop) </p>

</div>
</div>
<a id="abe58d8488ae00fd5a1bc7e928476ca28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe58d8488ae00fd5a1bc7e928476ca28">&#9670;&nbsp;</a></span>LRA_DRIVE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t uDRV_REG__CONTROL_3::LRA_DRIVE_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Drive mode for the LRA algorithm (Once/Twice per cycle) </p>

</div>
</div>
<a id="a9b6afa1c5c15b7d7a32262b999b50385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6afa1c5c15b7d7a32262b999b50385">&#9670;&nbsp;</a></span>LRA_OPEN_LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d47/_d_r_v2605_l_8h.html#a8662e685a887ecc9e96d71d8bf55133c">DRV2605L_loop</a> uDRV_REG__CONTROL_3::LRA_OPEN_LOOP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Open-loop drive option for LRA mode (auto-resonance/open loop) </p>

</div>
</div>
<a id="a3af4a45d14df2efcb11b01264225058f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af4a45d14df2efcb11b01264225058f">&#9670;&nbsp;</a></span>N_PWM_ANALOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d47/_d_r_v2605_l_8h.html#acff86b77b853a49baa15411005b8a099">DRV2605L_input</a> uDRV_REG__CONTROL_3::N_PWM_ANALOG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input mode for IN_TRIG when MODE[2:0]=3 (PWM/Analog input) </p>

</div>
</div>
<a id="ab3e3147fff45688c608fe53922feabe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e3147fff45688c608fe53922feabe9">&#9670;&nbsp;</a></span>NG_THRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t uDRV_REG__CONTROL_3::NG_THRESH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Noise gate threshold for PWM and analog inputs (Disabled/2%/4%/8%) </p>

</div>
</div>
<a id="a47107c905aa69c6e5e7cda14199c6c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47107c905aa69c6e5e7cda14199c6c74">&#9670;&nbsp;</a></span>SUPPLY_COMP_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t uDRV_REG__CONTROL_3::SUPPLY_COMP_DIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable supply compensation. </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="../../d5/d47/_d_r_v2605_l_8h_source.html">DRV2605L.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
