
*** Running vivado
    with args -log VGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_TOP.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source VGA_TOP.tcl -notrace
Command: synth_design -top VGA_TOP -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 323.750 ; gain = 75.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_TOP' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:1]
INFO: [Synth 8-638] synthesizing module 'VGA_CTRL' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_ctrl.v:1]
	Parameter H_Total bound to: 799 - type: integer 
	Parameter H_Sync bound to: 95 - type: integer 
	Parameter H_Back bound to: 47 - type: integer 
	Parameter H_Active bound to: 639 - type: integer 
	Parameter H_Front bound to: 15 - type: integer 
	Parameter H_Start bound to: 143 - type: integer 
	Parameter H_End bound to: 783 - type: integer 
	Parameter V_Total bound to: 524 - type: integer 
	Parameter V_Sync bound to: 1 - type: integer 
	Parameter V_Back bound to: 32 - type: integer 
	Parameter V_Active bound to: 479 - type: integer 
	Parameter V_Front bound to: 9 - type: integer 
	Parameter V_Start bound to: 34 - type: integer 
	Parameter V_End bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_CTRL' (1#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0_0' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:31]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'addra' does not match port width (19) of module 'blk_mem_gen_0' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:38]
WARNING: [Synth 8-6014] Unused sequential element addr_qoi_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:55]
WARNING: [Synth 8-3848] Net addr in module/entity VGA_TOP does not have driver. [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:38]
INFO: [Synth 8-256] done synthesizing module 'VGA_TOP' (4#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 364.828 ; gain = 116.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 364.828 ; gain = 116.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen0'
Finished Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen0'
Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/dcp7/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_0'
Finished Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/dcp7/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_0'
Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.srcs/constrs_1/new/qoi.xdc]
Finished Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.srcs/constrs_1/new/qoi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/KuanYi/Vivado_Project/Topic/Topic.srcs/constrs_1/new/qoi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 790.094 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/dcp7/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-29348-DESKTOP-NIPFRBE/dcp7/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for blk_mem_gen0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcount" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module VGA_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_ctrl_0/vcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design VGA_TOP has port vga_r[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_TOP has port vga_g[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_TOP has port vga_b[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_TOP has port vga_b[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_enable_reg)
WARNING: [Synth 8-3332] Sequential element (write_enable_reg) is unused and will be removed from module VGA_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_0/clk_out1' to pin 'clk_wiz_0_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen0 has unconnected pin addra[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |     5|
|4     |LUT1          |    19|
|5     |LUT2          |     5|
|6     |LUT3          |    12|
|7     |LUT4          |    10|
|8     |LUT5          |     9|
|9     |LUT6          |    31|
|10    |FDCE          |    41|
|11    |FDPE          |     2|
|12    |IBUF          |     1|
|13    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   167|
|2     |  vga_ctrl_0 |VGA_CTRL |    68|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 790.094 ; gain = 116.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 790.094 ; gain = 541.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 790.094 ; gain = 551.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/VGA_TOP.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 790.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 15 16:19:16 2024...
