m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa
vALU
Z1 !s110 1731831069
!i10b 1
!s100 4WRI`3EozePla>RdY7;d73
IaO@CbiVjfUNecFO<[_Dnd2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1731529829
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1731831069.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA}
Z7 tCvgOpt 0
n@a@l@u
vBITWISEand2
R1
!i10b 1
!s100 3=RU5VCY2QP0]m>E4g@Qg1
I4Mi9z`DR_6iDl4jESo07K1
R2
R0
Z8 w1731786158
Z9 8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v
Z10 FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v
L0 2
R3
r1
!s85 0
31
R4
Z11 !s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v|
!i113 1
R5
R6
R7
n@b@i@t@w@i@s@eand2
vBITWISEand3
R1
!i10b 1
!s100 [dZhMP3GBi7jncQ2chkle2
I9hi7]IGC1C3Xd[2UGFlX^3
R2
R0
Z13 w1731787200
Z14 8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v
Z15 FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v
L0 2
R3
r1
!s85 0
31
R4
Z16 !s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v|
Z17 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v|
!i113 1
R5
R6
R7
n@b@i@t@w@i@s@eand3
vBranch_or_Jump_TargGen
Z18 !s110 1731831070
!i10b 1
!s100 Z5gOUM=AV_=2z8^8A>4`^2
I4EK5bjXS=JbEL05PZSf`T1
R2
R0
w1726592742
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Branch_or_Jump_TargGen.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Branch_or_Jump_TargGen.v
L0 2
R3
r1
!s85 0
31
Z19 !s108 1731831070.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Branch_or_Jump_TargGen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Branch_or_Jump_TargGen.v|
!i113 1
R5
R6
R7
n@branch_or_@jump_@targ@gen
vCPU5STAGE
R18
!i10b 1
!s100 1YW^E8E:0Nlao8T:V?94_2
IE=6YLnXA@YoeX92ngK4Zb2
R2
R0
w1731827522
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
L0 2
R3
r1
!s85 0
31
R19
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v|
!i113 1
R5
R6
R7
n@c@p@u5@s@t@a@g@e
vDM
R18
!i10b 1
!s100 >bH2HCX6lCaO240g@CED41
IOl6jXlF4Zg[[BO<?>ACf]3
R2
R0
w1731762611
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v
L0 36
R3
r1
!s85 0
31
R19
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v|
!i113 1
R5
R6
R7
n@d@m
vEX_MEM_buffer
R18
!i10b 1
!s100 ?<[oGh4Tkno<ORFBiE^:F3
I>:CfJjcXUL483B=Cn[fm_2
R2
R0
w1730494170
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v
L0 2
R3
r1
!s85 0
31
R19
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v|
!i113 1
R5
R6
R7
n@e@x_@m@e@m_buffer
vIF_stage
R18
!i10b 1
!s100 JUk^NkUfUZ@9gDoS[mT@33
IMaJ4fGUgGdLW9h=V:0=A23
R2
R0
w1731789203
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v
L0 1
R3
r1
!s85 0
31
R19
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v|
!i113 1
R5
R6
R7
n@i@f_stage
vIM
R18
!i10b 1
!s100 R;5LXjigH=]47d0aeKHbP1
I?IKgl6>kHD?W11SZYSQA92
R2
R0
w1731762596
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v
L0 26
R3
r1
!s85 0
31
R19
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v|
!i113 1
R5
R6
R7
n@i@m
vMEM_stage
R18
!i10b 1
!s100 on06z7nZ?RhNGmA2Uge[W0
I`SiYL7i2id]0@2N3R`5WO2
R2
R0
w1731424942
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v
L0 3
R3
r1
!s85 0
31
R19
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v|
!i113 1
R5
R6
R7
n@m@e@m_stage
vMUX_4x1
R1
!i10b 1
!s100 FCQH55mMPAaDYiHmPEOoL3
IzXVgAf=TeQNCoUn:=bfAc3
R2
R0
R8
R9
R10
Z20 L0 11
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
n@m@u@x_4x1
vMUX_8x1
R1
!i10b 1
!s100 ea@bmG>3hd1<kg5gGd3V=0
Ii3EDKMG6F3QG[G4bC6Vlj1
R2
R0
R13
R14
R15
R20
R3
r1
!s85 0
31
R4
R16
R17
!i113 1
R5
R6
R7
n@m@u@x_8x1
vPC_register
R18
!i10b 1
!s100 Ng9P^dhYYk6Xe5JaQTQ6I3
IJP:DnRn4>W9S25_]B_lW93
R2
R0
w1731770522
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v
L0 2
R3
r1
!s85 0
31
R19
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v|
!i113 1
R5
R6
R7
n@p@c_register
vREG_FILE
R1
!i10b 1
!s100 Fo[OEz`aJ883IKE`[4=3o2
ISkXG=2_U89zcKAb`cQW:11
R2
R0
w1731789146
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v|
!i113 1
R5
R6
R7
n@r@e@g_@f@i@l@e
vWB_stage
R18
!i10b 1
!s100 VI^M[o?zZHz^gEB=7Sd[k2
I2;7CMoDA1<VGR`dW>bj?Q1
R2
R0
w1731774666
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v
L0 3
R3
r1
!s85 0
31
R19
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v|
!i113 1
R5
R6
R7
n@w@b_stage
