<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - SRC/VerilogWriter.cpp</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">SRC</a> - VerilogWriter.cpp<span style="font-size: 80%;"> (source / <a href="VerilogWriter.cpp.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">76</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-06-27 13:49:35</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /**</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright (c) 2021 Seyed Alireza Damghani (sdamghann@gmail.com)</a>
<a name="3"><span class="lineNum">       3 </span>            :  * </a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person</a>
<a name="5"><span class="lineNum">       5 </span>            :  * obtaining a copy of this software and associated documentation</a>
<a name="6"><span class="lineNum">       6 </span>            :  * files (the &quot;Software&quot;), to deal in the Software without</a>
<a name="7"><span class="lineNum">       7 </span>            :  * restriction, including without limitation the rights to use,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * copy, modify, merge, publish, distribute, sublicense, and/or sell</a>
<a name="9"><span class="lineNum">       9 </span>            :  * copies of the Software, and to permit persons to whom the</a>
<a name="10"><span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following</a>
<a name="11"><span class="lineNum">      11 </span>            :  * conditions:</a>
<a name="12"><span class="lineNum">      12 </span>            :  *</a>
<a name="13"><span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be</a>
<a name="14"><span class="lineNum">      14 </span>            :  * included in all copies or substantial portions of the Software.</a>
<a name="15"><span class="lineNum">      15 </span>            :  *</a>
<a name="16"><span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</a>
<a name="17"><span class="lineNum">      17 </span>            :  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</a>
<a name="19"><span class="lineNum">      19 </span>            :  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</a>
<a name="20"><span class="lineNum">      20 </span>            :  * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</a>
<a name="21"><span class="lineNum">      21 </span>            :  * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</a>
<a name="22"><span class="lineNum">      22 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="23"><span class="lineNum">      23 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="24"><span class="lineNum">      24 </span>            :  *</a>
<a name="25"><span class="lineNum">      25 </span>            :  * @file: includes the definition of VERILOG Writer class to write a </a>
<a name="26"><span class="lineNum">      26 </span>            :  * given netlist in a Verilog file. In addition to the netlist, the</a>
<a name="27"><span class="lineNum">      27 </span>            :  * target architecture hardblocks(DSPs) can be outputed as a blackbox.</a>
<a name="28"><span class="lineNum">      28 </span>            :  * With that said, only the DSPs' declaration are printed.</a>
<a name="29"><span class="lineNum">      29 </span>            :  */</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;sstream&gt; //std::stringstream</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;Verilog.hpp&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;odin_globals.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;hard_blocks.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;vtr_util.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span><span class="lineNoCov">          0 : Verilog::Writer::Writer()</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :     : GenericWriter() {</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :     this-&gt;models_declaration = sc_new_string_cache();</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 : }</span></a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 : Verilog::Writer::~Writer() {</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :     if (this-&gt;models_declaration)</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :         sc_free_string_cache(this-&gt;models_declaration);</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 : }</span></a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 : inline void Verilog::Writer::_create_file(const char* file_name, const file_type_e file_type) {</span></a>
<a name="49"><span class="lineNum">      49 </span>            :     // validate the file_name pointer</a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :     oassert(file_name);</span></a>
<a name="51"><span class="lineNum">      51 </span>            :     // validate the file type</a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :     if (file_type != _VERILOG)</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :         error_message(UTIL, unknown_location,</span></a>
<a name="54"><span class="lineNum">      54 </span>            :                       &quot;Verilog back-end entity cannot create file types(%d) other than Verilog&quot;, file_type);</a>
<a name="55"><span class="lineNum">      55 </span>            :     // create the Verilog file and set it as the output file</a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :     this-&gt;output_file = create_verilog(file_name);</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 : }</span></a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 : void Verilog::Writer::_write(const netlist_t* netlist) {</span></a>
<a name="60"><span class="lineNum">      60 </span>            :     // to write the top module and netlist components</a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :     if (netlist) {</span></a>
<a name="62"><span class="lineNum">      62 </span>            :         /* [TODO] */</a>
<a name="63"><span class="lineNum">      63 </span>            :     }</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            :     // print out the rest od models, including DSPs in the target architecture</a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :     t_model* model = Arch.models;</span></a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :     while (model) {</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         int sc_spot;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         if ((sc_spot = sc_lookup_string(this-&gt;models_declaration, model-&gt;name)) != -1) {</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :             fprintf(this-&gt;output_file, &quot;%s&quot;, (char*)this-&gt;models_declaration-&gt;data[sc_spot]);</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :             fflush(this-&gt;output_file);</span></a>
<a name="73"><span class="lineNum">      73 </span>            :         }</a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         model = model-&gt;next;</span></a>
<a name="75"><span class="lineNum">      75 </span>            :     }</a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 : }</span></a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : /**</a>
<a name="79"><span class="lineNum">      79 </span>            :  *-------------------------------------------------------------------------------------------</a>
<a name="80"><span class="lineNum">      80 </span>            :  * (function: create_verilog)</a>
<a name="81"><span class="lineNum">      81 </span>            :  * </a>
<a name="82"><span class="lineNum">      82 </span>            :  * @brief initiate a new output file stream</a>
<a name="83"><span class="lineNum">      83 </span>            :  * </a>
<a name="84"><span class="lineNum">      84 </span>            :  * @param file_name the path to the verilog file</a>
<a name="85"><span class="lineNum">      85 </span>            :  * </a>
<a name="86"><span class="lineNum">      86 </span>            :  * @return an output stream to the verilog file</a>
<a name="87"><span class="lineNum">      87 </span>            :  *-------------------------------------------------------------------------------------------</a>
<a name="88"><span class="lineNum">      88 </span>            :  */</a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 : FILE* Verilog::Writer::create_verilog(const char* file_name) {</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :     FILE* out = NULL;</span></a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            :     /* open the file for output */</a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :     out = fopen(file_name, &quot;w&quot;);</span></a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :     if (out == NULL) {</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :         error_message(UTIL, unknown_location, &quot;Could not open output file %s\n&quot;, file_name);</span></a>
<a name="97"><span class="lineNum">      97 </span>            :     }</a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :     return (out);</span></a>
<a name="99"><span class="lineNum">      99 </span>            : }</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            : /**</a>
<a name="102"><span class="lineNum">     102 </span>            :  *-------------------------------------------------------------------------------------------</a>
<a name="103"><span class="lineNum">     103 </span>            :  * (function: declare_blackbox)</a>
<a name="104"><span class="lineNum">     104 </span>            :  * </a>
<a name="105"><span class="lineNum">     105 </span>            :  * @brief find the corresponding blackbox with the given </a>
<a name="106"><span class="lineNum">     106 </span>            :  * name in the given target arhitecture, then add its </a>
<a name="107"><span class="lineNum">     107 </span>            :  * Verilog declartion to this-&gt;models_declaration string cache.</a>
<a name="108"><span class="lineNum">     108 </span>            :  * </a>
<a name="109"><span class="lineNum">     109 </span>            :  * @param bb_name the blackbox(DSP) name</a>
<a name="110"><span class="lineNum">     110 </span>            :  * </a>
<a name="111"><span class="lineNum">     111 </span>            :  * @return a long value, which is representing the index of </a>
<a name="112"><span class="lineNum">     112 </span>            :  * the declartion in models string cache. Will return -1 if </a>
<a name="113"><span class="lineNum">     113 </span>            :  * a DSP with the given name does not exist in the architecture.</a>
<a name="114"><span class="lineNum">     114 </span>            :  *-------------------------------------------------------------------------------------------</a>
<a name="115"><span class="lineNum">     115 </span>            :  */</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 : long Verilog::Writer::declare_blackbox(const char* bb_name) {</span></a>
<a name="117"><span class="lineNum">     117 </span>            :     /* to validate the blackbox name */</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :     oassert(bb_name);</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :     t_model* bb = find_hard_block(bb_name);</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :     if (bb == NULL) {</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         error_message(UTIL, unknown_location,</span></a>
<a name="123"><span class="lineNum">     123 </span>            :                       &quot;Odin-II failed to find DSP module \&quot;%s\&quot; in the target device.&quot;, bb_name);</a>
<a name="124"><span class="lineNum">     124 </span>            :     }</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :     std::stringstream bb_declaration;</span></a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            :     // need to specify &quot;(* blackbox *)&quot; tag if Yosys</a>
<a name="129"><span class="lineNum">     129 </span>            :     // is going to elaborate the Verilog file</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :     if (elaborator_e::_YOSYS) {</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         bb_declaration &lt;&lt; BLACKBOX_ATTR &lt;&lt; NEWLINE;</span></a>
<a name="132"><span class="lineNum">     132 </span>            :     }</a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :     bb_declaration &lt;&lt; MODULE &lt;&lt; TAB &lt;&lt; bb_name &lt;&lt; OPEN_PARENTHESIS &lt;&lt; std::endl;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :     bb_declaration &lt;&lt; declare_ports(bb) &lt;&lt; std::endl;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :     bb_declaration &lt;&lt; CLOSE_PARENTHESIS &lt;&lt; SEMICOLON &lt;&lt; std::endl;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :     bb_declaration &lt;&lt; HARD_BLOCK_COMMENT &lt;&lt; std::endl;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :     bb_declaration &lt;&lt; END_MODULE &lt;&lt; NEWLINE &lt;&lt; std::endl;</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :     int sc_spot;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :     if ((sc_spot = sc_add_string(this-&gt;models_declaration, bb-&gt;name)) != -1) {</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :         this-&gt;models_declaration-&gt;data[sc_spot] = (void*)vtr::strdup(bb_declaration.str().c_str());</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         return (sc_spot);</span></a>
<a name="144"><span class="lineNum">     144 </span>            :     }</a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            :     return (-1);</a>
<a name="147"><span class="lineNum">     147 </span>            : }</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            : /**</a>
<a name="150"><span class="lineNum">     150 </span>            :  *-------------------------------------------------------------------------------------------</a>
<a name="151"><span class="lineNum">     151 </span>            :  * (function: declare_ports)</a>
<a name="152"><span class="lineNum">     152 </span>            :  * </a>
<a name="153"><span class="lineNum">     153 </span>            :  * @brief generate a string that includes the declaration </a>
<a name="154"><span class="lineNum">     154 </span>            :  * of input/output ports of a given t_model</a>
<a name="155"><span class="lineNum">     155 </span>            :  * </a>
<a name="156"><span class="lineNum">     156 </span>            :  * @param model the DSP t_model pointer</a>
<a name="157"><span class="lineNum">     157 </span>            :  * </a>
<a name="158"><span class="lineNum">     158 </span>            :  * @return a string value including the declaration of all </a>
<a name="159"><span class="lineNum">     159 </span>            :  * input/output ports related to the given DSP model</a>
<a name="160"><span class="lineNum">     160 </span>            :  *-------------------------------------------------------------------------------------------</a>
<a name="161"><span class="lineNum">     161 </span>            :  */</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 : std::string Verilog::Writer::declare_ports(t_model* model) {</span></a>
<a name="163"><span class="lineNum">     163 </span>            :     /* to validate the model pointer */</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :     oassert(model);</span></a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :     std::stringstream input_stream;</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :     t_model_ports* input_port = model-&gt;inputs;</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :     while (input_port) {</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         input_stream &lt;&lt; TAB</span></a>
<a name="170"><span class="lineNum">     170 </span>            :                      &lt;&lt; INPUT_PORT &lt;&lt; TAB</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :                      &lt;&lt; OPEN_SQUARE_BRACKET</span></a>
<a name="172"><span class="lineNum">     172 </span>            :                      &lt;&lt; input_port-&gt;size &lt;&lt; COLON &lt;&lt; &quot;0&quot;</a>
<a name="173"><span class="lineNum">     173 </span>            :                      &lt;&lt; CLOSE_SQUARE_BRACKET</a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :                      &lt;&lt; TAB &lt;&lt; input_port-&gt;name</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :                      &lt;&lt; COMMA &lt;&lt; std::endl;</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            :         // move forward until the end of input ports' list</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         input_port = input_port-&gt;next;</span></a>
<a name="179"><span class="lineNum">     179 </span>            :     }</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :     std::stringstream output_stream;</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :     t_model_ports* output_port = model-&gt;outputs;</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :     while (output_port) {</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         output_stream &lt;&lt; TAB</span></a>
<a name="185"><span class="lineNum">     185 </span>            :                       &lt;&lt; OUTPUT_PORT &lt;&lt; TAB</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                       &lt;&lt; OPEN_SQUARE_BRACKET</span></a>
<a name="187"><span class="lineNum">     187 </span>            :                       &lt;&lt; output_port-&gt;size &lt;&lt; COLON &lt;&lt; &quot;0&quot;</a>
<a name="188"><span class="lineNum">     188 </span>            :                       &lt;&lt; CLOSE_SQUARE_BRACKET</a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :                       &lt;&lt; TAB &lt;&lt; output_port-&gt;name</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :                       &lt;&lt; COMMA &lt;&lt; std::endl;</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :         // move forward until the end of output ports' list</a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         output_port = output_port-&gt;next;</span></a>
<a name="194"><span class="lineNum">     194 </span>            :     }</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :     std::string input_str = input_stream.str();</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :     std::string output_str = output_stream.str();</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            :     // check the value of input/output ports declaration</a>
<a name="200"><span class="lineNum">     200 </span>            :     // to trim extra last semicolon if required</a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :     std::stringstream ports_declaration;</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :     if (!input_stream.str().empty() &amp;&amp; output_stream.str().empty()) {</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         input_str[input_str.find_last_not_of(COMMA) - 1] = '\0';</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         ports_declaration &lt;&lt; input_str;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :     } else if (!output_stream.str().empty()) {</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         if (!input_stream.str().empty())</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :             ports_declaration &lt;&lt; input_str;</span></a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :         ports_declaration &lt;&lt; output_str.substr(0, output_str.find_last_not_of(COMMA) - 1);</span></a>
<a name="210"><span class="lineNum">     210 </span>            :     }</a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span>            :     // return the string value</a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :     return (ports_declaration.str());</span></a>
<a name="214"><span class="lineNum">     214 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
