---
title: CLEFIA Implementation with Full Key Expansion
date: 2015-08-01
year: 2015
authors:
    - "Jo達o Carlos N. Bittencourt"
    - "Jo達o Carlos Resende"
    - "Wagner Luiz de Oliveira"
    - "Ricardo Chaves"
venue: 2015 Euromicro Conference on Digital System Design
type: "conference"
openalexId: "W1927039319"
citations: 4
isOpenAccess: false
doi: "10.1109/dsd.2015.55"
externalUrl: "https://doi.org/10.1109/dsd.2015.55"
code: "https://github.com/joaocarlos/clefia-full-key"
tags:
  - "Cryptographic Implementations and Security"
  - "Coding theory and cryptography"
  - "Chaos-based Image/Signal Encryption"
---

## Abstract

In this paper a compact and high throughput hardware structure is proposed allowing for the computation of the novel 128-bit CLEFIA encryption algorithm and its associated full key expansion. In the existing state of the art only the 128-bit key schedule is supported, given the needed modification to the CLEFIA Feistel network. This work shows that with a small area cost and with no performance impact, full key expansion can be supported. This is achieved by using addressable shift registers, available in modern FPGAs, and adaptable scheduling, allowing to compute the 4 and 8 branch CLEFIA Feistel network within the same structure. The obtained experimental results suggest that throughputs above 1 Gbps can be achieved with a low area cost, while achieving efficiency metrics above those of the restricted state of the art.

## Links

-   [DOI](https://doi.org/10.1109/dsd.2015.55)
-   [GitHub Repository](https://github.com/joaocarlos/clefia-full-key)

## Citation

```bibtex
@inproceedings{bittencourt2015clefia,
  title = {CLEFIA Implementation with Full Key Expansion},
  author = {Bittencourt, Jo達o Carlos N. and Resende, Jo達o Carlos and Oliveira, Wagner Luiz de and Chaves, Ricardo},
  year = {2015},
  booktitle = {2015 Euromicro Conference on Digital System Design},
  pages = {555--558},
  month = {aug},
  doi = {10.1109/dsd.2015.55}
}
```
