$date
	Sat Oct 22 21:26:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#715287
b10111 !
1"
#715290
b10111 &
b10111 %
1$
#715291
0"
#715294
b1000110 &
b1000110 %
#715298
b100011 &
b100011 %
#715302
b1101010 &
b1101010 %
#715306
b110101 &
b110101 %
#715310
b10100000 &
b10100000 %
#715314
b1010000 &
b1010000 %
#715318
b101000 &
b101000 %
#715322
b10100 &
b10100 %
#715326
b1010 &
b1010 %
#715330
b101 &
b101 %
#715334
b10000 &
b10000 %
#715338
b1000 &
b1000 %
#715342
b100 &
b100 %
#715346
b10 &
b10 %
#715350
b1 &
1#
b1 %
#715354
b0 &
b0 %
0#
0$
#1750926
b11000 &
b11000 %
1$
b11000 !
1"
#1750927
0"
#1750930
b1100 &
b1100 %
#1750934
b110 &
b110 %
#1750938
b11 &
b11 %
#1750942
b1010 &
b1010 %
#1750946
b101 &
b101 %
#1750950
b10000 &
b10000 %
#1750954
b1000 &
b1000 %
#1750958
b100 &
b100 %
#1750962
b10 &
b10 %
#1750966
b1 &
1#
b1 %
#1750970
b0 &
b0 %
0#
0$
#2752521
b1 !
1"
#2752522
b1 &
b1 %
1$
#2752523
0"
#2752526
1#
#2752530
b0 &
b0 %
0#
0$
#4500012
