

================================================================
== Vivado HLS Report for 'Threshold'
================================================================
* Date:           Fri May  1 18:18:41 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_CircleFilter_Minized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        1|   309121| 10.000 ns | 3.091 ms |    1|  309121|   none  |
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_height  |        0|   309120|  3 ~ 644 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width  |        0|      641|         3|          1|          1| 0 ~ 640 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    139|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    135|    -|
|Register         |        -|      -|    172|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    172|    274|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_212_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_223_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1489_fu_207_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1490_fu_218_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1497_fu_229_p2             |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |dst_data_stream_V_din             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 139|         144|          82|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |dst_cols_V_blk_n         |   9|          2|    1|          2|
    |dst_cols_V_out_blk_n     |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |dst_rows_V_blk_n         |   9|          2|    1|          2|
    |dst_rows_V_out_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_1_reg_188            |   9|          2|   32|         64|
    |t_V_reg_177              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 135|         29|   75|        153|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |cols_V_reg_248                     |  32|   0|   32|          0|
    |i_V_reg_257                        |  32|   0|   32|          0|
    |icmp_ln1490_reg_262                |   1|   0|    1|          0|
    |icmp_ln1490_reg_262_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1497_reg_271                |   1|   0|    1|          0|
    |rows_V_reg_243                     |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |t_V_1_reg_188                      |  32|   0|   32|          0|
    |t_V_reg_177                        |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 172|   0|  172|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     Threshold     | return value |
|start_out                  | out |    1| ap_ctrl_hs |     Threshold     | return value |
|start_write                | out |    1| ap_ctrl_hs |     Threshold     | return value |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|dst_rows_V_dout            |  in |   10|   ap_fifo  |     dst_rows_V    |    pointer   |
|dst_rows_V_empty_n         |  in |    1|   ap_fifo  |     dst_rows_V    |    pointer   |
|dst_rows_V_read            | out |    1|   ap_fifo  |     dst_rows_V    |    pointer   |
|dst_cols_V_dout            |  in |   11|   ap_fifo  |     dst_cols_V    |    pointer   |
|dst_cols_V_empty_n         |  in |    1|   ap_fifo  |     dst_cols_V    |    pointer   |
|dst_cols_V_read            | out |    1|   ap_fifo  |     dst_cols_V    |    pointer   |
|dst_data_stream_V_din      | out |    8|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_rows_V_out_din         | out |   10|   ap_fifo  |   dst_rows_V_out  |    pointer   |
|dst_rows_V_out_full_n      |  in |    1|   ap_fifo  |   dst_rows_V_out  |    pointer   |
|dst_rows_V_out_write       | out |    1|   ap_fifo  |   dst_rows_V_out  |    pointer   |
|dst_cols_V_out_din         | out |   11|   ap_fifo  |   dst_cols_V_out  |    pointer   |
|dst_cols_V_out_full_n      |  in |    1|   ap_fifo  |   dst_cols_V_out  |    pointer   |
|dst_cols_V_out_write       | out |    1|   ap_fifo  |   dst_cols_V_out  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

