Warning (10273): Verilog HDL warning at signal_mux.v(29): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v Line: 29
Warning (10273): Verilog HDL warning at signal_mux.v(42): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v Line: 42
Warning (10273): Verilog HDL warning at signal_mux.v(72): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v Line: 72
Warning (10268): Verilog HDL information at signal_mux.v(34): always construct contains both blocking and non-blocking assignments File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v Line: 34
Warning (10273): Verilog HDL warning at PSK_phase_accum.v(66): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v Line: 66
Warning (10273): Verilog HDL warning at PSK_phase_accum.v(74): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v Line: 74
Warning (10273): Verilog HDL warning at PSK_phase_accum.v(182): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v Line: 182
Warning (10268): Verilog HDL information at PSK_phase_accum.v(72): always construct contains both blocking and non-blocking assignments File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v Line: 72
Info (10281): Verilog HDL Declaration information at PSK_phase_accum.v(8): object "F_CARRIER" differs only in case from object "f_carrier" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v Line: 8
Info (10281): Verilog HDL Declaration information at PSK_phase_accum.v(9): object "T_IMPULSE" differs only in case from object "t_impulse" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v Line: 9
Info (10281): Verilog HDL Declaration information at PSK_phase_accum.v(10): object "T_PERIOD" differs only in case from object "t_period" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v Line: 10
Info (10281): Verilog HDL Declaration information at PSK_phase_accum.v(11): object "NUM_OF_IMP" differs only in case from object "num_of_imp" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v Line: 11
Warning (10273): Verilog HDL warning at output_reg.v(46): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v Line: 46
Warning (10273): Verilog HDL warning at output_reg.v(85): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v Line: 85
Warning (10273): Verilog HDL warning at output_reg.v(104): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v Line: 104
Warning (10273): Verilog HDL warning at noise_generator.v(55): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v Line: 55
Warning (10273): Verilog HDL warning at noise_generator.v(128): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v Line: 128
Warning (10268): Verilog HDL information at noise_generator.v(59): always construct contains both blocking and non-blocking assignments File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v Line: 59
Info (10281): Verilog HDL Declaration information at noise_generator.v(8): object "T_IMPULSE" differs only in case from object "t_impulse" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v Line: 8
Warning (10273): Verilog HDL warning at LFM_phase_accum.v(59): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 59
Warning (10273): Verilog HDL warning at LFM_phase_accum.v(68): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 68
Warning (10273): Verilog HDL warning at LFM_phase_accum.v(149): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 149
Warning (10268): Verilog HDL information at LFM_phase_accum.v(65): always construct contains both blocking and non-blocking assignments File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 65
Info (10281): Verilog HDL Declaration information at LFM_phase_accum.v(8): object "F_CARRIER" differs only in case from object "f_carrier" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 8
Info (10281): Verilog HDL Declaration information at LFM_phase_accum.v(9): object "T_IMPULSE" differs only in case from object "t_impulse" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 9
Info (10281): Verilog HDL Declaration information at LFM_phase_accum.v(10): object "T_PERIOD" differs only in case from object "t_period" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 10
Info (10281): Verilog HDL Declaration information at LFM_phase_accum.v(11): object "NUM_OF_IMP" differs only in case from object "num_of_imp" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 11
Info (10281): Verilog HDL Declaration information at LFM_phase_accum.v(12): object "DEVIATION" differs only in case from object "deviation" in the same scope File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v Line: 12
Warning (10273): Verilog HDL warning at buffer.v(15): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v Line: 15
Warning (10273): Verilog HDL warning at buffer.v(16): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v Line: 16
Warning (10273): Verilog HDL warning at buffer.v(20): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v Line: 20
Warning (10273): Verilog HDL warning at buffer.v(27): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v Line: 27
Warning (10273): Verilog HDL warning at buffer.v(28): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v Line: 28
Warning (10273): Verilog HDL warning at buffer.v(29): extended using "x" or "z" File: D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v Line: 29
