{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 14:37:17 2022 " "Info: Processing started: Wed Oct 19 14:37:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lab3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { data[7] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 280 800 976 296 "data\[7..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { data[6] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 280 800 976 296 "data\[7..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { data[5] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 280 800 976 296 "data\[7..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { data[4] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 280 800 976 296 "data\[7..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { data[3] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 280 800 976 296 "data\[7..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { data[2] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 280 800 976 296 "data\[7..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { data[1] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 280 800 976 296 "data\[7..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { data[0] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 280 800 976 296 "data\[7..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Info: Pin write not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { write } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 256 56 224 272 "write" "" } { 416 512 542 432 "write" "" } { 304 568 598 320 "write" "" } { 248 224 254 264 "write" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Info: Pin read not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { read } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 232 56 224 248 "read" "" } { 216 360 389 232 "read" "" } { 288 568 597 304 "read" "" } { 424 408 437 440 "read" "" } { 224 224 253 240 "read" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_ram " "Info: Pin rom_ram not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { rom_ram } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 208 56 224 224 "rom_ram" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 176 56 224 192 "clk" "" } { 168 224 248 184 "clk" "" } { 136 448 504 152 "clk" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { address[0] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { -48 304 472 -32 "address\[4..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { address[1] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { -48 304 472 -32 "address\[4..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { address[2] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { -48 304 472 -32 "address\[4..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { address[3] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { -48 304 472 -32 "address\[4..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { address[4] } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { -48 304 472 -32 "address\[4..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst\|inst10 " "Info: Destination node buffer:inst\|inst10" {  } { { "buffer.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/buffer.bdf" { { 320 352 416 368 "inst10" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/utils/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/main.bdf" { { 176 56 224 192 "clk" "" } { 168 224 248 184 "clk" "" } { 136 448 504 152 "clk" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst\|inst10  " "Info: Automatically promoted node buffer:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Users/givan/Desktop/SIFO/lab3_work/buffer.bdf" { { 320 352 416 368 "inst10" "" } } } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/givan/Desktop/SIFO/lab3_work/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.416 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 1.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns buffer:inst\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_f1m:auto_generated\|altsyncram_k781:altsyncram2\|ram_block3a4 1 MEM M512_X36_Y5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y5; Fanout = 2; MEM Node = 'buffer:inst\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_f1m:auto_generated\|altsyncram_k781:altsyncram2\|ram_block3a4'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_f1m:auto_generated|altsyncram_k781:altsyncram2|ram_block3a4 } "NODE_NAME" } } { "db/altsyncram_k781.tdf" "" { Text "C:/Users/givan/Desktop/SIFO/lab3_work/db/altsyncram_k781.tdf" 158 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.272 ns) 0.763 ns RAM:inst5\|lpm_ram_io:inst5\|datatri\[3\]~12 2 COMB LAB_X34_Y5 2 " "Info: 2: + IC(0.426 ns) + CELL(0.272 ns) = 0.763 ns; Loc. = LAB_X34_Y5; Fanout = 2; COMB Node = 'RAM:inst5\|lpm_ram_io:inst5\|datatri\[3\]~12'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { buffer:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_f1m:auto_generated|altsyncram_k781:altsyncram2|ram_block3a4 RAM:inst5|lpm_ram_io:inst5|datatri[3]~12 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "e:/utils/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.134 ns) 1.416 ns RAM:inst5\|lpm_ram_io:inst5\|altram:sram\|altsyncram:ram_block\|altsyncram_g5a1:auto_generated\|ram_block1a3~porta_datain_reg0 3 MEM M4K_X32_Y5 1 " "Info: 3: + IC(0.519 ns) + CELL(0.134 ns) = 1.416 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'RAM:inst5\|lpm_ram_io:inst5\|altram:sram\|altsyncram:ram_block\|altsyncram_g5a1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { RAM:inst5|lpm_ram_io:inst5|datatri[3]~12 RAM:inst5|lpm_ram_io:inst5|altram:sram|altsyncram:ram_block|altsyncram_g5a1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/givan/Desktop/SIFO/lab3_work/db/altsyncram_g5a1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.471 ns ( 33.26 % ) " "Info: Total cell delay = 0.471 ns ( 33.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.945 ns ( 66.74 % ) " "Info: Total interconnect delay = 0.945 ns ( 66.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { buffer:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_f1m:auto_generated|altsyncram_k781:altsyncram2|ram_block3a4 RAM:inst5|lpm_ram_io:inst5|datatri[3]~12 RAM:inst5|lpm_ram_io:inst5|altram:sram|altsyncram:ram_block|altsyncram_g5a1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Info: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Info: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Info: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Info: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 14:37:20 2022 " "Info: Processing ended: Wed Oct 19 14:37:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
