// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dut_dut,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.237000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=61437,HLS_SYN_LUT=32419,HLS_VERSION=2023_2}" *)

module dut (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rows,
        cols,
        input_r_address0,
        input_r_ce0,
        input_r_we0,
        input_r_d0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_we1,
        input_r_d1,
        input_r_q1,
        outputLoadings_0_address0,
        outputLoadings_0_ce0,
        outputLoadings_0_we0,
        outputLoadings_0_d0,
        outputLoadings_1_address0,
        outputLoadings_1_ce0,
        outputLoadings_1_we0,
        outputLoadings_1_d0,
        outputLoadings_2_address0,
        outputLoadings_2_ce0,
        outputLoadings_2_we0,
        outputLoadings_2_d0
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_state2 = 42'd2;
parameter    ap_ST_fsm_state3 = 42'd4;
parameter    ap_ST_fsm_state4 = 42'd8;
parameter    ap_ST_fsm_state5 = 42'd16;
parameter    ap_ST_fsm_state6 = 42'd32;
parameter    ap_ST_fsm_state7 = 42'd64;
parameter    ap_ST_fsm_state8 = 42'd128;
parameter    ap_ST_fsm_state9 = 42'd256;
parameter    ap_ST_fsm_state10 = 42'd512;
parameter    ap_ST_fsm_state11 = 42'd1024;
parameter    ap_ST_fsm_state12 = 42'd2048;
parameter    ap_ST_fsm_state13 = 42'd4096;
parameter    ap_ST_fsm_state14 = 42'd8192;
parameter    ap_ST_fsm_state15 = 42'd16384;
parameter    ap_ST_fsm_state16 = 42'd32768;
parameter    ap_ST_fsm_state17 = 42'd65536;
parameter    ap_ST_fsm_state18 = 42'd131072;
parameter    ap_ST_fsm_state19 = 42'd262144;
parameter    ap_ST_fsm_state20 = 42'd524288;
parameter    ap_ST_fsm_state21 = 42'd1048576;
parameter    ap_ST_fsm_state22 = 42'd2097152;
parameter    ap_ST_fsm_state23 = 42'd4194304;
parameter    ap_ST_fsm_state24 = 42'd8388608;
parameter    ap_ST_fsm_state25 = 42'd16777216;
parameter    ap_ST_fsm_state26 = 42'd33554432;
parameter    ap_ST_fsm_state27 = 42'd67108864;
parameter    ap_ST_fsm_state28 = 42'd134217728;
parameter    ap_ST_fsm_state29 = 42'd268435456;
parameter    ap_ST_fsm_state30 = 42'd536870912;
parameter    ap_ST_fsm_state31 = 42'd1073741824;
parameter    ap_ST_fsm_state32 = 42'd2147483648;
parameter    ap_ST_fsm_state33 = 42'd4294967296;
parameter    ap_ST_fsm_state34 = 42'd8589934592;
parameter    ap_ST_fsm_state35 = 42'd17179869184;
parameter    ap_ST_fsm_state36 = 42'd34359738368;
parameter    ap_ST_fsm_state37 = 42'd68719476736;
parameter    ap_ST_fsm_state38 = 42'd137438953472;
parameter    ap_ST_fsm_state39 = 42'd274877906944;
parameter    ap_ST_fsm_state40 = 42'd549755813888;
parameter    ap_ST_fsm_state41 = 42'd1099511627776;
parameter    ap_ST_fsm_state42 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rows;
input  [31:0] cols;
output  [10:0] input_r_address0;
output   input_r_ce0;
output   input_r_we0;
output  [63:0] input_r_d0;
input  [63:0] input_r_q0;
output  [10:0] input_r_address1;
output   input_r_ce1;
output   input_r_we1;
output  [63:0] input_r_d1;
input  [63:0] input_r_q1;
output  [3:0] outputLoadings_0_address0;
output   outputLoadings_0_ce0;
output   outputLoadings_0_we0;
output  [63:0] outputLoadings_0_d0;
output  [3:0] outputLoadings_1_address0;
output   outputLoadings_1_ce0;
output   outputLoadings_1_we0;
output  [63:0] outputLoadings_1_d0;
output  [3:0] outputLoadings_2_address0;
output   outputLoadings_2_ce0;
output   outputLoadings_2_we0;
output  [63:0] outputLoadings_2_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] input_r_address0;
reg input_r_ce0;
reg input_r_we0;
reg[10:0] input_r_address1;
reg input_r_ce1;
reg input_r_we1;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] trunc_ln31_fu_193_p1;
reg   [7:0] trunc_ln31_reg_236;
wire   [63:0] zext_ln31_fu_197_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] grp_fu_189_p2;
reg   [63:0] mul_ln31_reg_247;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state9;
wire   [63:0] pca_m_pcVals_1_q0;
reg   [63:0] pca_m_pcVals_1_load_reg_257;
wire    ap_CS_fsm_state10;
wire   [63:0] pca_m_pcVals_1_q1;
reg   [63:0] pca_m_pcVals_1_load_1_reg_272;
wire    ap_CS_fsm_state11;
reg   [63:0] pca_m_pcVals_1_load_2_reg_277;
wire   [63:0] grp_fu_171_p2;
reg   [63:0] sqrtVals_reg_282;
wire    ap_CS_fsm_state41;
wire   [63:0] grp_fu_177_p2;
reg   [63:0] sqrtVals_1_reg_287;
wire   [63:0] grp_fu_183_p2;
reg   [63:0] sqrtVals_2_reg_292;
wire   [33:0] sub_ln298_fu_212_p2;
reg   [33:0] sub_ln298_reg_297;
reg   [7:0] standarisedData_address0;
reg    standarisedData_ce0;
reg    standarisedData_we0;
wire   [63:0] standarisedData_q0;
reg   [7:0] covMatrix_address0;
reg    covMatrix_ce0;
reg    covMatrix_we0;
wire   [63:0] covMatrix_q0;
reg   [1:0] pca_m_pcVals_1_address0;
reg    pca_m_pcVals_1_ce0;
reg    pca_m_pcVals_1_we0;
wire   [1:0] pca_m_pcVals_1_address1;
reg    pca_m_pcVals_1_ce1;
reg   [6:0] pca_m_pcVecs_address0;
reg    pca_m_pcVecs_ce0;
reg    pca_m_pcVecs_we0;
wire   [63:0] pca_m_pcVecs_q0;
reg    pca_m_pcVecs_ce1;
reg    pca_m_pcVecs_we1;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_done;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_idle;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_ready;
wire   [10:0] grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_address0;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_ce0;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_we0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_d0;
wire   [10:0] grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_address1;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_ce1;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_we1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_d1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_din0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_din1;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_ce;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_din0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_din1;
wire    grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_ce;
wire   [10:0] grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_address0;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_ce0;
wire   [63:0] grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_d0;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_we0;
wire   [10:0] grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_address1;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_ce1;
wire   [63:0] grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_d1;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_we1;
wire   [7:0] grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_address0;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_ce0;
wire   [63:0] grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_d0;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_we0;
wire   [7:0] grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_address1;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_ce1;
wire   [63:0] grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_d1;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_we1;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready;
wire    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_idle;
reg    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_continue;
wire    grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start;
wire    grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_done;
wire    grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_idle;
wire    grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_ready;
wire   [7:0] grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_covMatrix_address0;
wire    grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_covMatrix_ce0;
wire   [7:0] grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_address0;
wire    grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_ce0;
wire    grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_we0;
wire   [63:0] grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_d0;
wire    grp_implement_fu_147_ap_start;
wire    grp_implement_fu_147_ap_done;
wire    grp_implement_fu_147_ap_idle;
wire    grp_implement_fu_147_ap_ready;
wire   [1:0] grp_implement_fu_147_this_m_pcVals_0_address0;
wire    grp_implement_fu_147_this_m_pcVals_0_ce0;
wire    grp_implement_fu_147_this_m_pcVals_0_we0;
wire   [63:0] grp_implement_fu_147_this_m_pcVals_0_d0;
wire   [1:0] grp_implement_fu_147_this_m_pcVals_1_address0;
wire    grp_implement_fu_147_this_m_pcVals_1_ce0;
wire    grp_implement_fu_147_this_m_pcVals_1_we0;
wire   [63:0] grp_implement_fu_147_this_m_pcVals_1_d0;
wire   [6:0] grp_implement_fu_147_this_m_pcVecs_address0;
wire    grp_implement_fu_147_this_m_pcVecs_ce0;
wire    grp_implement_fu_147_this_m_pcVecs_we0;
wire   [63:0] grp_implement_fu_147_this_m_pcVecs_d0;
wire   [6:0] grp_implement_fu_147_this_m_pcVecs_address1;
wire    grp_implement_fu_147_this_m_pcVecs_ce1;
wire    grp_implement_fu_147_this_m_pcVecs_we1;
wire   [63:0] grp_implement_fu_147_this_m_pcVecs_d1;
wire   [7:0] grp_implement_fu_147_standarisedData_address0;
wire    grp_implement_fu_147_standarisedData_ce0;
wire   [63:0] grp_implement_fu_147_grp_fu_302_p_din0;
wire   [63:0] grp_implement_fu_147_grp_fu_302_p_din1;
wire    grp_implement_fu_147_grp_fu_302_p_ce;
wire   [63:0] grp_implement_fu_147_grp_fu_306_p_din0;
wire   [63:0] grp_implement_fu_147_grp_fu_306_p_din1;
wire    grp_implement_fu_147_grp_fu_306_p_ce;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_done;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_idle;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_ready;
wire   [3:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_address0;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_ce0;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_we0;
wire   [63:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_d0;
wire   [3:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_address0;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_ce0;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_we0;
wire   [63:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_d0;
wire   [3:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_address0;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_ce0;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_we0;
wire   [63:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_d0;
wire   [6:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_pca_m_pcVecs_address0;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_pca_m_pcVecs_ce0;
wire   [63:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_din0;
wire   [63:0] grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_din1;
wire    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_ce;
reg    grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start_reg;
wire    ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready;
wire    ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done;
reg    ap_block_state4_on_subcall_done;
reg    ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready;
reg    ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done;
reg    grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start_reg;
reg   [41:0] ap_NS_fsm;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_implement_fu_147_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state12;
wire   [31:0] grp_fu_189_p0;
wire   [31:0] grp_fu_189_p1;
wire   [33:0] p_shl2_fu_205_p3;
wire   [33:0] zext_ln298_fu_202_p1;
reg    grp_fu_189_ce;
wire   [63:0] grp_fu_302_p2;
reg   [63:0] grp_fu_302_p0;
reg   [63:0] grp_fu_302_p1;
reg    grp_fu_302_ce;
wire   [63:0] grp_fu_306_p2;
reg   [63:0] grp_fu_306_p0;
reg   [63:0] grp_fu_306_p1;
reg    grp_fu_306_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start_reg = 1'b0;
#0 grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready = 1'b0;
#0 ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done = 1'b0;
#0 grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start_reg = 1'b0;
#0 grp_implement_fu_147_ap_start_reg = 1'b0;
#0 grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg = 1'b0;
end

dut_standarisedData_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
standarisedData_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(standarisedData_address0),
    .ce0(standarisedData_ce0),
    .we0(standarisedData_we0),
    .d0(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_d0),
    .q0(standarisedData_q0)
);

dut_standarisedData_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
covMatrix_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(covMatrix_address0),
    .ce0(covMatrix_ce0),
    .we0(covMatrix_we0),
    .d0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_d0),
    .q0(covMatrix_q0)
);

dut_pca_m_pcVals_0_RAM_AUTO_0R0W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
pca_m_pcVals_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_implement_fu_147_this_m_pcVals_0_address0),
    .ce0(grp_implement_fu_147_this_m_pcVals_0_ce0),
    .we0(grp_implement_fu_147_this_m_pcVals_0_we0),
    .d0(grp_implement_fu_147_this_m_pcVals_0_d0)
);

dut_pca_m_pcVals_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
pca_m_pcVals_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pca_m_pcVals_1_address0),
    .ce0(pca_m_pcVals_1_ce0),
    .we0(pca_m_pcVals_1_we0),
    .d0(grp_implement_fu_147_this_m_pcVals_1_d0),
    .q0(pca_m_pcVals_1_q0),
    .address1(pca_m_pcVals_1_address1),
    .ce1(pca_m_pcVals_1_ce1),
    .q1(pca_m_pcVals_1_q1)
);

dut_pca_m_pcVecs_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
pca_m_pcVecs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pca_m_pcVecs_address0),
    .ce0(pca_m_pcVecs_ce0),
    .we0(pca_m_pcVecs_we0),
    .d0(grp_implement_fu_147_this_m_pcVecs_d0),
    .q0(pca_m_pcVecs_q0),
    .address1(grp_implement_fu_147_this_m_pcVecs_address1),
    .ce1(pca_m_pcVecs_ce1),
    .we1(pca_m_pcVecs_we1),
    .d1(grp_implement_fu_147_this_m_pcVecs_d1)
);

dut_aveImpl_double_15_80_1_2_16_s grp_aveImpl_double_15_80_1_2_16_s_fu_119(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start),
    .ap_done(grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_done),
    .ap_idle(grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_idle),
    .ap_ready(grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_ready),
    .rows(rows),
    .cols(cols),
    .input_r_address0(grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_address0),
    .input_r_ce0(grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_ce0),
    .input_r_we0(grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_we0),
    .input_r_d0(grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_d0),
    .input_r_q0(input_r_q0),
    .input_r_address1(grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_address1),
    .input_r_ce1(grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_ce1),
    .input_r_we1(grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_we1),
    .input_r_d1(grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_d1),
    .input_r_q1(input_r_q1),
    .grp_fu_302_p_din0(grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_din0),
    .grp_fu_302_p_din1(grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_din1),
    .grp_fu_302_p_dout0(grp_fu_302_p2),
    .grp_fu_302_p_ce(grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_ce),
    .grp_fu_306_p_din0(grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_din0),
    .grp_fu_306_p_din1(grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_din1),
    .grp_fu_306_p_dout0(grp_fu_306_p2),
    .grp_fu_306_p_ce(grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_ce)
);

dut_covCoreWrapper_double_15_80_1_2_16_s grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129(
    .rows(rows),
    .cols(cols),
    .input_r_address0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_address0),
    .input_r_ce0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_ce0),
    .input_r_d0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_d0),
    .input_r_q0(input_r_q0),
    .input_r_we0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_we0),
    .input_r_address1(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_address1),
    .input_r_ce1(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_ce1),
    .input_r_d1(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_d1),
    .input_r_q1(input_r_q1),
    .input_r_we1(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_we1),
    .outCovMatrix_address0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_address0),
    .outCovMatrix_ce0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_ce0),
    .outCovMatrix_d0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_d0),
    .outCovMatrix_q0(64'd0),
    .outCovMatrix_we0(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_we0),
    .outCovMatrix_address1(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_address1),
    .outCovMatrix_ce1(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_ce1),
    .outCovMatrix_d1(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_d1),
    .outCovMatrix_q1(64'd0),
    .outCovMatrix_we1(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .rows_ap_vld(1'b1),
    .cols_ap_vld(1'b1),
    .ap_start(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start),
    .ap_done(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done),
    .ap_ready(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready),
    .ap_idle(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_idle),
    .ap_continue(grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_continue)
);

dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start),
    .ap_done(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_done),
    .ap_idle(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_idle),
    .ap_ready(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_ready),
    .mul_ln31(mul_ln31_reg_247),
    .rows(rows),
    .empty(trunc_ln31_reg_236),
    .covMatrix_address0(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_covMatrix_address0),
    .covMatrix_ce0(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_covMatrix_ce0),
    .covMatrix_q0(covMatrix_q0),
    .standarisedData_address0(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_address0),
    .standarisedData_ce0(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_ce0),
    .standarisedData_we0(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_we0),
    .standarisedData_d0(grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_d0)
);

dut_implement grp_implement_fu_147(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_implement_fu_147_ap_start),
    .ap_done(grp_implement_fu_147_ap_done),
    .ap_idle(grp_implement_fu_147_ap_idle),
    .ap_ready(grp_implement_fu_147_ap_ready),
    .this_m_pcVals_0_address0(grp_implement_fu_147_this_m_pcVals_0_address0),
    .this_m_pcVals_0_ce0(grp_implement_fu_147_this_m_pcVals_0_ce0),
    .this_m_pcVals_0_we0(grp_implement_fu_147_this_m_pcVals_0_we0),
    .this_m_pcVals_0_d0(grp_implement_fu_147_this_m_pcVals_0_d0),
    .this_m_pcVals_1_address0(grp_implement_fu_147_this_m_pcVals_1_address0),
    .this_m_pcVals_1_ce0(grp_implement_fu_147_this_m_pcVals_1_ce0),
    .this_m_pcVals_1_we0(grp_implement_fu_147_this_m_pcVals_1_we0),
    .this_m_pcVals_1_d0(grp_implement_fu_147_this_m_pcVals_1_d0),
    .this_m_pcVecs_address0(grp_implement_fu_147_this_m_pcVecs_address0),
    .this_m_pcVecs_ce0(grp_implement_fu_147_this_m_pcVecs_ce0),
    .this_m_pcVecs_we0(grp_implement_fu_147_this_m_pcVecs_we0),
    .this_m_pcVecs_d0(grp_implement_fu_147_this_m_pcVecs_d0),
    .this_m_pcVecs_address1(grp_implement_fu_147_this_m_pcVecs_address1),
    .this_m_pcVecs_ce1(grp_implement_fu_147_this_m_pcVecs_ce1),
    .this_m_pcVecs_we1(grp_implement_fu_147_this_m_pcVecs_we1),
    .this_m_pcVecs_d1(grp_implement_fu_147_this_m_pcVecs_d1),
    .noVars(rows),
    .standarisedData_address0(grp_implement_fu_147_standarisedData_address0),
    .standarisedData_ce0(grp_implement_fu_147_standarisedData_ce0),
    .standarisedData_q0(standarisedData_q0),
    .grp_fu_302_p_din0(grp_implement_fu_147_grp_fu_302_p_din0),
    .grp_fu_302_p_din1(grp_implement_fu_147_grp_fu_302_p_din1),
    .grp_fu_302_p_dout0(grp_fu_302_p2),
    .grp_fu_302_p_ce(grp_implement_fu_147_grp_fu_302_p_ce),
    .grp_fu_306_p_din0(grp_implement_fu_147_grp_fu_306_p_din0),
    .grp_fu_306_p_din1(grp_implement_fu_147_grp_fu_306_p_din1),
    .grp_fu_306_p_dout0(grp_fu_306_p2),
    .grp_fu_306_p_ce(grp_implement_fu_147_grp_fu_306_p_ce)
);

dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start),
    .ap_done(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_done),
    .ap_idle(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_idle),
    .ap_ready(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_ready),
    .sub_ln298(sub_ln298_reg_297),
    .outputLoadings_2_address0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_address0),
    .outputLoadings_2_ce0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_ce0),
    .outputLoadings_2_we0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_we0),
    .outputLoadings_2_d0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_d0),
    .outputLoadings_0_address0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_address0),
    .outputLoadings_0_ce0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_ce0),
    .outputLoadings_0_we0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_we0),
    .outputLoadings_0_d0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_d0),
    .outputLoadings_1_address0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_address0),
    .outputLoadings_1_ce0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_ce0),
    .outputLoadings_1_we0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_we0),
    .outputLoadings_1_d0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_d0),
    .sqrtVals(sqrtVals_reg_282),
    .sqrtVals_1(sqrtVals_1_reg_287),
    .sqrtVals_2(sqrtVals_2_reg_292),
    .pca_m_pcVecs_address0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_pca_m_pcVecs_address0),
    .pca_m_pcVecs_ce0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_pca_m_pcVecs_ce0),
    .pca_m_pcVecs_q0(pca_m_pcVecs_q0),
    .grp_fu_302_p_din0(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_din0),
    .grp_fu_302_p_din1(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_din1),
    .grp_fu_302_p_dout0(grp_fu_302_p2),
    .grp_fu_302_p_ce(grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_ce)
);

dut_dsqrt_64ns_64ns_64_30_no_dsp_0 #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_30_no_dsp_0_U328(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(pca_m_pcVals_1_load_reg_257),
    .ce(1'b1),
    .dout(grp_fu_171_p2)
);

dut_dsqrt_64ns_64ns_64_30_no_dsp_0 #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_30_no_dsp_0_U329(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(pca_m_pcVals_1_load_1_reg_272),
    .ce(1'b1),
    .dout(grp_fu_177_p2)
);

dut_dsqrt_64ns_64ns_64_30_no_dsp_0 #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_30_no_dsp_0_U330(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(pca_m_pcVals_1_load_2_reg_277),
    .ce(1'b1),
    .dout(grp_fu_183_p2)
);

dut_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U331(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_189_p0),
    .din1(grp_fu_189_p1),
    .ce(grp_fu_189_ce),
    .dout(grp_fu_189_p2)
);

dut_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_8_max_dsp_1_U332(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_302_p0),
    .din1(grp_fu_302_p1),
    .ce(grp_fu_302_ce),
    .dout(grp_fu_302_p2)
);

dut_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_8_max_dsp_1_U333(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_306_p0),
    .din1(grp_fu_306_p1),
    .ce(grp_fu_306_ce),
    .dout(grp_fu_306_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done <= 1'b0;
        end else if ((grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done == 1'b1)) begin
            ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready <= 1'b0;
        end else if ((grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start_reg <= 1'b1;
        end else if ((grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_ready == 1'b1)) begin
            grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state4)))) begin
            grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start_reg <= 1'b1;
        end else if ((grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready == 1'b1)) begin
            grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start_reg <= 1'b1;
        end else if ((grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_ready == 1'b1)) begin
            grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg <= 1'b1;
        end else if ((grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_ready == 1'b1)) begin
            grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_implement_fu_147_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_implement_fu_147_ap_start_reg <= 1'b1;
        end else if ((grp_implement_fu_147_ap_ready == 1'b1)) begin
            grp_implement_fu_147_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mul_ln31_reg_247 <= grp_fu_189_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        pca_m_pcVals_1_load_1_reg_272 <= pca_m_pcVals_1_q1;
        pca_m_pcVals_1_load_2_reg_277 <= pca_m_pcVals_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pca_m_pcVals_1_load_reg_257 <= pca_m_pcVals_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        sqrtVals_1_reg_287 <= grp_fu_177_p2;
        sqrtVals_2_reg_292 <= grp_fu_183_p2;
        sqrtVals_reg_282 <= grp_fu_171_p2;
        sub_ln298_reg_297 <= sub_ln298_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln31_reg_236 <= trunc_ln31_fu_193_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_implement_fu_147_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        covMatrix_address0 = grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_covMatrix_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        covMatrix_address0 = grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_address0;
    end else begin
        covMatrix_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        covMatrix_ce0 = grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_covMatrix_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        covMatrix_ce0 = grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_ce0;
    end else begin
        covMatrix_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        covMatrix_we0 = grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_outCovMatrix_we0;
    end else begin
        covMatrix_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_continue = 1'b1;
    end else begin
        grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4)))) begin
        grp_fu_189_ce = 1'b1;
    end else begin
        grp_fu_189_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_302_ce = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_302_ce = grp_implement_fu_147_grp_fu_302_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_302_ce = grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_ce;
    end else begin
        grp_fu_302_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_302_p0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_302_p0 = grp_implement_fu_147_grp_fu_302_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_302_p0 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_din0;
    end else begin
        grp_fu_302_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_302_p1 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_grp_fu_302_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_302_p1 = grp_implement_fu_147_grp_fu_302_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_302_p1 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_302_p_din1;
    end else begin
        grp_fu_302_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_306_ce = grp_implement_fu_147_grp_fu_306_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_306_ce = grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_ce;
    end else begin
        grp_fu_306_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_306_p0 = grp_implement_fu_147_grp_fu_306_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_306_p0 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_din0;
    end else begin
        grp_fu_306_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_306_p1 = grp_implement_fu_147_grp_fu_306_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_306_p1 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_grp_fu_306_p_din1;
    end else begin
        grp_fu_306_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_address0 = grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_address0 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_address0;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_address1 = grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_address1 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_address1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_ce0 = grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_ce0 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_ce0;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_ce1 = grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_input_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_ce1 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_ce1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_we0 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_we0;
    end else begin
        input_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_we1 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_we1;
    end else begin
        input_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pca_m_pcVals_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pca_m_pcVals_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pca_m_pcVals_1_address0 = grp_implement_fu_147_this_m_pcVals_1_address0;
    end else begin
        pca_m_pcVals_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        pca_m_pcVals_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pca_m_pcVals_1_ce0 = grp_implement_fu_147_this_m_pcVals_1_ce0;
    end else begin
        pca_m_pcVals_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pca_m_pcVals_1_ce1 = 1'b1;
    end else begin
        pca_m_pcVals_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pca_m_pcVals_1_we0 = grp_implement_fu_147_this_m_pcVals_1_we0;
    end else begin
        pca_m_pcVals_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        pca_m_pcVecs_address0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_pca_m_pcVecs_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pca_m_pcVecs_address0 = grp_implement_fu_147_this_m_pcVecs_address0;
    end else begin
        pca_m_pcVecs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        pca_m_pcVecs_ce0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_pca_m_pcVecs_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pca_m_pcVecs_ce0 = grp_implement_fu_147_this_m_pcVecs_ce0;
    end else begin
        pca_m_pcVecs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pca_m_pcVecs_ce1 = grp_implement_fu_147_this_m_pcVecs_ce1;
    end else begin
        pca_m_pcVecs_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pca_m_pcVecs_we0 = grp_implement_fu_147_this_m_pcVecs_we0;
    end else begin
        pca_m_pcVecs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pca_m_pcVecs_we1 = grp_implement_fu_147_this_m_pcVecs_we1;
    end else begin
        pca_m_pcVecs_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        standarisedData_address0 = grp_implement_fu_147_standarisedData_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        standarisedData_address0 = grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_address0;
    end else begin
        standarisedData_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        standarisedData_ce0 = grp_implement_fu_147_standarisedData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        standarisedData_ce0 = grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_ce0;
    end else begin
        standarisedData_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        standarisedData_we0 = grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_standarisedData_we0;
    end else begin
        standarisedData_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_implement_fu_147_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready & ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done) == 1'b0);
end

assign ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done = (grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done | ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done);

assign ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready = (grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready | ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready);

assign grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start = grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start_reg;

assign grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start = grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start_reg;

assign grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start = grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start_reg;

assign grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg;

assign grp_fu_189_p0 = zext_ln31_fu_197_p1;

assign grp_fu_189_p1 = zext_ln31_fu_197_p1;

assign grp_implement_fu_147_ap_start = grp_implement_fu_147_ap_start_reg;

assign input_r_d0 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_d0;

assign input_r_d1 = grp_aveImpl_double_15_80_1_2_16_s_fu_119_input_r_d1;

assign outputLoadings_0_address0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_address0;

assign outputLoadings_0_ce0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_ce0;

assign outputLoadings_0_d0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_d0;

assign outputLoadings_0_we0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_0_we0;

assign outputLoadings_1_address0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_address0;

assign outputLoadings_1_ce0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_ce0;

assign outputLoadings_1_d0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_d0;

assign outputLoadings_1_we0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_1_we0;

assign outputLoadings_2_address0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_address0;

assign outputLoadings_2_ce0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_ce0;

assign outputLoadings_2_d0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_d0;

assign outputLoadings_2_we0 = grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_outputLoadings_2_we0;

assign p_shl2_fu_205_p3 = {{rows}, {2'd0}};

assign pca_m_pcVals_1_address1 = 64'd1;

assign sub_ln298_fu_212_p2 = (p_shl2_fu_205_p3 - zext_ln298_fu_202_p1);

assign trunc_ln31_fu_193_p1 = rows[7:0];

assign zext_ln298_fu_202_p1 = rows;

assign zext_ln31_fu_197_p1 = rows;

endmodule //dut
