Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Jul 19 17:46:16 2023
| Host         : fedora running 64-bit Fedora release 36 (Thirty Six)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tmSe_leader_timing_summary_routed.rpt -pb tmSe_leader_timing_summary_routed.pb -rpx tmSe_leader_timing_summary_routed.rpx -warn_on_violation
| Design       : tmSe_leader
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    93          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (199)
5. checking no_input_delay (9)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: EXTERN_CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DAC_DAT_VAL_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: SPI_WX_DAC/SCLK_BUF_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (199)
--------------------------------------------------
 There are 199 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.536        0.000                      0                  316        0.177        0.000                      0                  316        4.500        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.536        0.000                      0                  316        0.177        0.000                      0                  316        4.500        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_bridgeState_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.842ns (34.522%)  route 1.597ns (65.478%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.561     5.082    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  UART_RX_USB/rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  UART_RX_USB/rx_valid_reg/Q
                         net (fo=2, routed)           0.781     6.282    UART_RX_USB/o_RX_valid
    SLICE_X41Y40         LUT4 (Prop_lut4_I3_O)        0.299     6.581 r  UART_RX_USB/FSM_sequential_bridgeState[2]_i_3/O
                         net (fo=3, routed)           0.816     7.397    UART_RX_USB/FSM_sequential_bridgeState[2]_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.521 r  UART_RX_USB/FSM_sequential_bridgeState[1]_i_1/O
                         net (fo=1, routed)           0.000     7.521    UART_RX_USB_n_4
    SLICE_X40Y40         FDCE                                         r  FSM_sequential_bridgeState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.445     9.786    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  FSM_sequential_bridgeState_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X40Y40         FDCE (Setup_fdce_C_D)        0.032    10.057    FSM_sequential_bridgeState_reg[1]
  -------------------------------------------------------------------
                         required time                         10.057    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_bridgeState_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.842ns (36.913%)  route 1.439ns (63.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.561     5.082    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  UART_RX_USB/rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  UART_RX_USB/rx_valid_reg/Q
                         net (fo=2, routed)           0.781     6.282    UART_RX_USB/o_RX_valid
    SLICE_X41Y40         LUT4 (Prop_lut4_I3_O)        0.299     6.581 r  UART_RX_USB/FSM_sequential_bridgeState[2]_i_3/O
                         net (fo=3, routed)           0.658     7.239    UART_RX_USB/FSM_sequential_bridgeState[2]_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.363 r  UART_RX_USB/FSM_sequential_bridgeState[2]_i_1/O
                         net (fo=1, routed)           0.000     7.363    UART_RX_USB_n_0
    SLICE_X40Y40         FDCE                                         r  FSM_sequential_bridgeState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.445     9.786    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  FSM_sequential_bridgeState_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X40Y40         FDCE (Setup_fdce_C_D)        0.034    10.059    FSM_sequential_bridgeState_reg[2]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.666ns (34.070%)  route 1.289ns (65.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.561     5.082    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  UART_RX_USB/rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  UART_RX_USB/rx_byte_reg[5]/Q
                         net (fo=2, routed)           0.805     6.406    UART_RX_USB/in6[13]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.148     6.554 r  UART_RX_USB/DAC_DAT_REG[29]_i_1/O
                         net (fo=1, routed)           0.484     7.037    DAC_DAT_REG0_in[29]
    SLICE_X46Y39         FDCE                                         r  DAC_DAT_REG_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X46Y39         FDCE                                         r  DAC_DAT_REG_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.244     9.768    DAC_DAT_REG_reg[29]
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.318%)  route 1.345ns (67.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.561     5.082    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  UART_RX_USB/rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  UART_RX_USB/rx_byte_reg[5]/Q
                         net (fo=2, routed)           0.805     6.406    UART_RX_USB/in6[13]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  UART_RX_USB/DAC_DAT_REG[21]_i_1/O
                         net (fo=3, routed)           0.539     7.069    DAC_DAT_REG0_in[5]
    SLICE_X40Y38         FDCE                                         r  DAC_DAT_REG_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.444     9.785    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  DAC_DAT_REG_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X40Y38         FDCE (Setup_fdce_C_D)       -0.058     9.966    DAC_DAT_REG_reg[21]
  -------------------------------------------------------------------
                         required time                          9.966    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.642ns (32.865%)  route 1.311ns (67.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.561     5.082    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  UART_RX_USB/rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  UART_RX_USB/rx_byte_reg[5]/Q
                         net (fo=2, routed)           0.805     6.406    UART_RX_USB/in6[13]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  UART_RX_USB/DAC_DAT_REG[21]_i_1/O
                         net (fo=3, routed)           0.506     7.036    DAC_DAT_REG0_in[5]
    SLICE_X43Y38         FDCE                                         r  DAC_DAT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.444     9.785    INTERN_CLK_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  DAC_DAT_REG_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)       -0.089     9.935    DAC_DAT_REG_reg[13]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_bridgeState_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.842ns (41.193%)  route 1.202ns (58.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.561     5.082    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  UART_RX_USB/rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  UART_RX_USB/rx_valid_reg/Q
                         net (fo=2, routed)           0.781     6.282    UART_RX_USB/o_RX_valid
    SLICE_X41Y40         LUT4 (Prop_lut4_I3_O)        0.299     6.581 r  UART_RX_USB/FSM_sequential_bridgeState[2]_i_3/O
                         net (fo=3, routed)           0.421     7.002    UART_RX_USB/FSM_sequential_bridgeState[2]_i_3_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  UART_RX_USB/FSM_sequential_bridgeState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.126    UART_RX_USB_n_5
    SLICE_X41Y40         FDCE                                         r  FSM_sequential_bridgeState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.445     9.786    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  FSM_sequential_bridgeState_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X41Y40         FDCE (Setup_fdce_C_D)        0.032    10.057    FSM_sequential_bridgeState_reg[0]
  -------------------------------------------------------------------
                         required time                         10.057    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.608ns (35.078%)  route 1.125ns (64.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.562     5.083    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  UART_RX_USB/rx_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART_RX_USB/rx_byte_reg[6]/Q
                         net (fo=2, routed)           0.782     6.322    UART_RX_USB/in6[14]
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.152     6.474 r  UART_RX_USB/DAC_DAT_REG[30]_i_1/O
                         net (fo=1, routed)           0.343     6.817    DAC_DAT_REG0_in[30]
    SLICE_X46Y39         FDCE                                         r  DAC_DAT_REG_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X46Y39         FDCE                                         r  DAC_DAT_REG_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.231     9.795    DAC_DAT_REG_reg[30]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.966%)  route 1.293ns (69.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.562     5.083    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  UART_RX_USB/rx_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART_RX_USB/rx_byte_reg[6]/Q
                         net (fo=2, routed)           0.782     6.322    UART_RX_USB/in6[14]
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  UART_RX_USB/DAC_DAT_REG[22]_i_1/O
                         net (fo=3, routed)           0.511     6.956    DAC_DAT_REG0_in[6]
    SLICE_X41Y38         FDCE                                         r  DAC_DAT_REG_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.444     9.785    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  DAC_DAT_REG_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X41Y38         FDCE (Setup_fdce_C_D)       -0.055     9.955    DAC_DAT_REG_reg[22]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.580ns (30.949%)  route 1.294ns (69.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.562     5.083    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  UART_RX_USB/rx_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART_RX_USB/rx_byte_reg[6]/Q
                         net (fo=2, routed)           0.782     6.322    UART_RX_USB/in6[14]
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  UART_RX_USB/DAC_DAT_REG[22]_i_1/O
                         net (fo=3, routed)           0.512     6.957    DAC_DAT_REG0_in[6]
    SLICE_X42Y38         FDCE                                         r  DAC_DAT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.444     9.785    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  DAC_DAT_REG_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X42Y38         FDCE (Setup_fdce_C_D)       -0.025     9.985    DAC_DAT_REG_reg[6]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.606ns (36.227%)  route 1.067ns (63.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.564     5.085    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  UART_RX_USB/rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  UART_RX_USB/rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.493     6.034    UART_RX_USB/in6[9]
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.150     6.184 r  UART_RX_USB/DAC_DAT_REG[25]_i_1/O
                         net (fo=1, routed)           0.574     6.758    DAC_DAT_REG0_in[25]
    SLICE_X46Y38         FDCE                                         r  DAC_DAT_REG_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.445     9.786    INTERN_CLK_IBUF_BUFG
    SLICE_X46Y38         FDCE                                         r  DAC_DAT_REG_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X46Y38         FDCE (Setup_fdce_C_D)       -0.223     9.802    DAC_DAT_REG_reg[25]
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  3.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SA_COL_BUF_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SA_COL_OUT_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 6.951 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.556     6.439    INTERN_CLK_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  SA_COL_BUF_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.146     6.585 r  SA_COL_BUF_reg[2]/Q
                         net (fo=1, routed)           0.110     6.695    SA_COL_BUF[2]
    SLICE_X35Y85         FDRE                                         r  SA_COL_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.823     6.951    INTERN_CLK_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  SA_COL_OUT_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.439    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.079     6.518    SA_COL_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.518    
                         arrival time                           6.695    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SA_ROW_BUF_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SA_ROW_OUT_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 6.951 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.556     6.439    INTERN_CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  SA_ROW_BUF_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.167     6.606 r  SA_ROW_BUF_reg[1]/Q
                         net (fo=1, routed)           0.110     6.716    SA_ROW_BUF[1]
    SLICE_X34Y85         FDRE                                         r  SA_ROW_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.823     6.951    INTERN_CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  SA_ROW_OUT_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.439    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.067     6.506    SA_ROW_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.506    
                         arrival time                           6.716    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FSM_sequential_bridgeState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DAC_STATE_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.341ns  (logic 0.195ns (57.144%)  route 0.146ns (42.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  FSM_sequential_bridgeState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  FSM_sequential_bridgeState_reg[1]/Q
                         net (fo=21, routed)          0.146     6.737    bridgeState__0[1]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.049     6.786 r  UART_DAC_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     6.786    UART_DAC_STATE[1]_i_1_n_0
    SLICE_X41Y40         FDCE                                         r  UART_DAC_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.832     6.959    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  UART_DAC_STATE_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.458    
    SLICE_X41Y40         FDCE (Hold_fdce_C_D)         0.114     6.572    UART_DAC_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 FSM_sequential_bridgeState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DAC_STATE_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.191ns (56.636%)  route 0.146ns (43.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  FSM_sequential_bridgeState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.146     6.591 f  FSM_sequential_bridgeState_reg[1]/Q
                         net (fo=21, routed)          0.146     6.737    bridgeState__0[1]
    SLICE_X41Y40         LUT4 (Prop_lut4_I1_O)        0.045     6.782 r  UART_DAC_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     6.782    UART_DAC_STATE[0]_i_1_n_0
    SLICE_X41Y40         FDCE                                         r  UART_DAC_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.832     6.959    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  UART_DAC_STATE_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.458    
    SLICE_X41Y40         FDCE (Hold_fdce_C_D)         0.099     6.557    UART_DAC_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           6.782    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.166     1.754    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  SPI_WX_DAC/FSM_onehot_rxstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    SPI_WX_DAC/FSM_onehot_rxstate[0]_i_1_n_0
    SLICE_X40Y43         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.833     1.960    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X40Y43         FDPE (Hold_fdpe_C_D)         0.092     1.538    SPI_WX_DAC/FSM_onehot_rxstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SPI_WX_DAC/CLK_COUNT_reg[28]/Q
                         net (fo=2, routed)           0.117     1.704    SPI_WX_DAC/CLK_COUNT[28]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  SPI_WX_DAC/CLK_COUNT0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.812    SPI_WX_DAC/CLK_COUNT0_carry__5_n_4
    SLICE_X35Y47         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.832     1.959    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[28]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    SPI_WX_DAC/CLK_COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.561     1.444    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SPI_WX_DAC/CLK_COUNT_reg[8]/Q
                         net (fo=2, routed)           0.117     1.702    SPI_WX_DAC/CLK_COUNT[8]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  SPI_WX_DAC/CLK_COUNT0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.810    SPI_WX_DAC/CLK_COUNT0_carry__0_n_4
    SLICE_X35Y42         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.830     1.957    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[8]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    SPI_WX_DAC/CLK_COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.630%)  route 0.167ns (47.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.167     1.755    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  SPI_WX_DAC/FSM_onehot_rxstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    SPI_WX_DAC/FSM_onehot_rxstate[2]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.833     1.960    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X40Y43         FDCE (Hold_fdce_C_D)         0.091     1.537    SPI_WX_DAC/FSM_onehot_rxstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/SCLK_BUF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/SCLK_BUF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SPI_WX_DAC/SCLK_BUF_reg/Q
                         net (fo=2, routed)           0.175     1.784    SPI_WX_DAC/SPI_SCLK_OBUF
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.829 r  SPI_WX_DAC/SCLK_BUF_i_1/O
                         net (fo=1, routed)           0.000     1.829    SPI_WX_DAC/SCLK_BUF_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.831     1.958    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    SPI_WX_DAC/SCLK_BUF_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SPI_WX_DAC/CLK_COUNT_reg[12]/Q
                         net (fo=2, routed)           0.120     1.706    SPI_WX_DAC/CLK_COUNT[12]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SPI_WX_DAC/CLK_COUNT0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.814    SPI_WX_DAC/CLK_COUNT0_carry__1_n_4
    SLICE_X35Y43         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.831     1.958    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    SPI_WX_DAC/CLK_COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INTERN_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  INTERN_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38   DAC_DAT_REG_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   DAC_DAT_REG_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   DAC_DAT_REG_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   DAC_DAT_REG_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   DAC_DAT_REG_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   DAC_DAT_REG_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   DAC_DAT_REG_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38   DAC_DAT_REG_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38   DAC_DAT_REG_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38   DAC_DAT_REG_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38   DAC_DAT_REG_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38   DAC_DAT_REG_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38   DAC_DAT_REG_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   DAC_DAT_REG_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXTERN_CLK
                            (input port)
  Destination:            LA_ROW_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.470ns  (logic 5.065ns (48.375%)  route 5.405ns (51.625%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  EXTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    EXTERN_CLK
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  EXTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.936    LA_COL_CLK_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  LA_COL_CLK_OBUF_BUFG_inst/O
                         net (fo=26, routed)          2.924     6.956    LA_COL_CLK_OBUF_BUFG
    P18                  OBUF (Prop_obuf_I_O)         3.514    10.470 r  LA_ROW_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.470    LA_ROW_CLK
    P18                                                               r  LA_ROW_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXTERN_CLK
                            (input port)
  Destination:            LA_COL_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.460ns  (logic 5.051ns (48.294%)  route 5.408ns (51.706%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  EXTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    EXTERN_CLK
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  EXTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.936    LA_COL_CLK_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  LA_COL_CLK_OBUF_BUFG_inst/O
                         net (fo=26, routed)          2.927     6.959    LA_COL_CLK_OBUF_BUFG
    R18                  OBUF (Prop_obuf_I_O)         3.500    10.460 r  LA_COL_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.460    LA_COL_CLK
    R18                                                               r  LA_COL_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/SYNC_BUF_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI_SYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.099ns (50.332%)  route 4.045ns (49.668%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDPE                         0.000     0.000 r  SPI_WX_DAC/SYNC_BUF_reg/C
    SLICE_X40Y44         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  SPI_WX_DAC/SYNC_BUF_reg/Q
                         net (fo=1, routed)           4.045     4.464    SPI_SYNC_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.680     8.144 r  SPI_SYNC_OBUF_inst/O
                         net (fo=0)                   0.000     8.144    SPI_SYNC
    J1                                                                r  SPI_SYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/DATA_OUT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 3.972ns (49.773%)  route 4.008ns (50.227%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE                         0.000     0.000 r  SPI_WX_DAC/DATA_OUT_reg/C
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SPI_WX_DAC/DATA_OUT_reg/Q
                         net (fo=1, routed)           4.008     4.464    SPI_OUT_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     7.980 r  SPI_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.980    SPI_OUT
    L2                                                                r  SPI_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LA_ROW_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 4.990ns (65.034%)  route 2.683ns (34.966%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  RESET_IBUF_inst/O
                         net (fo=157, routed)         2.683     4.136    LA_COL_RESET_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537     7.672 r  LA_ROW_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     7.672    LA_ROW_RESET
    K17                                                               r  LA_ROW_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LA_COL_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 4.984ns (66.216%)  route 2.543ns (33.784%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  RESET_IBUF_inst/O
                         net (fo=157, routed)         2.543     3.996    LA_COL_RESET_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     7.526 r  LA_COL_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     7.526    LA_COL_RESET
    L17                                                               r  LA_COL_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SPI_WX_DAC/BIT_NUM_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 1.453ns (21.512%)  route 5.301ns (78.488%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RESET_IBUF_inst/O
                         net (fo=157, routed)         5.301     6.754    SPI_WX_DAC/LA_COL_RESET_OBUF
    SLICE_X43Y45         FDCE                                         f  SPI_WX_DAC/BIT_NUM_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SPI_WX_DAC/BIT_NUM_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 1.453ns (21.512%)  route 5.301ns (78.488%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RESET_IBUF_inst/O
                         net (fo=157, routed)         5.301     6.754    SPI_WX_DAC/LA_COL_RESET_OBUF
    SLICE_X43Y45         FDCE                                         f  SPI_WX_DAC/BIT_NUM_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SPI_WX_DAC/BIT_NUM_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 1.453ns (21.512%)  route 5.301ns (78.488%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RESET_IBUF_inst/O
                         net (fo=157, routed)         5.301     6.754    SPI_WX_DAC/LA_COL_RESET_OBUF
    SLICE_X43Y45         FDCE                                         f  SPI_WX_DAC/BIT_NUM_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SPI_WX_DAC/BIT_NUM_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 1.453ns (21.512%)  route 5.301ns (78.488%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RESET_IBUF_inst/O
                         net (fo=157, routed)         5.301     6.754    SPI_WX_DAC/LA_COL_RESET_OBUF
    SLICE_X43Y45         FDCE                                         f  SPI_WX_DAC/BIT_NUM_reg[24]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_SEQ/FSM_onehot_driveState_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            CLK_SEQ/FSM_onehot_driveState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.133ns (47.790%)  route 0.145ns (52.210%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDPE                         0.000     0.000 r  CLK_SEQ/FSM_onehot_driveState_reg[0]/C
    SLICE_X3Y24          FDPE (Prop_fdpe_C_Q)         0.133     0.133 r  CLK_SEQ/FSM_onehot_driveState_reg[0]/Q
                         net (fo=3, routed)           0.145     0.278    CLK_SEQ/FSM_onehot_driveState_reg_n_0_[0]
    SLICE_X3Y24          FDCE                                         r  CLK_SEQ/FSM_onehot_driveState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/FSM_onehot_driveState_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_SEQ/LA_COL_SHIFT_BUF_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.146ns (43.692%)  route 0.188ns (56.308%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE                         0.000     0.000 r  CLK_SEQ/FSM_onehot_driveState_reg[1]/C
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CLK_SEQ/FSM_onehot_driveState_reg[1]/Q
                         net (fo=10, routed)          0.188     0.334    CLK_SEQ/LA_COL_SHIFT_BUF
    SLICE_X0Y23          FDCE                                         r  CLK_SEQ/LA_COL_SHIFT_BUF_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/FSM_onehot_txstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_WX_DAC/BIT_NUM_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.865%)  route 0.173ns (48.135%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/Q
                         net (fo=40, routed)          0.173     0.314    SPI_WX_DAC/rxstate
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  SPI_WX_DAC/BIT_NUM[23]_i_1/O
                         net (fo=1, routed)           0.000     0.359    SPI_WX_DAC/BIT_NUM[23]_i_1_n_0
    SLICE_X43Y45         FDCE                                         r  SPI_WX_DAC/BIT_NUM_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/FSM_onehot_txstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_WX_DAC/BIT_NUM_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.190ns (52.396%)  route 0.173ns (47.604%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/Q
                         net (fo=40, routed)          0.173     0.314    SPI_WX_DAC/rxstate
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.049     0.363 r  SPI_WX_DAC/BIT_NUM[24]_i_1/O
                         net (fo=1, routed)           0.000     0.363    SPI_WX_DAC/BIT_NUM[24]_i_1_n_0
    SLICE_X43Y45         FDCE                                         r  SPI_WX_DAC/BIT_NUM_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/BIT_NUM_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI_WX_DAC/BIT_NUM_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDPE                         0.000     0.000 r  SPI_WX_DAC/BIT_NUM_reg[0]/C
    SLICE_X42Y39         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  SPI_WX_DAC/BIT_NUM_reg[0]/Q
                         net (fo=11, routed)          0.174     0.338    SPI_WX_DAC/BIT_NUM[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  SPI_WX_DAC/BIT_NUM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    SPI_WX_DAC/BIT_NUM[0]_i_1_n_0
    SLICE_X42Y39         FDPE                                         r  SPI_WX_DAC/BIT_NUM_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/COL_ADDR_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CLK_SEQ/COL_ADDR_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.210ns (54.512%)  route 0.175ns (45.488%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE                         0.000     0.000 r  CLK_SEQ/COL_ADDR_reg[0]/C
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.167     0.167 r  CLK_SEQ/COL_ADDR_reg[0]/Q
                         net (fo=8, routed)           0.175     0.342    CLK_SEQ/COL_ADDR[0]
    SLICE_X2Y23          LUT3 (Prop_lut3_I2_O)        0.043     0.385 r  CLK_SEQ/COL_ADDR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.385    CLK_SEQ/COL_ADDR[1]_i_1_n_0
    SLICE_X2Y23          FDSE                                         r  CLK_SEQ/COL_ADDR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/COL_ADDR_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CLK_SEQ/COL_ADDR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE                         0.000     0.000 r  CLK_SEQ/COL_ADDR_reg[0]/C
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.167     0.167 f  CLK_SEQ/COL_ADDR_reg[0]/Q
                         net (fo=8, routed)           0.175     0.342    CLK_SEQ/COL_ADDR[0]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.387 r  CLK_SEQ/COL_ADDR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    CLK_SEQ/COL_ADDR[0]_i_1_n_0
    SLICE_X2Y23          FDSE                                         r  CLK_SEQ/COL_ADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/COL_ADDR_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CLK_SEQ/COL_ADDR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.212ns (54.717%)  route 0.175ns (45.283%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDSE                         0.000     0.000 r  CLK_SEQ/COL_ADDR_reg[2]/C
    SLICE_X2Y24          FDSE (Prop_fdse_C_Q)         0.167     0.167 r  CLK_SEQ/COL_ADDR_reg[2]/Q
                         net (fo=6, routed)           0.175     0.342    CLK_SEQ/COL_ADDR[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.387 r  CLK_SEQ/COL_ADDR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.387    CLK_SEQ/COL_ADDR[5]_i_1_n_0
    SLICE_X2Y23          FDSE                                         r  CLK_SEQ/COL_ADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/ROW_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/ROW_ADDR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.212ns (54.427%)  route 0.178ns (45.573%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  CLK_SEQ/ROW_ADDR_reg[0]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  CLK_SEQ/ROW_ADDR_reg[0]/Q
                         net (fo=6, routed)           0.178     0.345    CLK_SEQ/ROW_ADDR_reg_n_0_[0]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.045     0.390 r  CLK_SEQ/ROW_ADDR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    CLK_SEQ/ROW_ADDR[3]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  CLK_SEQ/ROW_ADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/FSM_onehot_txstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_WX_DAC/FSM_onehot_txstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.218%)  route 0.208ns (52.782%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/Q
                         net (fo=40, routed)          0.208     0.349    SPI_WX_DAC/rxstate
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.394 r  SPI_WX_DAC/FSM_onehot_txstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    SPI_WX_DAC/FSM_onehot_txstate[1]_i_1_n_0
    SLICE_X40Y44         FDCE                                         r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 4.115ns (51.538%)  route 3.870ns (48.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.565    10.086    INTERN_CLK_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  led_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.422    10.508 r  led_reg[15]/Q
                         net (fo=1, routed)           3.870    14.378    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.693    18.072 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.072    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_OUT_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SA_COL_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.027ns (50.328%)  route 3.974ns (49.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.549    10.070    INTERN_CLK_IBUF_BUFG
    SLICE_X34Y88         FDRE                                         r  SA_COL_OUT_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.524    10.594 r  SA_COL_OUT_reg[0]/Q
                         net (fo=1, routed)           3.974    14.568    SA_COL_OUT_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         3.503    18.071 r  SA_COL_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.071    SA_COL_OUT[0]
    A15                                                               r  SA_COL_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SA_COL_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 3.967ns (50.363%)  route 3.910ns (49.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547    10.068    INTERN_CLK_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  SA_COL_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.459    10.527 r  SA_COL_OUT_reg[1]/Q
                         net (fo=1, routed)           3.910    14.437    SA_COL_OUT_OBUF[1]
    A17                  OBUF (Prop_obuf_I_O)         3.508    17.945 r  SA_COL_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.945    SA_COL_OUT[1]
    A17                                                               r  SA_COL_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 3.964ns (50.626%)  route 3.866ns (49.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.565    10.086    INTERN_CLK_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  led_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.459    10.545 r  led_reg[0]/Q
                         net (fo=1, routed)           3.866    14.411    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    17.916 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.916    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_OUT_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SA_ROW_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.044ns (51.576%)  route 3.797ns (48.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.552    10.073    INTERN_CLK_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  SA_ROW_OUT_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.524    10.597 r  SA_ROW_OUT_reg[0]/Q
                         net (fo=1, routed)           3.797    14.394    SA_ROW_OUT_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    17.914 r  SA_ROW_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.914    SA_ROW_OUT[0]
    A14                                                               r  SA_ROW_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.791ns  (logic 4.108ns (52.731%)  route 3.683ns (47.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.560    10.081    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  led_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  led_reg[5]/Q
                         net (fo=1, routed)           3.683    14.186    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.686    17.873 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.873    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_OUT_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SA_ROW_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.049ns (51.943%)  route 3.746ns (48.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547    10.068    INTERN_CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  SA_ROW_OUT_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.524    10.592 r  SA_ROW_OUT_reg[2]/Q
                         net (fo=1, routed)           3.746    14.338    SA_ROW_OUT_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    17.862 r  SA_ROW_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.862    SA_ROW_OUT[2]
    B15                                                               r  SA_ROW_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_OUT_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SA_COL_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 3.964ns (50.888%)  route 3.826ns (49.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547    10.068    INTERN_CLK_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  SA_COL_OUT_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.459    10.527 r  SA_COL_OUT_reg[2]/Q
                         net (fo=1, routed)           3.826    14.352    SA_COL_OUT_OBUF[2]
    C15                  OBUF (Prop_obuf_I_O)         3.505    17.857 r  SA_COL_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.857    SA_COL_OUT[2]
    C15                                                               r  SA_COL_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.735ns  (logic 4.030ns (52.103%)  route 3.705ns (47.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.561    10.082    INTERN_CLK_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  led_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    10.606 r  led_reg[6]/Q
                         net (fo=1, routed)           3.705    14.311    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    17.817 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.817    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.726ns  (logic 4.156ns (53.787%)  route 3.571ns (46.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.561    10.082    INTERN_CLK_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  led_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.484    10.566 r  led_reg[7]/Q
                         net (fo=1, routed)           3.571    14.137    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.672    17.808 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.808    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_txstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.114%)  route 0.209ns (52.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.209     1.796    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  SPI_WX_DAC/FSM_onehot_txstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    SPI_WX_DAC/FSM_onehot_txstate[2]_i_1_n_0
    SLICE_X40Y44         FDCE                                         r  SPI_WX_DAC/FSM_onehot_txstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_txstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.186ns (36.034%)  route 0.330ns (63.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.330     1.917    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.962 r  SPI_WX_DAC/FSM_onehot_txstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    SPI_WX_DAC/FSM_onehot_txstate[1]_i_1_n_0
    SLICE_X40Y44         FDCE                                         r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_txstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.334%)  route 0.340ns (64.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.340     1.928    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.973 r  SPI_WX_DAC/FSM_onehot_txstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    SPI_WX_DAC/FSM_onehot_txstate[0]_i_1_n_0
    SLICE_X40Y44         FDPE                                         r  SPI_WX_DAC/FSM_onehot_txstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/DAT_REG_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/DATA_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.356ns (59.853%)  route 0.239ns (40.147%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.561     1.444    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X41Y39         FDCE                                         r  SPI_WX_DAC/DAT_REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  SPI_WX_DAC/DAT_REG_reg[19]/Q
                         net (fo=1, routed)           0.099     1.684    SPI_WX_DAC/DAT_REG[19]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.729 r  SPI_WX_DAC/DATA_OUT_i_7/O
                         net (fo=1, routed)           0.000     1.729    SPI_WX_DAC/DATA_OUT_i_7_n_0
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     1.791 r  SPI_WX_DAC/DATA_OUT_reg_i_3/O
                         net (fo=1, routed)           0.140     1.931    SPI_WX_DAC/DATA_OUT_reg_i_3_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.108     2.039 r  SPI_WX_DAC/DATA_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.039    SPI_WX_DAC/DATA_OUT_i_1_n_0
    SLICE_X43Y40         FDCE                                         r  SPI_WX_DAC/DATA_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/SCLK_BUF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.396ns (57.807%)  route 1.019ns (42.193%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SPI_WX_DAC/SCLK_BUF_reg/Q
                         net (fo=2, routed)           0.270     1.879    SPI_SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.905 r  SPI_SCLK_OBUF_BUFG_inst/O
                         net (fo=38, routed)          0.748     2.654    SPI_SCLK_OBUF_BUFG
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.859 r  SPI_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.859    SPI_SCLK
    H1                                                                r  SPI_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.133ns (51.298%)  route 0.126ns (48.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.561     6.444    INTERN_CLK_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  DAC_DAT_REG_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.133     6.577 r  DAC_DAT_REG_reg[9]/Q
                         net (fo=2, routed)           0.126     6.703    DAC_DAT_REG_reg_n_0_[9]
    SLICE_X42Y37         FDRE                                         r  LED_BUF_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.146ns (54.912%)  route 0.120ns (45.088%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.560     6.443    INTERN_CLK_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  DAC_DAT_REG_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.146     6.589 r  DAC_DAT_REG_reg[26]/Q
                         net (fo=2, routed)           0.120     6.709    DAC_DAT_REG_reg_n_0_[26]
    SLICE_X42Y37         FDRE                                         r  LED_BUF_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.068%)  route 0.124ns (45.932%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.560     6.443    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  DAC_DAT_REG_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.146     6.589 r  DAC_DAT_REG_reg[3]/Q
                         net (fo=2, routed)           0.124     6.713    DAC_DAT_REG_reg_n_0_[3]
    SLICE_X40Y36         FDRE                                         r  LED_BUF_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.599%)  route 0.132ns (47.401%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.560     6.443    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  DAC_DAT_REG_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.146     6.589 r  DAC_DAT_REG_reg[2]/Q
                         net (fo=2, routed)           0.132     6.721    DAC_DAT_REG_reg_n_0_[2]
    SLICE_X40Y36         FDRE                                         r  LED_BUF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.167ns (57.809%)  route 0.122ns (42.191%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X46Y39         FDCE                                         r  DAC_DAT_REG_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.167     6.612 r  DAC_DAT_REG_reg[29]/Q
                         net (fo=2, routed)           0.122     6.734    DAC_DAT_REG_reg_n_0_[29]
    SLICE_X46Y40         FDRE                                         r  LED_BUF_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.095ns  (logic 1.580ns (19.520%)  route 6.515ns (80.480%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          1.043     8.095    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y37         FDRE                                         r  UART_RX_USB/clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.444     4.785    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  UART_RX_USB/clk_count_reg[11]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.095ns  (logic 1.580ns (19.520%)  route 6.515ns (80.480%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          1.043     8.095    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y37         FDRE                                         r  UART_RX_USB/clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.444     4.785    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  UART_RX_USB/clk_count_reg[6]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.956ns  (logic 1.580ns (19.863%)  route 6.375ns (80.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.904     7.956    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  UART_RX_USB/clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.445     4.786    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  UART_RX_USB/clk_count_reg[12]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.956ns  (logic 1.580ns (19.863%)  route 6.375ns (80.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.904     7.956    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  UART_RX_USB/clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.445     4.786    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  UART_RX_USB/clk_count_reg[13]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.956ns  (logic 1.580ns (19.863%)  route 6.375ns (80.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.904     7.956    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  UART_RX_USB/clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.445     4.786    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  UART_RX_USB/clk_count_reg[9]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 1.580ns (20.253%)  route 6.222ns (79.747%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.750     7.802    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  UART_RX_USB/clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.444     4.785    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  UART_RX_USB/clk_count_reg[10]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.670ns  (logic 1.580ns (20.601%)  route 6.090ns (79.399%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.619     7.670    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  UART_RX_USB/clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.443     4.784    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  UART_RX_USB/clk_count_reg[3]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.670ns  (logic 1.580ns (20.601%)  route 6.090ns (79.399%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.619     7.670    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  UART_RX_USB/clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.443     4.784    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  UART_RX_USB/clk_count_reg[5]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.658ns  (logic 1.704ns (22.254%)  route 5.954ns (77.746%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.142     6.598    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X47Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  UART_RX_USB/clk_count[0]_i_8/O
                         net (fo=1, routed)           0.812     7.534    UART_RX_USB/clk_count[0]_i_8_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.658 r  UART_RX_USB/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     7.658    UART_RX_USB/p_1_in[0]
    SLICE_X47Y35         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.443     4.784    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.580ns (21.000%)  route 5.945ns (79.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          5.472     6.928    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.473     7.525    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y35         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.443     4.784    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_BUF_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE                         0.000     0.000 r  LED_BUF_reg[23]/C
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[23]/Q
                         net (fo=1, routed)           0.140     0.281    LED_BUF[23]
    SLICE_X38Y37         LUT3 (Prop_lut3_I0_O)        0.046     0.327 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     0.327    led[7]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     6.955    INTERN_CLK_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  led_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.792%)  route 0.147ns (44.208%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE                         0.000     0.000 r  LED_BUF_reg[6]/C
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[6]/Q
                         net (fo=1, routed)           0.147     0.288    LED_BUF[6]
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.333 r  led[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    led[6]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     6.955    INTERN_CLK_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  led_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE                         0.000     0.000 r  LED_BUF_reg[10]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LED_BUF_reg[10]/Q
                         net (fo=1, routed)           0.137     0.301    LED_BUF[10]
    SLICE_X47Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.346 r  led[10]_i_1/O
                         net (fo=1, routed)           0.000     0.346    led[10]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.832     6.959    INTERN_CLK_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  led_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_WX_DAC/FSM_onehot_txstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.182%)  route 0.177ns (48.818%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/Q
                         net (fo=40, routed)          0.177     0.318    SPI_WX_DAC/rxstate
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.045     0.363 r  SPI_WX_DAC/FSM_onehot_rxstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    SPI_WX_DAC/FSM_onehot_rxstate[1]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.833     1.960    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[1]/C

Slack:                    inf
  Source:                 LED_BUF_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.475%)  route 0.198ns (51.525%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE                         0.000     0.000 r  LED_BUF_reg[18]/C
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[18]/Q
                         net (fo=1, routed)           0.198     0.339    LED_BUF[18]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.384 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    led[2]_i_1_n_0
    SLICE_X39Y36         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.827     6.954    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  led_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.685%)  route 0.199ns (51.315%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  LED_BUF_reg[3]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[3]/Q
                         net (fo=1, routed)           0.199     0.340    LED_BUF[3]
    SLICE_X39Y36         LUT3 (Prop_lut3_I2_O)        0.048     0.388 r  led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.388    led[3]_i_1_n_0
    SLICE_X39Y36         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.827     6.954    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  led_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.190ns (48.510%)  route 0.202ns (51.490%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE                         0.000     0.000 r  LED_BUF_reg[21]/C
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[21]/Q
                         net (fo=1, routed)           0.202     0.343    LED_BUF[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.049     0.392 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.392    led[5]_i_1_n_0
    SLICE_X39Y36         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.827     6.954    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  led_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.250ns (63.024%)  route 0.147ns (36.976%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE                         0.000     0.000 r  LED_BUF_reg[31]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  LED_BUF_reg[31]/Q
                         net (fo=1, routed)           0.147     0.295    LED_BUF[31]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.102     0.397 r  led[15]_i_1/O
                         net (fo=1, routed)           0.000     0.397    led[15]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.833     6.960    INTERN_CLK_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  led_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.247ns (62.148%)  route 0.150ns (37.852%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_BUF_reg[8]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  LED_BUF_reg[8]/Q
                         net (fo=1, routed)           0.150     0.298    LED_BUF[8]
    SLICE_X42Y36         LUT3 (Prop_lut3_I2_O)        0.099     0.397 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     0.397    led[8]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     6.955    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  led_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.246ns (60.404%)  route 0.161ns (39.596%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE                         0.000     0.000 r  LED_BUF_reg[30]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  LED_BUF_reg[30]/Q
                         net (fo=1, routed)           0.161     0.309    LED_BUF[30]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.098     0.407 r  led[14]_i_1/O
                         net (fo=1, routed)           0.000     0.407    led[14]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.833     6.960    INTERN_CLK_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  led_reg[14]/C  (IS_INVERTED)





