{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 18:14:00 2024 " "Info: Processing started: Fri Jun 07 18:14:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Info: Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Info: Found entity 1: TEST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Info: Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block5 " "Info: Found entity 1: Block5" {  } { { "Block5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block6.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block6 " "Info: Found entity 1: Block6" {  } { { "Block6.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block7.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block7 " "Info: Found entity 1: Block7" {  } { { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Block4T.bdf " "Warning: Can't analyze file -- file Block4T.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block8 " "Info: Found entity 1: Block8" {  } { { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block9.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block9 " "Info: Found entity 1: Block9" {  } { { "Block9.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block10 " "Info: Found entity 1: Block10" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block11.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block11 " "Info: Found entity 1: Block11" {  } { { "Block11.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block11.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST " "Info: Elaborating entity \"TEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block5 Block5:inst10 " "Info: Elaborating entity \"Block5\" for hierarchy \"Block5:inst10\"" {  } { { "TEST.bdf" "inst10" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 288 1072 1168 448 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 Block5:inst10\|7448:inst " "Info: Elaborating entity \"7448\" for hierarchy \"Block5:inst10\|7448:inst\"" {  } { { "Block5.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block5.bdf" { { 112 424 544 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block5:inst10\|7448:inst " "Info: Elaborated megafunction instantiation \"Block5:inst10\|7448:inst\"" {  } { { "Block5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block5.bdf" { { 112 424 544 272 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block4 Block4:inst3 " "Info: Elaborating entity \"Block4\" for hierarchy \"Block4:inst3\"" {  } { { "TEST.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 288 888 984 512 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block10 Block4:inst3\|Block10:inst9 " "Info: Elaborating entity \"Block10\" for hierarchy \"Block4:inst3\|Block10:inst9\"" {  } { { "Block4.bdf" "inst9" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 584 2576 2672 808 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block7 Block4:inst3\|Block10:inst9\|Block7:inst " "Info: Elaborating entity \"Block7\" for hierarchy \"Block4:inst3\|Block10:inst9\|Block7:inst\"" {  } { { "Block10.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 80 928 1024 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74190 Block4:inst3\|74190:inst " "Info: Elaborating entity \"74190\" for hierarchy \"Block4:inst3\|74190:inst\"" {  } { { "Block4.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 688 2184 2304 848 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block4:inst3\|74190:inst " "Info: Elaborated megafunction instantiation \"Block4:inst3\|74190:inst\"" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 688 2184 2304 848 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Block4:inst3\|74283:inst6 " "Info: Elaborating entity \"74283\" for hierarchy \"Block4:inst3\|74283:inst6\"" {  } { { "Block4.bdf" "inst6" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 528 1896 2000 704 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block4:inst3\|74283:inst6 " "Info: Elaborated megafunction instantiation \"Block4:inst3\|74283:inst6\"" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 528 1896 2000 704 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Block4:inst3\|74283:inst6\|f74283:sub " "Info: Elaborating entity \"f74283\" for hierarchy \"Block4:inst3\|74283:inst6\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "d:/quartus/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block4:inst3\|74283:inst6\|f74283:sub Block4:inst3\|74283:inst6 " "Info: Elaborated megafunction instantiation \"Block4:inst3\|74283:inst6\|f74283:sub\", which is child of megafunction instantiation \"Block4:inst3\|74283:inst6\"" {  } { { "74283.tdf" "" { Text "d:/quartus/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 528 1896 2000 704 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 Block2:inst1 " "Info: Elaborating entity \"Block2\" for hierarchy \"Block2:inst1\"" {  } { { "TEST.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 288 576 672 480 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst " "Info: Elaborating entity \"Block1\" for hierarchy \"Block1:inst\"" {  } { { "TEST.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 288 312 408 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 Block1:inst\|74160:inst " "Info: Elaborating entity \"74160\" for hierarchy \"Block1:inst\|74160:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 192 496 616 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst\|74160:inst " "Info: Elaborated megafunction instantiation \"Block1:inst\|74160:inst\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 192 496 616 376 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 Block3:inst2 " "Info: Elaborating entity \"Block3\" for hierarchy \"Block3:inst2\"" {  } { { "TEST.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 720 576 672 912 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block6 Block6:inst36 " "Info: Elaborating entity \"Block6\" for hierarchy \"Block6:inst36\"" {  } { { "TEST.bdf" "inst36" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 608 1520 1616 736 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 Block6:inst36\|74138:inst2 " "Info: Elaborating entity \"74138\" for hierarchy \"Block6:inst36\|74138:inst2\"" {  } { { "Block6.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block6.bdf" { { 200 368 488 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block6:inst36\|74138:inst2 " "Info: Elaborated megafunction instantiation \"Block6:inst36\|74138:inst2\"" {  } { { "Block6.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block6.bdf" { { 200 368 488 360 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "4 " "Info: Ignored 4 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "4 " "Info: Ignored 4 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "4 " "Info: Converted 4 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Info: Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Info: Implemented 122 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4419 " "Info: Peak virtual memory: 4419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 18:14:00 2024 " "Info: Processing ended: Fri Jun 07 18:14:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 18:14:01 2024 " "Info: Processing started: Fri Jun 07 18:14:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Block1 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Block1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 40 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name5 " "Info: Pin pin_name5 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { pin_name5 } } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 992 872 1048 1008 "pin_name5" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/traffic_lights/" 0 { } { { 0 { 0 ""} 0 519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK Global clock in PIN 18 " "Info: Automatically promoted some destinations of signal \"CLK\" to use Global clock in PIN 18" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst1\|58~0 " "Info: Destination \"Block4:inst4\|74190:inst1\|58~0\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst3\|74190:inst1\|58~0 " "Info: Destination \"Block4:inst3\|74190:inst1\|58~0\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst3\|74190:inst1\|48~0 " "Info: Destination \"Block4:inst3\|74190:inst1\|48~0\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|74190:inst1\|48~0 " "Info: Destination \"Block4:inst4\|74190:inst1\|48~0\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Block4:inst3\|inst5 Global clock " "Info: Automatically promoted some destinations of signal \"Block4:inst3\|inst5\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst3\|Block10:inst9\|inst7 " "Info: Destination \"Block4:inst3\|Block10:inst9\|inst7\" may be non-global or may not use global clock" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst3\|Block10:inst9\|inst8 " "Info: Destination \"Block4:inst3\|Block10:inst9\|inst8\" may be non-global or may not use global clock" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 208 1104 1168 288 "inst8" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst3\|Block10:inst9\|inst9 " "Info: Destination \"Block4:inst3\|Block10:inst9\|inst9\" may be non-global or may not use global clock" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 320 1128 1192 400 "inst9" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst3\|Block10:inst9\|inst10 " "Info: Destination \"Block4:inst3\|Block10:inst9\|inst10\" may be non-global or may not use global clock" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 448 1128 1192 528 "inst10" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block1:inst\|inst21~1 " "Info: Destination \"Block1:inst\|inst21~1\" may be non-global or may not use global clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Block4:inst4\|inst5 Global clock " "Info: Automatically promoted some destinations of signal \"Block4:inst4\|inst5\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pin_name5 " "Info: Destination \"pin_name5\" may be non-global or may not use global clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 992 872 1048 1008 "pin_name5" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|Block10:inst9\|inst7 " "Info: Destination \"Block4:inst4\|Block10:inst9\|inst7\" may be non-global or may not use global clock" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|Block10:inst9\|inst8 " "Info: Destination \"Block4:inst4\|Block10:inst9\|inst8\" may be non-global or may not use global clock" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 208 1104 1168 288 "inst8" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|Block10:inst9\|inst9 " "Info: Destination \"Block4:inst4\|Block10:inst9\|inst9\" may be non-global or may not use global clock" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 320 1128 1192 400 "inst9" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block4:inst4\|Block10:inst9\|inst10 " "Info: Destination \"Block4:inst4\|Block10:inst9\|inst10\" may be non-global or may not use global clock" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 448 1128 1192 528 "inst10" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block1:inst5\|inst21~1 " "Info: Destination \"Block1:inst5\|inst21~1\" may be non-global or may not use global clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Block1:inst5\|inst21~1 Global clock " "Info: Automatically promoted some destinations of signal \"Block1:inst5\|inst21~1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Block1:inst5\|inst21~1 " "Info: Destination \"Block1:inst5\|inst21~1\" may be non-global or may not use global clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 17 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 18 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 16 14 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 28 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.408 ns register pin " "Info: Estimated most critical path is register to pin delay of 6.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst5\|74160:inst\|8 1 REG LAB_X2_Y6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y6; Fanout = 15; REG Node = 'Block1:inst5\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst5|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.511 ns) 1.759 ns Block7:inst14\|inst5 2 COMB LAB_X3_Y6 1 " "Info: 2: + IC(1.248 ns) + CELL(0.511 ns) = 1.759 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'Block7:inst14\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.759 ns" { Block1:inst5|74160:inst|8 Block7:inst14|inst5 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block7.bdf" { { 168 512 576 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(2.322 ns) 6.408 ns SN_Red 3 PIN PIN_5 0 " "Info: 3: + IC(2.327 ns) + CELL(2.322 ns) = 6.408 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'SN_Red'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.649 ns" { Block7:inst14|inst5 SN_Red } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 424 96 272 440 "SN_Red" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 44.21 % ) " "Info: Total cell delay = 2.833 ns ( 44.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 55.79 % ) " "Info: Total interconnect delay = 3.575 ns ( 55.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.408 ns" { Block1:inst5|74160:inst|8 Block7:inst14|inst5 SN_Red } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/traffic_lights/Block1.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/traffic_lights/Block1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4508 " "Info: Peak virtual memory: 4508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 18:14:01 2024 " "Info: Processing ended: Fri Jun 07 18:14:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 18:14:02 2024 " "Info: Processing started: Fri Jun 07 18:14:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4365 " "Info: Peak virtual memory: 4365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 18:14:02 2024 " "Info: Processing ended: Fri Jun 07 18:14:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 18:14:03 2024 " "Info: Processing started: Fri Jun 07 18:14:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst5\|inst21~1 " "Warning: Node \"Block1:inst5\|inst21~1\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst\|inst21~1 " "Warning: Node \"Block1:inst\|inst21~1\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|inst5 " "Info: Detected ripple clock \"Block4:inst4\|inst5\" as buffer" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst3\|inst5 " "Info: Detected ripple clock \"Block4:inst3\|inst5\" as buffer" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst3\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Block1:inst5\|74160:inst\|6 register Block4:inst4\|Block10:inst9\|inst7 46.97 MHz 21.29 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 46.97 MHz between source register \"Block1:inst5\|74160:inst\|6\" and destination register \"Block4:inst4\|Block10:inst9\|inst7\" (period= 21.29 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.265 ns + Longest register register " "Info: + Longest register to register delay is 4.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst5\|74160:inst\|6 1 REG LC_X3_Y6_N6 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.511 ns) 1.479 ns Block3:inst2\|inst5~1 2 COMB LC_X3_Y6_N0 3 " "Info: 2: + IC(0.968 ns) + CELL(0.511 ns) = 1.479 ns; Loc. = LC_X3_Y6_N0; Fanout = 3; COMB Node = 'Block3:inst2\|inst5~1'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.479 ns" { Block1:inst5|74160:inst|6 Block3:inst2|inst5~1 } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block3.bdf" { { 16 240 304 64 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.740 ns) 2.936 ns Block4:inst4\|74283:inst6\|f74283:sub\|88~0 3 COMB LC_X3_Y6_N1 4 " "Info: 3: + IC(0.717 ns) + CELL(0.740 ns) = 2.936 ns; Loc. = LC_X3_Y6_N1; Fanout = 4; COMB Node = 'Block4:inst4\|74283:inst6\|f74283:sub\|88~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.457 ns" { Block3:inst2|inst5~1 Block4:inst4|74283:inst6|f74283:sub|88~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.591 ns) 4.265 ns Block4:inst4\|Block10:inst9\|inst7 4 REG LC_X3_Y6_N5 7 " "Info: 4: + IC(0.738 ns) + CELL(0.591 ns) = 4.265 ns; Loc. = LC_X3_Y6_N5; Fanout = 7; REG Node = 'Block4:inst4\|Block10:inst9\|inst7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.329 ns" { Block4:inst4|74283:inst6|f74283:sub|88~0 Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.842 ns ( 43.19 % ) " "Info: Total cell delay = 1.842 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 56.81 % ) " "Info: Total interconnect delay = 2.423 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.265 ns" { Block1:inst5|74160:inst|6 Block3:inst2|inst5~1 Block4:inst4|74283:inst6|f74283:sub|88~0 Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.265 ns" { Block1:inst5|74160:inst|6 {} Block3:inst2|inst5~1 {} Block4:inst4|74283:inst6|f74283:sub|88~0 {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.968ns 0.717ns 0.738ns } { 0.000ns 0.511ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.671 ns - Smallest " "Info: - Smallest clock skew is -5.671 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst4\|Block10:inst9\|inst7 2 REG LC_X3_Y6_N5 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y6_N5; Fanout = 7; REG Node = 'Block4:inst4\|Block10:inst9\|inst7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.490 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|inst5 2 REG LC_X9_Y5_N1 19 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y5_N1; Fanout = 19; REG Node = 'Block4:inst4\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.377 ns) + CELL(0.918 ns) 9.490 ns Block1:inst5\|74160:inst\|6 3 REG LC_X3_Y6_N6 17 " "Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.295 ns" { Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.56 % ) " "Info: Total cell delay = 3.375 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 64.44 % ) " "Info: Total interconnect delay = 6.115 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.265 ns" { Block1:inst5|74160:inst|6 Block3:inst2|inst5~1 Block4:inst4|74283:inst6|f74283:sub|88~0 Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.265 ns" { Block1:inst5|74160:inst|6 {} Block3:inst2|inst5~1 {} Block4:inst4|74283:inst6|f74283:sub|88~0 {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.968ns 0.717ns 0.738ns } { 0.000ns 0.511ns 0.740ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block4:inst3\|inst5 ctrl CLK 7.224 ns register " "Info: tsu for register \"Block4:inst3\|inst5\" (data pin = \"ctrl\", clock pin = \"CLK\") is 7.224 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.710 ns + Longest pin register " "Info: + Longest pin to register delay is 10.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 PIN PIN_69 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.670 ns) + CELL(0.200 ns) 6.002 ns Block4:inst3\|74190:inst\|39~0 2 COMB LC_X4_Y7_N2 3 " "Info: 2: + IC(4.670 ns) + CELL(0.200 ns) = 6.002 ns; Loc. = LC_X4_Y7_N2; Fanout = 3; COMB Node = 'Block4:inst3\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.870 ns" { ctrl Block4:inst3|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.200 ns) 6.956 ns Block4:inst3\|74190:inst1\|58~0 3 COMB LC_X4_Y7_N0 4 " "Info: 3: + IC(0.754 ns) + CELL(0.200 ns) = 6.956 ns; Loc. = LC_X4_Y7_N0; Fanout = 4; COMB Node = 'Block4:inst3\|74190:inst1\|58~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.954 ns" { Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|58~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.163 ns) + CELL(0.591 ns) 10.710 ns Block4:inst3\|inst5 4 REG LC_X12_Y3_N3 18 " "Info: 4: + IC(3.163 ns) + CELL(0.591 ns) = 10.710 ns; Loc. = LC_X12_Y3_N3; Fanout = 18; REG Node = 'Block4:inst3\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.754 ns" { Block4:inst3|74190:inst1|58~0 Block4:inst3|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.123 ns ( 19.82 % ) " "Info: Total cell delay = 2.123 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.587 ns ( 80.18 % ) " "Info: Total interconnect delay = 8.587 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.710 ns" { ctrl Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|58~0 Block4:inst3|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.710 ns" { ctrl {} ctrl~combout {} Block4:inst3|74190:inst|39~0 {} Block4:inst3|74190:inst1|58~0 {} Block4:inst3|inst5 {} } { 0.000ns 0.000ns 4.670ns 0.754ns 3.163ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst3\|inst5 2 REG LC_X12_Y3_N3 18 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N3; Fanout = 18; REG Node = 'Block4:inst3\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst3|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst3|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst3|inst5 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.710 ns" { ctrl Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|58~0 Block4:inst3|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.710 ns" { ctrl {} ctrl~combout {} Block4:inst3|74190:inst|39~0 {} Block4:inst3|74190:inst1|58~0 {} Block4:inst3|inst5 {} } { 0.000ns 0.000ns 4.670ns 0.754ns 3.163ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst3|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst3|inst5 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SN_L_Green Block1:inst5\|74160:inst\|6 16.565 ns register " "Info: tco from clock \"CLK\" to destination pin \"SN_L_Green\" through register \"Block1:inst5\|74160:inst\|6\" is 16.565 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.490 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|inst5 2 REG LC_X9_Y5_N1 19 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y5_N1; Fanout = 19; REG Node = 'Block4:inst4\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.377 ns) + CELL(0.918 ns) 9.490 ns Block1:inst5\|74160:inst\|6 3 REG LC_X3_Y6_N6 17 " "Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.295 ns" { Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.56 % ) " "Info: Total cell delay = 3.375 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 64.44 % ) " "Info: Total interconnect delay = 6.115 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.699 ns + Longest register pin " "Info: + Longest register to pin delay is 6.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst5\|74160:inst\|6 1 REG LC_X3_Y6_N6 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.511 ns) 1.952 ns Block7:inst18\|inst1~0 2 COMB LC_X2_Y6_N8 1 " "Info: 2: + IC(1.441 ns) + CELL(0.511 ns) = 1.952 ns; Loc. = LC_X2_Y6_N8; Fanout = 1; COMB Node = 'Block7:inst18\|inst1~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.952 ns" { Block1:inst5|74160:inst|6 Block7:inst18|inst1~0 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block7.bdf" { { 160 392 456 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(2.322 ns) 6.699 ns SN_L_Green 3 PIN PIN_8 0 " "Info: 3: + IC(2.425 ns) + CELL(2.322 ns) = 6.699 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'SN_L_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.747 ns" { Block7:inst18|inst1~0 SN_L_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 752 64 240 768 "SN_L_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 42.29 % ) " "Info: Total cell delay = 2.833 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.866 ns ( 57.71 % ) " "Info: Total interconnect delay = 3.866 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.699 ns" { Block1:inst5|74160:inst|6 Block7:inst18|inst1~0 SN_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.699 ns" { Block1:inst5|74160:inst|6 {} Block7:inst18|inst1~0 {} SN_L_Green {} } { 0.000ns 1.441ns 2.425ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.699 ns" { Block1:inst5|74160:inst|6 Block7:inst18|inst1~0 SN_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.699 ns" { Block1:inst5|74160:inst|6 {} Block7:inst18|inst1~0 {} SN_L_Green {} } { 0.000ns 1.441ns 2.425ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl EW_Yellow 11.560 ns Longest " "Info: Longest tpd from source pin \"ctrl\" to destination pin \"EW_Yellow\" is 11.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 PIN PIN_69 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.403 ns) + CELL(0.200 ns) 6.735 ns Block7:inst20\|inst1~0 2 COMB LC_X4_Y9_N5 1 " "Info: 2: + IC(5.403 ns) + CELL(0.200 ns) = 6.735 ns; Loc. = LC_X4_Y9_N5; Fanout = 1; COMB Node = 'Block7:inst20\|inst1~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.603 ns" { ctrl Block7:inst20|inst1~0 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block7.bdf" { { 160 392 456 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(2.322 ns) 11.560 ns EW_Yellow 3 PIN PIN_2 0 " "Info: 3: + IC(2.503 ns) + CELL(2.322 ns) = 11.560 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'EW_Yellow'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.825 ns" { Block7:inst20|inst1~0 EW_Yellow } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 72 920 1096 88 "EW_Yellow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 31.61 % ) " "Info: Total cell delay = 3.654 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.906 ns ( 68.39 % ) " "Info: Total interconnect delay = 7.906 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.560 ns" { ctrl Block7:inst20|inst1~0 EW_Yellow } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.560 ns" { ctrl {} ctrl~combout {} Block7:inst20|inst1~0 {} EW_Yellow {} } { 0.000ns 0.000ns 5.403ns 2.503ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block4:inst3\|74190:inst1\|48 CLK CLK -0.259 ns register " "Info: th for register \"Block4:inst3\|74190:inst1\|48\" (data pin = \"CLK\", clock pin = \"CLK\") is -0.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst3\|74190:inst1\|48 2 REG LC_X4_Y7_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N5; Fanout = 3; REG Node = 'Block4:inst3\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.299 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.545 ns) + CELL(0.591 ns) 4.299 ns Block4:inst3\|74190:inst1\|48 2 REG LC_X4_Y7_N5 3 " "Info: 2: + IC(2.545 ns) + CELL(0.591 ns) = 4.299 ns; Loc. = LC_X4_Y7_N5; Fanout = 3; REG Node = 'Block4:inst3\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.136 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 40.80 % ) " "Info: Total cell delay = 1.754 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.545 ns ( 59.20 % ) " "Info: Total interconnect delay = 2.545 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.299 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.299 ns" { CLK {} CLK~combout {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 2.545ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.299 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.299 ns" { CLK {} CLK~combout {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 2.545ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4363 " "Info: Peak virtual memory: 4363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 18:14:03 2024 " "Info: Processing ended: Fri Jun 07 18:14:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
