/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module Lemmings3(clk, areset, bump_left, bump_right, ground, dig, walk_left, walk_right, aaah, digging);
  input clk;
  wire clk;
  input areset;
  wire areset;
  input bump_left;
  wire bump_left;
  input bump_right;
  wire bump_right;
  input ground;
  wire ground;
  input dig;
  wire dig;
  output walk_left;
  wire walk_left;
  output walk_right;
  wire walk_right;
  output aaah;
  wire aaah;
  output digging;
  wire digging;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire [5:0] _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  reg [5:0] state;
  always @(posedge clk, posedge areset)
    if (areset) state[0] <= 1'h1;
    else state[0] <= _14_[0];
  always @(posedge clk, posedge areset)
    if (areset) state[1] <= 1'h0;
    else state[1] <= _14_[1];
  always @(posedge clk, posedge areset)
    if (areset) state[2] <= 1'h0;
    else state[2] <= _08_;
  always @(posedge clk, posedge areset)
    if (areset) state[3] <= 1'h0;
    else state[3] <= _14_[3];
  always @(posedge clk, posedge areset)
    if (areset) state[4] <= 1'h0;
    else state[4] <= _14_[4];
  always @(posedge clk, posedge areset)
    if (areset) state[5] <= 1'h0;
    else state[5] <= _02_;
  assign _15_ = ~ground;
  assign _21_ = ~bump_right;
  assign _22_ = ~dig;
  assign _23_ = ~bump_left;
  assign _02_ = _15_ & _00_;
  assign _13_ = ground & state[4];
  assign _12_ = _18_ & state[3];
  assign _11_ = ground & state[5];
  assign _10_ = _20_ & state[3];
  assign _09_ = _19_ & state[0];
  assign _08_ = _15_ & _01_;
  assign _07_ = ground & state[1];
  assign _06_ = _18_ & state[0];
  assign _05_ = ground & state[2];
  assign _04_ = _17_ & state[3];
  assign _03_ = _16_ & state[0];
  assign _24_ = state[3] | state[4];
  assign _00_ = _24_ | state[5];
  assign _14_[4] = _13_ | _12_;
  assign _32_ = _15_ | _22_;
  assign _25_ = _11_ | _10_;
  assign _14_[3] = _25_ | _09_;
  assign _26_ = bump_right | _15_;
  assign _33_ = _26_ | dig;
  assign _27_ = _23_ | _15_;
  assign _34_ = _27_ | dig;
  assign _28_ = state[0] | state[1];
  assign _01_ = _28_ | state[2];
  assign _14_[1] = _07_ | _06_;
  assign _29_ = _05_ | _04_;
  assign _14_[0] = _29_ | _03_;
  assign _30_ = _21_ | _15_;
  assign _35_ = _30_ | dig;
  assign _31_ = bump_left | _15_;
  assign _36_ = _31_ | dig;
  assign _18_ = ~_32_;
  assign _20_ = ~_33_;
  assign _19_ = ~_34_;
  assign _17_ = ~_35_;
  assign _16_ = ~_36_;
  assign aaah = state[2] | state[5];
  assign digging = state[1] | state[4];
  assign { _14_[5], _14_[2] } = { _02_, _08_ };
  assign walk_left = state[0];
  assign walk_right = state[3];
endmodule
