strict digraph "compose( ,  )" {
	node [label="\N"];
	"314:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd29ac5fb50>",
		fillcolor=turquoise,
		label="314:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"315:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd29ac5fe10>",
		fillcolor=springgreen,
		label="315:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"314:BL" -> "315:IF"	 [cond="[]",
		lineno=None];
	"256:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac61a90>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="256:AS
rxStatRegPlus_tmp[6] = length_128_255 & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['length_128_255', 'good_frame_get']"];
	"314:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd29ac5fad0>",
		clk_sens=True,
		fillcolor=gold,
		label="314:AL",
		sens="['rxclk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'rxStatRegPlus_tmp']"];
	"256:AS" -> "314:AL";
	"226:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29af09ed0>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="226:AS
rxStatRegPlus_tmp[0] = good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['good_frame_get']"];
	"226:AS" -> "314:AL";
	"291:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac60d50>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="291:AS
rxStatRegPlus_tmp[13] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"291:AS" -> "314:AL";
	"316:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd29ac5fd10>",
		fillcolor=firebrick,
		label="316:NS
rxStatRegPlus <= #TP 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd29ac5fd10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"315:IF" -> "316:NS"	 [cond="['reset']",
		label=reset,
		lineno=315];
	"318:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd29ac5ff90>",
		fillcolor=firebrick,
		label="318:NS
rxStatRegPlus <= #TP rxStatRegPlus_tmp;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd29ac5ff90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"315:IF" -> "318:NS"	 [cond="['reset']",
		label="!(reset)",
		lineno=315];
	"261:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac61d90>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="261:AS
rxStatRegPlus_tmp[7] = length_256_511 & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['length_256_511', 'good_frame_get']"];
	"261:AS" -> "314:AL";
	"241:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac61190>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="241:AS
rxStatRegPlus_tmp[3] = multi_valid & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['multi_valid', 'good_frame_get']"];
	"241:AS" -> "314:AL";
	"281:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac60890>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="281:AS
rxStatRegPlus_tmp[11] = large_error;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['large_error']"];
	"281:AS" -> "314:AL";
	"266:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac600d0>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="266:AS
rxStatRegPlus_tmp[8] = length_512_1023 & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['length_512_1023', 'good_frame_get']"];
	"266:AS" -> "314:AL";
	"Leaf_314:AL"	 [def_var="['rxStatRegPlus']",
		label="Leaf_314:AL"];
	"316:NS" -> "Leaf_314:AL"	 [cond="[]",
		lineno=None];
	"311:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac5f710>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="311:AS
rxStatRegPlus_tmp[17] = receiving;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['receiving']"];
	"311:AS" -> "314:AL";
	"296:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac5f050>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="296:AS
rxStatRegPlus_tmp[14] = jumbo_frame & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['jumbo_frame', 'good_frame_get']"];
	"296:AS" -> "314:AL";
	"231:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29af09a10>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="231:AS
rxStatRegPlus_tmp[1] = crc_check_invalid;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['crc_check_invalid']"];
	"231:AS" -> "314:AL";
	"271:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac603d0>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="271:AS
rxStatRegPlus_tmp[9] = length_1024_max & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['length_1024_max', 'good_frame_get']"];
	"271:AS" -> "314:AL";
	"276:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac60690>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="276:AS
rxStatRegPlus_tmp[10] = pause_frame & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pause_frame', 'good_frame_get']"];
	"276:AS" -> "314:AL";
	"246:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac61490>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="246:AS
rxStatRegPlus_tmp[4] = padded_frame & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['padded_frame', 'good_frame_get']"];
	"246:AS" -> "314:AL";
	"251:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac61790>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="251:AS
rxStatRegPlus_tmp[5] = length_65_127 & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['length_65_127', 'good_frame_get']"];
	"251:AS" -> "314:AL";
	"301:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac5f250>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="301:AS
rxStatRegPlus_tmp[15] = small_error;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['small_error']"];
	"301:AS" -> "314:AL";
	"286:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac60b50>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="286:AS
rxStatRegPlus_tmp[12] = pause_frame & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pause_frame', 'good_frame_get']"];
	"286:AS" -> "314:AL";
	"306:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29ac5f510>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="306:AS
rxStatRegPlus_tmp[16] = receiving & get_error_code;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['receiving', 'get_error_code']"];
	"306:AS" -> "314:AL";
	"314:AL" -> "314:BL"	 [cond="[]",
		lineno=None];
	"236:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd29af09b10>",
		def_var="['rxStatRegPlus_tmp']",
		fillcolor=deepskyblue,
		label="236:AS
rxStatRegPlus_tmp[2] = broad_valid & good_frame_get;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['broad_valid', 'good_frame_get']"];
	"236:AS" -> "314:AL";
	"318:NS" -> "Leaf_314:AL"	 [cond="[]",
		lineno=None];
}
