#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb28ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb28c50 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xb33ff0 .functor NOT 1, L_0xb5eb50, C4<0>, C4<0>, C4<0>;
L_0xb5e8b0 .functor XOR 1, L_0xb5e750, L_0xb5e810, C4<0>, C4<0>;
L_0xb5ea40 .functor XOR 1, L_0xb5e8b0, L_0xb5e970, C4<0>, C4<0>;
v0xb5aa40_0 .net *"_ivl_10", 0 0, L_0xb5e970;  1 drivers
v0xb5ab40_0 .net *"_ivl_12", 0 0, L_0xb5ea40;  1 drivers
v0xb5ac20_0 .net *"_ivl_2", 0 0, L_0xb5c8d0;  1 drivers
v0xb5ace0_0 .net *"_ivl_4", 0 0, L_0xb5e750;  1 drivers
v0xb5adc0_0 .net *"_ivl_6", 0 0, L_0xb5e810;  1 drivers
v0xb5aef0_0 .net *"_ivl_8", 0 0, L_0xb5e8b0;  1 drivers
v0xb5afd0_0 .net "a", 0 0, v0xb57820_0;  1 drivers
v0xb5b070_0 .net "b", 0 0, v0xb578c0_0;  1 drivers
v0xb5b110_0 .net "c", 0 0, v0xb57960_0;  1 drivers
v0xb5b1b0_0 .var "clk", 0 0;
v0xb5b250_0 .net "d", 0 0, v0xb57aa0_0;  1 drivers
v0xb5b2f0_0 .net "q_dut", 0 0, L_0xb5e4b0;  1 drivers
v0xb5b390_0 .net "q_ref", 0 0, L_0xb34060;  1 drivers
v0xb5b430_0 .var/2u "stats1", 159 0;
v0xb5b4d0_0 .var/2u "strobe", 0 0;
v0xb5b570_0 .net "tb_match", 0 0, L_0xb5eb50;  1 drivers
v0xb5b630_0 .net "tb_mismatch", 0 0, L_0xb33ff0;  1 drivers
v0xb5b6f0_0 .net "wavedrom_enable", 0 0, v0xb57b90_0;  1 drivers
v0xb5b790_0 .net "wavedrom_title", 511 0, v0xb57c30_0;  1 drivers
L_0xb5c8d0 .concat [ 1 0 0 0], L_0xb34060;
L_0xb5e750 .concat [ 1 0 0 0], L_0xb34060;
L_0xb5e810 .concat [ 1 0 0 0], L_0xb5e4b0;
L_0xb5e970 .concat [ 1 0 0 0], L_0xb34060;
L_0xb5eb50 .cmp/eeq 1, L_0xb5c8d0, L_0xb5ea40;
S_0xb28de0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xb28c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb14ea0 .functor OR 1, v0xb57820_0, v0xb578c0_0, C4<0>, C4<0>;
L_0xb29540 .functor OR 1, v0xb57960_0, v0xb57aa0_0, C4<0>, C4<0>;
L_0xb34060 .functor AND 1, L_0xb14ea0, L_0xb29540, C4<1>, C4<1>;
v0xb34260_0 .net *"_ivl_0", 0 0, L_0xb14ea0;  1 drivers
v0xb34300_0 .net *"_ivl_2", 0 0, L_0xb29540;  1 drivers
v0xb14ff0_0 .net "a", 0 0, v0xb57820_0;  alias, 1 drivers
v0xb15090_0 .net "b", 0 0, v0xb578c0_0;  alias, 1 drivers
v0xb56ca0_0 .net "c", 0 0, v0xb57960_0;  alias, 1 drivers
v0xb56db0_0 .net "d", 0 0, v0xb57aa0_0;  alias, 1 drivers
v0xb56e70_0 .net "q", 0 0, L_0xb34060;  alias, 1 drivers
S_0xb56fd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xb28c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xb57820_0 .var "a", 0 0;
v0xb578c0_0 .var "b", 0 0;
v0xb57960_0 .var "c", 0 0;
v0xb57a00_0 .net "clk", 0 0, v0xb5b1b0_0;  1 drivers
v0xb57aa0_0 .var "d", 0 0;
v0xb57b90_0 .var "wavedrom_enable", 0 0;
v0xb57c30_0 .var "wavedrom_title", 511 0;
E_0xb23a60/0 .event negedge, v0xb57a00_0;
E_0xb23a60/1 .event posedge, v0xb57a00_0;
E_0xb23a60 .event/or E_0xb23a60/0, E_0xb23a60/1;
E_0xb23cb0 .event posedge, v0xb57a00_0;
E_0xb0d9f0 .event negedge, v0xb57a00_0;
S_0xb57320 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xb56fd0;
 .timescale -12 -12;
v0xb57520_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb57620 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xb56fd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb57d90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xb28c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb5bac0 .functor NOT 1, v0xb57820_0, C4<0>, C4<0>, C4<0>;
L_0xb5bb50 .functor NOT 1, v0xb578c0_0, C4<0>, C4<0>, C4<0>;
L_0xb5bbe0 .functor AND 1, L_0xb5bac0, L_0xb5bb50, C4<1>, C4<1>;
L_0xb5bc50 .functor NOT 1, v0xb57960_0, C4<0>, C4<0>, C4<0>;
L_0xb5bcf0 .functor AND 1, L_0xb5bbe0, L_0xb5bc50, C4<1>, C4<1>;
L_0xb5be00 .functor AND 1, L_0xb5bcf0, v0xb57aa0_0, C4<1>, C4<1>;
L_0xb5bf00 .functor NOT 1, v0xb57820_0, C4<0>, C4<0>, C4<0>;
L_0xb5bf70 .functor NOT 1, v0xb578c0_0, C4<0>, C4<0>, C4<0>;
L_0xb5c030 .functor AND 1, L_0xb5bf00, L_0xb5bf70, C4<1>, C4<1>;
L_0xb5c140 .functor AND 1, L_0xb5c030, v0xb57960_0, C4<1>, C4<1>;
L_0xb5c260 .functor NOT 1, v0xb57aa0_0, C4<0>, C4<0>, C4<0>;
L_0xb5c2d0 .functor AND 1, L_0xb5c140, L_0xb5c260, C4<1>, C4<1>;
L_0xb5c400 .functor OR 1, L_0xb5be00, L_0xb5c2d0, C4<0>, C4<0>;
L_0xb5c510 .functor NOT 1, v0xb57820_0, C4<0>, C4<0>, C4<0>;
L_0xb5c390 .functor AND 1, L_0xb5c510, v0xb578c0_0, C4<1>, C4<1>;
L_0xb5c650 .functor NOT 1, v0xb57960_0, C4<0>, C4<0>, C4<0>;
L_0xb5c750 .functor AND 1, L_0xb5c390, L_0xb5c650, C4<1>, C4<1>;
L_0xb5c860 .functor NOT 1, v0xb57aa0_0, C4<0>, C4<0>, C4<0>;
L_0xb5c970 .functor AND 1, L_0xb5c750, L_0xb5c860, C4<1>, C4<1>;
L_0xb5ca80 .functor OR 1, L_0xb5c400, L_0xb5c970, C4<0>, C4<0>;
L_0xb5cc40 .functor NOT 1, v0xb57960_0, C4<0>, C4<0>, C4<0>;
L_0xb5cdc0 .functor AND 1, v0xb578c0_0, L_0xb5cc40, C4<1>, C4<1>;
L_0xb5d050 .functor AND 1, L_0xb5cdc0, v0xb57aa0_0, C4<1>, C4<1>;
L_0xb5d220 .functor OR 1, L_0xb5ca80, L_0xb5d050, C4<0>, C4<0>;
L_0xb5d400 .functor AND 1, v0xb578c0_0, v0xb57960_0, C4<1>, C4<1>;
L_0xb5d470 .functor NOT 1, v0xb57aa0_0, C4<0>, C4<0>, C4<0>;
L_0xb5d5c0 .functor AND 1, L_0xb5d400, L_0xb5d470, C4<1>, C4<1>;
L_0xb5d6d0 .functor OR 1, L_0xb5d220, L_0xb5d5c0, C4<0>, C4<0>;
L_0xb5d8d0 .functor AND 1, v0xb578c0_0, v0xb57960_0, C4<1>, C4<1>;
L_0xb5d940 .functor AND 1, L_0xb5d8d0, v0xb57aa0_0, C4<1>, C4<1>;
L_0xb5db00 .functor OR 1, L_0xb5d6d0, L_0xb5d940, C4<0>, C4<0>;
L_0xb5dc10 .functor NOT 1, v0xb578c0_0, C4<0>, C4<0>, C4<0>;
L_0xb5dd90 .functor AND 1, v0xb57820_0, L_0xb5dc10, C4<1>, C4<1>;
L_0xb5df60 .functor NOT 1, v0xb57960_0, C4<0>, C4<0>, C4<0>;
L_0xb5e0f0 .functor AND 1, L_0xb5dd90, L_0xb5df60, C4<1>, C4<1>;
L_0xb5e200 .functor NOT 1, v0xb57aa0_0, C4<0>, C4<0>, C4<0>;
L_0xb5e3a0 .functor AND 1, L_0xb5e0f0, L_0xb5e200, C4<1>, C4<1>;
L_0xb5e4b0 .functor OR 1, L_0xb5db00, L_0xb5e3a0, C4<0>, C4<0>;
v0xb58080_0 .net *"_ivl_0", 0 0, L_0xb5bac0;  1 drivers
v0xb58160_0 .net *"_ivl_10", 0 0, L_0xb5be00;  1 drivers
v0xb58240_0 .net *"_ivl_12", 0 0, L_0xb5bf00;  1 drivers
v0xb58330_0 .net *"_ivl_14", 0 0, L_0xb5bf70;  1 drivers
v0xb58410_0 .net *"_ivl_16", 0 0, L_0xb5c030;  1 drivers
v0xb58540_0 .net *"_ivl_18", 0 0, L_0xb5c140;  1 drivers
v0xb58620_0 .net *"_ivl_2", 0 0, L_0xb5bb50;  1 drivers
v0xb58700_0 .net *"_ivl_20", 0 0, L_0xb5c260;  1 drivers
v0xb587e0_0 .net *"_ivl_22", 0 0, L_0xb5c2d0;  1 drivers
v0xb588c0_0 .net *"_ivl_24", 0 0, L_0xb5c400;  1 drivers
v0xb589a0_0 .net *"_ivl_26", 0 0, L_0xb5c510;  1 drivers
v0xb58a80_0 .net *"_ivl_28", 0 0, L_0xb5c390;  1 drivers
v0xb58b60_0 .net *"_ivl_30", 0 0, L_0xb5c650;  1 drivers
v0xb58c40_0 .net *"_ivl_32", 0 0, L_0xb5c750;  1 drivers
v0xb58d20_0 .net *"_ivl_34", 0 0, L_0xb5c860;  1 drivers
v0xb58e00_0 .net *"_ivl_36", 0 0, L_0xb5c970;  1 drivers
v0xb58ee0_0 .net *"_ivl_38", 0 0, L_0xb5ca80;  1 drivers
v0xb58fc0_0 .net *"_ivl_4", 0 0, L_0xb5bbe0;  1 drivers
v0xb590a0_0 .net *"_ivl_40", 0 0, L_0xb5cc40;  1 drivers
v0xb59180_0 .net *"_ivl_42", 0 0, L_0xb5cdc0;  1 drivers
v0xb59260_0 .net *"_ivl_44", 0 0, L_0xb5d050;  1 drivers
v0xb59340_0 .net *"_ivl_46", 0 0, L_0xb5d220;  1 drivers
v0xb59420_0 .net *"_ivl_48", 0 0, L_0xb5d400;  1 drivers
v0xb59500_0 .net *"_ivl_50", 0 0, L_0xb5d470;  1 drivers
v0xb595e0_0 .net *"_ivl_52", 0 0, L_0xb5d5c0;  1 drivers
v0xb596c0_0 .net *"_ivl_54", 0 0, L_0xb5d6d0;  1 drivers
v0xb597a0_0 .net *"_ivl_56", 0 0, L_0xb5d8d0;  1 drivers
v0xb59880_0 .net *"_ivl_58", 0 0, L_0xb5d940;  1 drivers
v0xb59960_0 .net *"_ivl_6", 0 0, L_0xb5bc50;  1 drivers
v0xb59a40_0 .net *"_ivl_60", 0 0, L_0xb5db00;  1 drivers
v0xb59b20_0 .net *"_ivl_62", 0 0, L_0xb5dc10;  1 drivers
v0xb59c00_0 .net *"_ivl_64", 0 0, L_0xb5dd90;  1 drivers
v0xb59ce0_0 .net *"_ivl_66", 0 0, L_0xb5df60;  1 drivers
v0xb59fd0_0 .net *"_ivl_68", 0 0, L_0xb5e0f0;  1 drivers
v0xb5a0b0_0 .net *"_ivl_70", 0 0, L_0xb5e200;  1 drivers
v0xb5a190_0 .net *"_ivl_72", 0 0, L_0xb5e3a0;  1 drivers
v0xb5a270_0 .net *"_ivl_8", 0 0, L_0xb5bcf0;  1 drivers
v0xb5a350_0 .net "a", 0 0, v0xb57820_0;  alias, 1 drivers
v0xb5a3f0_0 .net "b", 0 0, v0xb578c0_0;  alias, 1 drivers
v0xb5a4e0_0 .net "c", 0 0, v0xb57960_0;  alias, 1 drivers
v0xb5a5d0_0 .net "d", 0 0, v0xb57aa0_0;  alias, 1 drivers
v0xb5a6c0_0 .net "q", 0 0, L_0xb5e4b0;  alias, 1 drivers
S_0xb5a820 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xb28c50;
 .timescale -12 -12;
E_0xb23800 .event anyedge, v0xb5b4d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb5b4d0_0;
    %nor/r;
    %assign/vec4 v0xb5b4d0_0, 0;
    %wait E_0xb23800;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb56fd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb57aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb57960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb578c0_0, 0;
    %assign/vec4 v0xb57820_0, 0;
    %wait E_0xb0d9f0;
    %wait E_0xb23cb0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb57aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb57960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb578c0_0, 0;
    %assign/vec4 v0xb57820_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb23a60;
    %load/vec4 v0xb57820_0;
    %load/vec4 v0xb578c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb57960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb57aa0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb57aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb57960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb578c0_0, 0;
    %assign/vec4 v0xb57820_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb57620;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb23a60;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xb57aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb57960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb578c0_0, 0;
    %assign/vec4 v0xb57820_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xb28c50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb5b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb5b4d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xb28c50;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xb5b1b0_0;
    %inv;
    %store/vec4 v0xb5b1b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xb28c50;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb57a00_0, v0xb5b630_0, v0xb5afd0_0, v0xb5b070_0, v0xb5b110_0, v0xb5b250_0, v0xb5b390_0, v0xb5b2f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xb28c50;
T_7 ;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xb28c50;
T_8 ;
    %wait E_0xb23a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb5b430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5b430_0, 4, 32;
    %load/vec4 v0xb5b570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5b430_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb5b430_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5b430_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xb5b390_0;
    %load/vec4 v0xb5b390_0;
    %load/vec4 v0xb5b2f0_0;
    %xor;
    %load/vec4 v0xb5b390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5b430_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xb5b430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5b430_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter5/response0/top_module.sv";
