Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c854e2a4b0d14d4787079d905492d00b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port opcode [C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.srcs/sources_1/new/tempTOP.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port opcode [C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.srcs/sources_1/new/tempTOP.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.AddSub_8bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.InstructionDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.digit_Sep
Compiling module xil_defaultlib.BCD_to7Seg
Compiling module xil_defaultlib.time_multiplexer
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
