<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="chip">
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet" CBX_FILE_NAME="dcfifo_pkp1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector|altsyncram:mem2_rtl_0" CBX_FILE_NAME="altsyncram_9sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer01|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_c2h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector|altsyncram:mem1_rtl_0" CBX_FILE_NAME="altsyncram_9sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux" CBX_FILE_NAME="mux_dec.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_c2h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_c2h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_49i1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter" CBX_FILE_NAME="cntr_r3i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet" CBX_FILE_NAME="dcfifo_tkp1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer00|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer01|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer01|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector|altsyncram:mem1_rtl_0" CBX_FILE_NAME="altsyncram_9sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer00|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_c2h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_ape1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer00|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer01|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_ape1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer00|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter" CBX_FILE_NAME="cntr_mki.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer00|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_c2h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer01|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_c2h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram" CBX_FILE_NAME="altsyncram_q384.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer01|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector|altsyncram:mem1_rtl_0" CBX_FILE_NAME="altsyncram_9sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector|altsyncram:mem2_rtl_0" CBX_FILE_NAME="altsyncram_9sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_c2h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_ape1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_ape1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|csr_pcs10gbaser:pcs_map|csr_indexed_read_only_reg:mux_errored_block_cnt|altshift_taps:sreg_rtl_0" CBX_FILE_NAME="shift_taps_snu.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer00|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_n1i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet" CBX_FILE_NAME="dcfifo_pkp1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|avalon_sysctrl:AVALON_SYSCTRL_TOP_|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_uve1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed|altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_ici1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet" CBX_FILE_NAME="dcfifo_tkp1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector|altsyncram:mem1_rtl_0" CBX_FILE_NAME="altsyncram_9sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|lpm_mult:mutiplyer11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_c2h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector|altsyncram:mem2_rtl_0" CBX_FILE_NAME="altsyncram_9sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder" CBX_FILE_NAME="decode_1hf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter" CBX_FILE_NAME="cntr_sqi.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter" CBX_FILE_NAME="cntr_02i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|jtag_system:JTAG_SYSTEM_TOP|jtag_system_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_ipm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_49i1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_avalon_sc_fifo:tx_sc_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_20n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_eci1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0" CBX_FILE_NAME="shift_taps_cnv.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_eci1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP_2|altera_avalon_dc_fifo:dc_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_u2j1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed|altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_ici1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_49i1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_avalon_sc_fifo:rx_sc_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_tvm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0" CBX_FILE_NAME="shift_taps_cnv.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_avalon_sc_fifo:rx_sc_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_svm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP|altera_avalon_dc_fifo:dc_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_u2j1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_avalon_sc_fifo:tx_sc_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_20n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_49i1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector|altsyncram:mem2_rtl_0" CBX_FILE_NAME="altsyncram_9sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed|altera_avalon_dc_fifo:dc_fifo_2|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_ici1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed|altera_avalon_dc_fifo:dc_fifo_2|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_ici1.tdf"/>
	</PROJECT>
</LOG_ROOT>
