"use strict";(self.webpackChunkwi_znet_documentation=self.webpackChunkwi_znet_documentation||[]).push([[6860],{3905:(e,t,r)=>{r.d(t,{Zo:()=>s,kt:()=>m});var a=r(67294);function i(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function n(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,a)}return r}function o(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?n(Object(r),!0).forEach((function(t){i(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):n(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function l(e,t){if(null==e)return{};var r,a,i=function(e,t){if(null==e)return{};var r,a,i={},n=Object.keys(e);for(a=0;a<n.length;a++)r=n[a],t.indexOf(r)>=0||(i[r]=e[r]);return i}(e,t);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(a=0;a<n.length;a++)r=n[a],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(i[r]=e[r])}return i}var u=a.createContext({}),p=function(e){var t=a.useContext(u),r=t;return e&&(r="function"==typeof e?e(t):o(o({},t),e)),r},s=function(e){var t=p(e.components);return a.createElement(u.Provider,{value:t},e.children)},d={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},c=a.forwardRef((function(e,t){var r=e.components,i=e.mdxType,n=e.originalType,u=e.parentName,s=l(e,["components","mdxType","originalType","parentName"]),c=p(r),m=i,k=c["".concat(u,".").concat(m)]||c[m]||d[m]||n;return r?a.createElement(k,o(o({ref:t},s),{},{components:r})):a.createElement(k,o({ref:t},s))}));function m(e,t){var r=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var n=r.length,o=new Array(n);o[0]=c;var l={};for(var u in t)hasOwnProperty.call(t,u)&&(l[u]=t[u]);l.originalType=e,l.mdxType="string"==typeof e?e:i,o[1]=l;for(var p=2;p<n;p++)o[p]=r[p];return a.createElement.apply(null,o)}return a.createElement.apply(null,r)}c.displayName="MDXCreateElement"},72250:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>u,contentTitle:()=>o,default:()=>d,frontMatter:()=>n,metadata:()=>l,toc:()=>p});var a=r(87462),i=(r(67294),r(3905));const n={id:"w7100a",title:"W7100A",date:new Date("2021-07-26T00:00:00.000Z")},o=void 0,l={unversionedId:"Product/iMCU/W7100/w7100a",id:"Product/iMCU/W7100/w7100a",title:"W7100A",description:"Overview",source:"@site/docs/Product/iMCU/W7100/W7100A.md",sourceDirName:"Product/iMCU/W7100",slug:"/Product/iMCU/W7100/w7100a",permalink:"/Product/iMCU/W7100/w7100a",draft:!1,editUrl:"https://github.com/Wiznet/document_framework/tree/master/docs/Product/iMCU/W7100/W7100A.md",tags:[],version:"current",frontMatter:{id:"w7100a",title:"W7100A",date:"2021-07-26T00:00:00.000Z"},sidebar:"docs",previous:{title:"Library and Peripheral Example",permalink:"/Product/iMCU/W7500P/libraries-examples"},next:{title:"iMCU7100-EVB",permalink:"/Product/iMCU/W7100/imcu7100-evb"}},u={},p=[{value:"Overview",id:"overview",level:2},{value:"Features",id:"features",level:2},{value:"Block Diagram",id:"block-diagram",level:2},{value:"Download",id:"download",level:2},{value:"Documents",id:"documents",level:3},{value:"Datasheet",id:"datasheet",level:4},{value:"Erratasheet",id:"erratasheet",level:4},{value:"Limitation Note",id:"limitation-note",level:4},{value:"Comparison Sheet",id:"comparison-sheet",level:4},{value:"Application Note",id:"application-note",level:4},{value:"Drivers",id:"drivers",level:3},{value:"Utilities",id:"utilities",level:3}],s={toc:p};function d(e){let{components:t,...n}=e;return(0,i.kt)("wrapper",(0,a.Z)({},s,n,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("p",null,(0,i.kt)("img",{src:r(31455).Z,width:"666",height:"418"})),(0,i.kt)("h2",{id:"overview"},"Overview"),(0,i.kt)("p",null,"iMCU W7100A is the one-chip solution which integrates an 8051 compatible microcontroller, 64KB SRAM and hardwired TCP/IP Core for high performance and easy development. The TCP/IP core is a market-proven hardwired TCP/IP stack with an integrated Ethernet MAC & PHY. The Hardwired TCP/IP stack supports the TCP, UDP, IPv4, ICMP, ARP, IGMP and PPPoE which has been used in various applications for years."),(0,i.kt)("h2",{id:"features"},"Features"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"Fully software compatible with industrial standard 8051"),(0,i.kt)("li",{parentName:"ul"},"Pipelined architecture which enables execution of instructions 4~5 times faster than a standard 8051"),(0,i.kt)("li",{parentName:"ul"},"10BaseT/100BaseTX Ethernet PHY embedded"),(0,i.kt)("li",{parentName:"ul"},"Power down mode supported for saving power consumption"),(0,i.kt)("li",{parentName:"ul"},"Hardwired TCP/IP Protocols: TCP, UDP, ICMP, IPv4 ARP, IGMP, PPPoE, Ethernet"),(0,i.kt)("li",{parentName:"ul"},"Auto Negotiation (Full-duplex and half duplex), Auto MDI/MDIX"),(0,i.kt)("li",{parentName:"ul"},"ADSL connection with PPPoE Protocol with PAP/CHAP Authentication mode support"),(0,i.kt)("li",{parentName:"ul"},"independent sockets which are running simultaneously"),(0,i.kt)("li",{parentName:"ul"},"32Kbytes Data buffer for the Network"),(0,i.kt)("li",{parentName:"ul"},"Network status LED outputs (TX, RX, Full/Half duplex, Collision, Link, and Speed)"),(0,i.kt)("li",{parentName:"ul"},"Not supports IP fragmentation (driver function)"),(0,i.kt)("li",{parentName:"ul"},"2 Data Pointers (DPTRs) for fast memory blocks processing"),(0,i.kt)("li",{parentName:"ul"},"Advanced INC & DEC modes"),(0,i.kt)("li",{parentName:"ul"},"Auto-switch of current DPTR"),(0,i.kt)("li",{parentName:"ul"},"64KBytes Data Memory (RAM)"),(0,i.kt)("li",{parentName:"ul"},"255Bytes data FLASH"),(0,i.kt)("li",{parentName:"ul"},"64KBytes Code Memory"),(0,i.kt)("li",{parentName:"ul"},"2KBytes Boot Code Memory"),(0,i.kt)("li",{parentName:"ul"},"Up to 16M bytes of external (off-chip) data memory (100pin version)"),(0,i.kt)("li",{parentName:"ul"},"Interrupt controller"),(0,i.kt)("li",{parentName:"ul"},"2 priority levels"),(0,i.kt)("li",{parentName:"ul"},"4 external interrupt sources"),(0,i.kt)("li",{parentName:"ul"},"Watchdog interrupt"),(0,i.kt)("li",{parentName:"ul"},"Four 8-bit I/O Ports"),(0,i.kt)("li",{parentName:"ul"},"Three timers/counters"),(0,i.kt)("li",{parentName:"ul"},"Full-duplex UART (max. 230kBaud)"),(0,i.kt)("li",{parentName:"ul"},"Programmable Watchdog Timer"),(0,i.kt)("li",{parentName:"ul"},"DoCD\u2122 compatible debugger"),(0,i.kt)("li",{parentName:"ul"},"High Product Endurance"),(0,i.kt)("li",{parentName:"ul"},"Minimum 100,000 program/erase cycles (FLASH)"),(0,i.kt)("li",{parentName:"ul"},"Minimum 10 years data retention")),(0,i.kt)("h2",{id:"block-diagram"},"Block Diagram"),(0,i.kt)("p",null,(0,i.kt)("img",{src:r(47825).Z,width:"400",height:"279"})),(0,i.kt)("h2",{id:"download"},"Download"),(0,i.kt)("h3",{id:"documents"},"Documents"),(0,i.kt)("h4",{id:"datasheet"},"Datasheet"),(0,i.kt)("a",{href:"/img/products/w7100a/W7100A_DS_V124E.pdf",target:"_blank"},"W7100A Datasheet V1.2.5"),(0,i.kt)("p",null,"Last Update: 2016.08.25"),(0,i.kt)("h4",{id:"erratasheet"},"Erratasheet"),(0,i.kt)("a",{href:"/img/products/w7100a/W7100A_ES_v110E.pdf",target:"_blank"},"W7100A Chip Erratasheet v1.1.0"),(0,i.kt)("p",null,"Last Update: 2012.09.18"),(0,i.kt)("h4",{id:"limitation-note"},"Limitation Note"),(0,i.kt)("a",{href:"/img/products/w7100a/limitation_note_-_arp_problem_in_the_nlb_environment_-_english_0312_.pdf",target:"_blank"},"Limitation Note \u2013 ARP problem in the NLB environment"),(0,i.kt)("p",null,"Last Update: 2018.03.12"),(0,i.kt)("h4",{id:"comparison-sheet"},"Comparison Sheet"),(0,i.kt)("a",{href:"/img/products/w7100a/Differences_between_W7100A_and_W7100_v1.1_En.pdf",target:"_blank"},"Comparison Sheet of W7100 & W7100A"),(0,i.kt)("p",null,"Differences between W7100A and W7100_v1.1"),(0,i.kt)("h4",{id:"application-note"},"Application Note"),(0,i.kt)("a",{href:"/img/products/w7100a/w7100a-app_note.zip",target:"_blank"},"W7100A Application Note (Docs & Sample Codes)"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"TCP, UDP, DHCP, DNS_Client, DDNS, HTTP_Server, HTTP_Client, Telnet, Serial to Ethernet, IPRAW, MACRAW, UART, Timer, LCD, I2C, Code Flash Programming, Data Flash Programming, External Memory, WDTimer"),(0,i.kt)("li",{parentName:"ul"},"KEIL uVision 3 and 4 IDE Project")),(0,i.kt)("h3",{id:"drivers"},"Drivers"),(0,i.kt)("a",{href:"/img/products/w7100a/W7100A_Driver_v1.92.zip",target:"_blank"},"W7100A Driver"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"W7100A/ W7100 Integrated Driver (updated on 2013.04.16)"),(0,i.kt)("li",{parentName:"ul"},"Produced by KEIL uVision 4 IDE")),(0,i.kt)("h3",{id:"utilities"},"Utilities"),(0,i.kt)("a",{href:"/img/products/w7100a/WizISP_Program2.1.1_and_Guide1.0.zip",target:"_blank"},"WIZISP & Programming Guide"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"Last Update: 2012.11.26"),(0,i.kt)("li",{parentName:"ul"},"Version : 2.1.")))}d.isMDXComponent=!0},31455:(e,t,r)=>{r.d(t,{Z:()=>a});const a=r.p+"assets/images/100_64-c2ace4137b4ecea1206bbeae774c079d.jpg"},47825:(e,t,r)=>{r.d(t,{Z:()=>a});const a=r.p+"assets/images/blcok-1-9a2d401829fb6ea401d0324874a98c9c.jpg"}}]);