// Seed: 1866992593
module module_0;
  wire id_1;
  ;
  assign module_2.id_10 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1
    , id_15,
    input uwire id_2,
    output tri id_3,
    input uwire id_4,
    output uwire id_5,
    input tri1 id_6,
    input wor id_7,
    input uwire id_8,
    output wand id_9,
    output supply1 id_10,
    input supply1 id_11
    , id_16,
    input tri id_12,
    output uwire id_13
);
  logic \id_17 ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    output wire id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    output wor id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wor id_14,
    input wire id_15,
    output wor id_16,
    input wor id_17,
    input wor id_18,
    output tri0 id_19,
    input tri1 id_20,
    output tri id_21,
    output wor id_22,
    input tri1 id_23,
    output tri0 id_24,
    input uwire id_25
);
  assign id_24 = -1;
  module_0 modCall_1 ();
  parameter id_27 = -1'd0;
endmodule
