#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26735a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26b6e50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x26718d0 .functor NOT 1, L_0x26eb060, C4<0>, C4<0>, C4<0>;
L_0x26ead70 .functor XOR 8, L_0x26eab10, L_0x26eacd0, C4<00000000>, C4<00000000>;
L_0x26eaf50 .functor XOR 8, L_0x26ead70, L_0x26eae80, C4<00000000>, C4<00000000>;
v0x26e86f0_0 .net *"_ivl_10", 7 0, L_0x26eae80;  1 drivers
v0x26e87f0_0 .net *"_ivl_12", 7 0, L_0x26eaf50;  1 drivers
v0x26e88d0_0 .net *"_ivl_2", 7 0, L_0x26eaa70;  1 drivers
v0x26e8990_0 .net *"_ivl_4", 7 0, L_0x26eab10;  1 drivers
v0x26e8a70_0 .net *"_ivl_6", 7 0, L_0x26eacd0;  1 drivers
v0x26e8ba0_0 .net *"_ivl_8", 7 0, L_0x26ead70;  1 drivers
v0x26e8c80_0 .net "areset", 0 0, L_0x2671ce0;  1 drivers
v0x26e8d20_0 .var "clk", 0 0;
v0x26e8dc0_0 .net "predict_history_dut", 6 0, v0x26e7910_0;  1 drivers
v0x26e8f10_0 .net "predict_history_ref", 6 0, L_0x26ea8e0;  1 drivers
v0x26e8fb0_0 .net "predict_pc", 6 0, L_0x26e9b70;  1 drivers
v0x26e9050_0 .net "predict_taken_dut", 0 0, v0x26e7be0_0;  1 drivers
v0x26e90f0_0 .net "predict_taken_ref", 0 0, L_0x26ea720;  1 drivers
v0x26e9190_0 .net "predict_valid", 0 0, v0x26e4bb0_0;  1 drivers
v0x26e9230_0 .var/2u "stats1", 223 0;
v0x26e92d0_0 .var/2u "strobe", 0 0;
v0x26e9390_0 .net "tb_match", 0 0, L_0x26eb060;  1 drivers
v0x26e9540_0 .net "tb_mismatch", 0 0, L_0x26718d0;  1 drivers
v0x26e95e0_0 .net "train_history", 6 0, L_0x26ea120;  1 drivers
v0x26e96a0_0 .net "train_mispredicted", 0 0, L_0x26e9fc0;  1 drivers
v0x26e9740_0 .net "train_pc", 6 0, L_0x26ea2b0;  1 drivers
v0x26e9800_0 .net "train_taken", 0 0, L_0x26e9da0;  1 drivers
v0x26e98a0_0 .net "train_valid", 0 0, v0x26e5530_0;  1 drivers
v0x26e9940_0 .net "wavedrom_enable", 0 0, v0x26e5600_0;  1 drivers
v0x26e99e0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x26e56a0_0;  1 drivers
v0x26e9a80_0 .net "wavedrom_title", 511 0, v0x26e5780_0;  1 drivers
L_0x26eaa70 .concat [ 7 1 0 0], L_0x26ea8e0, L_0x26ea720;
L_0x26eab10 .concat [ 7 1 0 0], L_0x26ea8e0, L_0x26ea720;
L_0x26eacd0 .concat [ 7 1 0 0], v0x26e7910_0, v0x26e7be0_0;
L_0x26eae80 .concat [ 7 1 0 0], L_0x26ea8e0, L_0x26ea720;
L_0x26eb060 .cmp/eeq 8, L_0x26eaa70, L_0x26eaf50;
S_0x2670c50 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x26b6e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x26c20a0 .param/l "LNT" 0 3 22, C4<01>;
P_0x26c20e0 .param/l "LT" 0 3 22, C4<10>;
P_0x26c2120 .param/l "SNT" 0 3 22, C4<00>;
P_0x26c2160 .param/l "ST" 0 3 22, C4<11>;
P_0x26c21a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x26721c0 .functor XOR 7, v0x26e2d50_0, L_0x26e9b70, C4<0000000>, C4<0000000>;
L_0x269d100 .functor XOR 7, L_0x26ea120, L_0x26ea2b0, C4<0000000>, C4<0000000>;
v0x26b0090_0 .net *"_ivl_11", 0 0, L_0x26ea630;  1 drivers
L_0x7f16056b81c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26b0360_0 .net *"_ivl_12", 0 0, L_0x7f16056b81c8;  1 drivers
L_0x7f16056b8210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2671940_0 .net *"_ivl_16", 6 0, L_0x7f16056b8210;  1 drivers
v0x2671b80_0 .net *"_ivl_4", 1 0, L_0x26ea440;  1 drivers
v0x2671d50_0 .net *"_ivl_6", 8 0, L_0x26ea540;  1 drivers
L_0x7f16056b8180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26722b0_0 .net *"_ivl_9", 1 0, L_0x7f16056b8180;  1 drivers
v0x26e2a30_0 .net "areset", 0 0, L_0x2671ce0;  alias, 1 drivers
v0x26e2af0_0 .net "clk", 0 0, v0x26e8d20_0;  1 drivers
v0x26e2bb0 .array "pht", 0 127, 1 0;
v0x26e2c70_0 .net "predict_history", 6 0, L_0x26ea8e0;  alias, 1 drivers
v0x26e2d50_0 .var "predict_history_r", 6 0;
v0x26e2e30_0 .net "predict_index", 6 0, L_0x26721c0;  1 drivers
v0x26e2f10_0 .net "predict_pc", 6 0, L_0x26e9b70;  alias, 1 drivers
v0x26e2ff0_0 .net "predict_taken", 0 0, L_0x26ea720;  alias, 1 drivers
v0x26e30b0_0 .net "predict_valid", 0 0, v0x26e4bb0_0;  alias, 1 drivers
v0x26e3170_0 .net "train_history", 6 0, L_0x26ea120;  alias, 1 drivers
v0x26e3250_0 .net "train_index", 6 0, L_0x269d100;  1 drivers
v0x26e3330_0 .net "train_mispredicted", 0 0, L_0x26e9fc0;  alias, 1 drivers
v0x26e33f0_0 .net "train_pc", 6 0, L_0x26ea2b0;  alias, 1 drivers
v0x26e34d0_0 .net "train_taken", 0 0, L_0x26e9da0;  alias, 1 drivers
v0x26e3590_0 .net "train_valid", 0 0, v0x26e5530_0;  alias, 1 drivers
E_0x2682990 .event posedge, v0x26e2a30_0, v0x26e2af0_0;
L_0x26ea440 .array/port v0x26e2bb0, L_0x26ea540;
L_0x26ea540 .concat [ 7 2 0 0], L_0x26721c0, L_0x7f16056b8180;
L_0x26ea630 .part L_0x26ea440, 1, 1;
L_0x26ea720 .functor MUXZ 1, L_0x7f16056b81c8, L_0x26ea630, v0x26e4bb0_0, C4<>;
L_0x26ea8e0 .functor MUXZ 7, L_0x7f16056b8210, v0x26e2d50_0, v0x26e4bb0_0, C4<>;
S_0x2674dd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x2670c50;
 .timescale -12 -12;
v0x26afc70_0 .var/i "i", 31 0;
S_0x26e37b0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x26b6e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x26e3960 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2671ce0 .functor BUFZ 1, v0x26e4c80_0, C4<0>, C4<0>, C4<0>;
L_0x7f16056b80a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26e4440_0 .net *"_ivl_10", 0 0, L_0x7f16056b80a8;  1 drivers
L_0x7f16056b80f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26e4520_0 .net *"_ivl_14", 6 0, L_0x7f16056b80f0;  1 drivers
L_0x7f16056b8138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26e4600_0 .net *"_ivl_18", 6 0, L_0x7f16056b8138;  1 drivers
L_0x7f16056b8018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26e46c0_0 .net *"_ivl_2", 6 0, L_0x7f16056b8018;  1 drivers
L_0x7f16056b8060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26e47a0_0 .net *"_ivl_6", 0 0, L_0x7f16056b8060;  1 drivers
v0x26e48d0_0 .net "areset", 0 0, L_0x2671ce0;  alias, 1 drivers
v0x26e4970_0 .net "clk", 0 0, v0x26e8d20_0;  alias, 1 drivers
v0x26e4a40_0 .net "predict_pc", 6 0, L_0x26e9b70;  alias, 1 drivers
v0x26e4b10_0 .var "predict_pc_r", 6 0;
v0x26e4bb0_0 .var "predict_valid", 0 0;
v0x26e4c80_0 .var "reset", 0 0;
v0x26e4d20_0 .net "tb_match", 0 0, L_0x26eb060;  alias, 1 drivers
v0x26e4de0_0 .net "train_history", 6 0, L_0x26ea120;  alias, 1 drivers
v0x26e4ed0_0 .var "train_history_r", 6 0;
v0x26e4f90_0 .net "train_mispredicted", 0 0, L_0x26e9fc0;  alias, 1 drivers
v0x26e5060_0 .var "train_mispredicted_r", 0 0;
v0x26e5100_0 .net "train_pc", 6 0, L_0x26ea2b0;  alias, 1 drivers
v0x26e5300_0 .var "train_pc_r", 6 0;
v0x26e53c0_0 .net "train_taken", 0 0, L_0x26e9da0;  alias, 1 drivers
v0x26e5490_0 .var "train_taken_r", 0 0;
v0x26e5530_0 .var "train_valid", 0 0;
v0x26e5600_0 .var "wavedrom_enable", 0 0;
v0x26e56a0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x26e5780_0 .var "wavedrom_title", 511 0;
E_0x2681e30/0 .event negedge, v0x26e2af0_0;
E_0x2681e30/1 .event posedge, v0x26e2af0_0;
E_0x2681e30 .event/or E_0x2681e30/0, E_0x2681e30/1;
L_0x26e9b70 .functor MUXZ 7, L_0x7f16056b8018, v0x26e4b10_0, v0x26e4bb0_0, C4<>;
L_0x26e9da0 .functor MUXZ 1, L_0x7f16056b8060, v0x26e5490_0, v0x26e5530_0, C4<>;
L_0x26e9fc0 .functor MUXZ 1, L_0x7f16056b80a8, v0x26e5060_0, v0x26e5530_0, C4<>;
L_0x26ea120 .functor MUXZ 7, L_0x7f16056b80f0, v0x26e4ed0_0, v0x26e5530_0, C4<>;
L_0x26ea2b0 .functor MUXZ 7, L_0x7f16056b8138, v0x26e5300_0, v0x26e5530_0, C4<>;
S_0x26e3a20 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x26e37b0;
 .timescale -12 -12;
v0x26e3c80_0 .var/2u "arfail", 0 0;
v0x26e3d60_0 .var "async", 0 0;
v0x26e3e20_0 .var/2u "datafail", 0 0;
v0x26e3ec0_0 .var/2u "srfail", 0 0;
E_0x2681be0 .event posedge, v0x26e2af0_0;
E_0x26639f0 .event negedge, v0x26e2af0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2681be0;
    %wait E_0x2681be0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2681be0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x26639f0;
    %load/vec4 v0x26e4d20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26e3e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %wait E_0x2681be0;
    %load/vec4 v0x26e4d20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26e3c80_0, 0, 1;
    %wait E_0x2681be0;
    %load/vec4 v0x26e4d20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26e3ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %load/vec4 v0x26e3ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x26e3c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x26e3d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x26e3e20_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x26e3d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x26e3f80 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x26e37b0;
 .timescale -12 -12;
v0x26e4180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26e4260 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x26e37b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26e5a00 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x26b6e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x268bd10 .functor XOR 7, L_0x26e9b70, v0x26e7740_0, C4<0000000>, C4<0000000>;
L_0x26c3400 .functor XOR 7, L_0x26ea2b0, L_0x26ea120, C4<0000000>, C4<0000000>;
v0x26e6460 .array "PHT", 0 127, 1 0;
v0x26e7540_0 .net "areset", 0 0, L_0x2671ce0;  alias, 1 drivers
v0x26e7650_0 .net "clk", 0 0, v0x26e8d20_0;  alias, 1 drivers
v0x26e7740_0 .var "global_history", 6 0;
v0x26e77e0_0 .var "predict_PHT_val", 1 0;
v0x26e7910_0 .var "predict_history", 6 0;
v0x26e79f0_0 .net "predict_index", 6 0, L_0x268bd10;  1 drivers
v0x26e7ad0_0 .net "predict_pc", 6 0, L_0x26e9b70;  alias, 1 drivers
v0x26e7be0_0 .var "predict_taken", 0 0;
v0x26e7ca0_0 .net "predict_valid", 0 0, v0x26e4bb0_0;  alias, 1 drivers
v0x26e7d40_0 .net "train_history", 6 0, L_0x26ea120;  alias, 1 drivers
v0x26e7e50_0 .net "train_index", 6 0, L_0x26c3400;  1 drivers
v0x26e7f30_0 .net "train_mispredicted", 0 0, L_0x26e9fc0;  alias, 1 drivers
v0x26e8020_0 .net "train_pc", 6 0, L_0x26ea2b0;  alias, 1 drivers
v0x26e8130_0 .net "train_taken", 0 0, L_0x26e9da0;  alias, 1 drivers
v0x26e8220_0 .net "train_valid", 0 0, v0x26e5530_0;  alias, 1 drivers
v0x26e6460_0 .array/port v0x26e6460, 0;
v0x26e6460_1 .array/port v0x26e6460, 1;
E_0x26c85f0/0 .event anyedge, v0x26e30b0_0, v0x26e79f0_0, v0x26e6460_0, v0x26e6460_1;
v0x26e6460_2 .array/port v0x26e6460, 2;
v0x26e6460_3 .array/port v0x26e6460, 3;
v0x26e6460_4 .array/port v0x26e6460, 4;
v0x26e6460_5 .array/port v0x26e6460, 5;
E_0x26c85f0/1 .event anyedge, v0x26e6460_2, v0x26e6460_3, v0x26e6460_4, v0x26e6460_5;
v0x26e6460_6 .array/port v0x26e6460, 6;
v0x26e6460_7 .array/port v0x26e6460, 7;
v0x26e6460_8 .array/port v0x26e6460, 8;
v0x26e6460_9 .array/port v0x26e6460, 9;
E_0x26c85f0/2 .event anyedge, v0x26e6460_6, v0x26e6460_7, v0x26e6460_8, v0x26e6460_9;
v0x26e6460_10 .array/port v0x26e6460, 10;
v0x26e6460_11 .array/port v0x26e6460, 11;
v0x26e6460_12 .array/port v0x26e6460, 12;
v0x26e6460_13 .array/port v0x26e6460, 13;
E_0x26c85f0/3 .event anyedge, v0x26e6460_10, v0x26e6460_11, v0x26e6460_12, v0x26e6460_13;
v0x26e6460_14 .array/port v0x26e6460, 14;
v0x26e6460_15 .array/port v0x26e6460, 15;
v0x26e6460_16 .array/port v0x26e6460, 16;
v0x26e6460_17 .array/port v0x26e6460, 17;
E_0x26c85f0/4 .event anyedge, v0x26e6460_14, v0x26e6460_15, v0x26e6460_16, v0x26e6460_17;
v0x26e6460_18 .array/port v0x26e6460, 18;
v0x26e6460_19 .array/port v0x26e6460, 19;
v0x26e6460_20 .array/port v0x26e6460, 20;
v0x26e6460_21 .array/port v0x26e6460, 21;
E_0x26c85f0/5 .event anyedge, v0x26e6460_18, v0x26e6460_19, v0x26e6460_20, v0x26e6460_21;
v0x26e6460_22 .array/port v0x26e6460, 22;
v0x26e6460_23 .array/port v0x26e6460, 23;
v0x26e6460_24 .array/port v0x26e6460, 24;
v0x26e6460_25 .array/port v0x26e6460, 25;
E_0x26c85f0/6 .event anyedge, v0x26e6460_22, v0x26e6460_23, v0x26e6460_24, v0x26e6460_25;
v0x26e6460_26 .array/port v0x26e6460, 26;
v0x26e6460_27 .array/port v0x26e6460, 27;
v0x26e6460_28 .array/port v0x26e6460, 28;
v0x26e6460_29 .array/port v0x26e6460, 29;
E_0x26c85f0/7 .event anyedge, v0x26e6460_26, v0x26e6460_27, v0x26e6460_28, v0x26e6460_29;
v0x26e6460_30 .array/port v0x26e6460, 30;
v0x26e6460_31 .array/port v0x26e6460, 31;
v0x26e6460_32 .array/port v0x26e6460, 32;
v0x26e6460_33 .array/port v0x26e6460, 33;
E_0x26c85f0/8 .event anyedge, v0x26e6460_30, v0x26e6460_31, v0x26e6460_32, v0x26e6460_33;
v0x26e6460_34 .array/port v0x26e6460, 34;
v0x26e6460_35 .array/port v0x26e6460, 35;
v0x26e6460_36 .array/port v0x26e6460, 36;
v0x26e6460_37 .array/port v0x26e6460, 37;
E_0x26c85f0/9 .event anyedge, v0x26e6460_34, v0x26e6460_35, v0x26e6460_36, v0x26e6460_37;
v0x26e6460_38 .array/port v0x26e6460, 38;
v0x26e6460_39 .array/port v0x26e6460, 39;
v0x26e6460_40 .array/port v0x26e6460, 40;
v0x26e6460_41 .array/port v0x26e6460, 41;
E_0x26c85f0/10 .event anyedge, v0x26e6460_38, v0x26e6460_39, v0x26e6460_40, v0x26e6460_41;
v0x26e6460_42 .array/port v0x26e6460, 42;
v0x26e6460_43 .array/port v0x26e6460, 43;
v0x26e6460_44 .array/port v0x26e6460, 44;
v0x26e6460_45 .array/port v0x26e6460, 45;
E_0x26c85f0/11 .event anyedge, v0x26e6460_42, v0x26e6460_43, v0x26e6460_44, v0x26e6460_45;
v0x26e6460_46 .array/port v0x26e6460, 46;
v0x26e6460_47 .array/port v0x26e6460, 47;
v0x26e6460_48 .array/port v0x26e6460, 48;
v0x26e6460_49 .array/port v0x26e6460, 49;
E_0x26c85f0/12 .event anyedge, v0x26e6460_46, v0x26e6460_47, v0x26e6460_48, v0x26e6460_49;
v0x26e6460_50 .array/port v0x26e6460, 50;
v0x26e6460_51 .array/port v0x26e6460, 51;
v0x26e6460_52 .array/port v0x26e6460, 52;
v0x26e6460_53 .array/port v0x26e6460, 53;
E_0x26c85f0/13 .event anyedge, v0x26e6460_50, v0x26e6460_51, v0x26e6460_52, v0x26e6460_53;
v0x26e6460_54 .array/port v0x26e6460, 54;
v0x26e6460_55 .array/port v0x26e6460, 55;
v0x26e6460_56 .array/port v0x26e6460, 56;
v0x26e6460_57 .array/port v0x26e6460, 57;
E_0x26c85f0/14 .event anyedge, v0x26e6460_54, v0x26e6460_55, v0x26e6460_56, v0x26e6460_57;
v0x26e6460_58 .array/port v0x26e6460, 58;
v0x26e6460_59 .array/port v0x26e6460, 59;
v0x26e6460_60 .array/port v0x26e6460, 60;
v0x26e6460_61 .array/port v0x26e6460, 61;
E_0x26c85f0/15 .event anyedge, v0x26e6460_58, v0x26e6460_59, v0x26e6460_60, v0x26e6460_61;
v0x26e6460_62 .array/port v0x26e6460, 62;
v0x26e6460_63 .array/port v0x26e6460, 63;
v0x26e6460_64 .array/port v0x26e6460, 64;
v0x26e6460_65 .array/port v0x26e6460, 65;
E_0x26c85f0/16 .event anyedge, v0x26e6460_62, v0x26e6460_63, v0x26e6460_64, v0x26e6460_65;
v0x26e6460_66 .array/port v0x26e6460, 66;
v0x26e6460_67 .array/port v0x26e6460, 67;
v0x26e6460_68 .array/port v0x26e6460, 68;
v0x26e6460_69 .array/port v0x26e6460, 69;
E_0x26c85f0/17 .event anyedge, v0x26e6460_66, v0x26e6460_67, v0x26e6460_68, v0x26e6460_69;
v0x26e6460_70 .array/port v0x26e6460, 70;
v0x26e6460_71 .array/port v0x26e6460, 71;
v0x26e6460_72 .array/port v0x26e6460, 72;
v0x26e6460_73 .array/port v0x26e6460, 73;
E_0x26c85f0/18 .event anyedge, v0x26e6460_70, v0x26e6460_71, v0x26e6460_72, v0x26e6460_73;
v0x26e6460_74 .array/port v0x26e6460, 74;
v0x26e6460_75 .array/port v0x26e6460, 75;
v0x26e6460_76 .array/port v0x26e6460, 76;
v0x26e6460_77 .array/port v0x26e6460, 77;
E_0x26c85f0/19 .event anyedge, v0x26e6460_74, v0x26e6460_75, v0x26e6460_76, v0x26e6460_77;
v0x26e6460_78 .array/port v0x26e6460, 78;
v0x26e6460_79 .array/port v0x26e6460, 79;
v0x26e6460_80 .array/port v0x26e6460, 80;
v0x26e6460_81 .array/port v0x26e6460, 81;
E_0x26c85f0/20 .event anyedge, v0x26e6460_78, v0x26e6460_79, v0x26e6460_80, v0x26e6460_81;
v0x26e6460_82 .array/port v0x26e6460, 82;
v0x26e6460_83 .array/port v0x26e6460, 83;
v0x26e6460_84 .array/port v0x26e6460, 84;
v0x26e6460_85 .array/port v0x26e6460, 85;
E_0x26c85f0/21 .event anyedge, v0x26e6460_82, v0x26e6460_83, v0x26e6460_84, v0x26e6460_85;
v0x26e6460_86 .array/port v0x26e6460, 86;
v0x26e6460_87 .array/port v0x26e6460, 87;
v0x26e6460_88 .array/port v0x26e6460, 88;
v0x26e6460_89 .array/port v0x26e6460, 89;
E_0x26c85f0/22 .event anyedge, v0x26e6460_86, v0x26e6460_87, v0x26e6460_88, v0x26e6460_89;
v0x26e6460_90 .array/port v0x26e6460, 90;
v0x26e6460_91 .array/port v0x26e6460, 91;
v0x26e6460_92 .array/port v0x26e6460, 92;
v0x26e6460_93 .array/port v0x26e6460, 93;
E_0x26c85f0/23 .event anyedge, v0x26e6460_90, v0x26e6460_91, v0x26e6460_92, v0x26e6460_93;
v0x26e6460_94 .array/port v0x26e6460, 94;
v0x26e6460_95 .array/port v0x26e6460, 95;
v0x26e6460_96 .array/port v0x26e6460, 96;
v0x26e6460_97 .array/port v0x26e6460, 97;
E_0x26c85f0/24 .event anyedge, v0x26e6460_94, v0x26e6460_95, v0x26e6460_96, v0x26e6460_97;
v0x26e6460_98 .array/port v0x26e6460, 98;
v0x26e6460_99 .array/port v0x26e6460, 99;
v0x26e6460_100 .array/port v0x26e6460, 100;
v0x26e6460_101 .array/port v0x26e6460, 101;
E_0x26c85f0/25 .event anyedge, v0x26e6460_98, v0x26e6460_99, v0x26e6460_100, v0x26e6460_101;
v0x26e6460_102 .array/port v0x26e6460, 102;
v0x26e6460_103 .array/port v0x26e6460, 103;
v0x26e6460_104 .array/port v0x26e6460, 104;
v0x26e6460_105 .array/port v0x26e6460, 105;
E_0x26c85f0/26 .event anyedge, v0x26e6460_102, v0x26e6460_103, v0x26e6460_104, v0x26e6460_105;
v0x26e6460_106 .array/port v0x26e6460, 106;
v0x26e6460_107 .array/port v0x26e6460, 107;
v0x26e6460_108 .array/port v0x26e6460, 108;
v0x26e6460_109 .array/port v0x26e6460, 109;
E_0x26c85f0/27 .event anyedge, v0x26e6460_106, v0x26e6460_107, v0x26e6460_108, v0x26e6460_109;
v0x26e6460_110 .array/port v0x26e6460, 110;
v0x26e6460_111 .array/port v0x26e6460, 111;
v0x26e6460_112 .array/port v0x26e6460, 112;
v0x26e6460_113 .array/port v0x26e6460, 113;
E_0x26c85f0/28 .event anyedge, v0x26e6460_110, v0x26e6460_111, v0x26e6460_112, v0x26e6460_113;
v0x26e6460_114 .array/port v0x26e6460, 114;
v0x26e6460_115 .array/port v0x26e6460, 115;
v0x26e6460_116 .array/port v0x26e6460, 116;
v0x26e6460_117 .array/port v0x26e6460, 117;
E_0x26c85f0/29 .event anyedge, v0x26e6460_114, v0x26e6460_115, v0x26e6460_116, v0x26e6460_117;
v0x26e6460_118 .array/port v0x26e6460, 118;
v0x26e6460_119 .array/port v0x26e6460, 119;
v0x26e6460_120 .array/port v0x26e6460, 120;
v0x26e6460_121 .array/port v0x26e6460, 121;
E_0x26c85f0/30 .event anyedge, v0x26e6460_118, v0x26e6460_119, v0x26e6460_120, v0x26e6460_121;
v0x26e6460_122 .array/port v0x26e6460, 122;
v0x26e6460_123 .array/port v0x26e6460, 123;
v0x26e6460_124 .array/port v0x26e6460, 124;
v0x26e6460_125 .array/port v0x26e6460, 125;
E_0x26c85f0/31 .event anyedge, v0x26e6460_122, v0x26e6460_123, v0x26e6460_124, v0x26e6460_125;
v0x26e6460_126 .array/port v0x26e6460, 126;
v0x26e6460_127 .array/port v0x26e6460, 127;
E_0x26c85f0/32 .event anyedge, v0x26e6460_126, v0x26e6460_127, v0x26e77e0_0, v0x26e7740_0;
E_0x26c85f0 .event/or E_0x26c85f0/0, E_0x26c85f0/1, E_0x26c85f0/2, E_0x26c85f0/3, E_0x26c85f0/4, E_0x26c85f0/5, E_0x26c85f0/6, E_0x26c85f0/7, E_0x26c85f0/8, E_0x26c85f0/9, E_0x26c85f0/10, E_0x26c85f0/11, E_0x26c85f0/12, E_0x26c85f0/13, E_0x26c85f0/14, E_0x26c85f0/15, E_0x26c85f0/16, E_0x26c85f0/17, E_0x26c85f0/18, E_0x26c85f0/19, E_0x26c85f0/20, E_0x26c85f0/21, E_0x26c85f0/22, E_0x26c85f0/23, E_0x26c85f0/24, E_0x26c85f0/25, E_0x26c85f0/26, E_0x26c85f0/27, E_0x26c85f0/28, E_0x26c85f0/29, E_0x26c85f0/30, E_0x26c85f0/31, E_0x26c85f0/32;
S_0x26e6160 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 44, 4 44 0, S_0x26e5a00;
 .timescale 0 0;
v0x26e6360_0 .var/i "i", 31 0;
S_0x26e84d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x26b6e50;
 .timescale -12 -12;
E_0x26c88e0 .event anyedge, v0x26e92d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26e92d0_0;
    %nor/r;
    %assign/vec4 v0x26e92d0_0, 0;
    %wait E_0x26c88e0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26e37b0;
T_4 ;
    %wait E_0x2681be0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e4bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5060_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x26e5300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e4bb0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x26e4b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e3d60_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x26e3a20;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26e4260;
    %join;
    %wait E_0x2681be0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e4bb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x26e4b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e4bb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x26e5300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5060_0, 0;
    %wait E_0x26639f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2681be0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2681be0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26e4260;
    %join;
    %wait E_0x2681be0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x26e4b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e4bb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x26e5300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5060_0, 0;
    %wait E_0x26639f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e4c80_0, 0;
    %wait E_0x2681be0;
    %wait E_0x2681be0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5490_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2681be0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %wait E_0x2681be0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2681be0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26e4260;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2681e30;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x26e5530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5490_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x26e5300_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x26e4b10_0, 0;
    %assign/vec4 v0x26e4bb0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x26e4ed0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x26e5060_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2670c50;
T_5 ;
    %wait E_0x2682990;
    %load/vec4 v0x26e2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x2674dd0;
    %jmp t_0;
    .scope S_0x2674dd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26afc70_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x26afc70_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x26afc70_0;
    %store/vec4a v0x26e2bb0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x26afc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26afc70_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x2670c50;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x26e2d50_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x26e30b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x26e2d50_0;
    %load/vec4 v0x26e2ff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x26e2d50_0, 0;
T_5.5 ;
    %load/vec4 v0x26e3590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x26e3250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e2bb0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x26e34d0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x26e3250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e2bb0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x26e3250_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26e2bb0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x26e3250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e2bb0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x26e34d0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x26e3250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e2bb0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x26e3250_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26e2bb0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x26e3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x26e3170_0;
    %load/vec4 v0x26e34d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x26e2d50_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x26e5a00;
T_6 ;
    %wait E_0x26c85f0;
    %load/vec4 v0x26e7ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x26e79f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e6460, 4;
    %store/vec4 v0x26e77e0_0, 0, 2;
    %load/vec4 v0x26e77e0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x26e7be0_0, 0, 1;
    %load/vec4 v0x26e7740_0;
    %store/vec4 v0x26e7910_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e7be0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x26e7910_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x26e5a00;
T_7 ;
    %wait E_0x2682990;
    %load/vec4 v0x26e7540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x26e6160;
    %jmp t_2;
    .scope S_0x26e6160;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e6360_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x26e6360_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x26e6360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26e6460, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x26e6360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26e6360_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x26e7740_0, 0;
    %end;
    .scope S_0x26e5a00;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x26e8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x26e8130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x26e7e50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e6460, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %load/vec4 v0x26e7e50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e6460, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x26e7e50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26e6460, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x26e7e50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e6460, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %load/vec4 v0x26e7e50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x26e6460, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x26e7e50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26e6460, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x26e7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x26e7d40_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x26e8130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x26e7740_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x26e7740_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x26e8130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x26e7740_0, 0;
T_7.14 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x26e7ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.17, 9;
    %load/vec4 v0x26e8220_0;
    %nor/r;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x26e7740_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x26e7be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x26e7740_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x26b6e50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e8d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e92d0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x26b6e50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x26e8d20_0;
    %inv;
    %store/vec4 v0x26e8d20_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x26b6e50;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26e4970_0, v0x26e9540_0, v0x26e8d20_0, v0x26e8c80_0, v0x26e9190_0, v0x26e8fb0_0, v0x26e98a0_0, v0x26e9800_0, v0x26e96a0_0, v0x26e95e0_0, v0x26e9740_0, v0x26e90f0_0, v0x26e9050_0, v0x26e8f10_0, v0x26e8dc0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x26b6e50;
T_11 ;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x26b6e50;
T_12 ;
    %wait E_0x2681e30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26e9230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e9230_0, 4, 32;
    %load/vec4 v0x26e9390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e9230_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26e9230_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e9230_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x26e90f0_0;
    %load/vec4 v0x26e90f0_0;
    %load/vec4 v0x26e9050_0;
    %xor;
    %load/vec4 v0x26e90f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e9230_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e9230_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x26e8f10_0;
    %load/vec4 v0x26e8f10_0;
    %load/vec4 v0x26e8dc0_0;
    %xor;
    %load/vec4 v0x26e8f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e9230_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x26e9230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26e9230_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter9/response2/top_module.sv";
