# ğŸ”¬ Chapter 23: Sky130 PDK - Your Fabrication Technology
## Understanding the Open Source Chip Manufacturing Process!

> **"Know your technology. Know your transistors. Build better chips!"**
>
> **"à¦¤à§‹à¦®à¦¾à¦° technology à¦šà§‡à¦¨à§‹à¥¤ à¦¤à§‹à¦®à¦¾à¦° transistor à¦šà§‡à¦¨à§‹à¥¤ Better chips à¦¬à¦¾à¦¨à¦¾à¦“!"**

---

## ğŸ¯ à¦à¦‡ Chapter à¦ à¦¤à§à¦®à¦¿ à¦¶à¦¿à¦–à¦¬à§‡:

```
âœ… Sky130 PDK - Google's open process
âœ… Process Technology - 130nm details
âœ… Standard Cells - pre-built blocks
âœ… Transistor Models - SPICE simulation
âœ… Design Rules - manufacturing limits
âœ… IP Blocks - Memory, IO pads
âœ… Characterization - cell timing
âœ… à¦¤à§‹à¦®à¦¾à¦° technology expert! ğŸ‰
```

**Time Required:** 1 week (deep understanding)  
**Prerequisites:** Chapters 21-22 complete

---

## ğŸš€ What is Sky130?

### PDK = Process Design Kit

```
Contains everything to design chips:
âœ… Design rules (DRC)
âœ… Device models (SPICE)
âœ… Standard cell library
âœ… IO pad library
âœ… Memory compilers
âœ… Verification rules (LVS)
âœ… Documentation

Sky130 PDK:
- Developed by: Skywater Technology
- Open sourced by: Google (2020)
- Process node: 130nm
- Status: Production-ready!
- Cost: FREE to use!

Revolutionary: First open source PDK! ğŸ‰
```

---

## à§¨à§©.à§§ Sky130 Process Technology

### 130nm CMOS Process:

```
Transistor size: 130nm minimum length
That's 0.13 micrometers!

Comparison:
- Intel 4004 (1971): 10,000nm
- Intel Pentium (1993): 800nm
- Sky130 (2020): 130nm
- Modern (2024): 3-5nm

130nm is:
â†’ Old by today's standards
â†’ But perfect for learning!
â†’ Still used in automotive, IoT
â†’ Cheaper to manufacture
â†’ More forgiving design rules
```

### Available Layers:

```
Metal Layers: 5 layers
- Metal1 (local interconnect)
- Metal2-Metal3 (routing)
- Metal4-Metal5 (power, long routes)

Device Layers:
- N-diffusion (NMOS transistors)
- P-diffusion (PMOS transistors)  
- Polysilicon (transistor gates)
- N-well (isolation)

Special Layers:
- Deep N-well
- High-voltage devices
- Varactors (voltage variable caps)
- Resistors (poly, diffusion)
```

---

## à§¨à§©.à§¨ Standard Cell Library

### What's in the Library?

```
sky130_fd_sc_hd (High Density):
- 500+ standard cells
- Optimized for density
- Most common choice

Variants:
- sky130_fd_sc_hd: High density
- sky130_fd_sc_hdll: High density low leakage
- sky130_fd_sc_hs: High speed
- sky130_fd_sc_ms: Medium speed
- sky130_fd_sc_ls: Low speed
- sky130_fd_sc_lp: Low power
```

### Common Cells:

```
Logic Gates:
âœ… AND2, AND3, AND4
âœ… OR2, OR3, OR4
âœ… NAND2, NAND3, NAND4
âœ… NOR2, NOR3, NOR4
âœ… XOR2, XNOR2
âœ… INV (inverter)
âœ… BUF (buffer)

Flip-Flops:
âœ… DFF (D flip-flop)
âœ… DFFR (with reset)
âœ… DFFS (with set)
âœ… DFFSR (with set and reset)
âœ… LATCH

Multiplexers:
âœ… MUX2, MUX4
âœ… MUX2I (with invert)

Adders:
âœ… FA (full adder)
âœ… HA (half adder)

Total: 500+ cells!
```

### Cell Naming Convention:

```
Example: sky130_fd_sc_hd__and2_1

sky130     - Process
fd         - Foundry (SkyWater)
sc         - Standard cell
hd         - High density
__         - Separator
and2       - Function (2-input AND)
_1         - Drive strength

Drive strengths: _1, _2, _4, _8
(Higher = stronger, faster, bigger, more power)
```

---

## à§¨à§©.à§© Transistor Models

### SPICE Models:

```
For circuit simulation:
- NMOS: nfet_01v8
- PMOS: pfet_01v8
- High voltage NMOS: nfet_g5v0d10v5
- High voltage PMOS: pfet_g5v0d10v5

Parameters include:
- Threshold voltage (Vth)
- Mobility
- Channel length modulation
- Gate oxide thickness
- Junction capacitances

Used in: Ngspice, Xyce, HSPICE
```

### Example SPICE Netlist:

```spice
* Simple inverter
.include "sky130_fd_pr/models/sky130.lib.spice tt"

Xm1 out in gnd gnd nfet_01v8 w=1 l=0.15
Xm2 out in vdd vdd pfet_01v8 w=2 l=0.15

Vdd vdd 0 1.8
Vin in 0 pulse(0 1.8 0 10p 10p 100n 200n)

.tran 1p 400n
.end
```

---

## à§¨à§©.à§ª Design Rules

### Minimum Dimensions:

```
Metal1:
- Min width: 140nm
- Min spacing: 140nm
- Min area: 0.083 ÂµmÂ²

Metal2-3:
- Min width: 140nm
- Min spacing: 140nm

Metal4-5:
- Min width: 290nm
- Min spacing: 290nm

Polysilicon:
- Min width: 150nm
- Min spacing: 210nm

Via:
- Size: 150nm Ã— 150nm
- Spacing: 170nm
```

### Why Rules Matter:

```
Violate rules â†’ Chip fails!

Example failures:
âŒ Too narrow wire â†’ Opens (breaks)
âŒ Too close wires â†’ Shorts (touch)
âŒ Missing via â†’ No connection
âŒ Wrong enclosure â†’ Reliability issues

Magic/KLayout checks these automatically!
```

---

## à§¨à§©.à§« IP Blocks

### SRAM Compiler:

```
OpenRAM - Open source memory compiler

Generates SRAMs:
- Size: 32 bytes to 16 KB
- Ports: Single or dual port
- Word width: 8, 16, 32, 64 bits

Usage:
python3 openram.py myconfig.py

Outputs:
- GDSII layout
- Verilog model  
- SPICE netlist
- Timing library

Add memory to your chip! ğŸ§ 
```

### IO Pads:

```
For chip-to-outside connection:

Available pads:
âœ… Digital input
âœ… Digital output
âœ… Bidirectional
âœ… Analog
âœ… Power (VDD, VSS)
âœ… ESD protection

Pad ring:
Surrounds your core logic
Connects to package pins

Size: ~100Âµm Ã— 100Âµm per pad
```

---

## à§¨à§©.à§¬ Cell Characterization

### Timing Parameters:

```
For each standard cell:

Delays:
- Input to output delay (tpd)
- Rise time (tr)
- Fall time (tf)

Constraints:
- Setup time (tsu)
- Hold time (th)
- Clock-to-Q (tcq)

Varies with:
- Input slew
- Output load
- Voltage
- Temperature
```

### Liberty Format (.lib):

```
cell (sky130_fd_sc_hd__and2_1) {
    area : 3.5;
    
    pin(A) {
        direction : input;
        capacitance : 0.0015;
    }
    
    pin(Y) {
        direction : output;
        function : "(A&B)";
        timing() {
            related_pin : "A";
            cell_rise(delay_template) {
                index_1 ("0.01, 0.1, 1");
                index_2 ("0.01, 0.1, 1");
                values (
                    "0.1, 0.15, 0.3",
                    "0.12, 0.17, 0.32",
                    "0.2, 0.25, 0.4"
                );
            }
        }
    }
}
```

---

## à§¨à§©.à§­ Process Corners

### What are Corners?

```
Manufacturing variations:
- Transistors not exactly 130nm
- Vary Â±10% or more!

Process corners:
âœ… TT (Typical-Typical) - Nominal
âœ… FF (Fast-Fast) - Best case
âœ… SS (Slow-Slow) - Worst case
âœ… FS (Fast-Slow) - Skewed
âœ… SF (Slow-Fast) - Skewed

Must verify all corners!
```

### Corner Testing:

```
Your design must work at:
- SS corner: Slowest
- FF corner: Fastest  
- TT corner: Typical
- All temperatures: -40Â°C to 125Â°C
- All voltages: Â±10%

If works at all corners â†’ Robust design! âœ…
```

---

## à§¨à§©.à§® Analog Capabilities

### Analog Devices:

```
Sky130 includes:
âœ… BJT transistors
âœ… Varactors
âœ… Resistors (multiple types)
âœ… Capacitors (MiM, MoM)
âœ… Photodiodes
âœ… ESD devices

Can build:
â†’ Analog-to-Digital Converters (ADC)
â†’ Digital-to-Analog Converters (DAC)
â†’ Voltage references
â†’ Amplifiers
â†’ PLLs
â†’ Complete mixed-signal chips!
```

---

## à§¨à§©.à§¯ Documentation

### Where to Learn More:

```
Official docs:
â†’ sky130-pdk.readthedocs.io
â†’ Design rules manual
â†’ Device specifications
â†’ Standard cell docs

GitHub:
â†’ github.com/google/skywater-pdk
â†’ All source files
â†’ Examples
â†’ Issues/discussions

Very well documented! ğŸ“š
```

---

## à§¨à§©.à§§à§¦ Using Sky130 in Your Design

### Best Practices:

```
1. Start with standard cells
   - Don't design custom gates first time
   - Use library cells
   - Proven, characterized

2. Follow design rules
   - Use DRC-clean layouts only
   - Magic checks this
   - Fix ALL violations

3. Simulate extensively
   - Test all corners
   - Verify timing
   - Check power

4. Use reference designs
   - Learn from examples
   - Caravel SoC
   - TinyTapeout projects

5. Community support
   - Ask questions!
   - Share learnings
   - Help others
```

---

## à§¨à§©.à§§à§§ Chapter 23 Mission Complete!

### à¦¤à§à¦®à¦¿ à¦à¦–à¦¨ à¦œà¦¾à¦¨à§‹:

```
âœ… Sky130 PDK complete overview
âœ… Process technology details
âœ… Standard cell library
âœ… Transistor models
âœ… Design rules
âœ… IP blocks (SRAM, IO)
âœ… Cell characterization
âœ… Process corners
âœ… Ready for real chip! ğŸ‰
```

### Knowledge Level:

```
You now understand:
â†’ How chips are manufactured
â†’ What's in a PDK
â†’ How to use standard cells
â†’ Design rule constraints
â†’ Timing characterization

Professional knowledge! ğŸ’¼
```

---

## ğŸ¯ Chapter Exercise

### Project: Characterize a Standard Cell

```
Task: Analyze sky130_fd_sc_hd__and2_1

1. Extract from GDSII
   magic -T sky130A.tech
   gds read sky130_fd_sc_hd.gds
   load sky130_fd_sc_hd__and2_1

2. View layout
   - Count transistors
   - Measure dimensions
   - Identify layers

3. Simulate in SPICE
   - Extract netlist
   - Run transient analysis
   - Measure delay

4. Compare with .lib
   - Check documented delay
   - Verify functionality
   - Understand variations
```

---

## ğŸ† Achievement Unlocked!

```
Level 23: âœ… COMPLETE - PDK Expert!
Progress: [â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ] 92%

XP Gained: +1500
Skills: PDK Knowledge, Process Technology

Badges Earned:
ğŸ¥‰ Sky130 Expert
ğŸ¥ˆ Standard Cell Master
ğŸ¥‡ Design Rule Pro
ğŸ… Process Corner Tester
ğŸ–ï¸ Transistor Guru

NEXT: Submit to TinyTapeout! ğŸ“¤
```

---

**[â¬…ï¸ Previous: Chapter 22](Chapter_22_OpenLane_Physical_Design.md)** | **[â¡ï¸ Next: Chapter 24](Chapter_24_TinyTapeout.md)**

---

<div align="center">

**"You know the technology. Time to submit your chip!"**

**"à¦¤à§à¦®à¦¿ technology à¦œà¦¾à¦¨à§‹à¥¤ à¦à¦¬à¦¾à¦° chip submit à¦•à¦°à§‹!"**

Made with â¤ï¸ for IC designers | IC designers à¦¦à§‡à¦° à¦œà¦¨à§à¦¯ à¦­à¦¾à¦²à§‹à¦¬à¦¾à¦¸à¦¾ à¦¦à¦¿à¦¯à¦¼à§‡ à¦¤à§ˆà¦°à¦¿

</div>
