{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682395211313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682395211313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:00:11 2023 " "Processing started: Mon Apr 24 23:00:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682395211313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682395211313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParqueaderoUnitario -c ParqueaderoUnitario " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParqueaderoUnitario -c ParqueaderoUnitario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682395211313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682395211450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/documentosu/vhdl/parcialvfinal/parquedero/parcial/parqueadero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/documentosu/vhdl/parcialvfinal/parquedero/parcial/parqueadero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parqueadero-Parque " "Found design unit 1: Parqueadero-Parque" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682395211663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parqueadero " "Found entity 1: Parqueadero" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682395211663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682395211663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/documentosu/vhdl/parcialvfinal/partesparcial2/contadorenreversa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/documentosu/vhdl/parcialvfinal/partesparcial2/contadorenreversa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorenReversa-b " "Found design unit 1: ContadorenReversa-b" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682395211664 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorenReversa " "Found entity 1: ContadorenReversa" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682395211664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682395211664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parqueaderounitario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parqueaderounitario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParqueaderoUnitario-Estesi " "Found design unit 1: ParqueaderoUnitario-Estesi" {  } { { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682395211665 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParqueaderoUnitario " "Found entity 1: ParqueaderoUnitario" {  } { { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682395211665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682395211665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ParqueaderoUnitario " "Elaborating entity \"ParqueaderoUnitario\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682395211679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contd ParqueaderoUnitario.vhd(23) " "Verilog HDL or VHDL warning at ParqueaderoUnitario.vhd(23): object \"contd\" assigned a value but never read" {  } { { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682395211680 "|ParqueaderoUnitario"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sefue ParqueaderoUnitario.vhd(24) " "Verilog HDL or VHDL warning at ParqueaderoUnitario.vhd(24): object \"Sefue\" assigned a value but never read" {  } { { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682395211680 "|ParqueaderoUnitario"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cont2 ParqueaderoUnitario.vhd(25) " "Verilog HDL or VHDL warning at ParqueaderoUnitario.vhd(25): object \"Cont2\" assigned a value but never read" {  } { { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682395211680 "|ParqueaderoUnitario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorenReversa ContadorenReversa:Paso1 " "Elaborating entity \"ContadorenReversa\" for hierarchy \"ContadorenReversa:Paso1\"" {  } { { "ParqueaderoUnitario.vhd" "Paso1" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682395211686 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(25) " "VHDL Process Statement warning at ContadorenReversa.vhd(25): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211686 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(48) " "VHDL Process Statement warning at ContadorenReversa.vhd(48): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarma_activa ContadorenReversa.vhd(49) " "VHDL Process Statement warning at ContadorenReversa.vhd(49): signal \"alarma_activa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarma_activa ContadorenReversa.vhd(51) " "VHDL Process Statement warning at ContadorenReversa.vhd(51): signal \"alarma_activa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(58) " "VHDL Process Statement warning at ContadorenReversa.vhd(58): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ContadorenReversa.vhd(60) " "VHDL Process Statement warning at ContadorenReversa.vhd(60): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SegDec ContadorenReversa.vhd(68) " "VHDL Process Statement warning at ContadorenReversa.vhd(68): signal \"SegDec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SegUni ContadorenReversa.vhd(69) " "VHDL Process Statement warning at ContadorenReversa.vhd(69): signal \"SegUni\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTCsegDec ContadorenReversa.vhd(55) " "VHDL Process Statement warning at ContadorenReversa.vhd(55): inferring latch(es) for signal or variable \"RTCsegDec\", which holds its previous value in one or more paths through the process" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTCsegUni ContadorenReversa.vhd(55) " "VHDL Process Statement warning at ContadorenReversa.vhd(55): inferring latch(es) for signal or variable \"RTCsegUni\", which holds its previous value in one or more paths through the process" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682395211687 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[0\] ContadorenReversa.vhd(55) " "Inferred latch for \"RTCsegUni\[0\]\" at ContadorenReversa.vhd(55)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682395211688 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[1\] ContadorenReversa.vhd(55) " "Inferred latch for \"RTCsegUni\[1\]\" at ContadorenReversa.vhd(55)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682395211688 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[2\] ContadorenReversa.vhd(55) " "Inferred latch for \"RTCsegUni\[2\]\" at ContadorenReversa.vhd(55)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682395211688 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[3\] ContadorenReversa.vhd(55) " "Inferred latch for \"RTCsegUni\[3\]\" at ContadorenReversa.vhd(55)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682395211688 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[0\] ContadorenReversa.vhd(55) " "Inferred latch for \"RTCsegDec\[0\]\" at ContadorenReversa.vhd(55)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682395211688 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[1\] ContadorenReversa.vhd(55) " "Inferred latch for \"RTCsegDec\[1\]\" at ContadorenReversa.vhd(55)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682395211688 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[2\] ContadorenReversa.vhd(55) " "Inferred latch for \"RTCsegDec\[2\]\" at ContadorenReversa.vhd(55)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682395211688 "|ParqueaderoUnitario|ContadorenReversa:Paso1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parqueadero Parqueadero:Paso2 " "Elaborating entity \"Parqueadero\" for hierarchy \"Parqueadero:Paso2\"" {  } { { "ParqueaderoUnitario.vhd" "Paso2" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682395211693 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sigue Parqueadero.vhd(27) " "VHDL Process Statement warning at Parqueadero.vhd(27): signal \"Sigue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211694 "|ParqueaderoUnitario|Parqueadero:Paso2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sigue Parqueadero.vhd(57) " "VHDL Process Statement warning at Parqueadero.vhd(57): signal \"Sigue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211694 "|ParqueaderoUnitario|Parqueadero:Paso2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk Parqueadero.vhd(58) " "VHDL Process Statement warning at Parqueadero.vhd(58): signal \"Clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682395211694 "|ParqueaderoUnitario|Parqueadero:Paso2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 58 -1 0 } } { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1682395211915 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1682395211915 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ContadorenReversa:Paso1\|contador\[5\] High " "Register ContadorenReversa:Paso1\|contador\[5\] will power up to High" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682395211932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ContadorenReversa:Paso1\|contador\[1\] High " "Register ContadorenReversa:Paso1\|contador\[1\] will power up to High" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682395211932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ContadorenReversa:Paso1\|contador\[0\] High " "Register ContadorenReversa:Paso1\|contador\[0\] will power up to High" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682395211932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Parqueadero:Paso2\|SegUni\[0\] High " "Register Parqueadero:Paso2\|SegUni\[0\] will power up to High" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682395211932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ContadorenReversa:Paso1\|SegUni\[1\] High " "Register ContadorenReversa:Paso1\|SegUni\[1\] will power up to High" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 60 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682395211932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ContadorenReversa:Paso1\|SegUni\[2\] High " "Register ContadorenReversa:Paso1\|SegUni\[2\] will power up to High" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 60 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682395211932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ContadorenReversa:Paso1\|SegDec\[0\] High " "Register ContadorenReversa:Paso1\|SegDec\[0\] will power up to High" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 60 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682395211932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ContadorenReversa:Paso1\|SegDec\[1\] High " "Register ContadorenReversa:Paso1\|SegDec\[1\] will power up to High" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 60 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682395211932 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1682395211932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682395211986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682395212100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682395212100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682395212120 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682395212120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682395212120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682395212120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682395212137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:00:12 2023 " "Processing ended: Mon Apr 24 23:00:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682395212137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682395212137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682395212137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682395212137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682395213237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682395213237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:00:13 2023 " "Processing started: Mon Apr 24 23:00:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682395213237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682395213237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ParqueaderoUnitario -c ParqueaderoUnitario " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ParqueaderoUnitario -c ParqueaderoUnitario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682395213238 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682395213268 ""}
{ "Info" "0" "" "Project  = ParqueaderoUnitario" {  } {  } 0 0 "Project  = ParqueaderoUnitario" 0 0 "Fitter" 0 0 1682395213269 ""}
{ "Info" "0" "" "Revision = ParqueaderoUnitario" {  } {  } 0 0 "Revision = ParqueaderoUnitario" 0 0 "Fitter" 0 0 1682395213269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1682395213307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ParqueaderoUnitario EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ParqueaderoUnitario\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682395213310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682395213336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682395213336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682395213336 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682395213374 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682395213379 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682395213494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682395213494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682395213494 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682395213494 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682395213495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682395213495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682395213495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682395213495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682395213495 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682395213495 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682395213495 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SegUni\[0\] " "Pin SegUni\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SegUni[0] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SegUni[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SegUni\[1\] " "Pin SegUni\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SegUni[1] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SegUni[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SegUni\[2\] " "Pin SegUni\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SegUni[2] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SegUni[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SegUni\[3\] " "Pin SegUni\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SegUni[3] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SegUni[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SegDec\[0\] " "Pin SegDec\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SegDec[0] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SegDec[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SegDec\[1\] " "Pin SegDec\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SegDec[1] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SegDec[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SegDec\[2\] " "Pin SegDec\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SegDec[2] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SegDec[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MinUni\[0\] " "Pin MinUni\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { MinUni[0] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 11 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MinUni[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MinUni\[1\] " "Pin MinUni\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { MinUni[1] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 11 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MinUni[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MinUni\[2\] " "Pin MinUni\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { MinUni[2] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 11 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MinUni[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MinUni\[3\] " "Pin MinUni\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { MinUni[3] } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 11 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MinUni[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Felicitacion " "Pin Felicitacion not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Felicitacion } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 12 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Felicitacion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada " "Pin Entrada not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Entrada } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 8 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "senalReloj " "Pin senalReloj not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { senalReloj } } } { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { senalReloj } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682395213869 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1682395213869 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1682395213945 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ParqueaderoUnitario.sdc " "Synopsys Design Constraints File file not found: 'ParqueaderoUnitario.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682395213945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682395213946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682395213947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682395213947 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682395213947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "senalReloj~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node senalReloj~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682395213958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ContadorenReversa:Paso1\|contador\[4\] " "Destination node ContadorenReversa:Paso1\|contador\[4\]" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ContadorenReversa:Paso1|contador[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682395213958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ContadorenReversa:Paso1\|contador\[3\] " "Destination node ContadorenReversa:Paso1\|contador\[3\]" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ContadorenReversa:Paso1|contador[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682395213958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ContadorenReversa:Paso1\|contador\[2\] " "Destination node ContadorenReversa:Paso1\|contador\[2\]" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ContadorenReversa:Paso1|contador[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682395213958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ContadorenReversa:Paso1\|contador\[5\] " "Destination node ContadorenReversa:Paso1\|contador\[5\]" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ContadorenReversa:Paso1|contador[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682395213958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ContadorenReversa:Paso1\|contador\[1\] " "Destination node ContadorenReversa:Paso1\|contador\[1\]" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ContadorenReversa:Paso1|contador[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682395213958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ContadorenReversa:Paso1\|contador\[0\] " "Destination node ContadorenReversa:Paso1\|contador\[0\]" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ContadorenReversa:Paso1|contador[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682395213958 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1682395213958 ""}  } { { "ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { senalReloj~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682395213958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ContadorenReversa:Paso1\|RTCsegUni\[3\]~0  " "Automatically promoted node ContadorenReversa:Paso1\|RTCsegUni\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682395213959 ""}  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 55 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ContadorenReversa:Paso1|RTCsegUni[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682395213959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682395214048 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682395214049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682395214049 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682395214049 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682395214049 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682395214050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682395214050 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682395214050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682395214050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1682395214050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682395214050 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 1 12 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 1 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1682395214051 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1682395214051 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682395214051 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682395214052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682395214052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682395214052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682395214052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682395214052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682395214052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682395214052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682395214052 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1682395214052 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682395214052 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682395214062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682395214324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682395214368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682395214373 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682395214820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682395214820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682395214918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1682395215248 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682395215248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682395215700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1682395215700 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682395215700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1682395215704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682395215728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682395215889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682395215908 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682395215961 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682395216313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/output_files/ParqueaderoUnitario.fit.smsg " "Generated suppressed messages file D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/output_files/ParqueaderoUnitario.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682395216715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682395216975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:00:16 2023 " "Processing ended: Mon Apr 24 23:00:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682395216975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682395216975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682395216975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682395216975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682395218077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682395218077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:00:18 2023 " "Processing started: Mon Apr 24 23:00:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682395218077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682395218077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ParqueaderoUnitario -c ParqueaderoUnitario " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ParqueaderoUnitario -c ParqueaderoUnitario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682395218077 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682395218505 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682395218517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682395218655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:00:18 2023 " "Processing ended: Mon Apr 24 23:00:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682395218655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682395218655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682395218655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682395218655 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682395219229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682395219770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682395219770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:00:19 2023 " "Processing started: Mon Apr 24 23:00:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682395219770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682395219770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ParqueaderoUnitario -c ParqueaderoUnitario " "Command: quartus_sta ParqueaderoUnitario -c ParqueaderoUnitario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682395219770 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1682395219805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682395219877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682395219877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682395219908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682395219908 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1682395219991 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ParqueaderoUnitario.sdc " "Synopsys Design Constraints File file not found: 'ParqueaderoUnitario.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1682395220016 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1682395220016 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name senalReloj senalReloj " "create_clock -period 1.000 -name senalReloj senalReloj" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entrada Entrada " "create_clock -period 1.000 -name Entrada Entrada" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220017 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220017 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1682395220094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220095 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1682395220095 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1682395220099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682395220108 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682395220108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.411 " "Worst-case setup slack is -3.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.411             -93.684 senalReloj  " "   -3.411             -93.684 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 Entrada  " "    0.042               0.000 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.399 " "Worst-case hold slack is -0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -2.418 Entrada  " "   -0.399              -2.418 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 senalReloj  " "    0.016               0.000 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.070 " "Worst-case recovery slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070             -12.153 senalReloj  " "   -1.070             -12.153 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.368 " "Worst-case removal slack is -0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -2.522 senalReloj  " "   -0.368              -2.522 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.000 senalReloj  " "   -3.000             -64.000 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Entrada  " "   -3.000              -3.000 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220116 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1682395220151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1682395220164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1682395220400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220417 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682395220422 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682395220422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.906 " "Worst-case setup slack is -2.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.906             -77.303 senalReloj  " "   -2.906             -77.303 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 Entrada  " "    0.063               0.000 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.284 " "Worst-case hold slack is -0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -1.581 Entrada  " "   -0.284              -1.581 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 senalReloj  " "    0.052               0.000 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.844 " "Worst-case recovery slack is -0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844              -9.440 senalReloj  " "   -0.844              -9.440 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.314 " "Worst-case removal slack is -0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -2.009 senalReloj  " "   -0.314              -2.009 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.000 senalReloj  " "   -3.000             -64.000 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Entrada  " "   -3.000              -3.000 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220432 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1682395220473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682395220521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682395220521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.482 " "Worst-case setup slack is -1.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482             -28.105 senalReloj  " "   -1.482             -28.105 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 Entrada  " "    0.493               0.000 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.436 " "Worst-case hold slack is -0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -2.645 Entrada  " "   -0.436              -2.645 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -2.497 senalReloj  " "   -0.103              -2.497 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.180 " "Worst-case recovery slack is -0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -2.862 senalReloj  " "   -0.180              -2.862 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.371 " "Worst-case removal slack is -0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -4.160 senalReloj  " "   -0.371              -4.160 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.147 senalReloj  " "   -3.000             -67.147 senalReloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.137 Entrada  " "   -3.000              -3.137 Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682395220536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682395220536 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682395220702 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682395220702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682395220746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:00:20 2023 " "Processing ended: Mon Apr 24 23:00:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682395220746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682395220746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682395220746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682395220746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682395221844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682395221844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:00:21 2023 " "Processing started: Mon Apr 24 23:00:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682395221844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682395221844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ParqueaderoUnitario -c ParqueaderoUnitario " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ParqueaderoUnitario -c ParqueaderoUnitario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682395221844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ParqueaderoUnitario.vo D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/simulation/qsim// simulation " "Generated file ParqueaderoUnitario.vo in folder \"D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682395222052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682395222069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:00:22 2023 " "Processing ended: Mon Apr 24 23:00:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682395222069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682395222069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682395222069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682395222069 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682395222676 ""}
