{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701716647187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701716647187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 11:04:07 2023 " "Processing started: Mon Dec  4 11:04:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701716647187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716647187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716647188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701716647325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701716647326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_execute_register " "Found entity 1: decode_execute_register" {  } { { "decode_execute.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/decode_execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_writeback_register " "Found entity 1: memory_writeback_register" {  } { { "memory_writeback.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/memory_writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_memory_register " "Found entity 1: execute_memory_register" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_decode_register " "Found entity 1: fetch_decode_register" {  } { { "fetch_decode.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/fetch_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab7_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7bonus_top " "Found entity 1: lab7bonus_top" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_controller " "Found entity 2: LED_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""} { "Info" "ISGN_ENTITY_NAME" "3 SW_controller " "Found entity 3: SW_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 4 4 " "Found 4 design units, including 4 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""} { "Info" "ISGN_ENTITY_NAME" "3 program_counter " "Found entity 3: program_counter" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""} { "Info" "ISGN_ENTITY_NAME" "4 data_address " "Found entity 4: data_address" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsel cpu.sv(67) " "Verilog HDL Implicit Net warning at cpu.sv(67): created implicit net for \"vsel\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shift cpu.sv(70) " "Verilog HDL Implicit Net warning at cpu.sv(70): created implicit net for \"shift\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readA cpu.sv(71) " "Verilog HDL Implicit Net warning at cpu.sv(71): created implicit net for \"readA\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readB cpu.sv(72) " "Verilog HDL Implicit Net warning at cpu.sv(72): created implicit net for \"readB\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writenum cpu.sv(73) " "Verilog HDL Implicit Net warning at cpu.sv(73): created implicit net for \"writenum\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_1 cpu.sv(114) " "Verilog HDL Implicit Net warning at cpu.sv(114): created implicit net for \"op_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode_1 cpu.sv(115) " "Verilog HDL Implicit Net warning at cpu.sv(115): created implicit net for \"opcode_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asel_1 cpu.sv(116) " "Verilog HDL Implicit Net warning at cpu.sv(116): created implicit net for \"asel_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsel_1 cpu.sv(117) " "Verilog HDL Implicit Net warning at cpu.sv(117): created implicit net for \"bsel_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm8_1 cpu.sv(122) " "Verilog HDL Implicit Net warning at cpu.sv(122): created implicit net for \"sximm8_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm5_1 cpu.sv(123) " "Verilog HDL Implicit Net warning at cpu.sv(123): created implicit net for \"sximm5_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUop_1 cpu.sv(125) " "Verilog HDL Implicit Net warning at cpu.sv(125): created implicit net for \"ALUop_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_en_1 cpu.sv(126) " "Verilog HDL Implicit Net warning at cpu.sv(126): created implicit net for \"branch_en_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode_2 cpu.sv(127) " "Verilog HDL Implicit Net warning at cpu.sv(127): created implicit net for \"opcode_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_2 cpu.sv(128) " "Verilog HDL Implicit Net warning at cpu.sv(128): created implicit net for \"op_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asel_2 cpu.sv(129) " "Verilog HDL Implicit Net warning at cpu.sv(129): created implicit net for \"asel_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsel_2 cpu.sv(130) " "Verilog HDL Implicit Net warning at cpu.sv(130): created implicit net for \"bsel_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm8_2 cpu.sv(135) " "Verilog HDL Implicit Net warning at cpu.sv(135): created implicit net for \"sximm8_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm5_2 cpu.sv(136) " "Verilog HDL Implicit Net warning at cpu.sv(136): created implicit net for \"sximm5_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUop_2 cpu.sv(138) " "Verilog HDL Implicit Net warning at cpu.sv(138): created implicit net for \"ALUop_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_en_2 cpu.sv(139) " "Verilog HDL Implicit Net warning at cpu.sv(139): created implicit net for \"branch_en_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_3 cpu.sv(141) " "Verilog HDL Implicit Net warning at cpu.sv(141): created implicit net for \"ALU_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z_3 cpu.sv(142) " "Verilog HDL Implicit Net warning at cpu.sv(142): created implicit net for \"Z_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_3 cpu.sv(143) " "Verilog HDL Implicit Net warning at cpu.sv(143): created implicit net for \"B_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_3 cpu.sv(146) " "Verilog HDL Implicit Net warning at cpu.sv(146): created implicit net for \"write_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_4 cpu.sv(147) " "Verilog HDL Implicit Net warning at cpu.sv(147): created implicit net for \"ALU_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z_4 cpu.sv(148) " "Verilog HDL Implicit Net warning at cpu.sv(148): created implicit net for \"Z_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_4 cpu.sv(149) " "Verilog HDL Implicit Net warning at cpu.sv(149): created implicit net for \"B_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_4 cpu.sv(152) " "Verilog HDL Implicit Net warning at cpu.sv(152): created implicit net for \"write_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_4 cpu.sv(156) " "Verilog HDL Implicit Net warning at cpu.sv(156): created implicit net for \"mem_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_5 cpu.sv(161) " "Verilog HDL Implicit Net warning at cpu.sv(161): created implicit net for \"mem_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_5 cpu.sv(162) " "Verilog HDL Implicit Net warning at cpu.sv(162): created implicit net for \"ALU_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_5 cpu.sv(165) " "Verilog HDL Implicit Net warning at cpu.sv(165): created implicit net for \"write_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Z packed execute_memory.sv(18) " "Verilog HDL Port Declaration warning at execute_memory.sv(18): data type declaration for \"Z\" declares packed dimensions but the port declaration declaration does not" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Z execute_memory.sv(9) " "HDL info at execute_memory.sv(9): see declaration for object \"Z\"" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(17) " "Verilog HDL error at instruction_decoder.sv(17): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(17) " "Verilog HDL error at instruction_decoder.sv(17): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(17) " "Verilog HDL error at instruction_decoder.sv(17): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Rn instruction_decoder.sv(27) " "Verilog HDL Module Declaration error at instruction_decoder.sv(27): top module port \"Rn\" is not found in the port list" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 27 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Rd instruction_decoder.sv(28) " "Verilog HDL Module Declaration error at instruction_decoder.sv(28): top module port \"Rd\" is not found in the port list" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 28 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Rm instruction_decoder.sv(29) " "Verilog HDL Module Declaration error at instruction_decoder.sv(29): top module port \"Rm\" is not found in the port list" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 29 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(83) " "Verilog HDL error at instruction_decoder.sv(83): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(83) " "Verilog HDL error at instruction_decoder.sv(83): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(83) " "Verilog HDL error at instruction_decoder.sv(83): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(84) " "Verilog HDL error at instruction_decoder.sv(84): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(84) " "Verilog HDL error at instruction_decoder.sv(84): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(84) " "Verilog HDL error at instruction_decoder.sv(84): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(85) " "Verilog HDL error at instruction_decoder.sv(85): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(85) " "Verilog HDL error at instruction_decoder.sv(85): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(85) " "Verilog HDL error at instruction_decoder.sv(85): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(86) " "Verilog HDL error at instruction_decoder.sv(86): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(86) " "Verilog HDL error at instruction_decoder.sv(86): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(86) " "Verilog HDL error at instruction_decoder.sv(86): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(87) " "Verilog HDL error at instruction_decoder.sv(87): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701716650763 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  4 11:04:10 2023 " "Processing ended: Mon Dec  4 11:04:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701716650763 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701716650763 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701716650763 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701716647187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701716647187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 11:04:07 2023 " "Processing started: Mon Dec  4 11:04:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701716647187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716647187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716647188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701716647325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701716647326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_execute_register " "Found entity 1: decode_execute_register" {  } { { "decode_execute.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/decode_execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_writeback_register " "Found entity 1: memory_writeback_register" {  } { { "memory_writeback.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/memory_writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_memory_register " "Found entity 1: execute_memory_register" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_decode_register " "Found entity 1: fetch_decode_register" {  } { { "fetch_decode.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/fetch_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab7_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7bonus_top " "Found entity 1: lab7bonus_top" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_controller " "Found entity 2: LED_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""} { "Info" "ISGN_ENTITY_NAME" "3 SW_controller " "Found entity 3: SW_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 4 4 " "Found 4 design units, including 4 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""} { "Info" "ISGN_ENTITY_NAME" "3 program_counter " "Found entity 3: program_counter" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""} { "Info" "ISGN_ENTITY_NAME" "4 data_address " "Found entity 4: data_address" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701716650733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsel cpu.sv(67) " "Verilog HDL Implicit Net warning at cpu.sv(67): created implicit net for \"vsel\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shift cpu.sv(70) " "Verilog HDL Implicit Net warning at cpu.sv(70): created implicit net for \"shift\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readA cpu.sv(71) " "Verilog HDL Implicit Net warning at cpu.sv(71): created implicit net for \"readA\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readB cpu.sv(72) " "Verilog HDL Implicit Net warning at cpu.sv(72): created implicit net for \"readB\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writenum cpu.sv(73) " "Verilog HDL Implicit Net warning at cpu.sv(73): created implicit net for \"writenum\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_1 cpu.sv(114) " "Verilog HDL Implicit Net warning at cpu.sv(114): created implicit net for \"op_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode_1 cpu.sv(115) " "Verilog HDL Implicit Net warning at cpu.sv(115): created implicit net for \"opcode_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asel_1 cpu.sv(116) " "Verilog HDL Implicit Net warning at cpu.sv(116): created implicit net for \"asel_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsel_1 cpu.sv(117) " "Verilog HDL Implicit Net warning at cpu.sv(117): created implicit net for \"bsel_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm8_1 cpu.sv(122) " "Verilog HDL Implicit Net warning at cpu.sv(122): created implicit net for \"sximm8_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm5_1 cpu.sv(123) " "Verilog HDL Implicit Net warning at cpu.sv(123): created implicit net for \"sximm5_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUop_1 cpu.sv(125) " "Verilog HDL Implicit Net warning at cpu.sv(125): created implicit net for \"ALUop_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_en_1 cpu.sv(126) " "Verilog HDL Implicit Net warning at cpu.sv(126): created implicit net for \"branch_en_1\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode_2 cpu.sv(127) " "Verilog HDL Implicit Net warning at cpu.sv(127): created implicit net for \"opcode_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_2 cpu.sv(128) " "Verilog HDL Implicit Net warning at cpu.sv(128): created implicit net for \"op_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asel_2 cpu.sv(129) " "Verilog HDL Implicit Net warning at cpu.sv(129): created implicit net for \"asel_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsel_2 cpu.sv(130) " "Verilog HDL Implicit Net warning at cpu.sv(130): created implicit net for \"bsel_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm8_2 cpu.sv(135) " "Verilog HDL Implicit Net warning at cpu.sv(135): created implicit net for \"sximm8_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sximm5_2 cpu.sv(136) " "Verilog HDL Implicit Net warning at cpu.sv(136): created implicit net for \"sximm5_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUop_2 cpu.sv(138) " "Verilog HDL Implicit Net warning at cpu.sv(138): created implicit net for \"ALUop_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_en_2 cpu.sv(139) " "Verilog HDL Implicit Net warning at cpu.sv(139): created implicit net for \"branch_en_2\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_3 cpu.sv(141) " "Verilog HDL Implicit Net warning at cpu.sv(141): created implicit net for \"ALU_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z_3 cpu.sv(142) " "Verilog HDL Implicit Net warning at cpu.sv(142): created implicit net for \"Z_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_3 cpu.sv(143) " "Verilog HDL Implicit Net warning at cpu.sv(143): created implicit net for \"B_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_3 cpu.sv(146) " "Verilog HDL Implicit Net warning at cpu.sv(146): created implicit net for \"write_3\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_4 cpu.sv(147) " "Verilog HDL Implicit Net warning at cpu.sv(147): created implicit net for \"ALU_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z_4 cpu.sv(148) " "Verilog HDL Implicit Net warning at cpu.sv(148): created implicit net for \"Z_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_4 cpu.sv(149) " "Verilog HDL Implicit Net warning at cpu.sv(149): created implicit net for \"B_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_4 cpu.sv(152) " "Verilog HDL Implicit Net warning at cpu.sv(152): created implicit net for \"write_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_4 cpu.sv(156) " "Verilog HDL Implicit Net warning at cpu.sv(156): created implicit net for \"mem_4\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_5 cpu.sv(161) " "Verilog HDL Implicit Net warning at cpu.sv(161): created implicit net for \"mem_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_5 cpu.sv(162) " "Verilog HDL Implicit Net warning at cpu.sv(162): created implicit net for \"ALU_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_5 cpu.sv(165) " "Verilog HDL Implicit Net warning at cpu.sv(165): created implicit net for \"write_5\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Z packed execute_memory.sv(18) " "Verilog HDL Port Declaration warning at execute_memory.sv(18): data type declaration for \"Z\" declares packed dimensions but the port declaration declaration does not" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Z execute_memory.sv(9) " "HDL info at execute_memory.sv(9): see declaration for object \"Z\"" {  } { { "execute_memory.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(17) " "Verilog HDL error at instruction_decoder.sv(17): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(17) " "Verilog HDL error at instruction_decoder.sv(17): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(17) " "Verilog HDL error at instruction_decoder.sv(17): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Rn instruction_decoder.sv(27) " "Verilog HDL Module Declaration error at instruction_decoder.sv(27): top module port \"Rn\" is not found in the port list" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 27 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Rd instruction_decoder.sv(28) " "Verilog HDL Module Declaration error at instruction_decoder.sv(28): top module port \"Rd\" is not found in the port list" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 28 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Rm instruction_decoder.sv(29) " "Verilog HDL Module Declaration error at instruction_decoder.sv(29): top module port \"Rm\" is not found in the port list" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 29 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(83) " "Verilog HDL error at instruction_decoder.sv(83): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(83) " "Verilog HDL error at instruction_decoder.sv(83): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650734 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(83) " "Verilog HDL error at instruction_decoder.sv(83): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(84) " "Verilog HDL error at instruction_decoder.sv(84): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(84) " "Verilog HDL error at instruction_decoder.sv(84): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(84) " "Verilog HDL error at instruction_decoder.sv(84): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(85) " "Verilog HDL error at instruction_decoder.sv(85): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(85) " "Verilog HDL error at instruction_decoder.sv(85): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(85) " "Verilog HDL error at instruction_decoder.sv(85): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(86) " "Verilog HDL error at instruction_decoder.sv(86): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readB instruction_decoder.sv(86) " "Verilog HDL error at instruction_decoder.sv(86): object \"readB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writenum instruction_decoder.sv(86) " "Verilog HDL error at instruction_decoder.sv(86): object \"writenum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "readA instruction_decoder.sv(87) " "Verilog HDL error at instruction_decoder.sv(87): object \"readA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701716650735 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701716650763 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  4 11:04:10 2023 " "Processing ended: Mon Dec  4 11:04:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701716650763 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701716650763 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701716650763 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716650763 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701716651339 ""}
