# Hardware Pipeline - Detailed Phase-by-Phase Architecture

## Complete System Architecture Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    USER INTERFACE LAYER                         â”‚
â”‚  React Frontend / n8n Chat Interface / Streamlit Dashboard      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
             â”‚
             â†“ Natural Language Requirements
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   n8n ORCHESTRATION LAYER                       â”‚
â”‚  Manages workflow state, routes between phases, error handling  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
             â”‚
             â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   8 PHASES (6 Automated, 2 Manual)              â”‚
â”‚  Phase 1-4 â†’ Phase 5 (Manual) â†’ Phase 6 â†’ Phase 7 (Manual) â†’ 8 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”¹ PHASE 1: Requirements Capture & Component Selection

**Duration:** ~90 seconds (automated)
**Status:** âœ… Fully Implemented

### Architecture Flow

```
User Input (Natural Language)
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Validate Input & Detect Type"   â”‚
â”‚  - JavaScript code execution                 â”‚
â”‚  - Regex pattern matching for system type   â”‚
â”‚  - Input validation (min 30 chars)          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ {requirements, system_type, project_name}
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Build AI Prompt"                 â”‚
â”‚  - Loads improved_ai_prompt.js template     â”‚
â”‚  - 3,900 token comprehensive prompt         â”‚
â”‚  - Instructs 12+ category extraction        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ {ai_prompt, max_tokens: 4000}
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Claude API (Sonnet 4.5) via n8n Agent      â”‚
â”‚  - Processes requirements                    â”‚
â”‚  - Extracts 12+ component categories        â”‚
â”‚  - Infers missing components                â”‚
â”‚  - Returns structured JSON                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ JSON response (~1500 tokens)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Extract Parsed Data"            â”‚
â”‚  - Parses AI JSON response                  â”‚
â”‚  - Validates structure                       â”‚
â”‚  - Handles errors with defaults             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ {parsed_requirements}
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Generate Block Diagram"         â”‚
â”‚  - Loads improved_block_diagram_generator.jsâ”‚
â”‚  - Creates 20-35 blocks                     â”‚
â”‚  - Maps 25-45 connections                   â”‚
â”‚  - Generates ASCII + JSON diagram           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ {block_diagram, ascii_diagram}
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Show Diagram & Wait Approval"   â”‚
â”‚  - Displays diagram to user                 â”‚
â”‚  - Workflow PAUSES here                     â”‚
â”‚  - Waits for "APPROVE" or "REJECT"          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ User types "APPROVE"
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Handle Approval"                 â”‚
â”‚  - Validates approval action                â”‚
â”‚  - Passes block diagram forward             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ {approved: true, block_diagram}
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Build Component Searches"       â”‚
â”‚  - Extracts component categories            â”‚
â”‚  - Creates search queries per category      â”‚
â”‚  - Returns array of search tasks            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ [{category, search_term}, ...]
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Split Searches (3 per batch)"   â”‚
â”‚  - Batches searches for parallel execution  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ Batches of 3 searches
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Search Components (Real)"       â”‚
â”‚  HTTP POST: http://playwright:8000/api/scrapeâ”‚
â”‚  Body: {search_term, category, use_cache}   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   FastAPI REST API (scraper_api.py)     â”‚
    â”‚   Port 8000, Docker container           â”‚
    â”‚                                         â”‚
    â”‚   Endpoints:                            â”‚
    â”‚   - POST /api/scrape                    â”‚
    â”‚   - GET /api/health                     â”‚
    â”‚   - GET /api/cache/status               â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   PostgreSQL Cache Check                â”‚
    â”‚   Query: SELECT FROM component_cache    â”‚
    â”‚   WHERE search_term = $1                â”‚
    â”‚   AND expires_at > NOW()                â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
         â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”
         â”‚           â”‚
    Cache HIT    Cache MISS
         â”‚           â”‚
         â†“           â†“
    Return      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    cached      â”‚  Playwright Scraper        â”‚
    data        â”‚  (component_scraper.py)    â”‚
                â”‚  - Launches Chromium       â”‚
                â”‚  - Scrapes DigiKey/Mouser  â”‚
                â”‚  - Extracts: part number,  â”‚
                â”‚    description, price,     â”‚
                â”‚    availability, lifecycle â”‚
                â”‚  - 95% success rate        â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â†“
                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                â”‚  Store in PostgreSQL       â”‚
                â”‚  INSERT INTO component_cacheâ”‚
                â”‚  expires_at = NOW() + 30d  â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â†“
    Return scraped data to n8n
         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Aggregate All Components"       â”‚
â”‚  - Collects results from all batches       â”‚
â”‚  - Merges into single array                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ {all_components: [...]}
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Prepare Component Recommendations"â”‚
â”‚  - Builds AI prompt for selection          â”‚
â”‚  - Includes component details              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Claude API: "AI: Recommend Components"     â”‚
â”‚  - Analyzes options                         â”‚
â”‚  - Recommends best choices                  â”‚
â”‚  - Provides rationale                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“ {recommendations: [...]}
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Generate BOM"                   â”‚
â”‚  - Creates BOM summary                      â”‚
â”‚  - Calculates total cost                   â”‚
â”‚  - Formats ASCII table                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Show BOM & Complete"            â”‚
â”‚  - Displays final BOM                       â”‚
â”‚  - Offers to continue to Phase 2           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Data Structures

**Input:**
```json
{
  "chatInput": "Design 3-phase motor controller with TMS320F28379D DSP, 10kW..."
}
```

**Parsed Requirements (after Claude):**
```json
{
  "system_type": "Motor_Control",
  "system_overview": {
    "purpose": "3-phase motor control system",
    "key_functionality": ["PWM generation", "current sensing", "protection"]
  },
  "primary_components": {
    "processor": {
      "type": "DSP",
      "specific_part": "TMS320F28379D",
      "required_features": ["PWM", "ADC", "QEP", "CAN"]
    },
    "power_system": {
      "input_voltage": "48V",
      "rails_needed": [
        {"voltage": "5V", "current": "2A", "purpose": "gate drivers"},
        {"voltage": "3.3V", "current": "1.5A", "purpose": "DSP core"}
      ]
    },
    "power_stage": {
      "switches": {"type": "MOSFET", "quantity": 6},
      "gate_drivers": {"type": "isolated", "channels": 6}
    },
    "analog_signal_chain": {
      "adc": {"resolution": "16-bit", "channels": 8},
      "sensors": [
        {"type": "current", "interface": "analog", "method": "hall effect"}
      ]
    }
  }
}
```

**Block Diagram Output:**
```json
{
  "version": "2.0",
  "blocks": [
    {"id": "B1", "type": "processor", "label": "TMS320F28379D"},
    {"id": "B2", "type": "power_input", "label": "Input 48V"},
    {"id": "B3", "type": "power_regulator", "label": "5V @ 2A"},
    {"id": "B4", "type": "gate_driver", "label": "Gate Driver (6ch)"},
    // ... 20+ more blocks
  ],
  "connections": [
    {"from": "B2", "to": "B3", "label": "48V", "type": "power"},
    {"from": "B3", "to": "B1", "label": "5V", "type": "power"},
    // ... 30+ more connections
  ]
}
```

### Database Operations

**Tables Used:**
- `projects`: INSERT new project record
- `block_diagrams`: INSERT diagram JSON + version
- `component_cache`: SELECT for cache lookups
- `component_recommendations`: INSERT AI recommendations
- `api_usage`: INSERT Claude API usage metrics

**SQL Example:**
```sql
-- Cache lookup
SELECT * FROM component_cache
WHERE search_term = 'TMS320F28379D'
  AND category = 'processor'
  AND expires_at > NOW();

-- Insert new project
INSERT INTO projects (project_name, system_type, requirements, status, phase_completed)
VALUES ('Project_1738454400000', 'Motor_Control', '...', 'in_progress', 1);

-- Store block diagram
INSERT INTO block_diagrams (project_id, version, diagram_json, created_at)
VALUES (uuid, '2.0', '{"blocks": [...]}', NOW());
```

---

## ğŸ”¹ PHASE 2: HRS Document Generation

**Duration:** ~30 seconds (automated)
**Status:** âš ï¸ Partially Implemented (template exists, full automation pending)

### Architecture Flow

```
Block Diagram + BOM from Phase 1
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Extract HRS Requirements"       â”‚
â”‚  - Reads block_diagram JSON                 â”‚
â”‚  - Reads parsed_requirements                â”‚
â”‚  - Reads BOM data                           â”‚
â”‚  - Prepares HRS sections                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Add Pin Assignments"            â”‚
â”‚  - Queries component datasheets             â”‚
â”‚  - Looks up pin numbers                     â”‚
â”‚  - Adds to block diagram                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Build HRS Sections"             â”‚
â”‚  - System Overview (2-3 pages)              â”‚
â”‚  - Block Diagram with annotations (5 pages) â”‚
â”‚  - Component Details (20-30 pages)          â”‚
â”‚  - Electrical Specs (10-15 pages)           â”‚
â”‚  - Power Analysis (5-10 pages)              â”‚
â”‚  - Interface Specs (10-15 pages)            â”‚
â”‚  - BOM Table (3-5 pages)                    â”‚
â”‚  - Test Requirements (5-10 pages)           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Python Script: HRS Document Generator      â”‚
â”‚  Library: python-docx                       â”‚
â”‚                                             â”‚
â”‚  Process:                                   â”‚
â”‚  1. Create Document() object                â”‚
â”‚  2. Add title page with metadata           â”‚
â”‚  3. Add table of contents                  â”‚
â”‚  4. For each section:                       â”‚
â”‚     - Add heading                           â”‚
â”‚     - Add paragraphs                        â”‚
â”‚     - Add tables (BOM, specs)               â”‚
â”‚     - Add images (block diagrams)           â”‚
â”‚  5. Apply styles and formatting            â”‚
â”‚  6. Generate page numbers                   â”‚
â”‚  7. Save as .docx file                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  File Storage: /outputs/                    â”‚
â”‚  - HRS_Project_[timestamp].docx (50-100 pages)â”‚
â”‚  - Block_Diagram_Detailed.drawio            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Database: phase_outputs table              â”‚
â”‚  INSERT (project_id, phase=2,               â”‚
â”‚          output_type='HRS',                 â”‚
â”‚          file_path='...docx',               â”‚
â”‚          page_count=70)                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### HRS Document Structure

```
Hardware Requirements Specification (HRS)
â”œâ”€â”€ Cover Page (1 page)
â”‚   â””â”€â”€ Project name, date, version, system type
â”œâ”€â”€ Table of Contents (2 pages)
â”œâ”€â”€ 1. System Overview (3-5 pages)
â”‚   â”œâ”€â”€ 1.1 Purpose and Scope
â”‚   â”œâ”€â”€ 1.2 System Architecture
â”‚   â””â”€â”€ 1.3 Key Functionality
â”œâ”€â”€ 2. Block Diagram (5-8 pages)
â”‚   â”œâ”€â”€ 2.1 High-Level Architecture
â”‚   â”œâ”€â”€ 2.2 Component Placement
â”‚   â””â”€â”€ 2.3 Signal Flow
â”œâ”€â”€ 3. Component Details (20-30 pages)
â”‚   â”œâ”€â”€ 3.1 Processor/FPGA Specifications
â”‚   â”œâ”€â”€ 3.2 Power Components
â”‚   â”œâ”€â”€ 3.3 Interface ICs
â”‚   â”œâ”€â”€ 3.4 Analog Components
â”‚   â””â”€â”€ 3.5 Passives and Connectors
â”œâ”€â”€ 4. Electrical Specifications (10-15 pages)
â”‚   â”œâ”€â”€ 4.1 Power Budget Analysis
â”‚   â”œâ”€â”€ 4.2 Voltage Rails
â”‚   â”œâ”€â”€ 4.3 Current Requirements
â”‚   â””â”€â”€ 4.4 Thermal Analysis
â”œâ”€â”€ 5. Interface Specifications (10-15 pages)
â”‚   â”œâ”€â”€ 5.1 Digital Interfaces (SPI, I2C, UART)
â”‚   â”œâ”€â”€ 5.2 High-Speed Interfaces (Ethernet, USB, PCIe)
â”‚   â”œâ”€â”€ 5.3 Analog Interfaces
â”‚   â””â”€â”€ 5.4 RF Interfaces (if applicable)
â”œâ”€â”€ 6. Bill of Materials (3-5 pages)
â”‚   â””â”€â”€ Complete BOM table with pricing
â”œâ”€â”€ 7. Test Requirements (5-10 pages)
â”‚   â”œâ”€â”€ 7.1 Functional Tests
â”‚   â”œâ”€â”€ 7.2 Performance Tests
â”‚   â””â”€â”€ 7.3 Compliance Tests
â””â”€â”€ Appendices (5-10 pages)
    â”œâ”€â”€ A. Component Datasheets References
    â””â”€â”€ B. Calculations and Analysis
```

### Python Code Snippet

```python
from docx import Document
from docx.shared import Inches, Pt

def generate_hrs(project_data, block_diagram, bom):
    doc = Document()

    # Title page
    doc.add_heading('Hardware Requirements Specification', 0)
    doc.add_paragraph(f"Project: {project_data['project_name']}")
    doc.add_paragraph(f"System Type: {project_data['system_type']}")

    # System Overview
    doc.add_heading('1. System Overview', 1)
    doc.add_paragraph(project_data['purpose'])

    # Block Diagram
    doc.add_heading('2. Block Diagram', 1)
    # Add diagram image
    doc.add_picture('block_diagram.png', width=Inches(6))

    # Component Details
    doc.add_heading('3. Component Details', 1)
    for component in bom['components']:
        doc.add_heading(f"3.{idx} {component['part_number']}", 2)
        doc.add_paragraph(f"Description: {component['description']}")
        # ... add specs table

    # Save
    doc.save(f"HRS_{project_data['project_name']}.docx")
```

---

## ğŸ”¹ PHASE 3: Compliance Validation

**Duration:** ~15 seconds (automated)
**Status:** âš ï¸ Template exists, full automation pending

### Architecture Flow

```
BOM from Phase 1
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Extract Compliance Requirements" â”‚
â”‚  - User requirements (RoHS, CE, FCC, etc.)  â”‚
â”‚  - Geographic markets (US, EU, China)       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  For Each Component in BOM:                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Check Compliance Databases             â”‚  â”‚
â”‚  â”‚ - RoHS compliance (EU)                 â”‚  â”‚
â”‚  â”‚ - REACH substances check               â”‚  â”‚
â”‚  â”‚ - FCC certification (US RF devices)    â”‚  â”‚
â”‚  â”‚ - CE marking requirements              â”‚  â”‚
â”‚  â”‚ - Medical (IEC 60601 if applicable)    â”‚  â”‚
â”‚  â”‚ - Automotive (ISO 26262 if applicable) â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Database Queries:                           â”‚
â”‚  - Query compliance_records table           â”‚
â”‚  - Check certification status               â”‚
â”‚  - Identify non-compliant parts             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Generate Compliance Report                  â”‚
â”‚  - Summary (pass/fail per standard)         â”‚
â”‚  - Detailed component compliance            â”‚
â”‚  - Non-compliant items flagged              â”‚
â”‚  - Recommended alternatives                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Output: Compliance_Report.xlsx             â”‚
â”‚  Sheets:                                    â”‚
â”‚  1. Summary                                 â”‚
â”‚  2. RoHS Compliance                         â”‚
â”‚  3. REACH Substances                        â”‚
â”‚  4. FCC/CE Certifications                   â”‚
â”‚  5. Recommendations                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Compliance Check Matrix

```
Component | RoHS | REACH | FCC | CE | Medical | Auto | Status
----------|------|-------|-----|----|---------|----- |-------
TMS320F28 | âœ…   | âœ…    | N/A | âœ… | âœ…      | âœ…   | PASS
Gate Drvr | âœ…   | âœ…    | N/A | âœ… | âš ï¸      | âœ…   | WARN
MOSFET    | âœ…   | âœ…    | N/A | âœ… | âœ…      | âœ…   | PASS
```

---

## ğŸ”¹ PHASE 4: Netlist Generation

**Duration:** ~40 seconds (automated)
**Status:** âš ï¸ Logic exists, EDIF generation pending

### Architecture Flow

```
Block Diagram with Pin Assignments from Phase 2
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Read Block Diagram"             â”‚
â”‚  - Load block_diagram JSON                  â”‚
â”‚  - Load component pin assignments           â”‚
â”‚  - Load connection list                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Lookup Component Datasheets"    â”‚
â”‚  For each component:                        â”‚
â”‚  - Query datasheet database                 â”‚
â”‚  - Extract pinout information               â”‚
â”‚  - Map logical names to physical pins       â”‚
â”‚  Example:                                   â”‚
â”‚    TMS320F28379D Pin 23 = GPIO0             â”‚
â”‚    Gate Driver Pin 5 = PWM_IN1              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Generate Net List"              â”‚
â”‚  Process:                                   â”‚
â”‚  1. Assign reference designators            â”‚
â”‚     (U1, U2, R1, C1, etc.)                  â”‚
â”‚  2. Create nets from connections            â”‚
â”‚     Connection: Processor â†’ Gate Driver     â”‚
â”‚     Becomes: NET PWM1 U1.23 U2.5            â”‚
â”‚  3. Handle power nets (VCC, GND)            â”‚
â”‚  4. Handle differential pairs (DDR, USB)    â”‚
â”‚  5. Validate:                               â”‚
â”‚     - No floating pins                      â”‚
â”‚     - All power pins connected              â”‚
â”‚     - High-speed pairs matched              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Python Script: netlist_generator.py        â”‚
â”‚  Libraries: networkx, edifparser            â”‚
â”‚                                             â”‚
â”‚  Generate TWO formats:                      â”‚
â”‚                                             â”‚
â”‚  1. EDIF Format (.edif):                    â”‚
â”‚     (edif netlist_name                      â”‚
â”‚       (edifVersion 2 0 0)                   â”‚
â”‚       (edifLevel 0)                         â”‚
â”‚       (library library_name                 â”‚
â”‚         (cell component_name                â”‚
â”‚           (cellType GENERIC)                â”‚
â”‚           (view view_name                   â”‚
â”‚             (viewType NETLIST)              â”‚
â”‚             (interface                      â”‚
â”‚               (port pin_name ...)           â”‚
â”‚             (contents                       â”‚
â”‚               (instance inst_name ...)      â”‚
â”‚               (net net_name ...)            â”‚
â”‚     )                                       â”‚
â”‚                                             â”‚
â”‚  2. Excel Format (.xlsx):                   â”‚
â”‚     Sheet 1: Nets                           â”‚
â”‚     Sheet 2: Components                     â”‚
â”‚     Sheet 3: Pin Assignments                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Validate Netlist                           â”‚
â”‚  - Run DRC (Design Rule Check)              â”‚
â”‚  - Verify all connections                   â”‚
â”‚  - Check for shorts                         â”‚
â”‚  - Validate power distribution              â”‚
â”‚  - Check signal integrity rules             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Output Files:                              â”‚
â”‚  - /outputs/netlist.edif                    â”‚
â”‚  - /outputs/netlist.xlsx                    â”‚
â”‚  - /outputs/netlist_validation_report.txt   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Netlist Data Structure

**Nets (connections):**
```
NET_NAME     | NODES
-------------|------------------------
VCC_5V       | U1.1 U2.1 C1.1 C2.1
GND          | U1.2 U2.2 C1.2 C2.2
PWM1         | U1.23 U2.5
PWM2         | U1.24 U2.6
CURRENT_SENSE| U1.67 U3.3 R5.1
```

**Components (reference designators):**
```
REF_DES | PART_NUMBER   | VALUE    | PACKAGE
--------|---------------|----------|--------
U1      | TMS320F28379D | -        | LQFP176
U2      | UCC21520      | -        | SOIC8
U3      | INA240        | -        | SOT23-6
R1      | 0603          | 10k      | 0603
C1      | 0805          | 10uF     | 0805
```

**Excel Sheet 3: Pin Assignments**
```
Component | Pin# | Pin Name  | Net Name     | Connected To
----------|------|-----------|--------------|-------------
U1        | 23   | GPIO0     | PWM1         | U2 Pin 5
U1        | 24   | GPIO1     | PWM2         | U2 Pin 6
U1        | 67   | ADC_IN0   | CURRENT_SENSE| U3 Pin 3
U2        | 1    | VCC       | VCC_5V       | C1 Pin 1
U2        | 2    | GND       | GND          | C1 Pin 2
```

---

## ğŸ”¹ PHASE 5: PCB Design (Manual - User)

**Duration:** User-dependent (4-12 weeks typical)
**Status:** âœ… Defined workflow, user performs manually

### Architecture Flow

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  USER RECEIVES:                              â”‚
â”‚  - netlist.edif                             â”‚
â”‚  - Block diagram                            â”‚
â”‚  - HRS document                             â”‚
â”‚  - BOM                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  USER STEP 1: Import to EDA Tool            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Altium Designer:                       â”‚  â”‚
â”‚  â”‚  File â†’ Import â†’ EDIF netlist          â”‚  â”‚
â”‚  â”‚ Xpedition:                             â”‚  â”‚
â”‚  â”‚  File â†’ Import â†’ Netlist â†’ EDIF        â”‚  â”‚
â”‚  â”‚ KiCad:                                 â”‚  â”‚
â”‚  â”‚  Tools â†’ Update PCB from Schematic     â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  EDA Tool Auto-Generates Schematic           â”‚
â”‚  - Places components                        â”‚
â”‚  - Draws connections from netlist           â”‚
â”‚  - User reviews and adjusts                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  USER STEP 2: Design PCB Layout             â”‚
â”‚  - Select board stackup (2-8 layers)       â”‚
â”‚  - Place components                         â”‚
â”‚  - Route traces                             â”‚
â”‚  - Add copper pours (GND/power planes)      â”‚
â”‚  - Run DRC (Design Rule Check)              â”‚
â”‚  - Generate Gerber files                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  OUTPUT:                                     â”‚
â”‚  - Schematic.pdf                            â”‚
â”‚  - PCB Layout files                         â”‚
â”‚  - Gerber files (for fabrication)           â”‚
â”‚  - BOM (updated from layout)                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Note:** Phase 5 automation (AI-powered PCB layout) is FUTURE SCOPE (Phase 2 of project).

---

## ğŸ”¹ PHASE 6: GLR (Glue Logic Requirements) Generation

**Duration:** ~40 seconds (automated)
**Status:** âš ï¸ Logic defined, full automation pending

### Architecture Flow

```
Block Diagram + Netlist from Phase 4
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Identify FPGA I/O Requirements"  â”‚
â”‚  - Extract FPGA/processor from block diagramâ”‚
â”‚  - Identify all interface connections       â”‚
â”‚  - Determine I/O types needed               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Build GLR Table"                 â”‚
â”‚  For each interface:                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Signal Name                            â”‚  â”‚
â”‚  â”‚ Pin Number                             â”‚  â”‚
â”‚  â”‚ Direction (input/output/bidir)         â”‚  â”‚
â”‚  â”‚ Voltage Level (3.3V, 1.8V, LVDS)       â”‚  â”‚
â”‚  â”‚ Drive Strength (2mA, 4mA, 8mA)         â”‚  â”‚
â”‚  â”‚ Pull-up/down requirement               â”‚  â”‚
â”‚  â”‚ Timing constraints                     â”‚  â”‚
â”‚  â”‚ Special requirements (differential)    â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Claude API: "Generate I/O Specs"            â”‚
â”‚  - Analyze interface types                  â”‚
â”‚  - Determine electrical requirements        â”‚
â”‚  - Generate timing diagrams (if needed)     â”‚
â”‚  - Add notes and recommendations            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Python Script: GLR Generator                â”‚
â”‚  Library: openpyxl                          â”‚
â”‚                                             â”‚
â”‚  Generate GLR.xlsx with sheets:             â”‚
â”‚  1. Summary (overview of all I/O)          â”‚
â”‚  2. Digital I/O (GPIO, SPI, I2C, UART)      â”‚
â”‚  3. High-Speed I/O (DDR, Ethernet, PCIe)    â”‚
â”‚  4. Analog I/O (ADC, DAC)                   â”‚
â”‚  5. Power and Ground pins                   â”‚
â”‚  6. Programming/Debug pins (JTAG)           â”‚
â”‚  7. Timing Diagrams                         â”‚
â”‚  8. Register Map (placeholder for Phase 7)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Output: GLR_Project_[timestamp].xlsx       â”‚
â”‚  This becomes THE specification for         â”‚
â”‚  FPGA/MCU implementation in Phase 7         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### GLR Excel Structure

**Sheet 1: Digital I/O**
```
Signal   | Pin# | Dir | Voltage | Drive | Pull | Speed  | Notes
---------|------|-----|---------|-------|------|--------|-------
SPI_CLK  | A5   | OUT | 3.3V    | 8mA   | None | 10MHz  | To flash
SPI_MISO | A6   | IN  | 3.3V    | -     | None | 10MHz  | From flash
SPI_MOSI | A7   | OUT | 3.3V    | 4mA   | None | 10MHz  | To flash
SPI_CS   | A8   | OUT | 3.3V    | 4mA   | Up   | -      | Active low
```

**Sheet 2: High-Speed I/O**
```
Signal    | Pin# | Type        | Voltage | Impedance | Termination
----------|------|-------------|---------|-----------|------------
DDR_DQ0   | B12  | Bidirectional| 1.5V   | 50Î©      | On-die
DDR_DQ1   | B13  | Bidirectional| 1.5V   | 50Î©      | On-die
DDR_CK_P  | C1   | Differential| 1.5V   | 100Î©     | External
DDR_CK_N  | C2   | Differential| 1.5V   | 100Î©     | External
```

---

## ğŸ”¹ PHASE 7: FPGA/MCU HDL Implementation (Manual - User)

**Duration:** User-dependent (4-12 weeks for FPGA)
**Status:** âœ… Defined workflow, user performs manually

### Architecture Flow

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  USER RECEIVES:                              â”‚
â”‚  - GLR.xlsx (complete I/O specifications)   â”‚
â”‚  - Block diagram                            â”‚
â”‚  - HRS document                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  USER STEP 1: Create FPGA/MCU Project       â”‚
â”‚  FPGA (Xilinx Vivado / Intel Quartus):     â”‚
â”‚    - Create new project                     â”‚
â”‚    - Select device from BOM                 â”‚
â”‚    - Import pin constraints from GLR        â”‚
â”‚  MCU (Code Composer / STM32Cube):           â”‚
â”‚    - Create new project                     â”‚
â”‚    - Configure peripherals from GLR         â”‚
â”‚    - Generate initialization code           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  USER STEP 2: Write HDL Code (FPGA)         â”‚
â”‚  or Firmware (MCU)                          â”‚
â”‚                                             â”‚
â”‚  For FPGA (Verilog/VHDL):                   â”‚
â”‚  - Write top-level module                  â”‚
â”‚  - Implement interfaces (SPI, I2C, etc.)    â”‚
â”‚  - Write control logic                      â”‚
â”‚  - Add state machines                       â”‚
â”‚  - Create register map                      â”‚
â”‚                                             â”‚
â”‚  For MCU (C/C++):                           â”‚
â”‚  - Configure clock tree                     â”‚
â”‚  - Initialize peripherals                   â”‚
â”‚  - Write interrupt handlers                 â”‚
â”‚  - Implement protocol stacks                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  USER STEP 3: Synthesis & Testing           â”‚
â”‚  FPGA:                                      â”‚
â”‚    - Run synthesis                          â”‚
â”‚    - Place and route                        â”‚
â”‚    - Generate bitstream                     â”‚
â”‚    - Timing analysis                        â”‚
â”‚  MCU:                                       â”‚
â”‚    - Compile firmware                       â”‚
â”‚    - Link libraries                         â”‚
â”‚    - Generate binary/hex file               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  USER STEP 4: Create Register Map           â”‚
â”‚  Document all registers:                    â”‚
â”‚  - Address                                  â”‚
â”‚  - Bit fields                               â”‚
â”‚  - Access type (R/W/RO)                     â”‚
â”‚  - Reset value                              â”‚
â”‚  - Description                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  OUTPUT:                                     â”‚
â”‚  - HDL source files (.v, .vhd) or firmware  â”‚
â”‚  - Bitstream (.bit) or binary (.bin)        â”‚
â”‚  - Register map (for Phase 8)               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Note:** Phase 7 automation (AI-generated HDL/firmware) is FUTURE SCOPE (Phase 2 of project).

---

## ğŸ”¹ PHASE 8: Software Generation & Code Review

**Duration:** ~60 seconds (automated)
**Status:** âœ… Fully Implemented

### Architecture Flow

```
Register Map + GLR from Phase 7
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Extract Register Map"           â”‚
â”‚  - Parse register addresses                 â”‚
â”‚  - Extract bit fields                       â”‚
â”‚  - Identify access types (R/W/RO)           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Build Driver Generation Prompt" â”‚
â”‚  - Include register map                     â”‚
â”‚  - Include interface specifications         â”‚
â”‚  - Specify language (C/C++)                 â”‚
â”‚  - Request error handling                   â”‚
â”‚  - Request test generation                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Claude API: "Generate Drivers"              â”‚
â”‚  Generates:                                 â”‚
â”‚  - Hardware abstraction layer (HAL)         â”‚
â”‚  - Register access functions                â”‚
â”‚  - Error handling                           â”‚
â”‚  - Bounds checking                          â”‚
â”‚  - Logging/debug functions                  â”‚
â”‚  - Example usage code                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "AI Code Review"                 â”‚
â”‚  Tools chained:                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ 1. SonarQube Analysis                  â”‚  â”‚
â”‚  â”‚    - Code complexity                   â”‚  â”‚
â”‚  â”‚    - Code smells                       â”‚  â”‚
â”‚  â”‚    - Maintainability index             â”‚  â”‚
â”‚  â”‚    Output: quality_score (0-10)        â”‚  â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚  â”‚ 2. Semgrep Security Scan               â”‚  â”‚
â”‚  â”‚    - Buffer overflows                  â”‚  â”‚
â”‚  â”‚    - SQL injection                     â”‚  â”‚
â”‚  â”‚    - XSS vulnerabilities               â”‚  â”‚
â”‚  â”‚    Output: vulnerability_list          â”‚  â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚  â”‚ 3. MISRA-C Compliance Check            â”‚  â”‚
â”‚  â”‚    - Checks embedded C standards       â”‚  â”‚
â”‚  â”‚    - Safety-critical rules             â”‚  â”‚
â”‚  â”‚    Output: compliance_percentage       â”‚  â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚  â”‚ 4. Clang-Tidy Static Analysis          â”‚  â”‚
â”‚  â”‚    - Memory leaks                      â”‚  â”‚
â”‚  â”‚    - Null pointer dereferences         â”‚  â”‚
â”‚  â”‚    - Use-after-free                    â”‚  â”‚
â”‚  â”‚    Output: defect_list                 â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Fix Issues if Found"            â”‚
â”‚  If quality_score < 8.0:                    â”‚
â”‚    - Claude API: "Fix code issues"          â”‚
â”‚    - Re-run code review                     â”‚
â”‚    - Iterate until passing                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Generate Qt GUI"                 â”‚
â”‚  Claude API generates:                      â”‚
â”‚  - Main window UI (.ui file)                â”‚
â”‚  - Control widgets (buttons, sliders)       â”‚
â”‚  - Status displays                          â”‚
â”‚  - Signal/slot connections                  â”‚
â”‚  - Integration with HAL drivers             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Generate Tests"                  â”‚
â”‚  Claude API generates:                      â”‚
â”‚  - Unit tests (pytest/gtest)                â”‚
â”‚  - Integration tests                        â”‚
â”‚  - Mock hardware drivers                    â”‚
â”‚  - Test fixtures                            â”‚
â”‚  - Coverage targets                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  n8n Node: "Git Integration"                 â”‚
â”‚  Process:                                   â”‚
â”‚  1. Initialize Git repo (if new)            â”‚
â”‚  2. Create feature branch                   â”‚
â”‚  3. Stage all generated files               â”‚
â”‚  4. Generate meaningful commit message:     â”‚
â”‚     "feat: add hardware drivers for [device]"â”‚
â”‚     "- Add register access functions"       â”‚
â”‚     "- Implement error handling"            â”‚
â”‚     "- Generate unit tests"                 â”‚
â”‚     "- Quality score: 8.5/10"               â”‚
â”‚     "- MISRA-C compliance: 98%"             â”‚
â”‚  5. Commit with metadata                    â”‚
â”‚  6. Push to remote (if configured)          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Output Files:                               â”‚
â”‚  /outputs/software/                         â”‚
â”‚  â”œâ”€â”€ src/                                   â”‚
â”‚  â”‚   â”œâ”€â”€ hal_driver.c                      â”‚
â”‚  â”‚   â”œâ”€â”€ hal_driver.h                      â”‚
â”‚  â”‚   â””â”€â”€ device_control.c                  â”‚
â”‚  â”œâ”€â”€ gui/                                   â”‚
â”‚  â”‚   â”œâ”€â”€ main_window.ui                    â”‚
â”‚  â”‚   â””â”€â”€ main_window.cpp                   â”‚
â”‚  â”œâ”€â”€ tests/                                 â”‚
â”‚  â”‚   â”œâ”€â”€ test_hal.cpp                      â”‚
â”‚  â”‚   â””â”€â”€ mock_hardware.cpp                 â”‚
â”‚  â”œâ”€â”€ docs/                                  â”‚
â”‚  â”‚   â”œâ”€â”€ API_Documentation.md              â”‚
â”‚  â”‚   â””â”€â”€ User_Guide.md                     â”‚
â”‚  â”œâ”€â”€ code_review_report.txt                â”‚
â”‚  â””â”€â”€ .git/ (Git repository)                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Code Review Output Example

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘         AUTOMATED CODE REVIEW REPORT         â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘  Project: Motor_Controller_Drivers           â•‘
â•‘  Date: 2026-02-04                           â•‘
â•‘  Files Analyzed: 12                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

QUALITY METRICS:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Metric                     â”‚ Score   â”‚ Status â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Code Complexity            â”‚ 8.2/10  â”‚ âœ… PASSâ”‚
â”‚ Maintainability Index      â”‚ 85/100  â”‚ âœ… PASSâ”‚
â”‚ Test Coverage              â”‚ 92%     â”‚ âœ… PASSâ”‚
â”‚ Documentation Coverage     â”‚ 88%     â”‚ âœ… PASSâ”‚
â”‚ MISRA-C Compliance         â”‚ 98%     â”‚ âœ… PASSâ”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜

SECURITY SCAN (Semgrep):
âœ… No critical vulnerabilities found
âœ… No high-risk issues found
âš ï¸  1 medium-risk issue found:
   - File: hal_driver.c:145
   - Issue: Potential integer overflow
   - Recommendation: Add bounds checking

STATIC ANALYSIS (Clang-Tidy):
âœ… No memory leaks detected
âœ… No null pointer dereferences
âœ… No use-after-free issues

OVERALL QUALITY SCORE: 8.5/10 âœ… APPROVED

RECOMMENDATIONS:
1. Add input validation to register_write() function
2. Increase test coverage for error paths
3. Add Doxygen comments to public API functions
```

---

## Database Schema Summary

### Tables Used Across All Phases

```sql
-- Master project tracking
projects (
  id UUID PRIMARY KEY,
  project_name VARCHAR,
  system_type VARCHAR,
  requirements TEXT,
  status VARCHAR,
  phase_completed INT,
  created_at TIMESTAMP,
  updated_at TIMESTAMP
)

-- Outputs from each phase
phase_outputs (
  id UUID PRIMARY KEY,
  project_id UUID REFERENCES projects(id),
  phase INT,
  output_type VARCHAR,  -- 'HRS', 'BOM', 'Netlist', 'GLR', 'Software'
  file_path VARCHAR,
  created_at TIMESTAMP
)

-- Component caching (Phase 1)
component_cache (
  id UUID PRIMARY KEY,
  search_term VARCHAR,
  category VARCHAR,
  part_number VARCHAR,
  manufacturer VARCHAR,
  description TEXT,
  price DECIMAL,
  availability VARCHAR,
  lifecycle_status VARCHAR,
  datasheet_url VARCHAR,
  cached_at TIMESTAMP,
  expires_at TIMESTAMP
)

-- Block diagrams (Phase 1)
block_diagrams (
  id UUID PRIMARY KEY,
  project_id UUID REFERENCES projects(id),
  version VARCHAR,
  diagram_json JSONB,
  ascii_representation TEXT,
  created_at TIMESTAMP
)

-- BOM items (Phase 1)
bom_items (
  id UUID PRIMARY KEY,
  project_id UUID REFERENCES projects(id),
  reference_designator VARCHAR,
  part_number VARCHAR,
  description TEXT,
  quantity INT,
  unit_price DECIMAL,
  total_price DECIMAL
)

-- Compliance tracking (Phase 3)
compliance_records (
  id UUID PRIMARY KEY,
  project_id UUID REFERENCES projects(id),
  component_id UUID,
  standard_name VARCHAR,  -- 'RoHS', 'CE', 'FCC'
  compliant BOOLEAN,
  certification_number VARCHAR,
  checked_at TIMESTAMP
)

-- AI API usage tracking
api_usage (
  id UUID PRIMARY KEY,
  project_id UUID REFERENCES projects(id),
  phase INT,
  provider VARCHAR,  -- 'Claude', 'GPT-4'
  model VARCHAR,
  tokens_used INT,
  cost DECIMAL,
  called_at TIMESTAMP
)

-- Component recommendations (Phase 1)
component_recommendations (
  id UUID PRIMARY KEY,
  project_id UUID REFERENCES projects(id),
  category VARCHAR,
  recommended_part VARCHAR,
  rationale TEXT,
  alternatives JSONB,  -- Array of alternative parts
  created_at TIMESTAMP
)

-- Scraping queue for background processing
scraping_queue (
  id UUID PRIMARY KEY,
  search_term VARCHAR,
  category VARCHAR,
  priority INT,
  status VARCHAR,  -- 'pending', 'processing', 'completed', 'failed'
  attempts INT,
  created_at TIMESTAMP,
  processed_at TIMESTAMP
)

-- System logs
system_logs (
  id UUID PRIMARY KEY,
  project_id UUID REFERENCES projects(id),
  phase INT,
  log_level VARCHAR,  -- 'INFO', 'WARNING', 'ERROR'
  message TEXT,
  metadata JSONB,
  logged_at TIMESTAMP
)
```

---

## Service Communication Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DOCKER NETWORK                    â”‚
â”‚                  bridge: hardware_pipeline           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  n8n                                       â”‚     â”‚
â”‚  â”‚  Port: 5678 (external), 5678 (internal)   â”‚     â”‚
â”‚  â”‚  Hostname: n8n                             â”‚     â”‚
â”‚  â”‚  Environment:                              â”‚     â”‚
â”‚  â”‚    - DB_TYPE=postgresqldb                  â”‚     â”‚
â”‚  â”‚    - DB_POSTGRESDB_HOST=postgres           â”‚     â”‚
â”‚  â”‚    - CLAUDE_API_KEY=[from .env]            â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚         â”‚ HTTP                                      â”‚
â”‚         â†“                                           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  Playwright Service                        â”‚     â”‚
â”‚  â”‚  Port: 8000 (internal)                     â”‚     â”‚
â”‚  â”‚  Hostname: playwright                      â”‚     â”‚
â”‚  â”‚  Runs: FastAPI (scraper_api.py)            â”‚     â”‚
â”‚  â”‚  Chromium headless browser                 â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚         â”‚ SQL                                       â”‚
â”‚         â†“                                           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  PostgreSQL                                â”‚     â”‚
â”‚  â”‚  Port: 5432 (external), 5432 (internal)   â”‚     â”‚
â”‚  â”‚  Hostname: postgres                        â”‚     â”‚
â”‚  â”‚  Database: hardware_pipeline               â”‚     â”‚
â”‚  â”‚  User: postgres                            â”‚     â”‚
â”‚  â”‚  Volume: postgres_data                     â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  Redis                                     â”‚     â”‚
â”‚  â”‚  Port: 6379 (internal)                     â”‚     â”‚
â”‚  â”‚  Hostname: redis                           â”‚     â”‚
â”‚  â”‚  Used for: Session management, caching     â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  pgAdmin                                   â”‚     â”‚
â”‚  â”‚  Port: 5050 (external), 80 (internal)     â”‚     â”‚
â”‚  â”‚  Hostname: pgadmin                         â”‚     â”‚
â”‚  â”‚  For: Database administration GUI          â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Performance Metrics per Phase

| Phase | Duration | AI API Calls | DB Queries | Network I/O | CPU Usage |
|-------|----------|--------------|------------|-------------|-----------|
| **Phase 1** | ~90s | 2-3 | 50-100 | High (scraping) | Medium |
| **Phase 2** | ~30s | 0-1 | 10-20 | Low | Low |
| **Phase 3** | ~15s | 0 | 20-30 | Medium | Low |
| **Phase 4** | ~40s | 0 | 30-50 | Low | Medium |
| **Phase 5** | User | 0 | 0 | 0 | 0 |
| **Phase 6** | ~40s | 1-2 | 20-30 | Low | Low |
| **Phase 7** | User | 0 | 0 | 0 | 0 |
| **Phase 8** | ~60s | 2-3 | 10-20 | Low | Medium |
| **TOTAL** | ~6 min | 5-9 | 140-250 | High | Medium |

---

## Error Handling Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Every n8n Node Has Error Handler          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                             â”‚
â”‚  Try/Catch Blocks:                          â”‚
â”‚  - Catch JavaScript errors                  â”‚
â”‚  - Catch API timeout errors                 â”‚
â”‚  - Catch database errors                    â”‚
â”‚                                             â”‚
â”‚  Retry Logic:                               â”‚
â”‚  - API calls: 3 retries with exponential   â”‚
â”‚    backoff (2s, 4s, 8s)                     â”‚
â”‚  - Scraping: 2 retries per component        â”‚
â”‚  - Database: 2 retries with 1s delay        â”‚
â”‚                                             â”‚
â”‚  Fallback Mechanisms:                       â”‚
â”‚  - If Claude API fails â†’ try GLM-4          â”‚
â”‚  - If scraping fails â†’ use cached data      â”‚
â”‚  - If no cached data â†’ use mock data        â”‚
â”‚                                             â”‚
â”‚  Logging:                                   â”‚
â”‚  - All errors logged to system_logs table   â”‚
â”‚  - Critical errors trigger user notificationâ”‚
â”‚  - Stack traces saved for debugging         â”‚
â”‚                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Summary Table

| Phase | What Happens | Technologies Used | Input | Output | Status |
|-------|-------------|-------------------|-------|--------|--------|
| **1** | Requirements â†’ Block Diagram â†’ BOM | n8n, Claude API, Playwright, PostgreSQL | Natural language | Block diagram, BOM, components | âœ… Implemented |
| **2** | HRS Document Generation | python-docx, n8n | Block diagram, BOM | HRS.docx (50-100 pages) | âš ï¸ Partial |
| **3** | Compliance Validation | Database queries, APIs | BOM | Compliance report | âš ï¸ Partial |
| **4** | Netlist Generation | networkx, edifparser | Block diagram + pins | netlist.edif, netlist.xlsx | âš ï¸ Logic ready |
| **5** | PCB Design (Manual) | User's EDA tool | Netlist | PCB Gerbers | âœ… Defined |
| **6** | GLR Generation | openpyxl, Claude API | Netlist | GLR.xlsx | âš ï¸ Logic ready |
| **7** | FPGA/MCU (Manual) | User's tools | GLR | HDL/firmware + register map | âœ… Defined |
| **8** | Software + Code Review | Claude API, SonarQube, Git | Register map | Drivers, GUI, tests | âœ… Implemented |

---

**Document Version:** 1.0
**Date:** February 4, 2026
**Repository:** github.com/bala9066/S2S
**Branch:** claude/start-implementation-Y5bqL
