
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (12 10)  (52 539)  (52 539)  routing T_1_33.lc_trk_g1_6 <X> T_1_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (53 539)  (53 539)  routing T_1_33.lc_trk_g1_6 <X> T_1_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 539)  (22 539)  IOB_1 IO Functioning bit
 (12 11)  (52 538)  (52 538)  routing T_1_33.lc_trk_g1_6 <X> T_1_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (53 538)  (53 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 541)  (23 541)  IOB_1 IO Functioning bit
 (16 14)  (22 543)  (22 543)  IOB_1 IO Functioning bit
 (6 15)  (36 542)  (36 542)  routing T_1_33.span12_vert_14 <X> T_1_33.lc_trk_g1_6
 (7 15)  (37 542)  (37 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_2_33

 (7 0)  (91 528)  (91 528)  Enable bit of Mux _local_links/g0_mux_1 => logic_op_bot_1 lc_trk_g0_1
 (8 0)  (92 528)  (92 528)  routing T_2_33.logic_op_bot_1 <X> T_2_33.lc_trk_g0_1
 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (8 1)  (92 529)  (92 529)  routing T_2_33.logic_op_bot_1 <X> T_2_33.lc_trk_g0_1
 (13 1)  (107 529)  (107 529)  routing T_2_33.span4_vert_1 <X> T_2_33.span4_horz_r_0
 (14 1)  (108 529)  (108 529)  routing T_2_33.span4_vert_1 <X> T_2_33.span4_horz_r_0
 (17 1)  (77 529)  (77 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (4 3)  (88 530)  (88 530)  routing T_2_33.span12_vert_18 <X> T_2_33.lc_trk_g0_2
 (6 3)  (90 530)  (90 530)  routing T_2_33.span12_vert_18 <X> T_2_33.lc_trk_g0_2
 (7 3)  (91 530)  (91 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g0_4 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (77 532)  (77 532)  IOB_0 IO Functioning bit
 (4 5)  (88 533)  (88 533)  routing T_2_33.span12_vert_20 <X> T_2_33.lc_trk_g0_4
 (6 5)  (90 533)  (90 533)  routing T_2_33.span12_vert_20 <X> T_2_33.lc_trk_g0_4
 (7 5)  (91 533)  (91 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (11 5)  (105 533)  (105 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (3 6)  (99 535)  (99 535)  IO control bit: IOUP_IE_1

 (6 6)  (90 535)  (90 535)  routing T_2_33.span4_vert_7 <X> T_2_33.lc_trk_g0_7
 (7 6)  (91 535)  (91 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (92 535)  (92 535)  routing T_2_33.span4_vert_7 <X> T_2_33.lc_trk_g0_7
 (3 9)  (99 537)  (99 537)  IO control bit: IOUP_IE_0

 (16 9)  (76 537)  (76 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (13 10)  (107 539)  (107 539)  routing T_2_33.lc_trk_g0_7 <X> T_2_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 539)  (76 539)  IOB_1 IO Functioning bit
 (10 11)  (104 538)  (104 538)  routing T_2_33.lc_trk_g0_2 <X> T_2_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (105 538)  (105 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (106 538)  (106 538)  routing T_2_33.lc_trk_g0_7 <X> T_2_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (107 538)  (107 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 541)  (77 541)  IOB_1 IO Functioning bit
 (17 14)  (77 543)  (77 543)  IOB_1 IO Functioning bit


IO_Tile_3_33

 (4 0)  (142 528)  (142 528)  routing T_3_33.logic_op_bot_0 <X> T_3_33.lc_trk_g0_0
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 1)  (142 529)  (142 529)  routing T_3_33.logic_op_bot_0 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => logic_op_bot_0 lc_trk_g0_0
 (17 2)  (131 531)  (131 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (10 4)  (158 532)  (158 532)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (159 532)  (159 532)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (131 532)  (131 532)  IOB_0 IO Functioning bit
 (6 5)  (144 533)  (144 533)  routing T_3_33.span12_vert_12 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_12 lc_trk_g0_4
 (11 5)  (159 533)  (159 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (5 6)  (143 535)  (143 535)  routing T_3_33.span4_vert_31 <X> T_3_33.lc_trk_g0_7
 (6 6)  (144 535)  (144 535)  routing T_3_33.span4_vert_31 <X> T_3_33.lc_trk_g0_7
 (7 6)  (145 535)  (145 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (146 534)  (146 534)  routing T_3_33.span4_vert_31 <X> T_3_33.lc_trk_g0_7
 (3 9)  (153 537)  (153 537)  IO control bit: IOUP_IE_0

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (142 540)  (142 540)  routing T_3_33.logic_op_bot_4 <X> T_3_33.lc_trk_g1_4
 (4 13)  (142 541)  (142 541)  routing T_3_33.logic_op_bot_4 <X> T_3_33.lc_trk_g1_4
 (7 13)  (145 541)  (145 541)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_bot_4 lc_trk_g1_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (7 0)  (199 528)  (199 528)  Enable bit of Mux _local_links/g0_mux_1 => logic_op_bot_1 lc_trk_g0_1
 (8 0)  (200 528)  (200 528)  routing T_4_33.logic_op_bot_1 <X> T_4_33.lc_trk_g0_1
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (8 1)  (200 529)  (200 529)  routing T_4_33.logic_op_bot_1 <X> T_4_33.lc_trk_g0_1
 (13 1)  (215 529)  (215 529)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_r_0
 (14 1)  (216 529)  (216 529)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_r_0
 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_4 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (4 5)  (196 533)  (196 533)  routing T_4_33.span4_vert_28 <X> T_4_33.lc_trk_g0_4
 (5 5)  (197 533)  (197 533)  routing T_4_33.span4_vert_28 <X> T_4_33.lc_trk_g0_4
 (6 5)  (198 533)  (198 533)  routing T_4_33.span4_vert_28 <X> T_4_33.lc_trk_g0_4
 (7 5)  (199 533)  (199 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (4 6)  (196 535)  (196 535)  routing T_4_33.logic_op_bot_6 <X> T_4_33.lc_trk_g0_6
 (4 7)  (196 534)  (196 534)  routing T_4_33.logic_op_bot_6 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => logic_op_bot_6 lc_trk_g0_6
 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (215 539)  (215 539)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (10 11)  (212 538)  (212 538)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (196 540)  (196 540)  routing T_4_33.span4_horz_r_12 <X> T_4_33.lc_trk_g1_4
 (5 13)  (197 541)  (197 541)  routing T_4_33.span4_horz_r_12 <X> T_4_33.lc_trk_g1_4
 (7 13)  (199 541)  (199 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (11 0)  (267 528)  (267 528)  routing T_5_33.span4_vert_1 <X> T_5_33.span4_horz_l_12
 (12 0)  (268 528)  (268 528)  routing T_5_33.span4_vert_1 <X> T_5_33.span4_horz_l_12
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (4 4)  (250 532)  (250 532)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g0_4
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (5 5)  (251 533)  (251 533)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 6)  (252 535)  (252 535)  routing T_5_33.span12_vert_15 <X> T_5_33.lc_trk_g0_7
 (7 6)  (253 535)  (253 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (13 10)  (269 539)  (269 539)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (12 11)  (268 538)  (268 538)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 8)  (304 536)  (304 536)  routing T_6_33.span4_horz_r_8 <X> T_6_33.lc_trk_g1_0
 (5 9)  (305 537)  (305 537)  routing T_6_33.span4_horz_r_8 <X> T_6_33.lc_trk_g1_0
 (7 9)  (307 537)  (307 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_0 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (6 2)  (360 531)  (360 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (7 2)  (361 531)  (361 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (362 531)  (362 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (4 3)  (358 530)  (358 530)  routing T_7_33.span12_vert_18 <X> T_7_33.lc_trk_g0_2
 (6 3)  (360 530)  (360 530)  routing T_7_33.span12_vert_18 <X> T_7_33.lc_trk_g0_2
 (7 3)  (361 530)  (361 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (10 11)  (374 538)  (374 538)  routing T_7_33.lc_trk_g0_2 <X> T_7_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (375 538)  (375 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g0_3 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (17 14)  (347 543)  (347 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (6 2)  (414 531)  (414 531)  routing T_8_33.span4_vert_11 <X> T_8_33.lc_trk_g0_3
 (7 2)  (415 531)  (415 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (416 531)  (416 531)  routing T_8_33.span4_vert_11 <X> T_8_33.lc_trk_g0_3
 (8 3)  (416 530)  (416 530)  routing T_8_33.span4_vert_11 <X> T_8_33.lc_trk_g0_3
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_3 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (17 1)  (497 529)  (497 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (497 530)  (497 530)  IOB_0 IO Functioning bit
 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (3 6)  (519 535)  (519 535)  IO control bit: BIOUP_IE_1

 (0 9)  (515 537)  (515 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (519 537)  (519 537)  IO control bit: BIOUP_IE_0

 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 1)  (551 529)  (551 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (3 9)  (573 537)  (573 537)  IO control bit: BIOUP_IE_0

 (16 9)  (550 537)  (550 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (17 1)  (605 529)  (605 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (605 530)  (605 530)  IOB_0 IO Functioning bit
 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (3 9)  (627 537)  (627 537)  IO control bit: BIOUP_IE_0



IO_Tile_13_33

 (17 1)  (659 529)  (659 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (659 530)  (659 530)  IOB_0 IO Functioning bit
 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0

 (3 9)  (681 537)  (681 537)  IO control bit: BIOUP_IE_0



IO_Tile_14_33

 (17 2)  (713 531)  (713 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (713 530)  (713 530)  IOB_0 IO Functioning bit
 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0

 (3 9)  (735 537)  (735 537)  IO control bit: BIOUP_IE_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 6)  (901 535)  (901 535)  IO control bit: GIOUP0_IE_1

 (16 8)  (878 536)  (878 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (17 13)  (879 541)  (879 541)  IOB_1 IO Functioning bit


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (17 1)  (933 529)  (933 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (933 530)  (933 530)  IOB_0 IO Functioning bit
 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0

 (3 6)  (955 535)  (955 535)  IO control bit: IOUP_IE_1

 (16 8)  (932 536)  (932 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (955 537)  (955 537)  IO control bit: IOUP_IE_0

 (17 13)  (933 541)  (933 541)  IOB_1 IO Functioning bit


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (17 1)  (987 529)  (987 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (987 530)  (987 530)  IOB_0 IO Functioning bit
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (3 9)  (1009 537)  (1009 537)  IO control bit: BIOUP_IE_0

 (17 9)  (987 537)  (987 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 1)  (1041 529)  (1041 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1063 535)  (1063 535)  IO control bit: BIOUP_IE_1

 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (16 9)  (1040 537)  (1040 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (17 2)  (1149 531)  (1149 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1149 530)  (1149 530)  IOB_0 IO Functioning bit
 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0

 (3 9)  (1171 537)  (1171 537)  IO control bit: BIOUP_IE_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (17 2)  (1203 531)  (1203 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1203 530)  (1203 530)  IOB_0 IO Functioning bit
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0

 (3 6)  (1225 535)  (1225 535)  IO control bit: IOUP_IE_1

 (3 9)  (1225 537)  (1225 537)  IO control bit: IOUP_IE_0

 (16 9)  (1202 537)  (1202 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (1203 541)  (1203 541)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (3 6)  (1279 535)  (1279 535)  IO control bit: IOUP_IE_1

 (16 8)  (1256 536)  (1256 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (1256 537)  (1256 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (1257 541)  (1257 541)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 6)  (1333 535)  (1333 535)  IO control bit: IOUP_IE_1

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0

 (16 9)  (1310 537)  (1310 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (1311 541)  (1311 541)  IOB_1 IO Functioning bit


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (16 8)  (1352 536)  (1352 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 6)  (1429 535)  (1429 535)  IO control bit: IOUP_IE_1

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (17 9)  (1407 537)  (1407 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1407 541)  (1407 541)  IOB_1 IO Functioning bit


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit


LogicTile_2_32

 (17 0)  (89 512)  (89 512)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (90 512)  (90 512)  routing T_2_32.bnr_op_1 <X> T_2_32.lc_trk_g0_1
 (18 1)  (90 513)  (90 513)  routing T_2_32.bnr_op_1 <X> T_2_32.lc_trk_g0_1
 (19 1)  (91 513)  (91 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (37 2)  (109 514)  (109 514)  LC_1 Logic Functioning bit
 (39 2)  (111 514)  (111 514)  LC_1 Logic Functioning bit
 (40 2)  (112 514)  (112 514)  LC_1 Logic Functioning bit
 (42 2)  (114 514)  (114 514)  LC_1 Logic Functioning bit
 (29 3)  (101 515)  (101 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 515)  (108 515)  LC_1 Logic Functioning bit
 (38 3)  (110 515)  (110 515)  LC_1 Logic Functioning bit
 (41 3)  (113 515)  (113 515)  LC_1 Logic Functioning bit
 (43 3)  (115 515)  (115 515)  LC_1 Logic Functioning bit


LogicTile_3_32

 (32 0)  (158 512)  (158 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 512)  (160 512)  routing T_3_32.lc_trk_g1_0 <X> T_3_32.wire_logic_cluster/lc_0/in_3
 (40 0)  (166 512)  (166 512)  LC_0 Logic Functioning bit
 (41 0)  (167 512)  (167 512)  LC_0 Logic Functioning bit
 (42 0)  (168 512)  (168 512)  LC_0 Logic Functioning bit
 (43 0)  (169 512)  (169 512)  LC_0 Logic Functioning bit
 (22 1)  (148 513)  (148 513)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 513)  (150 513)  routing T_3_32.bot_op_2 <X> T_3_32.lc_trk_g0_2
 (40 1)  (166 513)  (166 513)  LC_0 Logic Functioning bit
 (41 1)  (167 513)  (167 513)  LC_0 Logic Functioning bit
 (42 1)  (168 513)  (168 513)  LC_0 Logic Functioning bit
 (43 1)  (169 513)  (169 513)  LC_0 Logic Functioning bit
 (15 5)  (141 517)  (141 517)  routing T_3_32.sp4_v_t_5 <X> T_3_32.lc_trk_g1_0
 (16 5)  (142 517)  (142 517)  routing T_3_32.sp4_v_t_5 <X> T_3_32.lc_trk_g1_0
 (17 5)  (143 517)  (143 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (37 8)  (163 520)  (163 520)  LC_4 Logic Functioning bit
 (39 8)  (165 520)  (165 520)  LC_4 Logic Functioning bit
 (40 8)  (166 520)  (166 520)  LC_4 Logic Functioning bit
 (42 8)  (168 520)  (168 520)  LC_4 Logic Functioning bit
 (26 9)  (152 521)  (152 521)  routing T_3_32.lc_trk_g0_2 <X> T_3_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 521)  (155 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 521)  (162 521)  LC_4 Logic Functioning bit
 (38 9)  (164 521)  (164 521)  LC_4 Logic Functioning bit
 (41 9)  (167 521)  (167 521)  LC_4 Logic Functioning bit
 (43 9)  (169 521)  (169 521)  LC_4 Logic Functioning bit
 (19 10)  (145 522)  (145 522)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_32

 (15 0)  (195 512)  (195 512)  routing T_4_32.bot_op_1 <X> T_4_32.lc_trk_g0_1
 (17 0)  (197 512)  (197 512)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (19 1)  (199 513)  (199 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (31 2)  (211 514)  (211 514)  routing T_4_32.lc_trk_g0_6 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 514)  (212 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (220 514)  (220 514)  LC_1 Logic Functioning bit
 (41 2)  (221 514)  (221 514)  LC_1 Logic Functioning bit
 (42 2)  (222 514)  (222 514)  LC_1 Logic Functioning bit
 (43 2)  (223 514)  (223 514)  LC_1 Logic Functioning bit
 (22 3)  (202 515)  (202 515)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (204 515)  (204 515)  routing T_4_32.bot_op_6 <X> T_4_32.lc_trk_g0_6
 (31 3)  (211 515)  (211 515)  routing T_4_32.lc_trk_g0_6 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (40 3)  (220 515)  (220 515)  LC_1 Logic Functioning bit
 (41 3)  (221 515)  (221 515)  LC_1 Logic Functioning bit
 (42 3)  (222 515)  (222 515)  LC_1 Logic Functioning bit
 (43 3)  (223 515)  (223 515)  LC_1 Logic Functioning bit
 (29 12)  (209 524)  (209 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (217 524)  (217 524)  LC_6 Logic Functioning bit
 (39 12)  (219 524)  (219 524)  LC_6 Logic Functioning bit
 (40 12)  (220 524)  (220 524)  LC_6 Logic Functioning bit
 (42 12)  (222 524)  (222 524)  LC_6 Logic Functioning bit
 (37 13)  (217 525)  (217 525)  LC_6 Logic Functioning bit
 (39 13)  (219 525)  (219 525)  LC_6 Logic Functioning bit
 (40 13)  (220 525)  (220 525)  LC_6 Logic Functioning bit
 (42 13)  (222 525)  (222 525)  LC_6 Logic Functioning bit


IO_Tile_0_31

 (16 0)  (1 496)  (1 496)  IOB_0 IO Functioning bit
 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 499)  (0 499)  IOB_0 IO Functioning bit
 (12 4)  (5 500)  (5 500)  routing T_0_31.lc_trk_g1_7 <X> T_0_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 500)  (4 500)  routing T_0_31.lc_trk_g1_7 <X> T_0_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 500)  (1 500)  IOB_0 IO Functioning bit
 (12 5)  (5 501)  (5 501)  routing T_0_31.lc_trk_g1_7 <X> T_0_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 501)  (4 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 504)  (13 504)  routing T_0_31.span4_horz_40 <X> T_0_31.lc_trk_g1_0
 (4 9)  (13 505)  (13 505)  routing T_0_31.span4_horz_40 <X> T_0_31.lc_trk_g1_0
 (5 9)  (12 505)  (12 505)  routing T_0_31.span4_horz_40 <X> T_0_31.lc_trk_g1_0
 (6 9)  (11 505)  (11 505)  routing T_0_31.span4_horz_40 <X> T_0_31.lc_trk_g1_0
 (7 9)  (10 505)  (10 505)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (5 506)  (5 506)  routing T_0_31.lc_trk_g1_0 <X> T_0_31.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 506)  (1 506)  IOB_1 IO Functioning bit
 (13 11)  (4 507)  (4 507)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 509)  (0 509)  IOB_1 IO Functioning bit
 (5 14)  (12 510)  (12 510)  routing T_0_31.span4_vert_b_15 <X> T_0_31.lc_trk_g1_7
 (7 14)  (10 510)  (10 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 510)  (9 510)  routing T_0_31.span4_vert_b_15 <X> T_0_31.lc_trk_g1_7
 (16 14)  (1 510)  (1 510)  IOB_1 IO Functioning bit


LogicTile_1_31

 (12 6)  (30 502)  (30 502)  routing T_1_31.sp4_v_b_5 <X> T_1_31.sp4_h_l_40


LogicTile_2_31

 (3 6)  (75 502)  (75 502)  routing T_2_31.sp12_h_r_0 <X> T_2_31.sp12_v_t_23
 (32 6)  (104 502)  (104 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 502)  (105 502)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 502)  (106 502)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (40 6)  (112 502)  (112 502)  LC_3 Logic Functioning bit
 (41 6)  (113 502)  (113 502)  LC_3 Logic Functioning bit
 (42 6)  (114 502)  (114 502)  LC_3 Logic Functioning bit
 (43 6)  (115 502)  (115 502)  LC_3 Logic Functioning bit
 (52 6)  (124 502)  (124 502)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (75 503)  (75 503)  routing T_2_31.sp12_h_r_0 <X> T_2_31.sp12_v_t_23
 (31 7)  (103 503)  (103 503)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (40 7)  (112 503)  (112 503)  LC_3 Logic Functioning bit
 (41 7)  (113 503)  (113 503)  LC_3 Logic Functioning bit
 (42 7)  (114 503)  (114 503)  LC_3 Logic Functioning bit
 (43 7)  (115 503)  (115 503)  LC_3 Logic Functioning bit
 (21 12)  (93 508)  (93 508)  routing T_2_31.rgt_op_3 <X> T_2_31.lc_trk_g3_3
 (22 12)  (94 508)  (94 508)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (96 508)  (96 508)  routing T_2_31.rgt_op_3 <X> T_2_31.lc_trk_g3_3


LogicTile_3_31

 (16 0)  (142 496)  (142 496)  routing T_3_31.sp4_v_b_1 <X> T_3_31.lc_trk_g0_1
 (17 0)  (143 496)  (143 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (144 496)  (144 496)  routing T_3_31.sp4_v_b_1 <X> T_3_31.lc_trk_g0_1
 (2 2)  (128 498)  (128 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (36 2)  (162 498)  (162 498)  LC_1 Logic Functioning bit
 (38 2)  (164 498)  (164 498)  LC_1 Logic Functioning bit
 (41 2)  (167 498)  (167 498)  LC_1 Logic Functioning bit
 (43 2)  (169 498)  (169 498)  LC_1 Logic Functioning bit
 (45 2)  (171 498)  (171 498)  LC_1 Logic Functioning bit
 (0 3)  (126 499)  (126 499)  routing T_3_31.glb_netwk_1 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (29 3)  (155 499)  (155 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 499)  (163 499)  LC_1 Logic Functioning bit
 (39 3)  (165 499)  (165 499)  LC_1 Logic Functioning bit
 (40 3)  (166 499)  (166 499)  LC_1 Logic Functioning bit
 (42 3)  (168 499)  (168 499)  LC_1 Logic Functioning bit
 (44 3)  (170 499)  (170 499)  LC_1 Logic Functioning bit
 (45 3)  (171 499)  (171 499)  LC_1 Logic Functioning bit
 (0 4)  (126 500)  (126 500)  routing T_3_31.lc_trk_g2_2 <X> T_3_31.wire_logic_cluster/lc_7/cen
 (1 4)  (127 500)  (127 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_b_0 <X> T_3_31.sp12_h_r_0
 (29 4)  (155 500)  (155 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (162 500)  (162 500)  LC_2 Logic Functioning bit
 (38 4)  (164 500)  (164 500)  LC_2 Logic Functioning bit
 (41 4)  (167 500)  (167 500)  LC_2 Logic Functioning bit
 (43 4)  (169 500)  (169 500)  LC_2 Logic Functioning bit
 (45 4)  (171 500)  (171 500)  LC_2 Logic Functioning bit
 (1 5)  (127 501)  (127 501)  routing T_3_31.lc_trk_g2_2 <X> T_3_31.wire_logic_cluster/lc_7/cen
 (3 5)  (129 501)  (129 501)  routing T_3_31.sp12_v_b_0 <X> T_3_31.sp12_h_r_0
 (36 5)  (162 501)  (162 501)  LC_2 Logic Functioning bit
 (38 5)  (164 501)  (164 501)  LC_2 Logic Functioning bit
 (41 5)  (167 501)  (167 501)  LC_2 Logic Functioning bit
 (43 5)  (169 501)  (169 501)  LC_2 Logic Functioning bit
 (44 5)  (170 501)  (170 501)  LC_2 Logic Functioning bit
 (45 5)  (171 501)  (171 501)  LC_2 Logic Functioning bit
 (3 6)  (129 502)  (129 502)  routing T_3_31.sp12_v_b_0 <X> T_3_31.sp12_v_t_23
 (36 6)  (162 502)  (162 502)  LC_3 Logic Functioning bit
 (38 6)  (164 502)  (164 502)  LC_3 Logic Functioning bit
 (41 6)  (167 502)  (167 502)  LC_3 Logic Functioning bit
 (43 6)  (169 502)  (169 502)  LC_3 Logic Functioning bit
 (45 6)  (171 502)  (171 502)  LC_3 Logic Functioning bit
 (29 7)  (155 503)  (155 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (163 503)  (163 503)  LC_3 Logic Functioning bit
 (39 7)  (165 503)  (165 503)  LC_3 Logic Functioning bit
 (40 7)  (166 503)  (166 503)  LC_3 Logic Functioning bit
 (42 7)  (168 503)  (168 503)  LC_3 Logic Functioning bit
 (44 7)  (170 503)  (170 503)  LC_3 Logic Functioning bit
 (45 7)  (171 503)  (171 503)  LC_3 Logic Functioning bit
 (8 8)  (134 504)  (134 504)  routing T_3_31.sp4_v_b_1 <X> T_3_31.sp4_h_r_7
 (9 8)  (135 504)  (135 504)  routing T_3_31.sp4_v_b_1 <X> T_3_31.sp4_h_r_7
 (10 8)  (136 504)  (136 504)  routing T_3_31.sp4_v_b_1 <X> T_3_31.sp4_h_r_7
 (25 8)  (151 504)  (151 504)  routing T_3_31.sp4_v_t_23 <X> T_3_31.lc_trk_g2_2
 (22 9)  (148 505)  (148 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (149 505)  (149 505)  routing T_3_31.sp4_v_t_23 <X> T_3_31.lc_trk_g2_2
 (25 9)  (151 505)  (151 505)  routing T_3_31.sp4_v_t_23 <X> T_3_31.lc_trk_g2_2
 (9 11)  (135 507)  (135 507)  routing T_3_31.sp4_v_b_7 <X> T_3_31.sp4_v_t_42
 (0 14)  (126 510)  (126 510)  routing T_3_31.glb_netwk_4 <X> T_3_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 510)  (127 510)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_4_31

 (25 0)  (205 496)  (205 496)  routing T_4_31.sp4_h_l_7 <X> T_4_31.lc_trk_g0_2
 (22 1)  (202 497)  (202 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (203 497)  (203 497)  routing T_4_31.sp4_h_l_7 <X> T_4_31.lc_trk_g0_2
 (24 1)  (204 497)  (204 497)  routing T_4_31.sp4_h_l_7 <X> T_4_31.lc_trk_g0_2
 (25 1)  (205 497)  (205 497)  routing T_4_31.sp4_h_l_7 <X> T_4_31.lc_trk_g0_2
 (2 2)  (182 498)  (182 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (32 2)  (212 498)  (212 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (216 498)  (216 498)  LC_1 Logic Functioning bit
 (37 2)  (217 498)  (217 498)  LC_1 Logic Functioning bit
 (38 2)  (218 498)  (218 498)  LC_1 Logic Functioning bit
 (39 2)  (219 498)  (219 498)  LC_1 Logic Functioning bit
 (45 2)  (225 498)  (225 498)  LC_1 Logic Functioning bit
 (0 3)  (180 499)  (180 499)  routing T_4_31.glb_netwk_1 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (31 3)  (211 499)  (211 499)  routing T_4_31.lc_trk_g0_2 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 499)  (216 499)  LC_1 Logic Functioning bit
 (37 3)  (217 499)  (217 499)  LC_1 Logic Functioning bit
 (38 3)  (218 499)  (218 499)  LC_1 Logic Functioning bit
 (39 3)  (219 499)  (219 499)  LC_1 Logic Functioning bit
 (44 3)  (224 499)  (224 499)  LC_1 Logic Functioning bit
 (45 3)  (225 499)  (225 499)  LC_1 Logic Functioning bit
 (1 4)  (181 500)  (181 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (183 500)  (183 500)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_h_r_0
 (21 4)  (201 500)  (201 500)  routing T_4_31.sp12_h_r_3 <X> T_4_31.lc_trk_g1_3
 (22 4)  (202 500)  (202 500)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (204 500)  (204 500)  routing T_4_31.sp12_h_r_3 <X> T_4_31.lc_trk_g1_3
 (0 5)  (180 501)  (180 501)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_7/cen
 (1 5)  (181 501)  (181 501)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_7/cen
 (21 5)  (201 501)  (201 501)  routing T_4_31.sp12_h_r_3 <X> T_4_31.lc_trk_g1_3
 (8 7)  (188 503)  (188 503)  routing T_4_31.sp4_v_b_1 <X> T_4_31.sp4_v_t_41
 (10 7)  (190 503)  (190 503)  routing T_4_31.sp4_v_b_1 <X> T_4_31.sp4_v_t_41
 (36 12)  (216 508)  (216 508)  LC_6 Logic Functioning bit
 (38 12)  (218 508)  (218 508)  LC_6 Logic Functioning bit
 (41 12)  (221 508)  (221 508)  LC_6 Logic Functioning bit
 (43 12)  (223 508)  (223 508)  LC_6 Logic Functioning bit
 (45 12)  (225 508)  (225 508)  LC_6 Logic Functioning bit
 (26 13)  (206 509)  (206 509)  routing T_4_31.lc_trk_g0_2 <X> T_4_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 509)  (209 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (217 509)  (217 509)  LC_6 Logic Functioning bit
 (39 13)  (219 509)  (219 509)  LC_6 Logic Functioning bit
 (40 13)  (220 509)  (220 509)  LC_6 Logic Functioning bit
 (42 13)  (222 509)  (222 509)  LC_6 Logic Functioning bit
 (44 13)  (224 509)  (224 509)  LC_6 Logic Functioning bit
 (45 13)  (225 509)  (225 509)  LC_6 Logic Functioning bit
 (0 14)  (180 510)  (180 510)  routing T_4_31.glb_netwk_4 <X> T_4_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 510)  (181 510)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_5_31

 (3 0)  (237 496)  (237 496)  routing T_5_31.sp12_h_r_0 <X> T_5_31.sp12_v_b_0
 (3 1)  (237 497)  (237 497)  routing T_5_31.sp12_h_r_0 <X> T_5_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_h_r_0 <X> T_6_31.sp12_v_b_0
 (3 1)  (291 497)  (291 497)  routing T_6_31.sp12_h_r_0 <X> T_6_31.sp12_v_b_0


LogicTile_14_31

 (3 2)  (711 498)  (711 498)  routing T_14_31.sp12_h_r_0 <X> T_14_31.sp12_h_l_23
 (3 3)  (711 499)  (711 499)  routing T_14_31.sp12_h_r_0 <X> T_14_31.sp12_h_l_23


LogicTile_16_31

 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_l_23 <X> T_16_31.sp12_v_b_0


LogicTile_17_31

 (3 2)  (877 498)  (877 498)  routing T_17_31.sp12_v_t_23 <X> T_17_31.sp12_h_l_23


LogicTile_18_31

 (3 2)  (931 498)  (931 498)  routing T_18_31.sp12_v_t_23 <X> T_18_31.sp12_h_l_23


LogicTile_24_31

 (3 0)  (1255 496)  (1255 496)  routing T_24_31.sp12_v_t_23 <X> T_24_31.sp12_v_b_0


LogicTile_26_31

 (3 2)  (1351 498)  (1351 498)  routing T_26_31.sp12_v_t_23 <X> T_26_31.sp12_h_l_23


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_v_b_0
 (3 1)  (1459 497)  (1459 497)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_v_b_0


IO_Tile_33_31

 (17 2)  (1743 498)  (1743 498)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0



IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 482)  (12 482)  routing T_0_30.span4_horz_43 <X> T_0_30.lc_trk_g0_3
 (6 2)  (11 482)  (11 482)  routing T_0_30.span4_horz_43 <X> T_0_30.lc_trk_g0_3
 (7 2)  (10 482)  (10 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (9 482)  (9 482)  routing T_0_30.span4_horz_43 <X> T_0_30.lc_trk_g0_3
 (8 3)  (9 483)  (9 483)  routing T_0_30.span4_horz_43 <X> T_0_30.lc_trk_g0_3
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 488)  (12 488)  routing T_0_30.span4_vert_b_1 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (8 9)  (9 489)  (9 489)  routing T_0_30.span4_vert_b_1 <X> T_0_30.lc_trk_g1_1
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_3 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (5 492)  (5 492)  routing T_0_30.span4_horz_43 <X> T_0_30.span4_vert_t_15
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_1_30

 (4 11)  (22 491)  (22 491)  routing T_1_30.sp4_v_b_1 <X> T_1_30.sp4_h_l_43


LogicTile_3_30

 (19 1)  (145 481)  (145 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (2 2)  (128 482)  (128 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (126 483)  (126 483)  routing T_3_30.glb_netwk_1 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (0 4)  (126 484)  (126 484)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/cen
 (1 4)  (127 484)  (127 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (126 485)  (126 485)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/cen
 (1 5)  (127 485)  (127 485)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/cen
 (15 8)  (141 488)  (141 488)  routing T_3_30.sp12_v_b_1 <X> T_3_30.lc_trk_g2_1
 (17 8)  (143 488)  (143 488)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (144 488)  (144 488)  routing T_3_30.sp12_v_b_1 <X> T_3_30.lc_trk_g2_1
 (32 8)  (158 488)  (158 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 488)  (159 488)  routing T_3_30.lc_trk_g2_1 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 488)  (162 488)  LC_4 Logic Functioning bit
 (37 8)  (163 488)  (163 488)  LC_4 Logic Functioning bit
 (38 8)  (164 488)  (164 488)  LC_4 Logic Functioning bit
 (39 8)  (165 488)  (165 488)  LC_4 Logic Functioning bit
 (45 8)  (171 488)  (171 488)  LC_4 Logic Functioning bit
 (51 8)  (177 488)  (177 488)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (144 489)  (144 489)  routing T_3_30.sp12_v_b_1 <X> T_3_30.lc_trk_g2_1
 (36 9)  (162 489)  (162 489)  LC_4 Logic Functioning bit
 (37 9)  (163 489)  (163 489)  LC_4 Logic Functioning bit
 (38 9)  (164 489)  (164 489)  LC_4 Logic Functioning bit
 (39 9)  (165 489)  (165 489)  LC_4 Logic Functioning bit
 (44 9)  (170 489)  (170 489)  LC_4 Logic Functioning bit
 (45 9)  (171 489)  (171 489)  LC_4 Logic Functioning bit
 (21 12)  (147 492)  (147 492)  routing T_3_30.sp12_v_t_0 <X> T_3_30.lc_trk_g3_3
 (22 12)  (148 492)  (148 492)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (150 492)  (150 492)  routing T_3_30.sp12_v_t_0 <X> T_3_30.lc_trk_g3_3
 (21 13)  (147 493)  (147 493)  routing T_3_30.sp12_v_t_0 <X> T_3_30.lc_trk_g3_3
 (0 14)  (126 494)  (126 494)  routing T_3_30.glb_netwk_4 <X> T_3_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 494)  (127 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_7_30

 (3 14)  (345 494)  (345 494)  routing T_7_30.sp12_v_b_1 <X> T_7_30.sp12_v_t_22


RAM_Tile_8_30

 (3 0)  (399 480)  (399 480)  routing T_8_30.sp12_h_r_0 <X> T_8_30.sp12_v_b_0
 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_r_0 <X> T_8_30.sp12_v_b_0


LogicTile_20_30

 (3 2)  (1039 482)  (1039 482)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_h_l_23
 (3 3)  (1039 483)  (1039 483)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_h_l_23


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0



IO_Tile_0_29

 (13 13)  (4 477)  (4 477)  routing T_0_29.span4_horz_19 <X> T_0_29.span4_vert_b_3
 (14 13)  (3 477)  (3 477)  routing T_0_29.span4_horz_19 <X> T_0_29.span4_vert_b_3


LogicTile_1_29

 (19 1)  (37 465)  (37 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_2_29

 (8 11)  (80 475)  (80 475)  routing T_2_29.sp4_h_r_1 <X> T_2_29.sp4_v_t_42
 (9 11)  (81 475)  (81 475)  routing T_2_29.sp4_h_r_1 <X> T_2_29.sp4_v_t_42
 (10 11)  (82 475)  (82 475)  routing T_2_29.sp4_h_r_1 <X> T_2_29.sp4_v_t_42


LogicTile_3_29

 (5 10)  (131 474)  (131 474)  routing T_3_29.sp4_h_r_3 <X> T_3_29.sp4_h_l_43
 (4 11)  (130 475)  (130 475)  routing T_3_29.sp4_h_r_3 <X> T_3_29.sp4_h_l_43
 (8 12)  (134 476)  (134 476)  routing T_3_29.sp4_v_b_4 <X> T_3_29.sp4_h_r_10
 (9 12)  (135 476)  (135 476)  routing T_3_29.sp4_v_b_4 <X> T_3_29.sp4_h_r_10
 (10 12)  (136 476)  (136 476)  routing T_3_29.sp4_v_b_4 <X> T_3_29.sp4_h_r_10
 (19 13)  (145 477)  (145 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_4_29

 (19 15)  (199 479)  (199 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_29

 (8 3)  (242 467)  (242 467)  routing T_5_29.sp4_h_r_1 <X> T_5_29.sp4_v_t_36
 (9 3)  (243 467)  (243 467)  routing T_5_29.sp4_h_r_1 <X> T_5_29.sp4_v_t_36


LogicTile_6_29

 (6 4)  (294 468)  (294 468)  routing T_6_29.sp4_h_r_10 <X> T_6_29.sp4_v_b_3
 (19 13)  (307 477)  (307 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_29

 (3 0)  (345 464)  (345 464)  routing T_7_29.sp12_h_r_0 <X> T_7_29.sp12_v_b_0
 (3 1)  (345 465)  (345 465)  routing T_7_29.sp12_h_r_0 <X> T_7_29.sp12_v_b_0
 (6 6)  (348 470)  (348 470)  routing T_7_29.sp4_h_l_47 <X> T_7_29.sp4_v_t_38


RAM_Tile_8_29

 (11 14)  (407 478)  (407 478)  routing T_8_29.sp4_v_b_8 <X> T_8_29.sp4_v_t_46
 (12 15)  (408 479)  (408 479)  routing T_8_29.sp4_v_b_8 <X> T_8_29.sp4_v_t_46


LogicTile_10_29

 (8 14)  (500 478)  (500 478)  routing T_10_29.sp4_v_t_41 <X> T_10_29.sp4_h_l_47
 (9 14)  (501 478)  (501 478)  routing T_10_29.sp4_v_t_41 <X> T_10_29.sp4_h_l_47
 (10 14)  (502 478)  (502 478)  routing T_10_29.sp4_v_t_41 <X> T_10_29.sp4_h_l_47


LogicTile_14_29

 (3 2)  (711 466)  (711 466)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_h_l_23
 (3 3)  (711 467)  (711 467)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_h_l_23


LogicTile_15_29

 (3 2)  (765 466)  (765 466)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_h_l_23
 (3 3)  (765 467)  (765 467)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_h_l_23


LogicTile_18_29

 (3 2)  (931 466)  (931 466)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_h_l_23
 (3 3)  (931 467)  (931 467)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_h_l_23


LogicTile_19_29

 (3 2)  (985 466)  (985 466)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_h_l_23
 (3 3)  (985 467)  (985 467)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_h_l_23


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_h_l_23


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23


IO_Tile_0_28

 (6 0)  (11 448)  (11 448)  routing T_0_28.span12_horz_17 <X> T_0_28.lc_trk_g0_1
 (7 0)  (10 448)  (10 448)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 449)  (9 449)  routing T_0_28.span12_horz_17 <X> T_0_28.lc_trk_g0_1
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 452)  (1 452)  IOB_0 IO Functioning bit
 (12 5)  (5 453)  (5 453)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (5 14)  (12 462)  (12 462)  routing T_0_28.span4_vert_b_15 <X> T_0_28.lc_trk_g1_7
 (7 14)  (10 462)  (10 462)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 462)  (9 462)  routing T_0_28.span4_vert_b_15 <X> T_0_28.lc_trk_g1_7
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (3 14)  (21 462)  (21 462)  routing T_1_28.sp12_v_b_1 <X> T_1_28.sp12_v_t_22


LogicTile_4_28

 (3 11)  (183 459)  (183 459)  routing T_4_28.sp12_v_b_1 <X> T_4_28.sp12_h_l_22


LogicTile_5_28

 (3 6)  (237 454)  (237 454)  routing T_5_28.sp12_v_b_0 <X> T_5_28.sp12_v_t_23


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


IO_Tile_33_28

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 438)  (13 438)  routing T_0_27.span4_vert_b_14 <X> T_0_27.lc_trk_g0_6
 (5 7)  (12 439)  (12 439)  routing T_0_27.span4_vert_b_14 <X> T_0_27.lc_trk_g0_6
 (7 7)  (10 439)  (10 439)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 444)  (6 444)  routing T_0_27.span4_horz_19 <X> T_0_27.span4_vert_t_15
 (12 12)  (5 444)  (5 444)  routing T_0_27.span4_horz_19 <X> T_0_27.span4_vert_t_15
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (13 6)  (31 438)  (31 438)  routing T_1_27.sp4_v_b_5 <X> T_1_27.sp4_v_t_40


LogicTile_2_27

 (3 0)  (75 432)  (75 432)  routing T_2_27.sp12_h_r_0 <X> T_2_27.sp12_v_b_0
 (3 1)  (75 433)  (75 433)  routing T_2_27.sp12_h_r_0 <X> T_2_27.sp12_v_b_0


LogicTile_3_27

 (3 6)  (129 438)  (129 438)  routing T_3_27.sp12_h_r_0 <X> T_3_27.sp12_v_t_23
 (3 7)  (129 439)  (129 439)  routing T_3_27.sp12_h_r_0 <X> T_3_27.sp12_v_t_23
 (5 10)  (131 442)  (131 442)  routing T_3_27.sp4_v_b_6 <X> T_3_27.sp4_h_l_43
 (8 11)  (134 443)  (134 443)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_t_42
 (9 11)  (135 443)  (135 443)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_t_42
 (10 11)  (136 443)  (136 443)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_t_42


LogicTile_4_27

 (8 3)  (188 435)  (188 435)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_v_t_36
 (9 3)  (189 435)  (189 435)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_v_t_36
 (19 7)  (199 439)  (199 439)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (19 13)  (199 445)  (199 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_5_27

 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (261 434)  (261 434)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 434)  (262 434)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 434)  (268 434)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (41 2)  (275 434)  (275 434)  LC_1 Logic Functioning bit
 (43 2)  (277 434)  (277 434)  LC_1 Logic Functioning bit
 (45 2)  (279 434)  (279 434)  LC_1 Logic Functioning bit
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_1 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (31 3)  (265 435)  (265 435)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (43 3)  (277 435)  (277 435)  LC_1 Logic Functioning bit
 (45 3)  (279 435)  (279 435)  LC_1 Logic Functioning bit
 (0 4)  (234 436)  (234 436)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (1 4)  (235 436)  (235 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (256 436)  (256 436)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (258 436)  (258 436)  routing T_5_27.bot_op_3 <X> T_5_27.lc_trk_g1_3
 (1 5)  (235 437)  (235 437)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (25 8)  (259 440)  (259 440)  routing T_5_27.sp4_v_t_23 <X> T_5_27.lc_trk_g2_2
 (22 9)  (256 441)  (256 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (257 441)  (257 441)  routing T_5_27.sp4_v_t_23 <X> T_5_27.lc_trk_g2_2
 (25 9)  (259 441)  (259 441)  routing T_5_27.sp4_v_t_23 <X> T_5_27.lc_trk_g2_2
 (15 12)  (249 444)  (249 444)  routing T_5_27.rgt_op_1 <X> T_5_27.lc_trk_g3_1
 (17 12)  (251 444)  (251 444)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 444)  (252 444)  routing T_5_27.rgt_op_1 <X> T_5_27.lc_trk_g3_1
 (19 13)  (253 445)  (253 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (234 446)  (234 446)  routing T_5_27.glb_netwk_4 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 446)  (235 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_6_27

 (3 0)  (291 432)  (291 432)  routing T_6_27.sp12_h_r_0 <X> T_6_27.sp12_v_b_0
 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_r_0 <X> T_6_27.sp12_v_b_0
 (22 1)  (310 433)  (310 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (290 434)  (290 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (315 434)  (315 434)  routing T_6_27.lc_trk_g1_1 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 434)  (317 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 434)  (320 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 434)  (321 434)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 434)  (322 434)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (41 2)  (329 434)  (329 434)  LC_1 Logic Functioning bit
 (43 2)  (331 434)  (331 434)  LC_1 Logic Functioning bit
 (45 2)  (333 434)  (333 434)  LC_1 Logic Functioning bit
 (0 3)  (288 435)  (288 435)  routing T_6_27.glb_netwk_1 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (31 3)  (319 435)  (319 435)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (41 3)  (329 435)  (329 435)  LC_1 Logic Functioning bit
 (43 3)  (331 435)  (331 435)  LC_1 Logic Functioning bit
 (45 3)  (333 435)  (333 435)  LC_1 Logic Functioning bit
 (51 3)  (339 435)  (339 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (289 436)  (289 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (303 436)  (303 436)  routing T_6_27.bot_op_1 <X> T_6_27.lc_trk_g1_1
 (17 4)  (305 436)  (305 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (1 5)  (289 437)  (289 437)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_7/cen
 (21 12)  (309 444)  (309 444)  routing T_6_27.bnl_op_3 <X> T_6_27.lc_trk_g3_3
 (22 12)  (310 444)  (310 444)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (309 445)  (309 445)  routing T_6_27.bnl_op_3 <X> T_6_27.lc_trk_g3_3
 (0 14)  (288 446)  (288 446)  routing T_6_27.glb_netwk_4 <X> T_6_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 446)  (289 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_h_r_0 <X> T_7_27.sp12_v_b_0
 (3 1)  (345 433)  (345 433)  routing T_7_27.sp12_h_r_0 <X> T_7_27.sp12_v_b_0


LogicTile_14_27

 (3 2)  (711 434)  (711 434)  routing T_14_27.sp12_h_r_0 <X> T_14_27.sp12_h_l_23
 (3 3)  (711 435)  (711 435)  routing T_14_27.sp12_h_r_0 <X> T_14_27.sp12_h_l_23


LogicTile_15_27

 (3 2)  (765 434)  (765 434)  routing T_15_27.sp12_h_r_0 <X> T_15_27.sp12_h_l_23
 (3 3)  (765 435)  (765 435)  routing T_15_27.sp12_h_r_0 <X> T_15_27.sp12_h_l_23


LogicTile_16_27

 (3 2)  (819 434)  (819 434)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_h_l_23
 (3 3)  (819 435)  (819 435)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_h_l_23


LogicTile_17_27

 (3 2)  (877 434)  (877 434)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (3 3)  (877 435)  (877 435)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23


LogicTile_18_27

 (3 2)  (931 434)  (931 434)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_h_l_23
 (3 3)  (931 435)  (931 435)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_h_l_23


LogicTile_19_27

 (3 2)  (985 434)  (985 434)  routing T_19_27.sp12_v_t_23 <X> T_19_27.sp12_h_l_23


LogicTile_26_27

 (3 2)  (1351 434)  (1351 434)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_h_l_23
 (3 3)  (1351 435)  (1351 435)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_h_l_23


LogicTile_27_27

 (3 2)  (1405 434)  (1405 434)  routing T_27_27.sp12_v_t_23 <X> T_27_27.sp12_h_l_23


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_h_l_23


LogicTile_31_27

 (3 0)  (1621 432)  (1621 432)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_v_b_0


IO_Tile_33_27

 (16 0)  (1742 432)  (1742 432)  IOB_0 IO Functioning bit
 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 435)  (1743 435)  IOB_0 IO Functioning bit
 (13 4)  (1739 436)  (1739 436)  routing T_33_27.lc_trk_g0_6 <X> T_33_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 436)  (1742 436)  IOB_0 IO Functioning bit
 (12 5)  (1738 437)  (1738 437)  routing T_33_27.lc_trk_g0_6 <X> T_33_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 437)  (1739 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (4 6)  (1730 438)  (1730 438)  routing T_33_27.span4_vert_b_14 <X> T_33_27.lc_trk_g0_6
 (5 7)  (1731 439)  (1731 439)  routing T_33_27.span4_vert_b_14 <X> T_33_27.lc_trk_g0_6
 (7 7)  (1733 439)  (1733 439)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (12 2)  (5 418)  (5 418)  routing T_0_26.span4_horz_31 <X> T_0_26.span4_vert_t_13
 (11 6)  (6 422)  (6 422)  routing T_0_26.span4_horz_13 <X> T_0_26.span4_vert_t_14
 (12 6)  (5 422)  (5 422)  routing T_0_26.span4_horz_13 <X> T_0_26.span4_vert_t_14


LogicTile_1_26

 (15 8)  (33 424)  (33 424)  routing T_1_26.sp4_h_r_25 <X> T_1_26.lc_trk_g2_1
 (16 8)  (34 424)  (34 424)  routing T_1_26.sp4_h_r_25 <X> T_1_26.lc_trk_g2_1
 (17 8)  (35 424)  (35 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (36 425)  (36 425)  routing T_1_26.sp4_h_r_25 <X> T_1_26.lc_trk_g2_1
 (31 10)  (49 426)  (49 426)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 426)  (50 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 426)  (51 426)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 426)  (52 426)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (41 10)  (59 426)  (59 426)  LC_5 Logic Functioning bit
 (43 10)  (61 426)  (61 426)  LC_5 Logic Functioning bit
 (28 11)  (46 427)  (46 427)  routing T_1_26.lc_trk_g2_1 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 427)  (47 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (40 11)  (58 427)  (58 427)  LC_5 Logic Functioning bit
 (42 11)  (60 427)  (60 427)  LC_5 Logic Functioning bit
 (47 11)  (65 427)  (65 427)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 14)  (33 430)  (33 430)  routing T_1_26.rgt_op_5 <X> T_1_26.lc_trk_g3_5
 (17 14)  (35 430)  (35 430)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 430)  (36 430)  routing T_1_26.rgt_op_5 <X> T_1_26.lc_trk_g3_5


LogicTile_2_26

 (2 2)  (74 418)  (74 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 419)  (72 419)  routing T_2_26.glb_netwk_1 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (17 4)  (89 420)  (89 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (32 10)  (104 426)  (104 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 426)  (106 426)  routing T_2_26.lc_trk_g1_1 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 426)  (108 426)  LC_5 Logic Functioning bit
 (37 10)  (109 426)  (109 426)  LC_5 Logic Functioning bit
 (38 10)  (110 426)  (110 426)  LC_5 Logic Functioning bit
 (39 10)  (111 426)  (111 426)  LC_5 Logic Functioning bit
 (45 10)  (117 426)  (117 426)  LC_5 Logic Functioning bit
 (36 11)  (108 427)  (108 427)  LC_5 Logic Functioning bit
 (37 11)  (109 427)  (109 427)  LC_5 Logic Functioning bit
 (38 11)  (110 427)  (110 427)  LC_5 Logic Functioning bit
 (39 11)  (111 427)  (111 427)  LC_5 Logic Functioning bit
 (45 11)  (117 427)  (117 427)  LC_5 Logic Functioning bit
 (0 14)  (72 430)  (72 430)  routing T_2_26.glb_netwk_4 <X> T_2_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 430)  (73 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_3_26

 (9 2)  (135 418)  (135 418)  routing T_3_26.sp4_v_b_1 <X> T_3_26.sp4_h_l_36
 (4 3)  (130 419)  (130 419)  routing T_3_26.sp4_v_b_7 <X> T_3_26.sp4_h_l_37


LogicTile_4_26

 (2 2)  (182 418)  (182 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (207 418)  (207 418)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 418)  (208 418)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 418)  (210 418)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 418)  (213 418)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 418)  (214 418)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 418)  (216 418)  LC_1 Logic Functioning bit
 (45 2)  (225 418)  (225 418)  LC_1 Logic Functioning bit
 (0 3)  (180 419)  (180 419)  routing T_4_26.glb_netwk_1 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (26 3)  (206 419)  (206 419)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 419)  (207 419)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 419)  (208 419)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 419)  (209 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 419)  (212 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (214 419)  (214 419)  routing T_4_26.lc_trk_g1_0 <X> T_4_26.input_2_1
 (45 3)  (225 419)  (225 419)  LC_1 Logic Functioning bit
 (48 3)  (228 419)  (228 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (185 420)  (185 420)  routing T_4_26.sp4_v_b_9 <X> T_4_26.sp4_h_r_3
 (4 5)  (184 421)  (184 421)  routing T_4_26.sp4_v_b_9 <X> T_4_26.sp4_h_r_3
 (6 5)  (186 421)  (186 421)  routing T_4_26.sp4_v_b_9 <X> T_4_26.sp4_h_r_3
 (14 5)  (194 421)  (194 421)  routing T_4_26.sp4_h_r_0 <X> T_4_26.lc_trk_g1_0
 (15 5)  (195 421)  (195 421)  routing T_4_26.sp4_h_r_0 <X> T_4_26.lc_trk_g1_0
 (16 5)  (196 421)  (196 421)  routing T_4_26.sp4_h_r_0 <X> T_4_26.lc_trk_g1_0
 (17 5)  (197 421)  (197 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (15 12)  (195 428)  (195 428)  routing T_4_26.rgt_op_1 <X> T_4_26.lc_trk_g3_1
 (17 12)  (197 428)  (197 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (198 428)  (198 428)  routing T_4_26.rgt_op_1 <X> T_4_26.lc_trk_g3_1
 (25 12)  (205 428)  (205 428)  routing T_4_26.rgt_op_2 <X> T_4_26.lc_trk_g3_2
 (22 13)  (202 429)  (202 429)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (204 429)  (204 429)  routing T_4_26.rgt_op_2 <X> T_4_26.lc_trk_g3_2
 (0 14)  (180 430)  (180 430)  routing T_4_26.glb_netwk_4 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 430)  (181 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (195 430)  (195 430)  routing T_4_26.rgt_op_5 <X> T_4_26.lc_trk_g3_5
 (17 14)  (197 430)  (197 430)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (198 430)  (198 430)  routing T_4_26.rgt_op_5 <X> T_4_26.lc_trk_g3_5


LogicTile_5_26

 (15 0)  (249 416)  (249 416)  routing T_5_26.bot_op_1 <X> T_5_26.lc_trk_g0_1
 (17 0)  (251 416)  (251 416)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 2)  (256 418)  (256 418)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 418)  (258 418)  routing T_5_26.bot_op_7 <X> T_5_26.lc_trk_g0_7
 (26 2)  (260 418)  (260 418)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 418)  (261 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 418)  (262 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 418)  (264 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 418)  (267 418)  routing T_5_26.lc_trk_g2_0 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 418)  (274 418)  LC_1 Logic Functioning bit
 (26 3)  (260 419)  (260 419)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 419)  (263 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 419)  (266 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (15 4)  (249 420)  (249 420)  routing T_5_26.top_op_1 <X> T_5_26.lc_trk_g1_1
 (17 4)  (251 420)  (251 420)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (261 420)  (261 420)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 420)  (263 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 420)  (265 420)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 420)  (268 420)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 420)  (274 420)  LC_2 Logic Functioning bit
 (42 4)  (276 420)  (276 420)  LC_2 Logic Functioning bit
 (18 5)  (252 421)  (252 421)  routing T_5_26.top_op_1 <X> T_5_26.lc_trk_g1_1
 (22 5)  (256 421)  (256 421)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (258 421)  (258 421)  routing T_5_26.bot_op_2 <X> T_5_26.lc_trk_g1_2
 (30 5)  (264 421)  (264 421)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 421)  (265 421)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (40 5)  (274 421)  (274 421)  LC_2 Logic Functioning bit
 (42 5)  (276 421)  (276 421)  LC_2 Logic Functioning bit
 (17 6)  (251 422)  (251 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 422)  (252 422)  routing T_5_26.wire_logic_cluster/lc_5/out <X> T_5_26.lc_trk_g1_5
 (26 6)  (260 422)  (260 422)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 422)  (261 422)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 422)  (264 422)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 422)  (267 422)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 422)  (268 422)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (50 6)  (284 422)  (284 422)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (249 423)  (249 423)  routing T_5_26.bot_op_4 <X> T_5_26.lc_trk_g1_4
 (17 7)  (251 423)  (251 423)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (256 423)  (256 423)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (258 423)  (258 423)  routing T_5_26.bot_op_6 <X> T_5_26.lc_trk_g1_6
 (27 7)  (261 423)  (261 423)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 423)  (262 423)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (14 8)  (248 424)  (248 424)  routing T_5_26.rgt_op_0 <X> T_5_26.lc_trk_g2_0
 (15 8)  (249 424)  (249 424)  routing T_5_26.rgt_op_1 <X> T_5_26.lc_trk_g2_1
 (17 8)  (251 424)  (251 424)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 424)  (252 424)  routing T_5_26.rgt_op_1 <X> T_5_26.lc_trk_g2_1
 (15 9)  (249 425)  (249 425)  routing T_5_26.rgt_op_0 <X> T_5_26.lc_trk_g2_0
 (17 9)  (251 425)  (251 425)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 10)  (261 426)  (261 426)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 426)  (263 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 426)  (265 426)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 426)  (266 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 426)  (267 426)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 426)  (268 426)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 426)  (269 426)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.input_2_5
 (38 10)  (272 426)  (272 426)  LC_5 Logic Functioning bit
 (28 11)  (262 427)  (262 427)  routing T_5_26.lc_trk_g2_1 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 427)  (263 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 427)  (265 427)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 427)  (266 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (268 427)  (268 427)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.input_2_5
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 428)  (252 428)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g3_1
 (14 14)  (248 430)  (248 430)  routing T_5_26.rgt_op_4 <X> T_5_26.lc_trk_g3_4
 (15 14)  (249 430)  (249 430)  routing T_5_26.rgt_op_5 <X> T_5_26.lc_trk_g3_5
 (17 14)  (251 430)  (251 430)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 430)  (252 430)  routing T_5_26.rgt_op_5 <X> T_5_26.lc_trk_g3_5
 (22 14)  (256 430)  (256 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (15 15)  (249 431)  (249 431)  routing T_5_26.rgt_op_4 <X> T_5_26.lc_trk_g3_4
 (17 15)  (251 431)  (251 431)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (255 431)  (255 431)  routing T_5_26.sp4_r_v_b_47 <X> T_5_26.lc_trk_g3_7


LogicTile_6_26

 (21 0)  (309 416)  (309 416)  routing T_6_26.lft_op_3 <X> T_6_26.lc_trk_g0_3
 (22 0)  (310 416)  (310 416)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (312 416)  (312 416)  routing T_6_26.lft_op_3 <X> T_6_26.lc_trk_g0_3
 (28 0)  (316 416)  (316 416)  routing T_6_26.lc_trk_g2_1 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (329 416)  (329 416)  LC_0 Logic Functioning bit
 (43 0)  (331 416)  (331 416)  LC_0 Logic Functioning bit
 (45 0)  (333 416)  (333 416)  LC_0 Logic Functioning bit
 (31 1)  (319 417)  (319 417)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (41 1)  (329 417)  (329 417)  LC_0 Logic Functioning bit
 (43 1)  (331 417)  (331 417)  LC_0 Logic Functioning bit
 (45 1)  (333 417)  (333 417)  LC_0 Logic Functioning bit
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (28 2)  (316 418)  (316 418)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 418)  (317 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 418)  (318 418)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 418)  (319 418)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 418)  (321 418)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (40 2)  (328 418)  (328 418)  LC_1 Logic Functioning bit
 (42 2)  (330 418)  (330 418)  LC_1 Logic Functioning bit
 (45 2)  (333 418)  (333 418)  LC_1 Logic Functioning bit
 (0 3)  (288 419)  (288 419)  routing T_6_26.glb_netwk_1 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (26 3)  (314 419)  (314 419)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 419)  (317 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 419)  (319 419)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 419)  (324 419)  LC_1 Logic Functioning bit
 (38 3)  (326 419)  (326 419)  LC_1 Logic Functioning bit
 (45 3)  (333 419)  (333 419)  LC_1 Logic Functioning bit
 (0 4)  (288 420)  (288 420)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/cen
 (1 4)  (289 420)  (289 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (302 420)  (302 420)  routing T_6_26.wire_logic_cluster/lc_0/out <X> T_6_26.lc_trk_g1_0
 (15 4)  (303 420)  (303 420)  routing T_6_26.lft_op_1 <X> T_6_26.lc_trk_g1_1
 (17 4)  (305 420)  (305 420)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (306 420)  (306 420)  routing T_6_26.lft_op_1 <X> T_6_26.lc_trk_g1_1
 (25 4)  (313 420)  (313 420)  routing T_6_26.lft_op_2 <X> T_6_26.lc_trk_g1_2
 (0 5)  (288 421)  (288 421)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/cen
 (1 5)  (289 421)  (289 421)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/cen
 (17 5)  (305 421)  (305 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 421)  (310 421)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (312 421)  (312 421)  routing T_6_26.lft_op_2 <X> T_6_26.lc_trk_g1_2
 (15 6)  (303 422)  (303 422)  routing T_6_26.lft_op_5 <X> T_6_26.lc_trk_g1_5
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 422)  (306 422)  routing T_6_26.lft_op_5 <X> T_6_26.lc_trk_g1_5
 (15 8)  (303 424)  (303 424)  routing T_6_26.tnl_op_1 <X> T_6_26.lc_trk_g2_1
 (17 8)  (305 424)  (305 424)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 424)  (322 424)  routing T_6_26.lc_trk_g1_0 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 424)  (324 424)  LC_4 Logic Functioning bit
 (37 8)  (325 424)  (325 424)  LC_4 Logic Functioning bit
 (38 8)  (326 424)  (326 424)  LC_4 Logic Functioning bit
 (39 8)  (327 424)  (327 424)  LC_4 Logic Functioning bit
 (45 8)  (333 424)  (333 424)  LC_4 Logic Functioning bit
 (46 8)  (334 424)  (334 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (306 425)  (306 425)  routing T_6_26.tnl_op_1 <X> T_6_26.lc_trk_g2_1
 (36 9)  (324 425)  (324 425)  LC_4 Logic Functioning bit
 (37 9)  (325 425)  (325 425)  LC_4 Logic Functioning bit
 (38 9)  (326 425)  (326 425)  LC_4 Logic Functioning bit
 (39 9)  (327 425)  (327 425)  LC_4 Logic Functioning bit
 (45 9)  (333 425)  (333 425)  LC_4 Logic Functioning bit
 (14 10)  (302 426)  (302 426)  routing T_6_26.bnl_op_4 <X> T_6_26.lc_trk_g2_4
 (25 10)  (313 426)  (313 426)  routing T_6_26.bnl_op_6 <X> T_6_26.lc_trk_g2_6
 (27 10)  (315 426)  (315 426)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 426)  (317 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 426)  (318 426)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 426)  (320 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 426)  (322 426)  routing T_6_26.lc_trk_g1_1 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 426)  (323 426)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.input_2_5
 (37 10)  (325 426)  (325 426)  LC_5 Logic Functioning bit
 (42 10)  (330 426)  (330 426)  LC_5 Logic Functioning bit
 (43 10)  (331 426)  (331 426)  LC_5 Logic Functioning bit
 (45 10)  (333 426)  (333 426)  LC_5 Logic Functioning bit
 (14 11)  (302 427)  (302 427)  routing T_6_26.bnl_op_4 <X> T_6_26.lc_trk_g2_4
 (17 11)  (305 427)  (305 427)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (310 427)  (310 427)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (313 427)  (313 427)  routing T_6_26.bnl_op_6 <X> T_6_26.lc_trk_g2_6
 (26 11)  (314 427)  (314 427)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 427)  (315 427)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 427)  (317 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 427)  (320 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (321 427)  (321 427)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.input_2_5
 (34 11)  (322 427)  (322 427)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.input_2_5
 (36 11)  (324 427)  (324 427)  LC_5 Logic Functioning bit
 (37 11)  (325 427)  (325 427)  LC_5 Logic Functioning bit
 (42 11)  (330 427)  (330 427)  LC_5 Logic Functioning bit
 (43 11)  (331 427)  (331 427)  LC_5 Logic Functioning bit
 (45 11)  (333 427)  (333 427)  LC_5 Logic Functioning bit
 (22 12)  (310 428)  (310 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 428)  (311 428)  routing T_6_26.sp4_h_r_27 <X> T_6_26.lc_trk_g3_3
 (24 12)  (312 428)  (312 428)  routing T_6_26.sp4_h_r_27 <X> T_6_26.lc_trk_g3_3
 (21 13)  (309 429)  (309 429)  routing T_6_26.sp4_h_r_27 <X> T_6_26.lc_trk_g3_3
 (0 14)  (288 430)  (288 430)  routing T_6_26.glb_netwk_4 <X> T_6_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 430)  (289 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 430)  (302 430)  routing T_6_26.wire_logic_cluster/lc_4/out <X> T_6_26.lc_trk_g3_4
 (17 15)  (305 431)  (305 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_29_26

 (5 0)  (1515 416)  (1515 416)  routing T_29_26.sp4_v_b_0 <X> T_29_26.sp4_h_r_0
 (6 1)  (1516 417)  (1516 417)  routing T_29_26.sp4_v_b_0 <X> T_29_26.sp4_h_r_0


IO_Tile_33_26

 (12 6)  (1738 422)  (1738 422)  routing T_33_26.span4_horz_37 <X> T_33_26.span4_vert_t_14


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 401)  (4 401)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_b_0
 (14 1)  (3 401)  (3 401)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_b_0
 (4 2)  (13 402)  (13 402)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (4 3)  (13 403)  (13 403)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (6 3)  (11 403)  (11 403)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (7 3)  (10 403)  (10 403)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_2 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 408)  (13 408)  routing T_0_25.span4_horz_0 <X> T_0_25.lc_trk_g1_0
 (6 9)  (11 409)  (11 409)  routing T_0_25.span4_horz_0 <X> T_0_25.lc_trk_g1_0
 (7 9)  (10 409)  (10 409)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_0 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (3 413)  (3 413)  routing T_0_25.span4_vert_t_15 <X> T_0_25.span4_vert_b_3
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25

 (19 13)  (37 413)  (37 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_25

 (32 2)  (104 402)  (104 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 402)  (105 402)  routing T_2_25.lc_trk_g2_0 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (109 402)  (109 402)  LC_1 Logic Functioning bit
 (39 2)  (111 402)  (111 402)  LC_1 Logic Functioning bit
 (27 3)  (99 403)  (99 403)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 403)  (100 403)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 403)  (101 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 403)  (108 403)  LC_1 Logic Functioning bit
 (38 3)  (110 403)  (110 403)  LC_1 Logic Functioning bit
 (47 3)  (119 403)  (119 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (7 8)  (79 408)  (79 408)  Column buffer control bit: LH_colbuf_cntl_1

 (17 9)  (89 409)  (89 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (14 12)  (86 412)  (86 412)  routing T_2_25.rgt_op_0 <X> T_2_25.lc_trk_g3_0
 (7 13)  (79 413)  (79 413)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (87 413)  (87 413)  routing T_2_25.rgt_op_0 <X> T_2_25.lc_trk_g3_0
 (17 13)  (89 413)  (89 413)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_3_25

 (32 0)  (158 400)  (158 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 400)  (160 400)  routing T_3_25.lc_trk_g1_0 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 400)  (162 400)  LC_0 Logic Functioning bit
 (37 0)  (163 400)  (163 400)  LC_0 Logic Functioning bit
 (38 0)  (164 400)  (164 400)  LC_0 Logic Functioning bit
 (39 0)  (165 400)  (165 400)  LC_0 Logic Functioning bit
 (45 0)  (171 400)  (171 400)  LC_0 Logic Functioning bit
 (36 1)  (162 401)  (162 401)  LC_0 Logic Functioning bit
 (37 1)  (163 401)  (163 401)  LC_0 Logic Functioning bit
 (38 1)  (164 401)  (164 401)  LC_0 Logic Functioning bit
 (39 1)  (165 401)  (165 401)  LC_0 Logic Functioning bit
 (45 1)  (171 401)  (171 401)  LC_0 Logic Functioning bit
 (2 2)  (128 402)  (128 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (126 403)  (126 403)  routing T_3_25.glb_netwk_1 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (3 4)  (129 404)  (129 404)  routing T_3_25.sp12_v_t_23 <X> T_3_25.sp12_h_r_0
 (14 4)  (140 404)  (140 404)  routing T_3_25.sp4_v_b_8 <X> T_3_25.lc_trk_g1_0
 (5 5)  (131 405)  (131 405)  routing T_3_25.sp4_h_r_3 <X> T_3_25.sp4_v_b_3
 (14 5)  (140 405)  (140 405)  routing T_3_25.sp4_v_b_8 <X> T_3_25.lc_trk_g1_0
 (16 5)  (142 405)  (142 405)  routing T_3_25.sp4_v_b_8 <X> T_3_25.lc_trk_g1_0
 (17 5)  (143 405)  (143 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (8 7)  (134 407)  (134 407)  routing T_3_25.sp4_v_b_1 <X> T_3_25.sp4_v_t_41
 (10 7)  (136 407)  (136 407)  routing T_3_25.sp4_v_b_1 <X> T_3_25.sp4_v_t_41
 (7 8)  (133 408)  (133 408)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (133 413)  (133 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (126 414)  (126 414)  routing T_3_25.glb_netwk_4 <X> T_3_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 414)  (127 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_4_25

 (6 0)  (186 400)  (186 400)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_v_b_0
 (2 2)  (182 402)  (182 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (180 403)  (180 403)  routing T_4_25.glb_netwk_1 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (4 3)  (184 403)  (184 403)  routing T_4_25.sp4_v_b_7 <X> T_4_25.sp4_h_l_37
 (8 4)  (188 404)  (188 404)  routing T_4_25.sp4_v_b_4 <X> T_4_25.sp4_h_r_4
 (9 4)  (189 404)  (189 404)  routing T_4_25.sp4_v_b_4 <X> T_4_25.sp4_h_r_4
 (31 4)  (211 404)  (211 404)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 404)  (212 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 404)  (213 404)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 404)  (214 404)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 404)  (217 404)  LC_2 Logic Functioning bit
 (39 4)  (219 404)  (219 404)  LC_2 Logic Functioning bit
 (45 4)  (225 404)  (225 404)  LC_2 Logic Functioning bit
 (46 4)  (226 404)  (226 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (206 405)  (206 405)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 405)  (207 405)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 405)  (208 405)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 405)  (209 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 405)  (211 405)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 405)  (216 405)  LC_2 Logic Functioning bit
 (38 5)  (218 405)  (218 405)  LC_2 Logic Functioning bit
 (45 5)  (225 405)  (225 405)  LC_2 Logic Functioning bit
 (47 5)  (227 405)  (227 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (228 405)  (228 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (7 8)  (187 408)  (187 408)  Column buffer control bit: LH_colbuf_cntl_1

 (22 12)  (202 412)  (202 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (203 412)  (203 412)  routing T_4_25.sp12_v_b_11 <X> T_4_25.lc_trk_g3_3
 (7 13)  (187 413)  (187 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (180 414)  (180 414)  routing T_4_25.glb_netwk_4 <X> T_4_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 414)  (181 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (205 414)  (205 414)  routing T_4_25.sp12_v_b_6 <X> T_4_25.lc_trk_g3_6
 (19 15)  (199 415)  (199 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (202 415)  (202 415)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (204 415)  (204 415)  routing T_4_25.sp12_v_b_6 <X> T_4_25.lc_trk_g3_6
 (25 15)  (205 415)  (205 415)  routing T_4_25.sp12_v_b_6 <X> T_4_25.lc_trk_g3_6


LogicTile_5_25

 (25 0)  (259 400)  (259 400)  routing T_5_25.lft_op_2 <X> T_5_25.lc_trk_g0_2
 (22 1)  (256 401)  (256 401)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 401)  (258 401)  routing T_5_25.lft_op_2 <X> T_5_25.lc_trk_g0_2
 (2 2)  (236 402)  (236 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (31 2)  (265 402)  (265 402)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 402)  (266 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 402)  (268 402)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 402)  (270 402)  LC_1 Logic Functioning bit
 (37 2)  (271 402)  (271 402)  LC_1 Logic Functioning bit
 (38 2)  (272 402)  (272 402)  LC_1 Logic Functioning bit
 (39 2)  (273 402)  (273 402)  LC_1 Logic Functioning bit
 (45 2)  (279 402)  (279 402)  LC_1 Logic Functioning bit
 (0 3)  (234 403)  (234 403)  routing T_5_25.glb_netwk_1 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (31 3)  (265 403)  (265 403)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 403)  (270 403)  LC_1 Logic Functioning bit
 (37 3)  (271 403)  (271 403)  LC_1 Logic Functioning bit
 (38 3)  (272 403)  (272 403)  LC_1 Logic Functioning bit
 (39 3)  (273 403)  (273 403)  LC_1 Logic Functioning bit
 (45 3)  (279 403)  (279 403)  LC_1 Logic Functioning bit
 (1 4)  (235 404)  (235 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (236 404)  (236 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (243 404)  (243 404)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_h_r_4
 (10 4)  (244 404)  (244 404)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_h_r_4
 (31 4)  (265 404)  (265 404)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 404)  (266 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 404)  (267 404)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 404)  (268 404)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 404)  (270 404)  LC_2 Logic Functioning bit
 (37 4)  (271 404)  (271 404)  LC_2 Logic Functioning bit
 (38 4)  (272 404)  (272 404)  LC_2 Logic Functioning bit
 (39 4)  (273 404)  (273 404)  LC_2 Logic Functioning bit
 (45 4)  (279 404)  (279 404)  LC_2 Logic Functioning bit
 (1 5)  (235 405)  (235 405)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_7/cen
 (31 5)  (265 405)  (265 405)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 405)  (270 405)  LC_2 Logic Functioning bit
 (37 5)  (271 405)  (271 405)  LC_2 Logic Functioning bit
 (38 5)  (272 405)  (272 405)  LC_2 Logic Functioning bit
 (39 5)  (273 405)  (273 405)  LC_2 Logic Functioning bit
 (45 5)  (279 405)  (279 405)  LC_2 Logic Functioning bit
 (21 6)  (255 406)  (255 406)  routing T_5_25.wire_logic_cluster/lc_7/out <X> T_5_25.lc_trk_g1_7
 (22 6)  (256 406)  (256 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (6 8)  (240 408)  (240 408)  routing T_5_25.sp4_h_r_1 <X> T_5_25.sp4_v_b_6
 (7 8)  (241 408)  (241 408)  Column buffer control bit: LH_colbuf_cntl_1

 (17 8)  (251 408)  (251 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 408)  (252 408)  routing T_5_25.wire_logic_cluster/lc_1/out <X> T_5_25.lc_trk_g2_1
 (32 8)  (266 408)  (266 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 408)  (267 408)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 408)  (268 408)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 408)  (270 408)  LC_4 Logic Functioning bit
 (37 8)  (271 408)  (271 408)  LC_4 Logic Functioning bit
 (38 8)  (272 408)  (272 408)  LC_4 Logic Functioning bit
 (39 8)  (273 408)  (273 408)  LC_4 Logic Functioning bit
 (45 8)  (279 408)  (279 408)  LC_4 Logic Functioning bit
 (31 9)  (265 409)  (265 409)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 409)  (270 409)  LC_4 Logic Functioning bit
 (37 9)  (271 409)  (271 409)  LC_4 Logic Functioning bit
 (38 9)  (272 409)  (272 409)  LC_4 Logic Functioning bit
 (39 9)  (273 409)  (273 409)  LC_4 Logic Functioning bit
 (45 9)  (279 409)  (279 409)  LC_4 Logic Functioning bit
 (25 12)  (259 412)  (259 412)  routing T_5_25.wire_logic_cluster/lc_2/out <X> T_5_25.lc_trk_g3_2
 (32 12)  (266 412)  (266 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 412)  (267 412)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 412)  (270 412)  LC_6 Logic Functioning bit
 (37 12)  (271 412)  (271 412)  LC_6 Logic Functioning bit
 (38 12)  (272 412)  (272 412)  LC_6 Logic Functioning bit
 (39 12)  (273 412)  (273 412)  LC_6 Logic Functioning bit
 (45 12)  (279 412)  (279 412)  LC_6 Logic Functioning bit
 (7 13)  (241 413)  (241 413)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (256 413)  (256 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (270 413)  (270 413)  LC_6 Logic Functioning bit
 (37 13)  (271 413)  (271 413)  LC_6 Logic Functioning bit
 (38 13)  (272 413)  (272 413)  LC_6 Logic Functioning bit
 (39 13)  (273 413)  (273 413)  LC_6 Logic Functioning bit
 (45 13)  (279 413)  (279 413)  LC_6 Logic Functioning bit
 (0 14)  (234 414)  (234 414)  routing T_5_25.glb_netwk_4 <X> T_5_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 414)  (235 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (249 414)  (249 414)  routing T_5_25.tnr_op_5 <X> T_5_25.lc_trk_g3_5
 (17 14)  (251 414)  (251 414)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (259 414)  (259 414)  routing T_5_25.wire_logic_cluster/lc_6/out <X> T_5_25.lc_trk_g3_6
 (31 14)  (265 414)  (265 414)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 414)  (266 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 414)  (267 414)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 414)  (268 414)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 414)  (270 414)  LC_7 Logic Functioning bit
 (37 14)  (271 414)  (271 414)  LC_7 Logic Functioning bit
 (38 14)  (272 414)  (272 414)  LC_7 Logic Functioning bit
 (39 14)  (273 414)  (273 414)  LC_7 Logic Functioning bit
 (45 14)  (279 414)  (279 414)  LC_7 Logic Functioning bit
 (8 15)  (242 415)  (242 415)  routing T_5_25.sp4_h_r_4 <X> T_5_25.sp4_v_t_47
 (9 15)  (243 415)  (243 415)  routing T_5_25.sp4_h_r_4 <X> T_5_25.sp4_v_t_47
 (10 15)  (244 415)  (244 415)  routing T_5_25.sp4_h_r_4 <X> T_5_25.sp4_v_t_47
 (22 15)  (256 415)  (256 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (270 415)  (270 415)  LC_7 Logic Functioning bit
 (37 15)  (271 415)  (271 415)  LC_7 Logic Functioning bit
 (38 15)  (272 415)  (272 415)  LC_7 Logic Functioning bit
 (39 15)  (273 415)  (273 415)  LC_7 Logic Functioning bit
 (45 15)  (279 415)  (279 415)  LC_7 Logic Functioning bit


LogicTile_6_25

 (4 4)  (292 404)  (292 404)  routing T_6_25.sp4_v_t_38 <X> T_6_25.sp4_v_b_3
 (7 8)  (295 408)  (295 408)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (295 413)  (295 413)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_7_25

 (11 2)  (353 402)  (353 402)  routing T_7_25.sp4_h_l_44 <X> T_7_25.sp4_v_t_39
 (15 8)  (357 408)  (357 408)  routing T_7_25.sp4_h_r_41 <X> T_7_25.lc_trk_g2_1
 (16 8)  (358 408)  (358 408)  routing T_7_25.sp4_h_r_41 <X> T_7_25.lc_trk_g2_1
 (17 8)  (359 408)  (359 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (360 408)  (360 408)  routing T_7_25.sp4_h_r_41 <X> T_7_25.lc_trk_g2_1
 (18 9)  (360 409)  (360 409)  routing T_7_25.sp4_h_r_41 <X> T_7_25.lc_trk_g2_1
 (37 10)  (379 410)  (379 410)  LC_5 Logic Functioning bit
 (39 10)  (381 410)  (381 410)  LC_5 Logic Functioning bit
 (40 10)  (382 410)  (382 410)  LC_5 Logic Functioning bit
 (42 10)  (384 410)  (384 410)  LC_5 Logic Functioning bit
 (52 10)  (394 410)  (394 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (370 411)  (370 411)  routing T_7_25.lc_trk_g2_1 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 411)  (371 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 411)  (378 411)  LC_5 Logic Functioning bit
 (38 11)  (380 411)  (380 411)  LC_5 Logic Functioning bit
 (41 11)  (383 411)  (383 411)  LC_5 Logic Functioning bit
 (43 11)  (385 411)  (385 411)  LC_5 Logic Functioning bit


RAM_Tile_8_25

 (11 10)  (407 410)  (407 410)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_v_t_45
 (12 11)  (408 411)  (408 411)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_v_t_45


LogicTile_9_25

 (8 2)  (446 402)  (446 402)  routing T_9_25.sp4_h_r_1 <X> T_9_25.sp4_h_l_36


LogicTile_10_25

 (19 13)  (511 413)  (511 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_25

 (3 2)  (549 402)  (549 402)  routing T_11_25.sp12_h_r_0 <X> T_11_25.sp12_h_l_23
 (3 3)  (549 403)  (549 403)  routing T_11_25.sp12_h_r_0 <X> T_11_25.sp12_h_l_23


LogicTile_12_25



LogicTile_13_25

 (3 2)  (657 402)  (657 402)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_h_l_23
 (3 3)  (657 403)  (657 403)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_h_l_23


LogicTile_14_25

 (3 2)  (711 402)  (711 402)  routing T_14_25.sp12_v_t_23 <X> T_14_25.sp12_h_l_23


LogicTile_15_25

 (3 5)  (765 405)  (765 405)  routing T_15_25.sp12_h_l_23 <X> T_15_25.sp12_h_r_0


LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (3 2)  (1147 402)  (1147 402)  routing T_22_25.sp12_v_t_23 <X> T_22_25.sp12_h_l_23


LogicTile_23_25

 (3 2)  (1201 402)  (1201 402)  routing T_23_25.sp12_v_t_23 <X> T_23_25.sp12_h_l_23
 (2 8)  (1200 408)  (1200 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_25



RAM_Tile_25_25

 (3 2)  (1309 402)  (1309 402)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_h_l_23


LogicTile_26_25

 (11 5)  (1359 405)  (1359 405)  routing T_26_25.sp4_h_l_44 <X> T_26_25.sp4_h_r_5
 (13 5)  (1361 405)  (1361 405)  routing T_26_25.sp4_h_l_44 <X> T_26_25.sp4_h_r_5


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (8 0)  (1572 400)  (1572 400)  routing T_30_25.sp4_h_l_40 <X> T_30_25.sp4_h_r_1
 (10 0)  (1574 400)  (1574 400)  routing T_30_25.sp4_h_l_40 <X> T_30_25.sp4_h_r_1


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (9 0)  (1735 400)  (1735 400)  Column buffer control bit: IORIGHT_half_column_clock_enable_1

 (17 0)  (1743 400)  (1743 400)  IOB_0 IO Functioning bit
 (13 1)  (1739 401)  (1739 401)  routing T_33_25.span4_horz_25 <X> T_33_25.span4_vert_b_0
 (17 3)  (1743 403)  (1743 403)  IOB_0 IO Functioning bit
 (13 4)  (1739 404)  (1739 404)  routing T_33_25.lc_trk_g0_6 <X> T_33_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 404)  (1742 404)  IOB_0 IO Functioning bit
 (12 5)  (1738 405)  (1738 405)  routing T_33_25.lc_trk_g0_6 <X> T_33_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 405)  (1739 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0

 (4 7)  (1730 407)  (1730 407)  routing T_33_25.span4_vert_b_6 <X> T_33_25.lc_trk_g0_6
 (5 7)  (1731 407)  (1731 407)  routing T_33_25.span4_vert_b_6 <X> T_33_25.lc_trk_g0_6
 (7 7)  (1733 407)  (1733 407)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (12 15)  (1738 415)  (1738 415)  routing T_33_25.glb_netwk_1 <X> T_33_25.wire_io_cluster/io_1/outclk
 (15 15)  (1741 415)  (1741 415)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_24

 (7 0)  (10 384)  (10 384)  Enable bit of Mux _local_links/g0_mux_1 => logic_op_rgt_1 lc_trk_g0_1
 (8 0)  (9 384)  (9 384)  routing T_0_24.logic_op_rgt_1 <X> T_0_24.lc_trk_g0_1
 (9 0)  (8 384)  (8 384)  Column buffer control bit: IOLEFT_half_column_clock_enable_1

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (16 0)  (1 384)  (1 384)  IOB_0 IO Functioning bit
 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 385)  (9 385)  routing T_0_24.logic_op_rgt_1 <X> T_0_24.lc_trk_g0_1
 (17 1)  (0 385)  (0 385)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 387)  (0 387)  IOB_0 IO Functioning bit
 (12 4)  (5 388)  (5 388)  routing T_0_24.lc_trk_g1_7 <X> T_0_24.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 388)  (4 388)  routing T_0_24.lc_trk_g1_7 <X> T_0_24.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 388)  (0 388)  IOB_0 IO Functioning bit
 (11 5)  (6 389)  (6 389)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 389)  (5 389)  routing T_0_24.lc_trk_g1_7 <X> T_0_24.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 389)  (4 389)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 392)  (13 392)  routing T_0_24.span4_vert_b_8 <X> T_0_24.lc_trk_g1_0
 (3 9)  (14 393)  (14 393)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 393)  (12 393)  routing T_0_24.span4_vert_b_8 <X> T_0_24.lc_trk_g1_0
 (7 9)  (10 393)  (10 393)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (5 394)  (5 394)  routing T_0_24.lc_trk_g1_0 <X> T_0_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 394)  (1 394)  IOB_1 IO Functioning bit
 (13 11)  (4 395)  (4 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 397)  (0 397)  IOB_1 IO Functioning bit
 (5 14)  (12 398)  (12 398)  routing T_0_24.span4_vert_b_7 <X> T_0_24.lc_trk_g1_7
 (7 14)  (10 398)  (10 398)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1 398)  (1 398)  IOB_1 IO Functioning bit
 (8 15)  (9 399)  (9 399)  routing T_0_24.span4_vert_b_7 <X> T_0_24.lc_trk_g1_7


LogicTile_1_24

 (32 2)  (50 386)  (50 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 386)  (51 386)  routing T_1_24.lc_trk_g2_2 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (58 386)  (58 386)  LC_1 Logic Functioning bit
 (41 2)  (59 386)  (59 386)  LC_1 Logic Functioning bit
 (42 2)  (60 386)  (60 386)  LC_1 Logic Functioning bit
 (43 2)  (61 386)  (61 386)  LC_1 Logic Functioning bit
 (31 3)  (49 387)  (49 387)  routing T_1_24.lc_trk_g2_2 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (58 387)  (58 387)  LC_1 Logic Functioning bit
 (41 3)  (59 387)  (59 387)  LC_1 Logic Functioning bit
 (42 3)  (60 387)  (60 387)  LC_1 Logic Functioning bit
 (43 3)  (61 387)  (61 387)  LC_1 Logic Functioning bit
 (7 8)  (25 392)  (25 392)  Column buffer control bit: LH_colbuf_cntl_1

 (25 8)  (43 392)  (43 392)  routing T_1_24.rgt_op_2 <X> T_1_24.lc_trk_g2_2
 (22 9)  (40 393)  (40 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 393)  (42 393)  routing T_1_24.rgt_op_2 <X> T_1_24.lc_trk_g2_2
 (7 10)  (25 394)  (25 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (25 397)  (25 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_2_24

 (2 2)  (74 386)  (74 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 387)  (72 387)  routing T_2_24.glb_netwk_1 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (0 4)  (72 388)  (72 388)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_7/cen
 (1 4)  (73 388)  (73 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (104 388)  (104 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 388)  (105 388)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 388)  (106 388)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 388)  (108 388)  LC_2 Logic Functioning bit
 (37 4)  (109 388)  (109 388)  LC_2 Logic Functioning bit
 (38 4)  (110 388)  (110 388)  LC_2 Logic Functioning bit
 (39 4)  (111 388)  (111 388)  LC_2 Logic Functioning bit
 (45 4)  (117 388)  (117 388)  LC_2 Logic Functioning bit
 (0 5)  (72 389)  (72 389)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_7/cen
 (1 5)  (73 389)  (73 389)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_7/cen
 (31 5)  (103 389)  (103 389)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 389)  (108 389)  LC_2 Logic Functioning bit
 (37 5)  (109 389)  (109 389)  LC_2 Logic Functioning bit
 (38 5)  (110 389)  (110 389)  LC_2 Logic Functioning bit
 (39 5)  (111 389)  (111 389)  LC_2 Logic Functioning bit
 (44 5)  (116 389)  (116 389)  LC_2 Logic Functioning bit
 (45 5)  (117 389)  (117 389)  LC_2 Logic Functioning bit
 (7 8)  (79 392)  (79 392)  Column buffer control bit: LH_colbuf_cntl_1

 (21 12)  (93 396)  (93 396)  routing T_2_24.sp4_h_r_43 <X> T_2_24.lc_trk_g3_3
 (22 12)  (94 396)  (94 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (95 396)  (95 396)  routing T_2_24.sp4_h_r_43 <X> T_2_24.lc_trk_g3_3
 (24 12)  (96 396)  (96 396)  routing T_2_24.sp4_h_r_43 <X> T_2_24.lc_trk_g3_3
 (7 13)  (79 397)  (79 397)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (93 397)  (93 397)  routing T_2_24.sp4_h_r_43 <X> T_2_24.lc_trk_g3_3
 (22 13)  (94 397)  (94 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (72 398)  (72 398)  routing T_2_24.glb_netwk_4 <X> T_2_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 398)  (73 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_3_24

 (25 0)  (151 384)  (151 384)  routing T_3_24.sp4_h_r_10 <X> T_3_24.lc_trk_g0_2
 (31 0)  (157 384)  (157 384)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 384)  (158 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 384)  (162 384)  LC_0 Logic Functioning bit
 (37 0)  (163 384)  (163 384)  LC_0 Logic Functioning bit
 (38 0)  (164 384)  (164 384)  LC_0 Logic Functioning bit
 (39 0)  (165 384)  (165 384)  LC_0 Logic Functioning bit
 (45 0)  (171 384)  (171 384)  LC_0 Logic Functioning bit
 (22 1)  (148 385)  (148 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (149 385)  (149 385)  routing T_3_24.sp4_h_r_10 <X> T_3_24.lc_trk_g0_2
 (24 1)  (150 385)  (150 385)  routing T_3_24.sp4_h_r_10 <X> T_3_24.lc_trk_g0_2
 (31 1)  (157 385)  (157 385)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 385)  (162 385)  LC_0 Logic Functioning bit
 (37 1)  (163 385)  (163 385)  LC_0 Logic Functioning bit
 (38 1)  (164 385)  (164 385)  LC_0 Logic Functioning bit
 (39 1)  (165 385)  (165 385)  LC_0 Logic Functioning bit
 (45 1)  (171 385)  (171 385)  LC_0 Logic Functioning bit
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (148 386)  (148 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (150 386)  (150 386)  routing T_3_24.bot_op_7 <X> T_3_24.lc_trk_g0_7
 (32 2)  (158 386)  (158 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 386)  (159 386)  routing T_3_24.lc_trk_g2_0 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 386)  (162 386)  LC_1 Logic Functioning bit
 (37 2)  (163 386)  (163 386)  LC_1 Logic Functioning bit
 (38 2)  (164 386)  (164 386)  LC_1 Logic Functioning bit
 (39 2)  (165 386)  (165 386)  LC_1 Logic Functioning bit
 (45 2)  (171 386)  (171 386)  LC_1 Logic Functioning bit
 (0 3)  (126 387)  (126 387)  routing T_3_24.glb_netwk_1 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (36 3)  (162 387)  (162 387)  LC_1 Logic Functioning bit
 (37 3)  (163 387)  (163 387)  LC_1 Logic Functioning bit
 (38 3)  (164 387)  (164 387)  LC_1 Logic Functioning bit
 (39 3)  (165 387)  (165 387)  LC_1 Logic Functioning bit
 (45 3)  (171 387)  (171 387)  LC_1 Logic Functioning bit
 (1 4)  (127 388)  (127 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (158 388)  (158 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 388)  (159 388)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 388)  (162 388)  LC_2 Logic Functioning bit
 (37 4)  (163 388)  (163 388)  LC_2 Logic Functioning bit
 (38 4)  (164 388)  (164 388)  LC_2 Logic Functioning bit
 (39 4)  (165 388)  (165 388)  LC_2 Logic Functioning bit
 (45 4)  (171 388)  (171 388)  LC_2 Logic Functioning bit
 (1 5)  (127 389)  (127 389)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (36 5)  (162 389)  (162 389)  LC_2 Logic Functioning bit
 (37 5)  (163 389)  (163 389)  LC_2 Logic Functioning bit
 (38 5)  (164 389)  (164 389)  LC_2 Logic Functioning bit
 (39 5)  (165 389)  (165 389)  LC_2 Logic Functioning bit
 (45 5)  (171 389)  (171 389)  LC_2 Logic Functioning bit
 (19 7)  (145 391)  (145 391)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (7 8)  (133 392)  (133 392)  Column buffer control bit: LH_colbuf_cntl_1

 (14 8)  (140 392)  (140 392)  routing T_3_24.wire_logic_cluster/lc_0/out <X> T_3_24.lc_trk_g2_0
 (17 8)  (143 392)  (143 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 392)  (144 392)  routing T_3_24.wire_logic_cluster/lc_1/out <X> T_3_24.lc_trk_g2_1
 (17 9)  (143 393)  (143 393)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (7 10)  (133 394)  (133 394)  Column buffer control bit: LH_colbuf_cntl_3

 (4 11)  (130 395)  (130 395)  routing T_3_24.sp4_v_b_1 <X> T_3_24.sp4_h_l_43
 (8 12)  (134 396)  (134 396)  routing T_3_24.sp4_v_b_4 <X> T_3_24.sp4_h_r_10
 (9 12)  (135 396)  (135 396)  routing T_3_24.sp4_v_b_4 <X> T_3_24.sp4_h_r_10
 (10 12)  (136 396)  (136 396)  routing T_3_24.sp4_v_b_4 <X> T_3_24.sp4_h_r_10
 (7 13)  (133 397)  (133 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (126 398)  (126 398)  routing T_3_24.glb_netwk_4 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 398)  (127 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_4_24

 (8 2)  (188 386)  (188 386)  routing T_4_24.sp4_v_t_42 <X> T_4_24.sp4_h_l_36
 (9 2)  (189 386)  (189 386)  routing T_4_24.sp4_v_t_42 <X> T_4_24.sp4_h_l_36
 (10 2)  (190 386)  (190 386)  routing T_4_24.sp4_v_t_42 <X> T_4_24.sp4_h_l_36
 (7 8)  (187 392)  (187 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (187 394)  (187 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (187 397)  (187 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_5_24

 (7 8)  (241 392)  (241 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (241 397)  (241 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_24

 (7 8)  (295 392)  (295 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_7_24

 (7 8)  (349 392)  (349 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (19 10)  (565 394)  (565 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_12_24

 (3 5)  (603 389)  (603 389)  routing T_12_24.sp12_h_l_23 <X> T_12_24.sp12_h_r_0


LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 5)  (1255 389)  (1255 389)  routing T_24_24.sp12_h_l_23 <X> T_24_24.sp12_h_r_0


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (9 0)  (1735 384)  (1735 384)  Column buffer control bit: IORIGHT_half_column_clock_enable_1

 (17 0)  (1743 384)  (1743 384)  IOB_0 IO Functioning bit
 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 387)  (1743 387)  IOB_0 IO Functioning bit
 (13 4)  (1739 388)  (1739 388)  routing T_33_24.lc_trk_g0_6 <X> T_33_24.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 388)  (1742 388)  IOB_0 IO Functioning bit
 (12 5)  (1738 389)  (1738 389)  routing T_33_24.lc_trk_g0_6 <X> T_33_24.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 389)  (1739 389)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0

 (4 7)  (1730 391)  (1730 391)  routing T_33_24.span4_vert_b_6 <X> T_33_24.lc_trk_g0_6
 (5 7)  (1731 391)  (1731 391)  routing T_33_24.span4_vert_b_6 <X> T_33_24.lc_trk_g0_6
 (7 7)  (1733 391)  (1733 391)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (4 9)  (1730 393)  (1730 393)  routing T_33_24.span12_horz_16 <X> T_33_24.lc_trk_g1_0
 (6 9)  (1732 393)  (1732 393)  routing T_33_24.span12_horz_16 <X> T_33_24.lc_trk_g1_0
 (7 9)  (1733 393)  (1733 393)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_16 lc_trk_g1_0
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_0 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (1743 394)  (1743 394)  IOB_1 IO Functioning bit
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (16 14)  (1742 398)  (1742 398)  IOB_1 IO Functioning bit
 (12 15)  (1738 399)  (1738 399)  routing T_33_24.glb_netwk_1 <X> T_33_24.wire_io_cluster/io_1/outclk
 (15 15)  (1741 399)  (1741 399)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_23

 (13 1)  (4 369)  (4 369)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_b_0
 (14 1)  (3 369)  (3 369)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_b_0


LogicTile_1_23

 (32 0)  (50 368)  (50 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 368)  (51 368)  routing T_1_23.lc_trk_g2_3 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 368)  (54 368)  LC_0 Logic Functioning bit
 (37 0)  (55 368)  (55 368)  LC_0 Logic Functioning bit
 (38 0)  (56 368)  (56 368)  LC_0 Logic Functioning bit
 (39 0)  (57 368)  (57 368)  LC_0 Logic Functioning bit
 (45 0)  (63 368)  (63 368)  LC_0 Logic Functioning bit
 (31 1)  (49 369)  (49 369)  routing T_1_23.lc_trk_g2_3 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 369)  (54 369)  LC_0 Logic Functioning bit
 (37 1)  (55 369)  (55 369)  LC_0 Logic Functioning bit
 (38 1)  (56 369)  (56 369)  LC_0 Logic Functioning bit
 (39 1)  (57 369)  (57 369)  LC_0 Logic Functioning bit
 (44 1)  (62 369)  (62 369)  LC_0 Logic Functioning bit
 (45 1)  (63 369)  (63 369)  LC_0 Logic Functioning bit
 (2 2)  (20 370)  (20 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 371)  (18 371)  routing T_1_23.glb_netwk_1 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (1 4)  (19 372)  (19 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (40 372)  (40 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (18 373)  (18 373)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (1 5)  (19 373)  (19 373)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (21 5)  (39 373)  (39 373)  routing T_1_23.sp4_r_v_b_27 <X> T_1_23.lc_trk_g1_3
 (13 6)  (31 374)  (31 374)  routing T_1_23.sp4_v_b_5 <X> T_1_23.sp4_v_t_40
 (22 8)  (40 376)  (40 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (41 376)  (41 376)  routing T_1_23.sp4_h_r_27 <X> T_1_23.lc_trk_g2_3
 (24 8)  (42 376)  (42 376)  routing T_1_23.sp4_h_r_27 <X> T_1_23.lc_trk_g2_3
 (32 8)  (50 376)  (50 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 376)  (51 376)  routing T_1_23.lc_trk_g2_3 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 376)  (54 376)  LC_4 Logic Functioning bit
 (37 8)  (55 376)  (55 376)  LC_4 Logic Functioning bit
 (38 8)  (56 376)  (56 376)  LC_4 Logic Functioning bit
 (39 8)  (57 376)  (57 376)  LC_4 Logic Functioning bit
 (45 8)  (63 376)  (63 376)  LC_4 Logic Functioning bit
 (21 9)  (39 377)  (39 377)  routing T_1_23.sp4_h_r_27 <X> T_1_23.lc_trk_g2_3
 (31 9)  (49 377)  (49 377)  routing T_1_23.lc_trk_g2_3 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 377)  (54 377)  LC_4 Logic Functioning bit
 (37 9)  (55 377)  (55 377)  LC_4 Logic Functioning bit
 (38 9)  (56 377)  (56 377)  LC_4 Logic Functioning bit
 (39 9)  (57 377)  (57 377)  LC_4 Logic Functioning bit
 (44 9)  (62 377)  (62 377)  LC_4 Logic Functioning bit
 (45 9)  (63 377)  (63 377)  LC_4 Logic Functioning bit
 (19 13)  (37 381)  (37 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (18 382)  (18 382)  routing T_1_23.glb_netwk_4 <X> T_1_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 382)  (19 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_2_23

 (26 0)  (98 368)  (98 368)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 368)  (100 368)  routing T_2_23.lc_trk_g2_1 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 368)  (101 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 368)  (103 368)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 368)  (104 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 368)  (106 368)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 368)  (107 368)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.input_2_0
 (47 0)  (119 368)  (119 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (125 368)  (125 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (101 369)  (101 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 369)  (103 369)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 369)  (104 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 369)  (107 369)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.input_2_0
 (39 1)  (111 369)  (111 369)  LC_0 Logic Functioning bit
 (2 2)  (74 370)  (74 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (98 370)  (98 370)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 370)  (101 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 370)  (102 370)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 370)  (103 370)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 370)  (104 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (45 2)  (117 370)  (117 370)  LC_1 Logic Functioning bit
 (0 3)  (72 371)  (72 371)  routing T_2_23.glb_netwk_1 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (15 3)  (87 371)  (87 371)  routing T_2_23.bot_op_4 <X> T_2_23.lc_trk_g0_4
 (17 3)  (89 371)  (89 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (94 371)  (94 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 371)  (96 371)  routing T_2_23.bot_op_6 <X> T_2_23.lc_trk_g0_6
 (26 3)  (98 371)  (98 371)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 371)  (99 371)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 371)  (101 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 371)  (102 371)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (37 3)  (109 371)  (109 371)  LC_1 Logic Functioning bit
 (39 3)  (111 371)  (111 371)  LC_1 Logic Functioning bit
 (45 3)  (117 371)  (117 371)  LC_1 Logic Functioning bit
 (3 4)  (75 372)  (75 372)  routing T_2_23.sp12_v_t_23 <X> T_2_23.sp12_h_r_0
 (25 6)  (97 374)  (97 374)  routing T_2_23.bnr_op_6 <X> T_2_23.lc_trk_g1_6
 (22 7)  (94 375)  (94 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (97 375)  (97 375)  routing T_2_23.bnr_op_6 <X> T_2_23.lc_trk_g1_6
 (17 8)  (89 376)  (89 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 376)  (90 376)  routing T_2_23.wire_logic_cluster/lc_1/out <X> T_2_23.lc_trk_g2_1
 (0 14)  (72 382)  (72 382)  routing T_2_23.glb_netwk_4 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 382)  (73 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_3_23

 (15 0)  (141 368)  (141 368)  routing T_3_23.top_op_1 <X> T_3_23.lc_trk_g0_1
 (17 0)  (143 368)  (143 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (147 368)  (147 368)  routing T_3_23.wire_logic_cluster/lc_3/out <X> T_3_23.lc_trk_g0_3
 (22 0)  (148 368)  (148 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (152 368)  (152 368)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 368)  (155 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 368)  (158 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 368)  (160 368)  routing T_3_23.lc_trk_g1_0 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 368)  (162 368)  LC_0 Logic Functioning bit
 (37 0)  (163 368)  (163 368)  LC_0 Logic Functioning bit
 (40 0)  (166 368)  (166 368)  LC_0 Logic Functioning bit
 (41 0)  (167 368)  (167 368)  LC_0 Logic Functioning bit
 (45 0)  (171 368)  (171 368)  LC_0 Logic Functioning bit
 (18 1)  (144 369)  (144 369)  routing T_3_23.top_op_1 <X> T_3_23.lc_trk_g0_1
 (22 1)  (148 369)  (148 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (150 369)  (150 369)  routing T_3_23.top_op_2 <X> T_3_23.lc_trk_g0_2
 (25 1)  (151 369)  (151 369)  routing T_3_23.top_op_2 <X> T_3_23.lc_trk_g0_2
 (27 1)  (153 369)  (153 369)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 369)  (154 369)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 369)  (155 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 369)  (158 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (161 369)  (161 369)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.input_2_0
 (38 1)  (164 369)  (164 369)  LC_0 Logic Functioning bit
 (39 1)  (165 369)  (165 369)  LC_0 Logic Functioning bit
 (42 1)  (168 369)  (168 369)  LC_0 Logic Functioning bit
 (43 1)  (169 369)  (169 369)  LC_0 Logic Functioning bit
 (45 1)  (171 369)  (171 369)  LC_0 Logic Functioning bit
 (2 2)  (128 370)  (128 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (140 370)  (140 370)  routing T_3_23.wire_logic_cluster/lc_4/out <X> T_3_23.lc_trk_g0_4
 (26 2)  (152 370)  (152 370)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (154 370)  (154 370)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 370)  (155 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 370)  (156 370)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 370)  (158 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 370)  (159 370)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (166 370)  (166 370)  LC_1 Logic Functioning bit
 (0 3)  (126 371)  (126 371)  routing T_3_23.glb_netwk_1 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (17 3)  (143 371)  (143 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (152 371)  (152 371)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 371)  (154 371)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 371)  (156 371)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (158 371)  (158 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (160 371)  (160 371)  routing T_3_23.lc_trk_g1_0 <X> T_3_23.input_2_1
 (1 4)  (127 372)  (127 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0
 (22 4)  (148 372)  (148 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (149 372)  (149 372)  routing T_3_23.sp12_h_r_11 <X> T_3_23.lc_trk_g1_3
 (29 4)  (155 372)  (155 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 372)  (158 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (163 372)  (163 372)  LC_2 Logic Functioning bit
 (45 4)  (171 372)  (171 372)  LC_2 Logic Functioning bit
 (46 4)  (172 372)  (172 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (176 372)  (176 372)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (126 373)  (126 373)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_7/cen
 (1 5)  (127 373)  (127 373)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_7/cen
 (14 5)  (140 373)  (140 373)  routing T_3_23.top_op_0 <X> T_3_23.lc_trk_g1_0
 (15 5)  (141 373)  (141 373)  routing T_3_23.top_op_0 <X> T_3_23.lc_trk_g1_0
 (17 5)  (143 373)  (143 373)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (152 373)  (152 373)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 373)  (155 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 373)  (157 373)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (45 5)  (171 373)  (171 373)  LC_2 Logic Functioning bit
 (27 6)  (153 374)  (153 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 374)  (154 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 374)  (155 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 374)  (156 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 374)  (157 374)  routing T_3_23.lc_trk_g0_4 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (167 374)  (167 374)  LC_3 Logic Functioning bit
 (43 6)  (169 374)  (169 374)  LC_3 Logic Functioning bit
 (4 7)  (130 375)  (130 375)  routing T_3_23.sp4_v_b_10 <X> T_3_23.sp4_h_l_38
 (41 7)  (167 375)  (167 375)  LC_3 Logic Functioning bit
 (43 7)  (169 375)  (169 375)  LC_3 Logic Functioning bit
 (6 8)  (132 376)  (132 376)  routing T_3_23.sp4_h_r_1 <X> T_3_23.sp4_v_b_6
 (14 8)  (140 376)  (140 376)  routing T_3_23.wire_logic_cluster/lc_0/out <X> T_3_23.lc_trk_g2_0
 (36 8)  (162 376)  (162 376)  LC_4 Logic Functioning bit
 (38 8)  (164 376)  (164 376)  LC_4 Logic Functioning bit
 (41 8)  (167 376)  (167 376)  LC_4 Logic Functioning bit
 (43 8)  (169 376)  (169 376)  LC_4 Logic Functioning bit
 (45 8)  (171 376)  (171 376)  LC_4 Logic Functioning bit
 (17 9)  (143 377)  (143 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (152 377)  (152 377)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 377)  (155 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (163 377)  (163 377)  LC_4 Logic Functioning bit
 (39 9)  (165 377)  (165 377)  LC_4 Logic Functioning bit
 (40 9)  (166 377)  (166 377)  LC_4 Logic Functioning bit
 (42 9)  (168 377)  (168 377)  LC_4 Logic Functioning bit
 (45 9)  (171 377)  (171 377)  LC_4 Logic Functioning bit
 (4 10)  (130 378)  (130 378)  routing T_3_23.sp4_h_r_6 <X> T_3_23.sp4_v_t_43
 (21 10)  (147 378)  (147 378)  routing T_3_23.wire_logic_cluster/lc_7/out <X> T_3_23.lc_trk_g2_7
 (22 10)  (148 378)  (148 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (151 378)  (151 378)  routing T_3_23.wire_logic_cluster/lc_6/out <X> T_3_23.lc_trk_g2_6
 (31 10)  (157 378)  (157 378)  routing T_3_23.lc_trk_g0_4 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 378)  (162 378)  LC_5 Logic Functioning bit
 (37 10)  (163 378)  (163 378)  LC_5 Logic Functioning bit
 (38 10)  (164 378)  (164 378)  LC_5 Logic Functioning bit
 (39 10)  (165 378)  (165 378)  LC_5 Logic Functioning bit
 (45 10)  (171 378)  (171 378)  LC_5 Logic Functioning bit
 (5 11)  (131 379)  (131 379)  routing T_3_23.sp4_h_r_6 <X> T_3_23.sp4_v_t_43
 (22 11)  (148 379)  (148 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (162 379)  (162 379)  LC_5 Logic Functioning bit
 (37 11)  (163 379)  (163 379)  LC_5 Logic Functioning bit
 (38 11)  (164 379)  (164 379)  LC_5 Logic Functioning bit
 (39 11)  (165 379)  (165 379)  LC_5 Logic Functioning bit
 (45 11)  (171 379)  (171 379)  LC_5 Logic Functioning bit
 (36 12)  (162 380)  (162 380)  LC_6 Logic Functioning bit
 (38 12)  (164 380)  (164 380)  LC_6 Logic Functioning bit
 (41 12)  (167 380)  (167 380)  LC_6 Logic Functioning bit
 (43 12)  (169 380)  (169 380)  LC_6 Logic Functioning bit
 (45 12)  (171 380)  (171 380)  LC_6 Logic Functioning bit
 (28 13)  (154 381)  (154 381)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 381)  (155 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (163 381)  (163 381)  LC_6 Logic Functioning bit
 (39 13)  (165 381)  (165 381)  LC_6 Logic Functioning bit
 (40 13)  (166 381)  (166 381)  LC_6 Logic Functioning bit
 (42 13)  (168 381)  (168 381)  LC_6 Logic Functioning bit
 (45 13)  (171 381)  (171 381)  LC_6 Logic Functioning bit
 (0 14)  (126 382)  (126 382)  routing T_3_23.glb_netwk_4 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 382)  (127 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (143 382)  (143 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (144 382)  (144 382)  routing T_3_23.wire_logic_cluster/lc_5/out <X> T_3_23.lc_trk_g3_5
 (31 14)  (157 382)  (157 382)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 382)  (158 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 382)  (159 382)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 382)  (162 382)  LC_7 Logic Functioning bit
 (37 14)  (163 382)  (163 382)  LC_7 Logic Functioning bit
 (38 14)  (164 382)  (164 382)  LC_7 Logic Functioning bit
 (39 14)  (165 382)  (165 382)  LC_7 Logic Functioning bit
 (45 14)  (171 382)  (171 382)  LC_7 Logic Functioning bit
 (31 15)  (157 383)  (157 383)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 383)  (162 383)  LC_7 Logic Functioning bit
 (37 15)  (163 383)  (163 383)  LC_7 Logic Functioning bit
 (38 15)  (164 383)  (164 383)  LC_7 Logic Functioning bit
 (39 15)  (165 383)  (165 383)  LC_7 Logic Functioning bit
 (45 15)  (171 383)  (171 383)  LC_7 Logic Functioning bit


LogicTile_4_23

 (6 0)  (186 368)  (186 368)  routing T_4_23.sp4_h_r_7 <X> T_4_23.sp4_v_b_0
 (2 2)  (182 370)  (182 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (16 2)  (196 370)  (196 370)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (17 2)  (197 370)  (197 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (198 370)  (198 370)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (22 2)  (202 370)  (202 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (203 370)  (203 370)  routing T_4_23.sp4_v_b_23 <X> T_4_23.lc_trk_g0_7
 (24 2)  (204 370)  (204 370)  routing T_4_23.sp4_v_b_23 <X> T_4_23.lc_trk_g0_7
 (26 2)  (206 370)  (206 370)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 370)  (207 370)  routing T_4_23.lc_trk_g1_1 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 370)  (209 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 370)  (211 370)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 370)  (212 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 370)  (214 370)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 370)  (217 370)  LC_1 Logic Functioning bit
 (40 2)  (220 370)  (220 370)  LC_1 Logic Functioning bit
 (42 2)  (222 370)  (222 370)  LC_1 Logic Functioning bit
 (45 2)  (225 370)  (225 370)  LC_1 Logic Functioning bit
 (52 2)  (232 370)  (232 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (180 371)  (180 371)  routing T_4_23.glb_netwk_1 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (18 3)  (198 371)  (198 371)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (26 3)  (206 371)  (206 371)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 371)  (207 371)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 371)  (209 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 371)  (211 371)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 371)  (212 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (214 371)  (214 371)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.input_2_1
 (35 3)  (215 371)  (215 371)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.input_2_1
 (1 4)  (181 372)  (181 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (16 4)  (196 372)  (196 372)  routing T_4_23.sp4_v_b_9 <X> T_4_23.lc_trk_g1_1
 (17 4)  (197 372)  (197 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (198 372)  (198 372)  routing T_4_23.sp4_v_b_9 <X> T_4_23.lc_trk_g1_1
 (25 4)  (205 372)  (205 372)  routing T_4_23.sp4_v_b_2 <X> T_4_23.lc_trk_g1_2
 (0 5)  (180 373)  (180 373)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/cen
 (18 5)  (198 373)  (198 373)  routing T_4_23.sp4_v_b_9 <X> T_4_23.lc_trk_g1_1
 (22 5)  (202 373)  (202 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (203 373)  (203 373)  routing T_4_23.sp4_v_b_2 <X> T_4_23.lc_trk_g1_2
 (22 6)  (202 374)  (202 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (204 374)  (204 374)  routing T_4_23.bot_op_7 <X> T_4_23.lc_trk_g1_7
 (22 7)  (202 375)  (202 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 12)  (209 380)  (209 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 380)  (210 380)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 380)  (211 380)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 380)  (212 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (216 380)  (216 380)  LC_6 Logic Functioning bit
 (38 12)  (218 380)  (218 380)  LC_6 Logic Functioning bit
 (45 12)  (225 380)  (225 380)  LC_6 Logic Functioning bit
 (8 13)  (188 381)  (188 381)  routing T_4_23.sp4_v_t_42 <X> T_4_23.sp4_v_b_10
 (10 13)  (190 381)  (190 381)  routing T_4_23.sp4_v_t_42 <X> T_4_23.sp4_v_b_10
 (31 13)  (211 381)  (211 381)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 381)  (216 381)  LC_6 Logic Functioning bit
 (38 13)  (218 381)  (218 381)  LC_6 Logic Functioning bit
 (51 13)  (231 381)  (231 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_5_23

 (14 0)  (248 368)  (248 368)  routing T_5_23.sp4_v_b_8 <X> T_5_23.lc_trk_g0_0
 (22 0)  (256 368)  (256 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (257 368)  (257 368)  routing T_5_23.sp12_h_r_11 <X> T_5_23.lc_trk_g0_3
 (14 1)  (248 369)  (248 369)  routing T_5_23.sp4_v_b_8 <X> T_5_23.lc_trk_g0_0
 (16 1)  (250 369)  (250 369)  routing T_5_23.sp4_v_b_8 <X> T_5_23.lc_trk_g0_0
 (17 1)  (251 369)  (251 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (2 2)  (236 370)  (236 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (234 371)  (234 371)  routing T_5_23.glb_netwk_1 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (1 4)  (235 372)  (235 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (2 4)  (236 372)  (236 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (234 373)  (234 373)  routing T_5_23.glb_netwk_3 <X> T_5_23.wire_logic_cluster/lc_7/cen
 (25 6)  (259 374)  (259 374)  routing T_5_23.sp4_v_b_6 <X> T_5_23.lc_trk_g1_6
 (22 7)  (256 375)  (256 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (257 375)  (257 375)  routing T_5_23.sp4_v_b_6 <X> T_5_23.lc_trk_g1_6
 (21 14)  (255 382)  (255 382)  routing T_5_23.bnl_op_7 <X> T_5_23.lc_trk_g3_7
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (260 382)  (260 382)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 382)  (265 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 382)  (267 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 382)  (268 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 382)  (271 382)  LC_7 Logic Functioning bit
 (40 14)  (274 382)  (274 382)  LC_7 Logic Functioning bit
 (42 14)  (276 382)  (276 382)  LC_7 Logic Functioning bit
 (45 14)  (279 382)  (279 382)  LC_7 Logic Functioning bit
 (46 14)  (280 382)  (280 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (255 383)  (255 383)  routing T_5_23.bnl_op_7 <X> T_5_23.lc_trk_g3_7
 (26 15)  (260 383)  (260 383)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 383)  (261 383)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 383)  (263 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 383)  (265 383)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 383)  (266 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (269 383)  (269 383)  routing T_5_23.lc_trk_g0_3 <X> T_5_23.input_2_7


LogicTile_6_23

 (4 12)  (292 380)  (292 380)  routing T_6_23.sp4_h_l_44 <X> T_6_23.sp4_v_b_9
 (5 13)  (293 381)  (293 381)  routing T_6_23.sp4_h_l_44 <X> T_6_23.sp4_v_b_9


LogicTile_7_23

 (8 1)  (350 369)  (350 369)  routing T_7_23.sp4_h_r_1 <X> T_7_23.sp4_v_b_1
 (8 2)  (350 370)  (350 370)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_h_l_36
 (10 2)  (352 370)  (352 370)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_h_l_36
 (10 13)  (352 381)  (352 381)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_v_b_10


RAM_Tile_8_23

 (2 0)  (398 368)  (398 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (19 13)  (415 381)  (415 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_23

 (3 2)  (549 370)  (549 370)  routing T_11_23.sp12_h_r_0 <X> T_11_23.sp12_h_l_23
 (3 3)  (549 371)  (549 371)  routing T_11_23.sp12_h_r_0 <X> T_11_23.sp12_h_l_23


LogicTile_12_23

 (3 2)  (603 370)  (603 370)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_h_l_23
 (3 3)  (603 371)  (603 371)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_h_l_23


LogicTile_13_23

 (3 2)  (657 370)  (657 370)  routing T_13_23.sp12_h_r_0 <X> T_13_23.sp12_h_l_23
 (3 3)  (657 371)  (657 371)  routing T_13_23.sp12_h_r_0 <X> T_13_23.sp12_h_l_23


LogicTile_14_23

 (3 5)  (711 373)  (711 373)  routing T_14_23.sp12_h_l_23 <X> T_14_23.sp12_h_r_0


LogicTile_15_23

 (3 5)  (765 373)  (765 373)  routing T_15_23.sp12_h_l_23 <X> T_15_23.sp12_h_r_0


LogicTile_16_23

 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23


LogicTile_20_23

 (3 2)  (1039 370)  (1039 370)  routing T_20_23.sp12_v_t_23 <X> T_20_23.sp12_h_l_23


LogicTile_23_23

 (3 2)  (1201 370)  (1201 370)  routing T_23_23.sp12_v_t_23 <X> T_23_23.sp12_h_l_23
 (2 8)  (1200 376)  (1200 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_23

 (3 2)  (1255 370)  (1255 370)  routing T_24_23.sp12_v_t_23 <X> T_24_23.sp12_h_l_23


RAM_Tile_25_23

 (3 2)  (1309 370)  (1309 370)  routing T_25_23.sp12_v_t_23 <X> T_25_23.sp12_h_l_23


LogicTile_26_23

 (3 5)  (1351 373)  (1351 373)  routing T_26_23.sp12_h_l_23 <X> T_26_23.sp12_h_r_0
 (11 5)  (1359 373)  (1359 373)  routing T_26_23.sp4_h_l_44 <X> T_26_23.sp4_h_r_5
 (13 5)  (1361 373)  (1361 373)  routing T_26_23.sp4_h_l_44 <X> T_26_23.sp4_h_r_5


LogicTile_30_23

 (8 0)  (1572 368)  (1572 368)  routing T_30_23.sp4_h_l_40 <X> T_30_23.sp4_h_r_1
 (10 0)  (1574 368)  (1574 368)  routing T_30_23.sp4_h_l_40 <X> T_30_23.sp4_h_r_1


IO_Tile_33_23

 (4 0)  (1730 368)  (1730 368)  routing T_33_23.span4_vert_b_8 <X> T_33_23.lc_trk_g0_0
 (17 0)  (1743 368)  (1743 368)  IOB_0 IO Functioning bit
 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 369)  (1731 369)  routing T_33_23.span4_vert_b_8 <X> T_33_23.lc_trk_g0_0
 (7 1)  (1733 369)  (1733 369)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (13 1)  (1739 369)  (1739 369)  routing T_33_23.span4_horz_25 <X> T_33_23.span4_vert_b_0
 (17 3)  (1743 371)  (1743 371)  IOB_0 IO Functioning bit
 (16 4)  (1742 372)  (1742 372)  IOB_0 IO Functioning bit
 (13 5)  (1739 373)  (1739 373)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_4 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_4 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (1743 378)  (1743 378)  IOB_1 IO Functioning bit
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1732 381)  (1732 381)  routing T_33_23.span12_horz_12 <X> T_33_23.lc_trk_g1_4
 (7 13)  (1733 381)  (1733 381)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (16 14)  (1742 382)  (1742 382)  IOB_1 IO Functioning bit
 (12 15)  (1738 383)  (1738 383)  routing T_33_23.glb_netwk_1 <X> T_33_23.wire_io_cluster/io_1/outclk
 (15 15)  (1741 383)  (1741 383)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_22

 (12 0)  (5 352)  (5 352)  routing T_0_22.span4_horz_25 <X> T_0_22.span4_vert_t_12
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 4)  (13 356)  (13 356)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (11 4)  (6 356)  (6 356)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (5 5)  (12 357)  (12 357)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (10 5)  (7 357)  (7 357)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (12 9)  (5 361)  (5 361)  routing T_0_22.glb_netwk_1 <X> T_0_22.wire_io_cluster/io_1/inclk
 (15 9)  (2 361)  (2 361)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_1 wire_io_cluster/io_1/inclk
 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 362)  (13 362)  routing T_0_22.logic_op_rgt_2 <X> T_0_22.lc_trk_g1_2
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (4 11)  (13 363)  (13 363)  routing T_0_22.logic_op_rgt_2 <X> T_0_22.lc_trk_g1_2
 (7 11)  (10 363)  (10 363)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_rgt_2 lc_trk_g1_2
 (10 11)  (7 363)  (7 363)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 365)  (13 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => logic_op_rgt_7 lc_trk_g1_7
 (8 14)  (9 366)  (9 366)  routing T_0_22.logic_op_rgt_7 <X> T_0_22.lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.logic_op_rgt_7 <X> T_0_22.lc_trk_g1_7


LogicTile_1_22

 (31 4)  (49 356)  (49 356)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 356)  (50 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 356)  (52 356)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (58 356)  (58 356)  LC_2 Logic Functioning bit
 (41 4)  (59 356)  (59 356)  LC_2 Logic Functioning bit
 (42 4)  (60 356)  (60 356)  LC_2 Logic Functioning bit
 (43 4)  (61 356)  (61 356)  LC_2 Logic Functioning bit
 (14 5)  (32 357)  (32 357)  routing T_1_22.top_op_0 <X> T_1_22.lc_trk_g1_0
 (15 5)  (33 357)  (33 357)  routing T_1_22.top_op_0 <X> T_1_22.lc_trk_g1_0
 (17 5)  (35 357)  (35 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (40 5)  (58 357)  (58 357)  LC_2 Logic Functioning bit
 (41 5)  (59 357)  (59 357)  LC_2 Logic Functioning bit
 (42 5)  (60 357)  (60 357)  LC_2 Logic Functioning bit
 (43 5)  (61 357)  (61 357)  LC_2 Logic Functioning bit
 (14 7)  (32 359)  (32 359)  routing T_1_22.top_op_4 <X> T_1_22.lc_trk_g1_4
 (15 7)  (33 359)  (33 359)  routing T_1_22.top_op_4 <X> T_1_22.lc_trk_g1_4
 (17 7)  (35 359)  (35 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (37 14)  (55 366)  (55 366)  LC_7 Logic Functioning bit
 (39 14)  (57 366)  (57 366)  LC_7 Logic Functioning bit
 (40 14)  (58 366)  (58 366)  LC_7 Logic Functioning bit
 (42 14)  (60 366)  (60 366)  LC_7 Logic Functioning bit
 (27 15)  (45 367)  (45 367)  routing T_1_22.lc_trk_g1_0 <X> T_1_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 367)  (47 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (54 367)  (54 367)  LC_7 Logic Functioning bit
 (38 15)  (56 367)  (56 367)  LC_7 Logic Functioning bit
 (41 15)  (59 367)  (59 367)  LC_7 Logic Functioning bit
 (43 15)  (61 367)  (61 367)  LC_7 Logic Functioning bit


LogicTile_2_22

 (25 0)  (97 352)  (97 352)  routing T_2_22.wire_logic_cluster/lc_2/out <X> T_2_22.lc_trk_g0_2
 (22 1)  (94 353)  (94 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (74 354)  (74 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (10 2)  (82 354)  (82 354)  routing T_2_22.sp4_v_b_8 <X> T_2_22.sp4_h_l_36
 (14 2)  (86 354)  (86 354)  routing T_2_22.wire_logic_cluster/lc_4/out <X> T_2_22.lc_trk_g0_4
 (31 2)  (103 354)  (103 354)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 354)  (104 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 354)  (106 354)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 354)  (108 354)  LC_1 Logic Functioning bit
 (37 2)  (109 354)  (109 354)  LC_1 Logic Functioning bit
 (38 2)  (110 354)  (110 354)  LC_1 Logic Functioning bit
 (39 2)  (111 354)  (111 354)  LC_1 Logic Functioning bit
 (45 2)  (117 354)  (117 354)  LC_1 Logic Functioning bit
 (0 3)  (72 355)  (72 355)  routing T_2_22.glb_netwk_1 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (17 3)  (89 355)  (89 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (108 355)  (108 355)  LC_1 Logic Functioning bit
 (37 3)  (109 355)  (109 355)  LC_1 Logic Functioning bit
 (38 3)  (110 355)  (110 355)  LC_1 Logic Functioning bit
 (39 3)  (111 355)  (111 355)  LC_1 Logic Functioning bit
 (45 3)  (117 355)  (117 355)  LC_1 Logic Functioning bit
 (31 4)  (103 356)  (103 356)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 356)  (104 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 356)  (105 356)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 356)  (106 356)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 356)  (108 356)  LC_2 Logic Functioning bit
 (37 4)  (109 356)  (109 356)  LC_2 Logic Functioning bit
 (38 4)  (110 356)  (110 356)  LC_2 Logic Functioning bit
 (39 4)  (111 356)  (111 356)  LC_2 Logic Functioning bit
 (45 4)  (117 356)  (117 356)  LC_2 Logic Functioning bit
 (31 5)  (103 357)  (103 357)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 357)  (108 357)  LC_2 Logic Functioning bit
 (37 5)  (109 357)  (109 357)  LC_2 Logic Functioning bit
 (38 5)  (110 357)  (110 357)  LC_2 Logic Functioning bit
 (39 5)  (111 357)  (111 357)  LC_2 Logic Functioning bit
 (45 5)  (117 357)  (117 357)  LC_2 Logic Functioning bit
 (17 6)  (89 358)  (89 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 358)  (90 358)  routing T_2_22.wire_logic_cluster/lc_5/out <X> T_2_22.lc_trk_g1_5
 (21 6)  (93 358)  (93 358)  routing T_2_22.wire_logic_cluster/lc_7/out <X> T_2_22.lc_trk_g1_7
 (22 6)  (94 358)  (94 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (89 360)  (89 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 360)  (90 360)  routing T_2_22.wire_logic_cluster/lc_1/out <X> T_2_22.lc_trk_g2_1
 (26 8)  (98 360)  (98 360)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (36 8)  (108 360)  (108 360)  LC_4 Logic Functioning bit
 (38 8)  (110 360)  (110 360)  LC_4 Logic Functioning bit
 (41 8)  (113 360)  (113 360)  LC_4 Logic Functioning bit
 (43 8)  (115 360)  (115 360)  LC_4 Logic Functioning bit
 (45 8)  (117 360)  (117 360)  LC_4 Logic Functioning bit
 (26 9)  (98 361)  (98 361)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 361)  (99 361)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 361)  (101 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (109 361)  (109 361)  LC_4 Logic Functioning bit
 (39 9)  (111 361)  (111 361)  LC_4 Logic Functioning bit
 (40 9)  (112 361)  (112 361)  LC_4 Logic Functioning bit
 (42 9)  (114 361)  (114 361)  LC_4 Logic Functioning bit
 (45 9)  (117 361)  (117 361)  LC_4 Logic Functioning bit
 (29 10)  (101 362)  (101 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 362)  (102 362)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 362)  (103 362)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 362)  (104 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 362)  (106 362)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 362)  (108 362)  LC_5 Logic Functioning bit
 (38 10)  (110 362)  (110 362)  LC_5 Logic Functioning bit
 (40 10)  (112 362)  (112 362)  LC_5 Logic Functioning bit
 (42 10)  (114 362)  (114 362)  LC_5 Logic Functioning bit
 (45 10)  (117 362)  (117 362)  LC_5 Logic Functioning bit
 (31 11)  (103 363)  (103 363)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 363)  (108 363)  LC_5 Logic Functioning bit
 (38 11)  (110 363)  (110 363)  LC_5 Logic Functioning bit
 (40 11)  (112 363)  (112 363)  LC_5 Logic Functioning bit
 (42 11)  (114 363)  (114 363)  LC_5 Logic Functioning bit
 (45 11)  (117 363)  (117 363)  LC_5 Logic Functioning bit
 (32 12)  (104 364)  (104 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 364)  (105 364)  routing T_2_22.lc_trk_g2_1 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 364)  (108 364)  LC_6 Logic Functioning bit
 (37 12)  (109 364)  (109 364)  LC_6 Logic Functioning bit
 (38 12)  (110 364)  (110 364)  LC_6 Logic Functioning bit
 (39 12)  (111 364)  (111 364)  LC_6 Logic Functioning bit
 (45 12)  (117 364)  (117 364)  LC_6 Logic Functioning bit
 (36 13)  (108 365)  (108 365)  LC_6 Logic Functioning bit
 (37 13)  (109 365)  (109 365)  LC_6 Logic Functioning bit
 (38 13)  (110 365)  (110 365)  LC_6 Logic Functioning bit
 (39 13)  (111 365)  (111 365)  LC_6 Logic Functioning bit
 (45 13)  (117 365)  (117 365)  LC_6 Logic Functioning bit
 (0 14)  (72 366)  (72 366)  routing T_2_22.glb_netwk_4 <X> T_2_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 366)  (73 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (97 366)  (97 366)  routing T_2_22.wire_logic_cluster/lc_6/out <X> T_2_22.lc_trk_g3_6
 (32 14)  (104 366)  (104 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 366)  (108 366)  LC_7 Logic Functioning bit
 (37 14)  (109 366)  (109 366)  LC_7 Logic Functioning bit
 (38 14)  (110 366)  (110 366)  LC_7 Logic Functioning bit
 (39 14)  (111 366)  (111 366)  LC_7 Logic Functioning bit
 (45 14)  (117 366)  (117 366)  LC_7 Logic Functioning bit
 (22 15)  (94 367)  (94 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (103 367)  (103 367)  routing T_2_22.lc_trk_g0_2 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 367)  (108 367)  LC_7 Logic Functioning bit
 (37 15)  (109 367)  (109 367)  LC_7 Logic Functioning bit
 (38 15)  (110 367)  (110 367)  LC_7 Logic Functioning bit
 (39 15)  (111 367)  (111 367)  LC_7 Logic Functioning bit
 (45 15)  (117 367)  (117 367)  LC_7 Logic Functioning bit


LogicTile_3_22

 (15 0)  (141 352)  (141 352)  routing T_3_22.lft_op_1 <X> T_3_22.lc_trk_g0_1
 (17 0)  (143 352)  (143 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (144 352)  (144 352)  routing T_3_22.lft_op_1 <X> T_3_22.lc_trk_g0_1
 (25 0)  (151 352)  (151 352)  routing T_3_22.lft_op_2 <X> T_3_22.lc_trk_g0_2
 (22 1)  (148 353)  (148 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (150 353)  (150 353)  routing T_3_22.lft_op_2 <X> T_3_22.lc_trk_g0_2
 (2 2)  (128 354)  (128 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (141 354)  (141 354)  routing T_3_22.lft_op_5 <X> T_3_22.lc_trk_g0_5
 (17 2)  (143 354)  (143 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (144 354)  (144 354)  routing T_3_22.lft_op_5 <X> T_3_22.lc_trk_g0_5
 (28 2)  (154 354)  (154 354)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 354)  (155 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 354)  (156 354)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 354)  (157 354)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 354)  (158 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (163 354)  (163 354)  LC_1 Logic Functioning bit
 (39 2)  (165 354)  (165 354)  LC_1 Logic Functioning bit
 (0 3)  (126 355)  (126 355)  routing T_3_22.glb_netwk_1 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (8 3)  (134 355)  (134 355)  routing T_3_22.sp4_v_b_10 <X> T_3_22.sp4_v_t_36
 (10 3)  (136 355)  (136 355)  routing T_3_22.sp4_v_b_10 <X> T_3_22.sp4_v_t_36
 (15 3)  (141 355)  (141 355)  routing T_3_22.bot_op_4 <X> T_3_22.lc_trk_g0_4
 (17 3)  (143 355)  (143 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (156 355)  (156 355)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (37 3)  (163 355)  (163 355)  LC_1 Logic Functioning bit
 (39 3)  (165 355)  (165 355)  LC_1 Logic Functioning bit
 (1 4)  (127 356)  (127 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (148 356)  (148 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (149 356)  (149 356)  routing T_3_22.sp4_v_b_19 <X> T_3_22.lc_trk_g1_3
 (24 4)  (150 356)  (150 356)  routing T_3_22.sp4_v_b_19 <X> T_3_22.lc_trk_g1_3
 (27 4)  (153 356)  (153 356)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 356)  (154 356)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 356)  (155 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 356)  (157 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 356)  (158 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 356)  (159 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 356)  (160 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (166 356)  (166 356)  LC_2 Logic Functioning bit
 (45 4)  (171 356)  (171 356)  LC_2 Logic Functioning bit
 (50 4)  (176 356)  (176 356)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (126 357)  (126 357)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/cen
 (26 5)  (152 357)  (152 357)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 357)  (153 357)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 357)  (155 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (39 5)  (165 357)  (165 357)  LC_2 Logic Functioning bit
 (40 5)  (166 357)  (166 357)  LC_2 Logic Functioning bit
 (51 5)  (177 357)  (177 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (147 358)  (147 358)  routing T_3_22.lft_op_7 <X> T_3_22.lc_trk_g1_7
 (22 6)  (148 358)  (148 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (150 358)  (150 358)  routing T_3_22.lft_op_7 <X> T_3_22.lc_trk_g1_7
 (25 10)  (151 362)  (151 362)  routing T_3_22.sp4_v_b_38 <X> T_3_22.lc_trk_g2_6
 (8 11)  (134 363)  (134 363)  routing T_3_22.sp4_h_r_7 <X> T_3_22.sp4_v_t_42
 (9 11)  (135 363)  (135 363)  routing T_3_22.sp4_h_r_7 <X> T_3_22.sp4_v_t_42
 (22 11)  (148 363)  (148 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (149 363)  (149 363)  routing T_3_22.sp4_v_b_38 <X> T_3_22.lc_trk_g2_6
 (25 11)  (151 363)  (151 363)  routing T_3_22.sp4_v_b_38 <X> T_3_22.lc_trk_g2_6
 (14 12)  (140 364)  (140 364)  routing T_3_22.sp4_h_l_21 <X> T_3_22.lc_trk_g3_0
 (29 12)  (155 364)  (155 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 364)  (157 364)  routing T_3_22.lc_trk_g0_5 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 364)  (158 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 364)  (161 364)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.input_2_6
 (40 12)  (166 364)  (166 364)  LC_6 Logic Functioning bit
 (15 13)  (141 365)  (141 365)  routing T_3_22.sp4_h_l_21 <X> T_3_22.lc_trk_g3_0
 (16 13)  (142 365)  (142 365)  routing T_3_22.sp4_h_l_21 <X> T_3_22.lc_trk_g3_0
 (17 13)  (143 365)  (143 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (152 365)  (152 365)  routing T_3_22.lc_trk_g0_2 <X> T_3_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 365)  (155 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (158 365)  (158 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (160 365)  (160 365)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.input_2_6
 (35 13)  (161 365)  (161 365)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.input_2_6
 (17 15)  (143 367)  (143 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_4_22

 (26 0)  (206 352)  (206 352)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 352)  (207 352)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 352)  (209 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 352)  (210 352)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 352)  (211 352)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 352)  (212 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 352)  (213 352)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 352)  (214 352)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (38 0)  (218 352)  (218 352)  LC_0 Logic Functioning bit
 (39 0)  (219 352)  (219 352)  LC_0 Logic Functioning bit
 (22 1)  (202 353)  (202 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (203 353)  (203 353)  routing T_4_22.sp4_v_b_18 <X> T_4_22.lc_trk_g0_2
 (24 1)  (204 353)  (204 353)  routing T_4_22.sp4_v_b_18 <X> T_4_22.lc_trk_g0_2
 (27 1)  (207 353)  (207 353)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 353)  (209 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 353)  (212 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (213 353)  (213 353)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.input_2_0
 (34 1)  (214 353)  (214 353)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.input_2_0
 (35 1)  (215 353)  (215 353)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.input_2_0
 (36 1)  (216 353)  (216 353)  LC_0 Logic Functioning bit
 (38 1)  (218 353)  (218 353)  LC_0 Logic Functioning bit
 (39 1)  (219 353)  (219 353)  LC_0 Logic Functioning bit
 (41 1)  (221 353)  (221 353)  LC_0 Logic Functioning bit
 (43 1)  (223 353)  (223 353)  LC_0 Logic Functioning bit
 (2 2)  (182 354)  (182 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (207 354)  (207 354)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 354)  (209 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 354)  (210 354)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 354)  (212 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (220 354)  (220 354)  LC_1 Logic Functioning bit
 (45 2)  (225 354)  (225 354)  LC_1 Logic Functioning bit
 (46 2)  (226 354)  (226 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (230 354)  (230 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 355)  (180 355)  routing T_4_22.glb_netwk_1 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (30 3)  (210 355)  (210 355)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 355)  (211 355)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (220 355)  (220 355)  LC_1 Logic Functioning bit
 (1 4)  (181 356)  (181 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (201 356)  (201 356)  routing T_4_22.sp4_v_b_11 <X> T_4_22.lc_trk_g1_3
 (22 4)  (202 356)  (202 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (203 356)  (203 356)  routing T_4_22.sp4_v_b_11 <X> T_4_22.lc_trk_g1_3
 (26 4)  (206 356)  (206 356)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 356)  (207 356)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 356)  (209 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 356)  (210 356)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 356)  (211 356)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 356)  (212 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 356)  (213 356)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 356)  (214 356)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 356)  (215 356)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_2
 (38 4)  (218 356)  (218 356)  LC_2 Logic Functioning bit
 (39 4)  (219 356)  (219 356)  LC_2 Logic Functioning bit
 (0 5)  (180 357)  (180 357)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/cen
 (21 5)  (201 357)  (201 357)  routing T_4_22.sp4_v_b_11 <X> T_4_22.lc_trk_g1_3
 (28 5)  (208 357)  (208 357)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 357)  (209 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 357)  (212 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (213 357)  (213 357)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_2
 (34 5)  (214 357)  (214 357)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_2
 (36 5)  (216 357)  (216 357)  LC_2 Logic Functioning bit
 (38 5)  (218 357)  (218 357)  LC_2 Logic Functioning bit
 (39 5)  (219 357)  (219 357)  LC_2 Logic Functioning bit
 (41 5)  (221 357)  (221 357)  LC_2 Logic Functioning bit
 (43 5)  (223 357)  (223 357)  LC_2 Logic Functioning bit
 (16 6)  (196 358)  (196 358)  routing T_4_22.sp4_v_b_13 <X> T_4_22.lc_trk_g1_5
 (17 6)  (197 358)  (197 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (198 358)  (198 358)  routing T_4_22.sp4_v_b_13 <X> T_4_22.lc_trk_g1_5
 (21 6)  (201 358)  (201 358)  routing T_4_22.bnr_op_7 <X> T_4_22.lc_trk_g1_7
 (22 6)  (202 358)  (202 358)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (207 358)  (207 358)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 358)  (209 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 358)  (210 358)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 358)  (212 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (220 358)  (220 358)  LC_3 Logic Functioning bit
 (45 6)  (225 358)  (225 358)  LC_3 Logic Functioning bit
 (50 6)  (230 358)  (230 358)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (232 358)  (232 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (195 359)  (195 359)  routing T_4_22.sp4_v_t_9 <X> T_4_22.lc_trk_g1_4
 (16 7)  (196 359)  (196 359)  routing T_4_22.sp4_v_t_9 <X> T_4_22.lc_trk_g1_4
 (17 7)  (197 359)  (197 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (198 359)  (198 359)  routing T_4_22.sp4_v_b_13 <X> T_4_22.lc_trk_g1_5
 (21 7)  (201 359)  (201 359)  routing T_4_22.bnr_op_7 <X> T_4_22.lc_trk_g1_7
 (22 7)  (202 359)  (202 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (203 359)  (203 359)  routing T_4_22.sp4_v_b_22 <X> T_4_22.lc_trk_g1_6
 (24 7)  (204 359)  (204 359)  routing T_4_22.sp4_v_b_22 <X> T_4_22.lc_trk_g1_6
 (30 7)  (210 359)  (210 359)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 359)  (211 359)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (220 359)  (220 359)  LC_3 Logic Functioning bit
 (10 9)  (190 361)  (190 361)  routing T_4_22.sp4_h_r_2 <X> T_4_22.sp4_v_b_7
 (22 10)  (202 362)  (202 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (205 362)  (205 362)  routing T_4_22.bnl_op_6 <X> T_4_22.lc_trk_g2_6
 (26 10)  (206 362)  (206 362)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 362)  (209 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 362)  (211 362)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 362)  (212 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 362)  (213 362)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 362)  (215 362)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_5
 (40 10)  (220 362)  (220 362)  LC_5 Logic Functioning bit
 (42 10)  (222 362)  (222 362)  LC_5 Logic Functioning bit
 (45 10)  (225 362)  (225 362)  LC_5 Logic Functioning bit
 (51 10)  (231 362)  (231 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (197 363)  (197 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (202 363)  (202 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (205 363)  (205 363)  routing T_4_22.bnl_op_6 <X> T_4_22.lc_trk_g2_6
 (26 11)  (206 363)  (206 363)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 363)  (207 363)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 363)  (209 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 363)  (210 363)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 363)  (211 363)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 363)  (212 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (213 363)  (213 363)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_5
 (35 11)  (215 363)  (215 363)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_5
 (41 11)  (221 363)  (221 363)  LC_5 Logic Functioning bit
 (12 12)  (192 364)  (192 364)  routing T_4_22.sp4_v_b_5 <X> T_4_22.sp4_h_r_11
 (22 12)  (202 364)  (202 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (205 364)  (205 364)  routing T_4_22.bnl_op_2 <X> T_4_22.lc_trk_g3_2
 (11 13)  (191 365)  (191 365)  routing T_4_22.sp4_v_b_5 <X> T_4_22.sp4_h_r_11
 (13 13)  (193 365)  (193 365)  routing T_4_22.sp4_v_b_5 <X> T_4_22.sp4_h_r_11
 (21 13)  (201 365)  (201 365)  routing T_4_22.sp4_r_v_b_43 <X> T_4_22.lc_trk_g3_3
 (22 13)  (202 365)  (202 365)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (205 365)  (205 365)  routing T_4_22.bnl_op_2 <X> T_4_22.lc_trk_g3_2
 (14 14)  (194 366)  (194 366)  routing T_4_22.bnl_op_4 <X> T_4_22.lc_trk_g3_4
 (16 14)  (196 366)  (196 366)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (17 14)  (197 366)  (197 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (198 366)  (198 366)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (21 14)  (201 366)  (201 366)  routing T_4_22.bnl_op_7 <X> T_4_22.lc_trk_g3_7
 (22 14)  (202 366)  (202 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (207 366)  (207 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 366)  (208 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 366)  (209 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 366)  (210 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 366)  (212 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 366)  (214 366)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 366)  (216 366)  LC_7 Logic Functioning bit
 (38 14)  (218 366)  (218 366)  LC_7 Logic Functioning bit
 (41 14)  (221 366)  (221 366)  LC_7 Logic Functioning bit
 (43 14)  (223 366)  (223 366)  LC_7 Logic Functioning bit
 (14 15)  (194 367)  (194 367)  routing T_4_22.bnl_op_4 <X> T_4_22.lc_trk_g3_4
 (17 15)  (197 367)  (197 367)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (198 367)  (198 367)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (21 15)  (201 367)  (201 367)  routing T_4_22.bnl_op_7 <X> T_4_22.lc_trk_g3_7
 (26 15)  (206 367)  (206 367)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 367)  (207 367)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 367)  (208 367)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 367)  (209 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 367)  (210 367)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 367)  (211 367)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 367)  (216 367)  LC_7 Logic Functioning bit
 (38 15)  (218 367)  (218 367)  LC_7 Logic Functioning bit


LogicTile_5_22

 (16 0)  (250 352)  (250 352)  routing T_5_22.sp4_v_b_1 <X> T_5_22.lc_trk_g0_1
 (17 0)  (251 352)  (251 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (252 352)  (252 352)  routing T_5_22.sp4_v_b_1 <X> T_5_22.lc_trk_g0_1
 (21 0)  (255 352)  (255 352)  routing T_5_22.sp4_v_b_11 <X> T_5_22.lc_trk_g0_3
 (22 0)  (256 352)  (256 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (257 352)  (257 352)  routing T_5_22.sp4_v_b_11 <X> T_5_22.lc_trk_g0_3
 (21 1)  (255 353)  (255 353)  routing T_5_22.sp4_v_b_11 <X> T_5_22.lc_trk_g0_3
 (16 2)  (250 354)  (250 354)  routing T_5_22.sp4_v_b_5 <X> T_5_22.lc_trk_g0_5
 (17 2)  (251 354)  (251 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (252 354)  (252 354)  routing T_5_22.sp4_v_b_5 <X> T_5_22.lc_trk_g0_5
 (14 4)  (248 356)  (248 356)  routing T_5_22.sp4_v_b_8 <X> T_5_22.lc_trk_g1_0
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 356)  (271 356)  LC_2 Logic Functioning bit
 (39 4)  (273 356)  (273 356)  LC_2 Logic Functioning bit
 (14 5)  (248 357)  (248 357)  routing T_5_22.sp4_v_b_8 <X> T_5_22.lc_trk_g1_0
 (16 5)  (250 357)  (250 357)  routing T_5_22.sp4_v_b_8 <X> T_5_22.lc_trk_g1_0
 (17 5)  (251 357)  (251 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (260 357)  (260 357)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 357)  (270 357)  LC_2 Logic Functioning bit
 (38 5)  (272 357)  (272 357)  LC_2 Logic Functioning bit
 (21 6)  (255 358)  (255 358)  routing T_5_22.sp4_v_b_7 <X> T_5_22.lc_trk_g1_7
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (257 358)  (257 358)  routing T_5_22.sp4_v_b_7 <X> T_5_22.lc_trk_g1_7
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 358)  (267 358)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 358)  (274 358)  LC_3 Logic Functioning bit
 (42 6)  (276 358)  (276 358)  LC_3 Logic Functioning bit
 (27 7)  (261 359)  (261 359)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 359)  (265 359)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (41 7)  (275 359)  (275 359)  LC_3 Logic Functioning bit
 (43 7)  (277 359)  (277 359)  LC_3 Logic Functioning bit
 (21 8)  (255 360)  (255 360)  routing T_5_22.wire_logic_cluster/lc_3/out <X> T_5_22.lc_trk_g2_3
 (22 8)  (256 360)  (256 360)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (259 360)  (259 360)  routing T_5_22.sp4_v_b_26 <X> T_5_22.lc_trk_g2_2
 (17 9)  (251 361)  (251 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (256 361)  (256 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 361)  (257 361)  routing T_5_22.sp4_v_b_26 <X> T_5_22.lc_trk_g2_2
 (27 10)  (261 362)  (261 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 362)  (264 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 362)  (267 362)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 362)  (268 362)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 362)  (269 362)  routing T_5_22.lc_trk_g0_5 <X> T_5_22.input_2_5
 (40 10)  (274 362)  (274 362)  LC_5 Logic Functioning bit
 (13 11)  (247 363)  (247 363)  routing T_5_22.sp4_v_b_3 <X> T_5_22.sp4_h_l_45
 (22 11)  (256 363)  (256 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 363)  (259 363)  routing T_5_22.sp4_r_v_b_38 <X> T_5_22.lc_trk_g2_6
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 363)  (264 363)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 363)  (266 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (14 12)  (248 364)  (248 364)  routing T_5_22.bnl_op_0 <X> T_5_22.lc_trk_g3_0
 (16 12)  (250 364)  (250 364)  routing T_5_22.sp12_v_t_14 <X> T_5_22.lc_trk_g3_1
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (256 364)  (256 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (257 364)  (257 364)  routing T_5_22.sp12_v_b_19 <X> T_5_22.lc_trk_g3_3
 (28 12)  (262 364)  (262 364)  routing T_5_22.lc_trk_g2_3 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 364)  (263 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 364)  (266 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (50 12)  (284 364)  (284 364)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (286 364)  (286 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (248 365)  (248 365)  routing T_5_22.bnl_op_0 <X> T_5_22.lc_trk_g3_0
 (17 13)  (251 365)  (251 365)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (252 365)  (252 365)  routing T_5_22.sp12_v_t_14 <X> T_5_22.lc_trk_g3_1
 (21 13)  (255 365)  (255 365)  routing T_5_22.sp12_v_b_19 <X> T_5_22.lc_trk_g3_3
 (28 13)  (262 365)  (262 365)  routing T_5_22.lc_trk_g2_0 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 365)  (263 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 365)  (264 365)  routing T_5_22.lc_trk_g2_3 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 365)  (265 365)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (43 13)  (277 365)  (277 365)  LC_6 Logic Functioning bit
 (32 14)  (266 366)  (266 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 366)  (267 366)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 366)  (268 366)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (275 366)  (275 366)  LC_7 Logic Functioning bit
 (43 14)  (277 366)  (277 366)  LC_7 Logic Functioning bit
 (27 15)  (261 367)  (261 367)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 367)  (262 367)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 367)  (263 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 367)  (265 367)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (40 15)  (274 367)  (274 367)  LC_7 Logic Functioning bit
 (42 15)  (276 367)  (276 367)  LC_7 Logic Functioning bit


LogicTile_6_22

 (2 2)  (290 354)  (290 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (288 355)  (288 355)  routing T_6_22.glb_netwk_1 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (14 3)  (302 355)  (302 355)  routing T_6_22.sp4_r_v_b_28 <X> T_6_22.lc_trk_g0_4
 (17 3)  (305 355)  (305 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0
 (17 10)  (305 362)  (305 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 362)  (306 362)  routing T_6_22.wire_logic_cluster/lc_5/out <X> T_6_22.lc_trk_g2_5
 (22 10)  (310 362)  (310 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (314 362)  (314 362)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 362)  (317 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 362)  (318 362)  routing T_6_22.lc_trk_g0_4 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 362)  (321 362)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 362)  (322 362)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 362)  (323 362)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_5
 (37 10)  (325 362)  (325 362)  LC_5 Logic Functioning bit
 (39 10)  (327 362)  (327 362)  LC_5 Logic Functioning bit
 (40 10)  (328 362)  (328 362)  LC_5 Logic Functioning bit
 (41 10)  (329 362)  (329 362)  LC_5 Logic Functioning bit
 (43 10)  (331 362)  (331 362)  LC_5 Logic Functioning bit
 (45 10)  (333 362)  (333 362)  LC_5 Logic Functioning bit
 (46 10)  (334 362)  (334 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (28 11)  (316 363)  (316 363)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 363)  (319 363)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 363)  (320 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 363)  (321 363)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_5
 (35 11)  (323 363)  (323 363)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_5
 (37 11)  (325 363)  (325 363)  LC_5 Logic Functioning bit
 (39 11)  (327 363)  (327 363)  LC_5 Logic Functioning bit
 (40 11)  (328 363)  (328 363)  LC_5 Logic Functioning bit
 (41 11)  (329 363)  (329 363)  LC_5 Logic Functioning bit
 (42 11)  (330 363)  (330 363)  LC_5 Logic Functioning bit
 (45 11)  (333 363)  (333 363)  LC_5 Logic Functioning bit
 (21 12)  (309 364)  (309 364)  routing T_6_22.sp4_h_r_35 <X> T_6_22.lc_trk_g3_3
 (22 12)  (310 364)  (310 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 364)  (311 364)  routing T_6_22.sp4_h_r_35 <X> T_6_22.lc_trk_g3_3
 (24 12)  (312 364)  (312 364)  routing T_6_22.sp4_h_r_35 <X> T_6_22.lc_trk_g3_3
 (0 14)  (288 366)  (288 366)  routing T_6_22.glb_netwk_4 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 366)  (289 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_7_22

 (19 4)  (361 356)  (361 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_8_22

 (3 5)  (399 357)  (399 357)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_h_r_0


LogicTile_18_22

 (3 5)  (931 357)  (931 357)  routing T_18_22.sp12_h_l_23 <X> T_18_22.sp12_h_r_0


LogicTile_20_22

 (3 5)  (1039 357)  (1039 357)  routing T_20_22.sp12_h_l_23 <X> T_20_22.sp12_h_r_0


LogicTile_26_22

 (2 4)  (1350 356)  (1350 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (1350 360)  (1350 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_22

 (5 0)  (1515 352)  (1515 352)  routing T_29_22.sp4_h_l_44 <X> T_29_22.sp4_h_r_0
 (4 1)  (1514 353)  (1514 353)  routing T_29_22.sp4_h_l_44 <X> T_29_22.sp4_h_r_0
 (6 2)  (1516 354)  (1516 354)  routing T_29_22.sp4_h_l_42 <X> T_29_22.sp4_v_t_37


IO_Tile_33_22

 (17 0)  (1743 352)  (1743 352)  IOB_0 IO Functioning bit
 (17 3)  (1743 355)  (1743 355)  IOB_0 IO Functioning bit
 (13 4)  (1739 356)  (1739 356)  routing T_33_22.lc_trk_g0_4 <X> T_33_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 356)  (1742 356)  IOB_0 IO Functioning bit
 (4 5)  (1730 357)  (1730 357)  routing T_33_22.span4_vert_b_4 <X> T_33_22.lc_trk_g0_4
 (5 5)  (1731 357)  (1731 357)  routing T_33_22.span4_vert_b_4 <X> T_33_22.lc_trk_g0_4
 (7 5)  (1733 357)  (1733 357)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (1739 357)  (1739 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0

 (12 6)  (1738 358)  (1738 358)  routing T_33_22.span4_horz_37 <X> T_33_22.span4_vert_t_14
 (12 15)  (1738 367)  (1738 367)  routing T_33_22.glb_netwk_1 <X> T_33_22.wire_io_cluster/io_1/outclk
 (15 15)  (1741 367)  (1741 367)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_21

 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 337)  (4 337)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_b_0
 (14 1)  (3 337)  (3 337)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_b_0
 (13 3)  (4 339)  (4 339)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_b_1
 (14 3)  (3 339)  (3 339)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_b_1
 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (13 4)  (4 340)  (4 340)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (12 5)  (5 341)  (5 341)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 342)  (13 342)  routing T_0_21.span12_horz_6 <X> T_0_21.lc_trk_g0_6
 (4 7)  (13 343)  (13 343)  routing T_0_21.span12_horz_6 <X> T_0_21.lc_trk_g0_6
 (5 7)  (12 343)  (12 343)  routing T_0_21.span12_horz_6 <X> T_0_21.lc_trk_g0_6
 (7 7)  (10 343)  (10 343)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_4 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g1_4 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 348)  (13 348)  routing T_0_21.span4_horz_4 <X> T_0_21.lc_trk_g1_4
 (6 13)  (11 349)  (11 349)  routing T_0_21.span4_horz_4 <X> T_0_21.lc_trk_g1_4
 (7 13)  (10 349)  (10 349)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (13 13)  (4 349)  (4 349)  routing T_0_21.span4_horz_43 <X> T_0_21.span4_vert_b_3
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_1_21

 (25 0)  (43 336)  (43 336)  routing T_1_21.bnr_op_2 <X> T_1_21.lc_trk_g0_2
 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 337)  (43 337)  routing T_1_21.bnr_op_2 <X> T_1_21.lc_trk_g0_2
 (2 2)  (20 338)  (20 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 339)  (18 339)  routing T_1_21.glb_netwk_1 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (22 3)  (40 339)  (40 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (41 339)  (41 339)  routing T_1_21.sp4_h_r_6 <X> T_1_21.lc_trk_g0_6
 (24 3)  (42 339)  (42 339)  routing T_1_21.sp4_h_r_6 <X> T_1_21.lc_trk_g0_6
 (25 3)  (43 339)  (43 339)  routing T_1_21.sp4_h_r_6 <X> T_1_21.lc_trk_g0_6
 (1 4)  (19 340)  (19 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (18 341)  (18 341)  routing T_1_21.glb_netwk_3 <X> T_1_21.wire_logic_cluster/lc_7/cen
 (15 8)  (33 344)  (33 344)  routing T_1_21.rgt_op_1 <X> T_1_21.lc_trk_g2_1
 (17 8)  (35 344)  (35 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 344)  (36 344)  routing T_1_21.rgt_op_1 <X> T_1_21.lc_trk_g2_1
 (5 9)  (23 345)  (23 345)  routing T_1_21.sp4_h_r_6 <X> T_1_21.sp4_v_b_6
 (4 11)  (22 347)  (22 347)  routing T_1_21.sp4_h_r_10 <X> T_1_21.sp4_h_l_43
 (6 11)  (24 347)  (24 347)  routing T_1_21.sp4_h_r_10 <X> T_1_21.sp4_h_l_43
 (29 14)  (47 350)  (47 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 350)  (49 350)  routing T_1_21.lc_trk_g0_6 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 350)  (50 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (54 350)  (54 350)  LC_7 Logic Functioning bit
 (38 14)  (56 350)  (56 350)  LC_7 Logic Functioning bit
 (41 14)  (59 350)  (59 350)  LC_7 Logic Functioning bit
 (43 14)  (61 350)  (61 350)  LC_7 Logic Functioning bit
 (45 14)  (63 350)  (63 350)  LC_7 Logic Functioning bit
 (52 14)  (70 350)  (70 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (46 351)  (46 351)  routing T_1_21.lc_trk_g2_1 <X> T_1_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 351)  (47 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 351)  (48 351)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 351)  (49 351)  routing T_1_21.lc_trk_g0_6 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (58 351)  (58 351)  LC_7 Logic Functioning bit
 (42 15)  (60 351)  (60 351)  LC_7 Logic Functioning bit


LogicTile_2_21

 (11 0)  (83 336)  (83 336)  routing T_2_21.sp4_h_r_9 <X> T_2_21.sp4_v_b_2
 (27 2)  (99 338)  (99 338)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 338)  (101 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 338)  (102 338)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 338)  (104 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 338)  (106 338)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (112 338)  (112 338)  LC_1 Logic Functioning bit
 (42 2)  (114 338)  (114 338)  LC_1 Logic Functioning bit
 (30 3)  (102 339)  (102 339)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (40 3)  (112 339)  (112 339)  LC_1 Logic Functioning bit
 (42 3)  (114 339)  (114 339)  LC_1 Logic Functioning bit
 (3 4)  (75 340)  (75 340)  routing T_2_21.sp12_v_t_23 <X> T_2_21.sp12_h_r_0
 (15 4)  (87 340)  (87 340)  routing T_2_21.sp12_h_r_1 <X> T_2_21.lc_trk_g1_1
 (17 4)  (89 340)  (89 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (90 340)  (90 340)  routing T_2_21.sp12_h_r_1 <X> T_2_21.lc_trk_g1_1
 (18 5)  (90 341)  (90 341)  routing T_2_21.sp12_h_r_1 <X> T_2_21.lc_trk_g1_1
 (4 6)  (76 342)  (76 342)  routing T_2_21.sp4_h_r_9 <X> T_2_21.sp4_v_t_38
 (6 6)  (78 342)  (78 342)  routing T_2_21.sp4_h_r_9 <X> T_2_21.sp4_v_t_38
 (22 6)  (94 342)  (94 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (95 342)  (95 342)  routing T_2_21.sp4_h_r_7 <X> T_2_21.lc_trk_g1_7
 (24 6)  (96 342)  (96 342)  routing T_2_21.sp4_h_r_7 <X> T_2_21.lc_trk_g1_7
 (5 7)  (77 343)  (77 343)  routing T_2_21.sp4_h_r_9 <X> T_2_21.sp4_v_t_38
 (21 7)  (93 343)  (93 343)  routing T_2_21.sp4_h_r_7 <X> T_2_21.lc_trk_g1_7


LogicTile_3_21

 (21 0)  (147 336)  (147 336)  routing T_3_21.wire_logic_cluster/lc_3/out <X> T_3_21.lc_trk_g0_3
 (22 0)  (148 336)  (148 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (151 336)  (151 336)  routing T_3_21.sp12_h_r_2 <X> T_3_21.lc_trk_g0_2
 (27 0)  (153 336)  (153 336)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 336)  (155 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 336)  (156 336)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 336)  (158 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 336)  (160 336)  routing T_3_21.lc_trk_g1_2 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (164 336)  (164 336)  LC_0 Logic Functioning bit
 (41 0)  (167 336)  (167 336)  LC_0 Logic Functioning bit
 (45 0)  (171 336)  (171 336)  LC_0 Logic Functioning bit
 (22 1)  (148 337)  (148 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (150 337)  (150 337)  routing T_3_21.sp12_h_r_2 <X> T_3_21.lc_trk_g0_2
 (25 1)  (151 337)  (151 337)  routing T_3_21.sp12_h_r_2 <X> T_3_21.lc_trk_g0_2
 (27 1)  (153 337)  (153 337)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 337)  (154 337)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 337)  (155 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 337)  (157 337)  routing T_3_21.lc_trk_g1_2 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 337)  (158 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (159 337)  (159 337)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.input_2_0
 (35 1)  (161 337)  (161 337)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.input_2_0
 (38 1)  (164 337)  (164 337)  LC_0 Logic Functioning bit
 (39 1)  (165 337)  (165 337)  LC_0 Logic Functioning bit
 (41 1)  (167 337)  (167 337)  LC_0 Logic Functioning bit
 (45 1)  (171 337)  (171 337)  LC_0 Logic Functioning bit
 (52 1)  (178 337)  (178 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (128 338)  (128 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (28 2)  (154 338)  (154 338)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 338)  (155 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 338)  (158 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 338)  (159 338)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 338)  (160 338)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 338)  (161 338)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.input_2_1
 (36 2)  (162 338)  (162 338)  LC_1 Logic Functioning bit
 (38 2)  (164 338)  (164 338)  LC_1 Logic Functioning bit
 (43 2)  (169 338)  (169 338)  LC_1 Logic Functioning bit
 (45 2)  (171 338)  (171 338)  LC_1 Logic Functioning bit
 (48 2)  (174 338)  (174 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (177 338)  (177 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (178 338)  (178 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (126 339)  (126 339)  routing T_3_21.glb_netwk_1 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (22 3)  (148 339)  (148 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (150 339)  (150 339)  routing T_3_21.bot_op_6 <X> T_3_21.lc_trk_g0_6
 (26 3)  (152 339)  (152 339)  routing T_3_21.lc_trk_g1_2 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 339)  (153 339)  routing T_3_21.lc_trk_g1_2 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 339)  (155 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 339)  (156 339)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (158 339)  (158 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (160 339)  (160 339)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.input_2_1
 (36 3)  (162 339)  (162 339)  LC_1 Logic Functioning bit
 (43 3)  (169 339)  (169 339)  LC_1 Logic Functioning bit
 (45 3)  (171 339)  (171 339)  LC_1 Logic Functioning bit
 (51 3)  (177 339)  (177 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (140 340)  (140 340)  routing T_3_21.wire_logic_cluster/lc_0/out <X> T_3_21.lc_trk_g1_0
 (17 4)  (143 340)  (143 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (144 340)  (144 340)  routing T_3_21.wire_logic_cluster/lc_1/out <X> T_3_21.lc_trk_g1_1
 (22 4)  (148 340)  (148 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (149 340)  (149 340)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g1_3
 (24 4)  (150 340)  (150 340)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g1_3
 (28 4)  (154 340)  (154 340)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 340)  (155 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 340)  (158 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 340)  (160 340)  routing T_3_21.lc_trk_g1_0 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 340)  (162 340)  LC_2 Logic Functioning bit
 (37 4)  (163 340)  (163 340)  LC_2 Logic Functioning bit
 (38 4)  (164 340)  (164 340)  LC_2 Logic Functioning bit
 (39 4)  (165 340)  (165 340)  LC_2 Logic Functioning bit
 (41 4)  (167 340)  (167 340)  LC_2 Logic Functioning bit
 (43 4)  (169 340)  (169 340)  LC_2 Logic Functioning bit
 (46 4)  (172 340)  (172 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (178 340)  (178 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (143 341)  (143 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (147 341)  (147 341)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g1_3
 (22 5)  (148 341)  (148 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (149 341)  (149 341)  routing T_3_21.sp4_v_b_18 <X> T_3_21.lc_trk_g1_2
 (24 5)  (150 341)  (150 341)  routing T_3_21.sp4_v_b_18 <X> T_3_21.lc_trk_g1_2
 (36 5)  (162 341)  (162 341)  LC_2 Logic Functioning bit
 (37 5)  (163 341)  (163 341)  LC_2 Logic Functioning bit
 (38 5)  (164 341)  (164 341)  LC_2 Logic Functioning bit
 (39 5)  (165 341)  (165 341)  LC_2 Logic Functioning bit
 (41 5)  (167 341)  (167 341)  LC_2 Logic Functioning bit
 (43 5)  (169 341)  (169 341)  LC_2 Logic Functioning bit
 (51 5)  (177 341)  (177 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (178 341)  (178 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (179 341)  (179 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (140 342)  (140 342)  routing T_3_21.bnr_op_4 <X> T_3_21.lc_trk_g1_4
 (15 6)  (141 342)  (141 342)  routing T_3_21.sp4_h_r_21 <X> T_3_21.lc_trk_g1_5
 (16 6)  (142 342)  (142 342)  routing T_3_21.sp4_h_r_21 <X> T_3_21.lc_trk_g1_5
 (17 6)  (143 342)  (143 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (144 342)  (144 342)  routing T_3_21.sp4_h_r_21 <X> T_3_21.lc_trk_g1_5
 (26 6)  (152 342)  (152 342)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 342)  (155 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 342)  (157 342)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 342)  (158 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (50 6)  (176 342)  (176 342)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (140 343)  (140 343)  routing T_3_21.bnr_op_4 <X> T_3_21.lc_trk_g1_4
 (17 7)  (143 343)  (143 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (144 343)  (144 343)  routing T_3_21.sp4_h_r_21 <X> T_3_21.lc_trk_g1_5
 (26 7)  (152 343)  (152 343)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 343)  (153 343)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 343)  (154 343)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 343)  (155 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 343)  (156 343)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 343)  (157 343)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (41 7)  (167 343)  (167 343)  LC_3 Logic Functioning bit
 (5 8)  (131 344)  (131 344)  routing T_3_21.sp4_v_b_6 <X> T_3_21.sp4_h_r_6
 (17 8)  (143 344)  (143 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 344)  (144 344)  routing T_3_21.wire_logic_cluster/lc_1/out <X> T_3_21.lc_trk_g2_1
 (28 8)  (154 344)  (154 344)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 344)  (155 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 344)  (156 344)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 344)  (157 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 344)  (158 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 344)  (159 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 344)  (160 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 344)  (162 344)  LC_4 Logic Functioning bit
 (38 8)  (164 344)  (164 344)  LC_4 Logic Functioning bit
 (6 9)  (132 345)  (132 345)  routing T_3_21.sp4_v_b_6 <X> T_3_21.sp4_h_r_6
 (22 9)  (148 345)  (148 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (156 345)  (156 345)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 345)  (157 345)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 345)  (162 345)  LC_4 Logic Functioning bit
 (38 9)  (164 345)  (164 345)  LC_4 Logic Functioning bit
 (46 9)  (172 345)  (172 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (11 10)  (137 346)  (137 346)  routing T_3_21.sp4_v_b_0 <X> T_3_21.sp4_v_t_45
 (13 10)  (139 346)  (139 346)  routing T_3_21.sp4_v_b_0 <X> T_3_21.sp4_v_t_45
 (21 10)  (147 346)  (147 346)  routing T_3_21.wire_logic_cluster/lc_7/out <X> T_3_21.lc_trk_g2_7
 (22 10)  (148 346)  (148 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (153 346)  (153 346)  routing T_3_21.lc_trk_g1_1 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 346)  (155 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 346)  (157 346)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 346)  (158 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 346)  (160 346)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (42 10)  (168 346)  (168 346)  LC_5 Logic Functioning bit
 (50 10)  (176 346)  (176 346)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (153 347)  (153 347)  routing T_3_21.lc_trk_g1_0 <X> T_3_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 347)  (155 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (17 12)  (143 348)  (143 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (154 348)  (154 348)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 348)  (155 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 348)  (156 348)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 348)  (158 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (162 348)  (162 348)  LC_6 Logic Functioning bit
 (37 12)  (163 348)  (163 348)  LC_6 Logic Functioning bit
 (38 12)  (164 348)  (164 348)  LC_6 Logic Functioning bit
 (39 12)  (165 348)  (165 348)  LC_6 Logic Functioning bit
 (42 12)  (168 348)  (168 348)  LC_6 Logic Functioning bit
 (43 12)  (169 348)  (169 348)  LC_6 Logic Functioning bit
 (50 12)  (176 348)  (176 348)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (131 349)  (131 349)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_v_b_9
 (26 13)  (152 349)  (152 349)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 349)  (155 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 349)  (156 349)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 349)  (157 349)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 349)  (162 349)  LC_6 Logic Functioning bit
 (37 13)  (163 349)  (163 349)  LC_6 Logic Functioning bit
 (38 13)  (164 349)  (164 349)  LC_6 Logic Functioning bit
 (39 13)  (165 349)  (165 349)  LC_6 Logic Functioning bit
 (40 13)  (166 349)  (166 349)  LC_6 Logic Functioning bit
 (42 13)  (168 349)  (168 349)  LC_6 Logic Functioning bit
 (43 13)  (169 349)  (169 349)  LC_6 Logic Functioning bit
 (0 14)  (126 350)  (126 350)  routing T_3_21.glb_netwk_4 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 350)  (127 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (152 350)  (152 350)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 350)  (153 350)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 350)  (155 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 350)  (158 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 350)  (159 350)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 350)  (160 350)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 350)  (162 350)  LC_7 Logic Functioning bit
 (38 14)  (164 350)  (164 350)  LC_7 Logic Functioning bit
 (41 14)  (167 350)  (167 350)  LC_7 Logic Functioning bit
 (43 14)  (169 350)  (169 350)  LC_7 Logic Functioning bit
 (45 14)  (171 350)  (171 350)  LC_7 Logic Functioning bit
 (46 14)  (172 350)  (172 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (178 350)  (178 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (148 351)  (148 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (152 351)  (152 351)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 351)  (154 351)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 351)  (155 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 351)  (156 351)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (162 351)  (162 351)  LC_7 Logic Functioning bit
 (37 15)  (163 351)  (163 351)  LC_7 Logic Functioning bit
 (38 15)  (164 351)  (164 351)  LC_7 Logic Functioning bit
 (39 15)  (165 351)  (165 351)  LC_7 Logic Functioning bit
 (40 15)  (166 351)  (166 351)  LC_7 Logic Functioning bit
 (42 15)  (168 351)  (168 351)  LC_7 Logic Functioning bit
 (45 15)  (171 351)  (171 351)  LC_7 Logic Functioning bit
 (48 15)  (174 351)  (174 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (179 351)  (179 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_21

 (15 0)  (195 336)  (195 336)  routing T_4_21.lft_op_1 <X> T_4_21.lc_trk_g0_1
 (17 0)  (197 336)  (197 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (198 336)  (198 336)  routing T_4_21.lft_op_1 <X> T_4_21.lc_trk_g0_1
 (22 0)  (202 336)  (202 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (203 336)  (203 336)  routing T_4_21.sp12_h_r_11 <X> T_4_21.lc_trk_g0_3
 (26 0)  (206 336)  (206 336)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 336)  (209 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 336)  (212 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 336)  (214 336)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 336)  (215 336)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.input_2_0
 (36 0)  (216 336)  (216 336)  LC_0 Logic Functioning bit
 (38 0)  (218 336)  (218 336)  LC_0 Logic Functioning bit
 (41 0)  (221 336)  (221 336)  LC_0 Logic Functioning bit
 (43 0)  (223 336)  (223 336)  LC_0 Logic Functioning bit
 (46 0)  (226 336)  (226 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (16 1)  (196 337)  (196 337)  routing T_4_21.sp12_h_r_8 <X> T_4_21.lc_trk_g0_0
 (17 1)  (197 337)  (197 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (206 337)  (206 337)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 337)  (207 337)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 337)  (209 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 337)  (212 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (213 337)  (213 337)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.input_2_0
 (35 1)  (215 337)  (215 337)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.input_2_0
 (37 1)  (217 337)  (217 337)  LC_0 Logic Functioning bit
 (39 1)  (219 337)  (219 337)  LC_0 Logic Functioning bit
 (42 1)  (222 337)  (222 337)  LC_0 Logic Functioning bit
 (2 2)  (182 338)  (182 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_v_b_8 <X> T_4_21.sp4_h_l_36
 (15 2)  (195 338)  (195 338)  routing T_4_21.sp4_h_r_13 <X> T_4_21.lc_trk_g0_5
 (16 2)  (196 338)  (196 338)  routing T_4_21.sp4_h_r_13 <X> T_4_21.lc_trk_g0_5
 (17 2)  (197 338)  (197 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (198 338)  (198 338)  routing T_4_21.sp4_h_r_13 <X> T_4_21.lc_trk_g0_5
 (31 2)  (211 338)  (211 338)  routing T_4_21.lc_trk_g0_4 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 338)  (212 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (42 2)  (222 338)  (222 338)  LC_1 Logic Functioning bit
 (43 2)  (223 338)  (223 338)  LC_1 Logic Functioning bit
 (50 2)  (230 338)  (230 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 339)  (180 339)  routing T_4_21.glb_netwk_1 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (16 3)  (196 339)  (196 339)  routing T_4_21.sp12_h_r_12 <X> T_4_21.lc_trk_g0_4
 (17 3)  (197 339)  (197 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (42 3)  (222 339)  (222 339)  LC_1 Logic Functioning bit
 (43 3)  (223 339)  (223 339)  LC_1 Logic Functioning bit
 (1 4)  (181 340)  (181 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0
 (14 4)  (194 340)  (194 340)  routing T_4_21.lft_op_0 <X> T_4_21.lc_trk_g1_0
 (28 4)  (208 340)  (208 340)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 340)  (210 340)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 340)  (211 340)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 340)  (214 340)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (220 340)  (220 340)  LC_2 Logic Functioning bit
 (45 4)  (225 340)  (225 340)  LC_2 Logic Functioning bit
 (46 4)  (226 340)  (226 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (230 340)  (230 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (180 341)  (180 341)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/cen
 (15 5)  (195 341)  (195 341)  routing T_4_21.lft_op_0 <X> T_4_21.lc_trk_g1_0
 (17 5)  (197 341)  (197 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (206 341)  (206 341)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 341)  (208 341)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 341)  (210 341)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (39 5)  (219 341)  (219 341)  LC_2 Logic Functioning bit
 (40 5)  (220 341)  (220 341)  LC_2 Logic Functioning bit
 (10 6)  (190 342)  (190 342)  routing T_4_21.sp4_v_b_11 <X> T_4_21.sp4_h_l_41
 (14 6)  (194 342)  (194 342)  routing T_4_21.lft_op_4 <X> T_4_21.lc_trk_g1_4
 (15 6)  (195 342)  (195 342)  routing T_4_21.sp4_h_r_5 <X> T_4_21.lc_trk_g1_5
 (16 6)  (196 342)  (196 342)  routing T_4_21.sp4_h_r_5 <X> T_4_21.lc_trk_g1_5
 (17 6)  (197 342)  (197 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (201 342)  (201 342)  routing T_4_21.lft_op_7 <X> T_4_21.lc_trk_g1_7
 (22 6)  (202 342)  (202 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (204 342)  (204 342)  routing T_4_21.lft_op_7 <X> T_4_21.lc_trk_g1_7
 (26 6)  (206 342)  (206 342)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (32 6)  (212 342)  (212 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 342)  (213 342)  routing T_4_21.lc_trk_g2_0 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 342)  (217 342)  LC_3 Logic Functioning bit
 (39 6)  (219 342)  (219 342)  LC_3 Logic Functioning bit
 (15 7)  (195 343)  (195 343)  routing T_4_21.lft_op_4 <X> T_4_21.lc_trk_g1_4
 (17 7)  (197 343)  (197 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (198 343)  (198 343)  routing T_4_21.sp4_h_r_5 <X> T_4_21.lc_trk_g1_5
 (29 7)  (209 343)  (209 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 343)  (216 343)  LC_3 Logic Functioning bit
 (38 7)  (218 343)  (218 343)  LC_3 Logic Functioning bit
 (14 8)  (194 344)  (194 344)  routing T_4_21.wire_logic_cluster/lc_0/out <X> T_4_21.lc_trk_g2_0
 (25 8)  (205 344)  (205 344)  routing T_4_21.sp4_v_b_26 <X> T_4_21.lc_trk_g2_2
 (26 8)  (206 344)  (206 344)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 344)  (208 344)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 344)  (209 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 344)  (210 344)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 344)  (211 344)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 344)  (214 344)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (220 344)  (220 344)  LC_4 Logic Functioning bit
 (45 8)  (225 344)  (225 344)  LC_4 Logic Functioning bit
 (50 8)  (230 344)  (230 344)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (197 345)  (197 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (202 345)  (202 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (203 345)  (203 345)  routing T_4_21.sp4_v_b_26 <X> T_4_21.lc_trk_g2_2
 (27 9)  (207 345)  (207 345)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 345)  (209 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 345)  (210 345)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (39 9)  (219 345)  (219 345)  LC_4 Logic Functioning bit
 (40 9)  (220 345)  (220 345)  LC_4 Logic Functioning bit
 (48 9)  (228 345)  (228 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (189 346)  (189 346)  routing T_4_21.sp4_h_r_4 <X> T_4_21.sp4_h_l_42
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_h_r_4 <X> T_4_21.sp4_h_l_42
 (21 10)  (201 346)  (201 346)  routing T_4_21.rgt_op_7 <X> T_4_21.lc_trk_g2_7
 (22 10)  (202 346)  (202 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (204 346)  (204 346)  routing T_4_21.rgt_op_7 <X> T_4_21.lc_trk_g2_7
 (25 10)  (205 346)  (205 346)  routing T_4_21.bnl_op_6 <X> T_4_21.lc_trk_g2_6
 (32 10)  (212 346)  (212 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 346)  (213 346)  routing T_4_21.lc_trk_g2_0 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (217 346)  (217 346)  LC_5 Logic Functioning bit
 (39 10)  (219 346)  (219 346)  LC_5 Logic Functioning bit
 (22 11)  (202 347)  (202 347)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (205 347)  (205 347)  routing T_4_21.bnl_op_6 <X> T_4_21.lc_trk_g2_6
 (26 11)  (206 347)  (206 347)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 347)  (209 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (216 347)  (216 347)  LC_5 Logic Functioning bit
 (38 11)  (218 347)  (218 347)  LC_5 Logic Functioning bit
 (28 12)  (208 348)  (208 348)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 348)  (209 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 348)  (210 348)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 348)  (211 348)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 348)  (212 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 348)  (214 348)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (220 348)  (220 348)  LC_6 Logic Functioning bit
 (45 12)  (225 348)  (225 348)  LC_6 Logic Functioning bit
 (50 12)  (230 348)  (230 348)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (209 349)  (209 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 349)  (210 349)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (39 13)  (219 349)  (219 349)  LC_6 Logic Functioning bit
 (40 13)  (220 349)  (220 349)  LC_6 Logic Functioning bit
 (48 13)  (228 349)  (228 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_5_21

 (2 0)  (236 336)  (236 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (234 339)  (234 339)  routing T_5_21.glb_netwk_1 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (17 4)  (251 340)  (251 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (262 340)  (262 340)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 340)  (263 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 340)  (267 340)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 340)  (268 340)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 340)  (271 340)  LC_2 Logic Functioning bit
 (39 4)  (273 340)  (273 340)  LC_2 Logic Functioning bit
 (45 4)  (279 340)  (279 340)  LC_2 Logic Functioning bit
 (31 5)  (265 341)  (265 341)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 341)  (271 341)  LC_2 Logic Functioning bit
 (39 5)  (273 341)  (273 341)  LC_2 Logic Functioning bit
 (44 5)  (278 341)  (278 341)  LC_2 Logic Functioning bit
 (45 5)  (279 341)  (279 341)  LC_2 Logic Functioning bit
 (48 5)  (282 341)  (282 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 8)  (251 344)  (251 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (252 345)  (252 345)  routing T_5_21.sp4_r_v_b_33 <X> T_5_21.lc_trk_g2_1
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (43 10)  (277 346)  (277 346)  LC_5 Logic Functioning bit
 (45 10)  (279 346)  (279 346)  LC_5 Logic Functioning bit
 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (257 347)  (257 347)  routing T_5_21.sp4_h_r_30 <X> T_5_21.lc_trk_g2_6
 (24 11)  (258 347)  (258 347)  routing T_5_21.sp4_h_r_30 <X> T_5_21.lc_trk_g2_6
 (25 11)  (259 347)  (259 347)  routing T_5_21.sp4_h_r_30 <X> T_5_21.lc_trk_g2_6
 (26 11)  (260 347)  (260 347)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 347)  (261 347)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 347)  (262 347)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 347)  (266 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (267 347)  (267 347)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.input_2_5
 (37 11)  (271 347)  (271 347)  LC_5 Logic Functioning bit
 (42 11)  (276 347)  (276 347)  LC_5 Logic Functioning bit
 (45 11)  (279 347)  (279 347)  LC_5 Logic Functioning bit
 (47 11)  (281 347)  (281 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (52 11)  (286 347)  (286 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (259 348)  (259 348)  routing T_5_21.wire_logic_cluster/lc_2/out <X> T_5_21.lc_trk_g3_2
 (22 13)  (256 349)  (256 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (234 350)  (234 350)  routing T_5_21.glb_netwk_4 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 350)  (235 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (243 350)  (243 350)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_h_l_47
 (10 14)  (244 350)  (244 350)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_h_l_47
 (28 14)  (262 350)  (262 350)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 350)  (263 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 350)  (264 350)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 350)  (268 350)  routing T_5_21.lc_trk_g1_1 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 350)  (270 350)  LC_7 Logic Functioning bit
 (38 14)  (272 350)  (272 350)  LC_7 Logic Functioning bit
 (45 14)  (279 350)  (279 350)  LC_7 Logic Functioning bit
 (47 14)  (281 350)  (281 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (264 351)  (264 351)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 351)  (270 351)  LC_7 Logic Functioning bit
 (38 15)  (272 351)  (272 351)  LC_7 Logic Functioning bit
 (45 15)  (279 351)  (279 351)  LC_7 Logic Functioning bit
 (48 15)  (282 351)  (282 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (285 351)  (285 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_21

 (14 0)  (302 336)  (302 336)  routing T_6_21.sp12_h_r_0 <X> T_6_21.lc_trk_g0_0
 (15 0)  (303 336)  (303 336)  routing T_6_21.sp4_h_r_1 <X> T_6_21.lc_trk_g0_1
 (16 0)  (304 336)  (304 336)  routing T_6_21.sp4_h_r_1 <X> T_6_21.lc_trk_g0_1
 (17 0)  (305 336)  (305 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (309 336)  (309 336)  routing T_6_21.sp12_h_r_3 <X> T_6_21.lc_trk_g0_3
 (22 0)  (310 336)  (310 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (312 336)  (312 336)  routing T_6_21.sp12_h_r_3 <X> T_6_21.lc_trk_g0_3
 (28 0)  (316 336)  (316 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 336)  (318 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 336)  (321 336)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 336)  (322 336)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (37 0)  (325 336)  (325 336)  LC_0 Logic Functioning bit
 (40 0)  (328 336)  (328 336)  LC_0 Logic Functioning bit
 (41 0)  (329 336)  (329 336)  LC_0 Logic Functioning bit
 (42 0)  (330 336)  (330 336)  LC_0 Logic Functioning bit
 (43 0)  (331 336)  (331 336)  LC_0 Logic Functioning bit
 (45 0)  (333 336)  (333 336)  LC_0 Logic Functioning bit
 (14 1)  (302 337)  (302 337)  routing T_6_21.sp12_h_r_0 <X> T_6_21.lc_trk_g0_0
 (15 1)  (303 337)  (303 337)  routing T_6_21.sp12_h_r_0 <X> T_6_21.lc_trk_g0_0
 (17 1)  (305 337)  (305 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (306 337)  (306 337)  routing T_6_21.sp4_h_r_1 <X> T_6_21.lc_trk_g0_1
 (21 1)  (309 337)  (309 337)  routing T_6_21.sp12_h_r_3 <X> T_6_21.lc_trk_g0_3
 (26 1)  (314 337)  (314 337)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 337)  (316 337)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 337)  (320 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (322 337)  (322 337)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.input_2_0
 (37 1)  (325 337)  (325 337)  LC_0 Logic Functioning bit
 (40 1)  (328 337)  (328 337)  LC_0 Logic Functioning bit
 (42 1)  (330 337)  (330 337)  LC_0 Logic Functioning bit
 (51 1)  (339 337)  (339 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (309 338)  (309 338)  routing T_6_21.lft_op_7 <X> T_6_21.lc_trk_g0_7
 (22 2)  (310 338)  (310 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (312 338)  (312 338)  routing T_6_21.lft_op_7 <X> T_6_21.lc_trk_g0_7
 (29 2)  (317 338)  (317 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 338)  (319 338)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 338)  (321 338)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 338)  (322 338)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 338)  (323 338)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.input_2_1
 (36 2)  (324 338)  (324 338)  LC_1 Logic Functioning bit
 (37 2)  (325 338)  (325 338)  LC_1 Logic Functioning bit
 (40 2)  (328 338)  (328 338)  LC_1 Logic Functioning bit
 (41 2)  (329 338)  (329 338)  LC_1 Logic Functioning bit
 (42 2)  (330 338)  (330 338)  LC_1 Logic Functioning bit
 (43 2)  (331 338)  (331 338)  LC_1 Logic Functioning bit
 (45 2)  (333 338)  (333 338)  LC_1 Logic Functioning bit
 (46 2)  (334 338)  (334 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_1 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (14 3)  (302 339)  (302 339)  routing T_6_21.sp12_h_r_20 <X> T_6_21.lc_trk_g0_4
 (16 3)  (304 339)  (304 339)  routing T_6_21.sp12_h_r_20 <X> T_6_21.lc_trk_g0_4
 (17 3)  (305 339)  (305 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (315 339)  (315 339)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 339)  (316 339)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 339)  (320 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (322 339)  (322 339)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.input_2_1
 (36 3)  (324 339)  (324 339)  LC_1 Logic Functioning bit
 (41 3)  (329 339)  (329 339)  LC_1 Logic Functioning bit
 (43 3)  (331 339)  (331 339)  LC_1 Logic Functioning bit
 (1 4)  (289 340)  (289 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (305 340)  (305 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (0 5)  (288 341)  (288 341)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (18 5)  (306 341)  (306 341)  routing T_6_21.sp4_r_v_b_25 <X> T_6_21.lc_trk_g1_1
 (21 6)  (309 342)  (309 342)  routing T_6_21.lft_op_7 <X> T_6_21.lc_trk_g1_7
 (22 6)  (310 342)  (310 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (312 342)  (312 342)  routing T_6_21.lft_op_7 <X> T_6_21.lc_trk_g1_7
 (26 6)  (314 342)  (314 342)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 342)  (315 342)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 342)  (316 342)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 342)  (317 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 342)  (318 342)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 342)  (319 342)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 342)  (321 342)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 342)  (322 342)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (328 342)  (328 342)  LC_3 Logic Functioning bit
 (42 6)  (330 342)  (330 342)  LC_3 Logic Functioning bit
 (45 6)  (333 342)  (333 342)  LC_3 Logic Functioning bit
 (52 6)  (340 342)  (340 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (302 343)  (302 343)  routing T_6_21.sp4_r_v_b_28 <X> T_6_21.lc_trk_g1_4
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (314 343)  (314 343)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 343)  (319 343)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 343)  (320 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (43 7)  (331 343)  (331 343)  LC_3 Logic Functioning bit
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 344)  (321 344)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 344)  (322 344)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 344)  (325 344)  LC_4 Logic Functioning bit
 (39 8)  (327 344)  (327 344)  LC_4 Logic Functioning bit
 (22 9)  (310 345)  (310 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 345)  (313 345)  routing T_6_21.sp4_r_v_b_34 <X> T_6_21.lc_trk_g2_2
 (30 9)  (318 345)  (318 345)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (325 345)  (325 345)  LC_4 Logic Functioning bit
 (39 9)  (327 345)  (327 345)  LC_4 Logic Functioning bit
 (12 10)  (300 346)  (300 346)  routing T_6_21.sp4_v_b_8 <X> T_6_21.sp4_h_l_45
 (15 10)  (303 346)  (303 346)  routing T_6_21.sp4_h_r_45 <X> T_6_21.lc_trk_g2_5
 (16 10)  (304 346)  (304 346)  routing T_6_21.sp4_h_r_45 <X> T_6_21.lc_trk_g2_5
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (306 346)  (306 346)  routing T_6_21.sp4_h_r_45 <X> T_6_21.lc_trk_g2_5
 (26 10)  (314 346)  (314 346)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 346)  (315 346)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 346)  (317 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 346)  (318 346)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 346)  (319 346)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 346)  (321 346)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 346)  (322 346)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 346)  (328 346)  LC_5 Logic Functioning bit
 (45 10)  (333 346)  (333 346)  LC_5 Logic Functioning bit
 (48 10)  (336 346)  (336 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (338 346)  (338 346)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (306 347)  (306 347)  routing T_6_21.sp4_h_r_45 <X> T_6_21.lc_trk_g2_5
 (27 11)  (315 347)  (315 347)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 347)  (316 347)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 347)  (318 347)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (39 11)  (327 347)  (327 347)  LC_5 Logic Functioning bit
 (40 11)  (328 347)  (328 347)  LC_5 Logic Functioning bit
 (14 12)  (302 348)  (302 348)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (26 12)  (314 348)  (314 348)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 348)  (316 348)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 348)  (318 348)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 348)  (321 348)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 348)  (322 348)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 348)  (323 348)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.input_2_6
 (40 12)  (328 348)  (328 348)  LC_6 Logic Functioning bit
 (42 12)  (330 348)  (330 348)  LC_6 Logic Functioning bit
 (45 12)  (333 348)  (333 348)  LC_6 Logic Functioning bit
 (46 12)  (334 348)  (334 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (302 349)  (302 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (15 13)  (303 349)  (303 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (16 13)  (304 349)  (304 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (310 349)  (310 349)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 349)  (312 349)  routing T_6_21.tnl_op_2 <X> T_6_21.lc_trk_g3_2
 (25 13)  (313 349)  (313 349)  routing T_6_21.tnl_op_2 <X> T_6_21.lc_trk_g3_2
 (26 13)  (314 349)  (314 349)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 349)  (315 349)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 349)  (319 349)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 349)  (320 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (15 14)  (303 350)  (303 350)  routing T_6_21.sp4_h_r_45 <X> T_6_21.lc_trk_g3_5
 (16 14)  (304 350)  (304 350)  routing T_6_21.sp4_h_r_45 <X> T_6_21.lc_trk_g3_5
 (17 14)  (305 350)  (305 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 350)  (306 350)  routing T_6_21.sp4_h_r_45 <X> T_6_21.lc_trk_g3_5
 (22 14)  (310 350)  (310 350)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (312 350)  (312 350)  routing T_6_21.tnl_op_7 <X> T_6_21.lc_trk_g3_7
 (14 15)  (302 351)  (302 351)  routing T_6_21.sp12_v_b_20 <X> T_6_21.lc_trk_g3_4
 (16 15)  (304 351)  (304 351)  routing T_6_21.sp12_v_b_20 <X> T_6_21.lc_trk_g3_4
 (17 15)  (305 351)  (305 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (306 351)  (306 351)  routing T_6_21.sp4_h_r_45 <X> T_6_21.lc_trk_g3_5
 (21 15)  (309 351)  (309 351)  routing T_6_21.tnl_op_7 <X> T_6_21.lc_trk_g3_7


LogicTile_7_21

 (4 3)  (346 339)  (346 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_h_l_37
 (6 3)  (348 339)  (348 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_h_l_37
 (4 7)  (346 343)  (346 343)  routing T_7_21.sp4_v_b_10 <X> T_7_21.sp4_h_l_38
 (11 12)  (353 348)  (353 348)  routing T_7_21.sp4_h_l_40 <X> T_7_21.sp4_v_b_11
 (13 12)  (355 348)  (355 348)  routing T_7_21.sp4_h_l_40 <X> T_7_21.sp4_v_b_11
 (12 13)  (354 349)  (354 349)  routing T_7_21.sp4_h_l_40 <X> T_7_21.sp4_v_b_11
 (19 13)  (361 349)  (361 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_21

 (3 2)  (399 338)  (399 338)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_h_l_23
 (3 3)  (399 339)  (399 339)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_h_l_23
 (11 6)  (407 342)  (407 342)  routing T_8_21.sp4_v_b_2 <X> T_8_21.sp4_v_t_40
 (12 7)  (408 343)  (408 343)  routing T_8_21.sp4_v_b_2 <X> T_8_21.sp4_v_t_40


LogicTile_10_21

 (3 2)  (495 338)  (495 338)  routing T_10_21.sp12_v_t_23 <X> T_10_21.sp12_h_l_23


LogicTile_11_21

 (3 2)  (549 338)  (549 338)  routing T_11_21.sp12_v_t_23 <X> T_11_21.sp12_h_l_23
 (8 6)  (554 342)  (554 342)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_h_l_41
 (9 6)  (555 342)  (555 342)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_h_l_41
 (10 6)  (556 342)  (556 342)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_h_l_41


LogicTile_12_21

 (3 2)  (603 338)  (603 338)  routing T_12_21.sp12_v_t_23 <X> T_12_21.sp12_h_l_23


LogicTile_13_21

 (3 2)  (657 338)  (657 338)  routing T_13_21.sp12_v_t_23 <X> T_13_21.sp12_h_l_23


LogicTile_14_21

 (3 5)  (711 341)  (711 341)  routing T_14_21.sp12_h_l_23 <X> T_14_21.sp12_h_r_0


LogicTile_16_21

 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_17_21

 (3 2)  (877 338)  (877 338)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_h_l_23


LogicTile_18_21

 (3 2)  (931 338)  (931 338)  routing T_18_21.sp12_v_t_23 <X> T_18_21.sp12_h_l_23


LogicTile_19_21

 (3 2)  (985 338)  (985 338)  routing T_19_21.sp12_v_t_23 <X> T_19_21.sp12_h_l_23


LogicTile_20_21

 (3 2)  (1039 338)  (1039 338)  routing T_20_21.sp12_v_t_23 <X> T_20_21.sp12_h_l_23


LogicTile_22_21

 (2 8)  (1146 344)  (1146 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_21

 (6 13)  (1312 349)  (1312 349)  routing T_25_21.sp4_h_l_44 <X> T_25_21.sp4_h_r_9


LogicTile_28_21

 (3 5)  (1459 341)  (1459 341)  routing T_28_21.sp12_h_l_23 <X> T_28_21.sp12_h_r_0


LogicTile_29_21

 (5 0)  (1515 336)  (1515 336)  routing T_29_21.sp4_h_l_44 <X> T_29_21.sp4_h_r_0
 (4 1)  (1514 337)  (1514 337)  routing T_29_21.sp4_h_l_44 <X> T_29_21.sp4_h_r_0


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (12 6)  (1738 342)  (1738 342)  routing T_33_21.span4_horz_37 <X> T_33_21.span4_vert_t_14
 (6 9)  (1732 345)  (1732 345)  routing T_33_21.span12_horz_8 <X> T_33_21.lc_trk_g1_0
 (7 9)  (1733 345)  (1733 345)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_0 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (1743 346)  (1743 346)  IOB_1 IO Functioning bit
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (16 14)  (1742 350)  (1742 350)  IOB_1 IO Functioning bit
 (12 15)  (1738 351)  (1738 351)  routing T_33_21.glb_netwk_1 <X> T_33_21.wire_io_cluster/io_1/outclk
 (15 15)  (1741 351)  (1741 351)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (6 4)  (11 324)  (11 324)  routing T_0_20.span12_horz_13 <X> T_0_20.lc_trk_g0_5
 (7 4)  (10 324)  (10 324)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 324)  (4 324)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 324)  (1 324)  IOB_0 IO Functioning bit
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g0_5 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (5 14)  (12 334)  (12 334)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g1_7
 (7 14)  (10 334)  (10 334)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit
 (8 15)  (9 335)  (9 335)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g1_7


LogicTile_1_20

 (2 2)  (20 322)  (20 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (44 322)  (44 322)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 322)  (45 322)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 322)  (46 322)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 322)  (47 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 322)  (49 322)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 322)  (50 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 322)  (51 322)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 322)  (52 322)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 322)  (54 322)  LC_1 Logic Functioning bit
 (37 2)  (55 322)  (55 322)  LC_1 Logic Functioning bit
 (38 2)  (56 322)  (56 322)  LC_1 Logic Functioning bit
 (39 2)  (57 322)  (57 322)  LC_1 Logic Functioning bit
 (40 2)  (58 322)  (58 322)  LC_1 Logic Functioning bit
 (42 2)  (60 322)  (60 322)  LC_1 Logic Functioning bit
 (43 2)  (61 322)  (61 322)  LC_1 Logic Functioning bit
 (45 2)  (63 322)  (63 322)  LC_1 Logic Functioning bit
 (52 2)  (70 322)  (70 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (18 323)  (18 323)  routing T_1_20.glb_netwk_1 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (26 3)  (44 323)  (44 323)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 323)  (46 323)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 323)  (47 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 323)  (50 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (51 323)  (51 323)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.input_2_1
 (34 3)  (52 323)  (52 323)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.input_2_1
 (35 3)  (53 323)  (53 323)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.input_2_1
 (36 3)  (54 323)  (54 323)  LC_1 Logic Functioning bit
 (37 3)  (55 323)  (55 323)  LC_1 Logic Functioning bit
 (38 3)  (56 323)  (56 323)  LC_1 Logic Functioning bit
 (39 3)  (57 323)  (57 323)  LC_1 Logic Functioning bit
 (40 3)  (58 323)  (58 323)  LC_1 Logic Functioning bit
 (41 3)  (59 323)  (59 323)  LC_1 Logic Functioning bit
 (42 3)  (60 323)  (60 323)  LC_1 Logic Functioning bit
 (43 3)  (61 323)  (61 323)  LC_1 Logic Functioning bit
 (1 4)  (19 324)  (19 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (18 325)  (18 325)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (26 8)  (44 328)  (44 328)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 328)  (45 328)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 328)  (46 328)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 328)  (47 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 328)  (49 328)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 328)  (50 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 328)  (51 328)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 328)  (55 328)  LC_4 Logic Functioning bit
 (45 8)  (63 328)  (63 328)  LC_4 Logic Functioning bit
 (51 8)  (69 328)  (69 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (45 329)  (45 329)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 329)  (46 329)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 329)  (47 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 329)  (48 329)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 329)  (49 329)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 329)  (50 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (51 329)  (51 329)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.input_2_4
 (34 9)  (52 329)  (52 329)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.input_2_4
 (21 10)  (39 330)  (39 330)  routing T_1_20.rgt_op_7 <X> T_1_20.lc_trk_g2_7
 (22 10)  (40 330)  (40 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 330)  (42 330)  routing T_1_20.rgt_op_7 <X> T_1_20.lc_trk_g2_7
 (15 12)  (33 332)  (33 332)  routing T_1_20.tnr_op_1 <X> T_1_20.lc_trk_g3_1
 (17 12)  (35 332)  (35 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 13)  (40 333)  (40 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (41 333)  (41 333)  routing T_1_20.sp4_v_b_42 <X> T_1_20.lc_trk_g3_2
 (24 13)  (42 333)  (42 333)  routing T_1_20.sp4_v_b_42 <X> T_1_20.lc_trk_g3_2
 (17 14)  (35 334)  (35 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (36 335)  (36 335)  routing T_1_20.sp4_r_v_b_45 <X> T_1_20.lc_trk_g3_5


LogicTile_2_20

 (16 4)  (88 324)  (88 324)  routing T_2_20.sp4_v_b_1 <X> T_2_20.lc_trk_g1_1
 (17 4)  (89 324)  (89 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (90 324)  (90 324)  routing T_2_20.sp4_v_b_1 <X> T_2_20.lc_trk_g1_1
 (22 4)  (94 324)  (94 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 324)  (96 324)  routing T_2_20.bot_op_3 <X> T_2_20.lc_trk_g1_3
 (27 4)  (99 324)  (99 324)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 324)  (100 324)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 324)  (101 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 324)  (102 324)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 324)  (104 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 324)  (105 324)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 324)  (106 324)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (112 324)  (112 324)  LC_2 Logic Functioning bit
 (26 5)  (98 325)  (98 325)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 325)  (100 325)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 325)  (101 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 325)  (102 325)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 325)  (104 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (106 325)  (106 325)  routing T_2_20.lc_trk_g1_1 <X> T_2_20.input_2_2
 (22 8)  (94 328)  (94 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (95 328)  (95 328)  routing T_2_20.sp4_h_r_27 <X> T_2_20.lc_trk_g2_3
 (24 8)  (96 328)  (96 328)  routing T_2_20.sp4_h_r_27 <X> T_2_20.lc_trk_g2_3
 (25 8)  (97 328)  (97 328)  routing T_2_20.rgt_op_2 <X> T_2_20.lc_trk_g2_2
 (21 9)  (93 329)  (93 329)  routing T_2_20.sp4_h_r_27 <X> T_2_20.lc_trk_g2_3
 (22 9)  (94 329)  (94 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (96 329)  (96 329)  routing T_2_20.rgt_op_2 <X> T_2_20.lc_trk_g2_2
 (16 10)  (88 330)  (88 330)  routing T_2_20.sp12_v_t_10 <X> T_2_20.lc_trk_g2_5
 (17 10)  (89 330)  (89 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (28 12)  (100 332)  (100 332)  routing T_2_20.lc_trk_g2_3 <X> T_2_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 332)  (101 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 332)  (103 332)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 332)  (104 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 332)  (105 332)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (112 332)  (112 332)  LC_6 Logic Functioning bit
 (42 12)  (114 332)  (114 332)  LC_6 Logic Functioning bit
 (15 13)  (87 333)  (87 333)  routing T_2_20.tnr_op_0 <X> T_2_20.lc_trk_g3_0
 (17 13)  (89 333)  (89 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (98 333)  (98 333)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 333)  (99 333)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 333)  (101 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 333)  (102 333)  routing T_2_20.lc_trk_g2_3 <X> T_2_20.wire_logic_cluster/lc_6/in_1
 (3 14)  (75 334)  (75 334)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22
 (22 14)  (94 334)  (94 334)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (96 334)  (96 334)  routing T_2_20.tnr_op_7 <X> T_2_20.lc_trk_g3_7
 (25 14)  (97 334)  (97 334)  routing T_2_20.rgt_op_6 <X> T_2_20.lc_trk_g3_6
 (26 14)  (98 334)  (98 334)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 334)  (99 334)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 334)  (100 334)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 334)  (101 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 334)  (102 334)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 334)  (104 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 334)  (105 334)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 334)  (109 334)  LC_7 Logic Functioning bit
 (39 14)  (111 334)  (111 334)  LC_7 Logic Functioning bit
 (40 14)  (112 334)  (112 334)  LC_7 Logic Functioning bit
 (42 14)  (114 334)  (114 334)  LC_7 Logic Functioning bit
 (50 14)  (122 334)  (122 334)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (75 335)  (75 335)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22
 (22 15)  (94 335)  (94 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (96 335)  (96 335)  routing T_2_20.rgt_op_6 <X> T_2_20.lc_trk_g3_6
 (26 15)  (98 335)  (98 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 335)  (99 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 335)  (100 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 335)  (101 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 335)  (102 335)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 335)  (103 335)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (109 335)  (109 335)  LC_7 Logic Functioning bit
 (39 15)  (111 335)  (111 335)  LC_7 Logic Functioning bit
 (40 15)  (112 335)  (112 335)  LC_7 Logic Functioning bit
 (42 15)  (114 335)  (114 335)  LC_7 Logic Functioning bit
 (43 15)  (115 335)  (115 335)  LC_7 Logic Functioning bit


LogicTile_3_20

 (21 0)  (147 320)  (147 320)  routing T_3_20.sp4_v_b_11 <X> T_3_20.lc_trk_g0_3
 (22 0)  (148 320)  (148 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (149 320)  (149 320)  routing T_3_20.sp4_v_b_11 <X> T_3_20.lc_trk_g0_3
 (25 0)  (151 320)  (151 320)  routing T_3_20.sp4_v_b_10 <X> T_3_20.lc_trk_g0_2
 (28 0)  (154 320)  (154 320)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 320)  (155 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 320)  (157 320)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 320)  (158 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 320)  (160 320)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 320)  (162 320)  LC_0 Logic Functioning bit
 (37 0)  (163 320)  (163 320)  LC_0 Logic Functioning bit
 (38 0)  (164 320)  (164 320)  LC_0 Logic Functioning bit
 (39 0)  (165 320)  (165 320)  LC_0 Logic Functioning bit
 (41 0)  (167 320)  (167 320)  LC_0 Logic Functioning bit
 (43 0)  (169 320)  (169 320)  LC_0 Logic Functioning bit
 (53 0)  (179 320)  (179 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (147 321)  (147 321)  routing T_3_20.sp4_v_b_11 <X> T_3_20.lc_trk_g0_3
 (22 1)  (148 321)  (148 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (149 321)  (149 321)  routing T_3_20.sp4_v_b_10 <X> T_3_20.lc_trk_g0_2
 (25 1)  (151 321)  (151 321)  routing T_3_20.sp4_v_b_10 <X> T_3_20.lc_trk_g0_2
 (30 1)  (156 321)  (156 321)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 321)  (162 321)  LC_0 Logic Functioning bit
 (37 1)  (163 321)  (163 321)  LC_0 Logic Functioning bit
 (38 1)  (164 321)  (164 321)  LC_0 Logic Functioning bit
 (39 1)  (165 321)  (165 321)  LC_0 Logic Functioning bit
 (41 1)  (167 321)  (167 321)  LC_0 Logic Functioning bit
 (43 1)  (169 321)  (169 321)  LC_0 Logic Functioning bit
 (2 2)  (128 322)  (128 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (141 322)  (141 322)  routing T_3_20.sp4_v_b_21 <X> T_3_20.lc_trk_g0_5
 (16 2)  (142 322)  (142 322)  routing T_3_20.sp4_v_b_21 <X> T_3_20.lc_trk_g0_5
 (17 2)  (143 322)  (143 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (154 322)  (154 322)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 322)  (155 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 322)  (156 322)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 322)  (157 322)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 322)  (158 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (163 322)  (163 322)  LC_1 Logic Functioning bit
 (50 2)  (176 322)  (176 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 323)  (126 323)  routing T_3_20.glb_netwk_1 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (15 3)  (141 323)  (141 323)  routing T_3_20.bot_op_4 <X> T_3_20.lc_trk_g0_4
 (17 3)  (143 323)  (143 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (156 323)  (156 323)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (163 323)  (163 323)  LC_1 Logic Functioning bit
 (26 4)  (152 324)  (152 324)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 324)  (155 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 324)  (156 324)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 324)  (158 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 324)  (159 324)  routing T_3_20.lc_trk_g2_1 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 324)  (162 324)  LC_2 Logic Functioning bit
 (37 4)  (163 324)  (163 324)  LC_2 Logic Functioning bit
 (42 4)  (168 324)  (168 324)  LC_2 Logic Functioning bit
 (43 4)  (169 324)  (169 324)  LC_2 Logic Functioning bit
 (45 4)  (171 324)  (171 324)  LC_2 Logic Functioning bit
 (48 4)  (174 324)  (174 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (176 324)  (176 324)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (153 325)  (153 325)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 325)  (154 325)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 325)  (155 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 325)  (162 325)  LC_2 Logic Functioning bit
 (37 5)  (163 325)  (163 325)  LC_2 Logic Functioning bit
 (38 5)  (164 325)  (164 325)  LC_2 Logic Functioning bit
 (42 5)  (168 325)  (168 325)  LC_2 Logic Functioning bit
 (43 5)  (169 325)  (169 325)  LC_2 Logic Functioning bit
 (45 5)  (171 325)  (171 325)  LC_2 Logic Functioning bit
 (14 6)  (140 326)  (140 326)  routing T_3_20.wire_logic_cluster/lc_4/out <X> T_3_20.lc_trk_g1_4
 (29 6)  (155 326)  (155 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 326)  (157 326)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 326)  (158 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 326)  (162 326)  LC_3 Logic Functioning bit
 (38 6)  (164 326)  (164 326)  LC_3 Logic Functioning bit
 (41 6)  (167 326)  (167 326)  LC_3 Logic Functioning bit
 (43 6)  (169 326)  (169 326)  LC_3 Logic Functioning bit
 (45 6)  (171 326)  (171 326)  LC_3 Logic Functioning bit
 (17 7)  (143 327)  (143 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (152 327)  (152 327)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 327)  (154 327)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 327)  (155 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 327)  (156 327)  routing T_3_20.lc_trk_g0_2 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 327)  (162 327)  LC_3 Logic Functioning bit
 (38 7)  (164 327)  (164 327)  LC_3 Logic Functioning bit
 (40 7)  (166 327)  (166 327)  LC_3 Logic Functioning bit
 (41 7)  (167 327)  (167 327)  LC_3 Logic Functioning bit
 (42 7)  (168 327)  (168 327)  LC_3 Logic Functioning bit
 (43 7)  (169 327)  (169 327)  LC_3 Logic Functioning bit
 (45 7)  (171 327)  (171 327)  LC_3 Logic Functioning bit
 (48 7)  (174 327)  (174 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (141 328)  (141 328)  routing T_3_20.sp4_h_r_41 <X> T_3_20.lc_trk_g2_1
 (16 8)  (142 328)  (142 328)  routing T_3_20.sp4_h_r_41 <X> T_3_20.lc_trk_g2_1
 (17 8)  (143 328)  (143 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (144 328)  (144 328)  routing T_3_20.sp4_h_r_41 <X> T_3_20.lc_trk_g2_1
 (21 8)  (147 328)  (147 328)  routing T_3_20.wire_logic_cluster/lc_3/out <X> T_3_20.lc_trk_g2_3
 (22 8)  (148 328)  (148 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (152 328)  (152 328)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 328)  (153 328)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 328)  (155 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 328)  (156 328)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 328)  (158 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (162 328)  (162 328)  LC_4 Logic Functioning bit
 (37 8)  (163 328)  (163 328)  LC_4 Logic Functioning bit
 (38 8)  (164 328)  (164 328)  LC_4 Logic Functioning bit
 (39 8)  (165 328)  (165 328)  LC_4 Logic Functioning bit
 (45 8)  (171 328)  (171 328)  LC_4 Logic Functioning bit
 (18 9)  (144 329)  (144 329)  routing T_3_20.sp4_h_r_41 <X> T_3_20.lc_trk_g2_1
 (29 9)  (155 329)  (155 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 329)  (157 329)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 329)  (162 329)  LC_4 Logic Functioning bit
 (37 9)  (163 329)  (163 329)  LC_4 Logic Functioning bit
 (38 9)  (164 329)  (164 329)  LC_4 Logic Functioning bit
 (39 9)  (165 329)  (165 329)  LC_4 Logic Functioning bit
 (41 9)  (167 329)  (167 329)  LC_4 Logic Functioning bit
 (43 9)  (169 329)  (169 329)  LC_4 Logic Functioning bit
 (45 9)  (171 329)  (171 329)  LC_4 Logic Functioning bit
 (51 9)  (177 329)  (177 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (151 330)  (151 330)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g2_6
 (26 10)  (152 330)  (152 330)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (32 10)  (158 330)  (158 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 330)  (162 330)  LC_5 Logic Functioning bit
 (37 10)  (163 330)  (163 330)  LC_5 Logic Functioning bit
 (38 10)  (164 330)  (164 330)  LC_5 Logic Functioning bit
 (39 10)  (165 330)  (165 330)  LC_5 Logic Functioning bit
 (41 10)  (167 330)  (167 330)  LC_5 Logic Functioning bit
 (42 10)  (168 330)  (168 330)  LC_5 Logic Functioning bit
 (43 10)  (169 330)  (169 330)  LC_5 Logic Functioning bit
 (45 10)  (171 330)  (171 330)  LC_5 Logic Functioning bit
 (47 10)  (173 330)  (173 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (148 331)  (148 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (149 331)  (149 331)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g2_6
 (25 11)  (151 331)  (151 331)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g2_6
 (27 11)  (153 331)  (153 331)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 331)  (154 331)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 331)  (155 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 331)  (157 331)  routing T_3_20.lc_trk_g0_2 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 331)  (158 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (159 331)  (159 331)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.input_2_5
 (35 11)  (161 331)  (161 331)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.input_2_5
 (36 11)  (162 331)  (162 331)  LC_5 Logic Functioning bit
 (37 11)  (163 331)  (163 331)  LC_5 Logic Functioning bit
 (38 11)  (164 331)  (164 331)  LC_5 Logic Functioning bit
 (39 11)  (165 331)  (165 331)  LC_5 Logic Functioning bit
 (40 11)  (166 331)  (166 331)  LC_5 Logic Functioning bit
 (42 11)  (168 331)  (168 331)  LC_5 Logic Functioning bit
 (43 11)  (169 331)  (169 331)  LC_5 Logic Functioning bit
 (45 11)  (171 331)  (171 331)  LC_5 Logic Functioning bit
 (26 12)  (152 332)  (152 332)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (158 332)  (158 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 332)  (159 332)  routing T_3_20.lc_trk_g2_1 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 332)  (162 332)  LC_6 Logic Functioning bit
 (38 12)  (164 332)  (164 332)  LC_6 Logic Functioning bit
 (45 12)  (171 332)  (171 332)  LC_6 Logic Functioning bit
 (27 13)  (153 333)  (153 333)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 333)  (154 333)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 333)  (155 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (163 333)  (163 333)  LC_6 Logic Functioning bit
 (39 13)  (165 333)  (165 333)  LC_6 Logic Functioning bit
 (45 13)  (171 333)  (171 333)  LC_6 Logic Functioning bit
 (48 13)  (174 333)  (174 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (126 334)  (126 334)  routing T_3_20.glb_netwk_4 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 334)  (127 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (142 334)  (142 334)  routing T_3_20.sp4_v_b_37 <X> T_3_20.lc_trk_g3_5
 (17 14)  (143 334)  (143 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (144 334)  (144 334)  routing T_3_20.sp4_v_b_37 <X> T_3_20.lc_trk_g3_5
 (17 15)  (143 335)  (143 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (144 335)  (144 335)  routing T_3_20.sp4_v_b_37 <X> T_3_20.lc_trk_g3_5


LogicTile_4_20

 (16 0)  (196 320)  (196 320)  routing T_4_20.sp4_v_b_9 <X> T_4_20.lc_trk_g0_1
 (17 0)  (197 320)  (197 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (198 320)  (198 320)  routing T_4_20.sp4_v_b_9 <X> T_4_20.lc_trk_g0_1
 (26 0)  (206 320)  (206 320)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 320)  (207 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 320)  (208 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 320)  (209 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 320)  (211 320)  routing T_4_20.lc_trk_g0_5 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (220 320)  (220 320)  LC_0 Logic Functioning bit
 (53 0)  (233 320)  (233 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (188 321)  (188 321)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_v_b_1
 (10 1)  (190 321)  (190 321)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_v_b_1
 (18 1)  (198 321)  (198 321)  routing T_4_20.sp4_v_b_9 <X> T_4_20.lc_trk_g0_1
 (22 1)  (202 321)  (202 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (203 321)  (203 321)  routing T_4_20.sp4_v_b_18 <X> T_4_20.lc_trk_g0_2
 (24 1)  (204 321)  (204 321)  routing T_4_20.sp4_v_b_18 <X> T_4_20.lc_trk_g0_2
 (26 1)  (206 321)  (206 321)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 321)  (207 321)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 321)  (208 321)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 321)  (209 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 321)  (212 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (213 321)  (213 321)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.input_2_0
 (34 1)  (214 321)  (214 321)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.input_2_0
 (16 2)  (196 322)  (196 322)  routing T_4_20.sp4_v_b_5 <X> T_4_20.lc_trk_g0_5
 (17 2)  (197 322)  (197 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (198 322)  (198 322)  routing T_4_20.sp4_v_b_5 <X> T_4_20.lc_trk_g0_5
 (25 2)  (205 322)  (205 322)  routing T_4_20.sp4_v_b_6 <X> T_4_20.lc_trk_g0_6
 (22 3)  (202 323)  (202 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (203 323)  (203 323)  routing T_4_20.sp4_v_b_6 <X> T_4_20.lc_trk_g0_6
 (5 6)  (185 326)  (185 326)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_h_l_38
 (10 6)  (190 326)  (190 326)  routing T_4_20.sp4_v_b_11 <X> T_4_20.sp4_h_l_41
 (22 6)  (202 326)  (202 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (204 326)  (204 326)  routing T_4_20.bot_op_7 <X> T_4_20.lc_trk_g1_7
 (25 6)  (205 326)  (205 326)  routing T_4_20.lft_op_6 <X> T_4_20.lc_trk_g1_6
 (28 6)  (208 326)  (208 326)  routing T_4_20.lc_trk_g2_0 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 326)  (209 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 326)  (212 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (220 326)  (220 326)  LC_3 Logic Functioning bit
 (42 6)  (222 326)  (222 326)  LC_3 Logic Functioning bit
 (46 6)  (226 326)  (226 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (202 327)  (202 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (204 327)  (204 327)  routing T_4_20.lft_op_6 <X> T_4_20.lc_trk_g1_6
 (31 7)  (211 327)  (211 327)  routing T_4_20.lc_trk_g0_2 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (220 327)  (220 327)  LC_3 Logic Functioning bit
 (42 7)  (222 327)  (222 327)  LC_3 Logic Functioning bit
 (21 8)  (201 328)  (201 328)  routing T_4_20.sp12_v_t_0 <X> T_4_20.lc_trk_g2_3
 (22 8)  (202 328)  (202 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (204 328)  (204 328)  routing T_4_20.sp12_v_t_0 <X> T_4_20.lc_trk_g2_3
 (29 8)  (209 328)  (209 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 328)  (212 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 328)  (213 328)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 328)  (214 328)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 328)  (215 328)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.input_2_4
 (14 9)  (194 329)  (194 329)  routing T_4_20.tnl_op_0 <X> T_4_20.lc_trk_g2_0
 (15 9)  (195 329)  (195 329)  routing T_4_20.tnl_op_0 <X> T_4_20.lc_trk_g2_0
 (17 9)  (197 329)  (197 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (201 329)  (201 329)  routing T_4_20.sp12_v_t_0 <X> T_4_20.lc_trk_g2_3
 (22 9)  (202 329)  (202 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (204 329)  (204 329)  routing T_4_20.tnl_op_2 <X> T_4_20.lc_trk_g2_2
 (25 9)  (205 329)  (205 329)  routing T_4_20.tnl_op_2 <X> T_4_20.lc_trk_g2_2
 (26 9)  (206 329)  (206 329)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 329)  (207 329)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 329)  (208 329)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 329)  (209 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 329)  (212 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (215 329)  (215 329)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.input_2_4
 (37 9)  (217 329)  (217 329)  LC_4 Logic Functioning bit
 (22 10)  (202 330)  (202 330)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (204 330)  (204 330)  routing T_4_20.tnl_op_7 <X> T_4_20.lc_trk_g2_7
 (26 10)  (206 330)  (206 330)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (32 10)  (212 330)  (212 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 330)  (213 330)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 330)  (216 330)  LC_5 Logic Functioning bit
 (38 10)  (218 330)  (218 330)  LC_5 Logic Functioning bit
 (51 10)  (231 330)  (231 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (201 331)  (201 331)  routing T_4_20.tnl_op_7 <X> T_4_20.lc_trk_g2_7
 (26 11)  (206 331)  (206 331)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 331)  (208 331)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 331)  (209 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 331)  (211 331)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (217 331)  (217 331)  LC_5 Logic Functioning bit
 (39 11)  (219 331)  (219 331)  LC_5 Logic Functioning bit
 (17 12)  (197 332)  (197 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (202 332)  (202 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (203 332)  (203 332)  routing T_4_20.sp12_v_b_19 <X> T_4_20.lc_trk_g3_3
 (27 12)  (207 332)  (207 332)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 332)  (209 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 332)  (210 332)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 332)  (211 332)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 332)  (212 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 332)  (213 332)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 332)  (216 332)  LC_6 Logic Functioning bit
 (38 12)  (218 332)  (218 332)  LC_6 Logic Functioning bit
 (51 12)  (231 332)  (231 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (194 333)  (194 333)  routing T_4_20.sp12_v_b_16 <X> T_4_20.lc_trk_g3_0
 (16 13)  (196 333)  (196 333)  routing T_4_20.sp12_v_b_16 <X> T_4_20.lc_trk_g3_0
 (17 13)  (197 333)  (197 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (198 333)  (198 333)  routing T_4_20.sp4_r_v_b_41 <X> T_4_20.lc_trk_g3_1
 (21 13)  (201 333)  (201 333)  routing T_4_20.sp12_v_b_19 <X> T_4_20.lc_trk_g3_3
 (30 13)  (210 333)  (210 333)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 333)  (211 333)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 333)  (216 333)  LC_6 Logic Functioning bit
 (38 13)  (218 333)  (218 333)  LC_6 Logic Functioning bit
 (53 13)  (233 333)  (233 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (202 334)  (202 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (208 334)  (208 334)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 334)  (209 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 334)  (211 334)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 334)  (212 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 334)  (214 334)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (42 14)  (222 334)  (222 334)  LC_7 Logic Functioning bit
 (50 14)  (230 334)  (230 334)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (231 334)  (231 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (206 335)  (206 335)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 335)  (208 335)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 335)  (209 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 335)  (210 335)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 335)  (211 335)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3


LogicTile_5_20

 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 320)  (252 320)  routing T_5_20.wire_logic_cluster/lc_1/out <X> T_5_20.lc_trk_g0_1
 (27 0)  (261 320)  (261 320)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 320)  (262 320)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 320)  (263 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 320)  (270 320)  LC_0 Logic Functioning bit
 (37 0)  (271 320)  (271 320)  LC_0 Logic Functioning bit
 (38 0)  (272 320)  (272 320)  LC_0 Logic Functioning bit
 (39 0)  (273 320)  (273 320)  LC_0 Logic Functioning bit
 (41 0)  (275 320)  (275 320)  LC_0 Logic Functioning bit
 (43 0)  (277 320)  (277 320)  LC_0 Logic Functioning bit
 (44 0)  (278 320)  (278 320)  LC_0 Logic Functioning bit
 (45 0)  (279 320)  (279 320)  LC_0 Logic Functioning bit
 (26 1)  (260 321)  (260 321)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 321)  (261 321)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 321)  (262 321)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (39 1)  (273 321)  (273 321)  LC_0 Logic Functioning bit
 (40 1)  (274 321)  (274 321)  LC_0 Logic Functioning bit
 (41 1)  (275 321)  (275 321)  LC_0 Logic Functioning bit
 (42 1)  (276 321)  (276 321)  LC_0 Logic Functioning bit
 (43 1)  (277 321)  (277 321)  LC_0 Logic Functioning bit
 (44 1)  (278 321)  (278 321)  LC_0 Logic Functioning bit
 (45 1)  (279 321)  (279 321)  LC_0 Logic Functioning bit
 (49 1)  (283 321)  (283 321)  Carry_In_Mux bit 

 (51 1)  (285 321)  (285 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (239 322)  (239 322)  routing T_5_20.sp4_v_b_0 <X> T_5_20.sp4_h_l_37
 (13 2)  (247 322)  (247 322)  routing T_5_20.sp4_h_r_2 <X> T_5_20.sp4_v_t_39
 (27 2)  (261 322)  (261 322)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 322)  (262 322)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 322)  (270 322)  LC_1 Logic Functioning bit
 (37 2)  (271 322)  (271 322)  LC_1 Logic Functioning bit
 (38 2)  (272 322)  (272 322)  LC_1 Logic Functioning bit
 (39 2)  (273 322)  (273 322)  LC_1 Logic Functioning bit
 (41 2)  (275 322)  (275 322)  LC_1 Logic Functioning bit
 (43 2)  (277 322)  (277 322)  LC_1 Logic Functioning bit
 (45 2)  (279 322)  (279 322)  LC_1 Logic Functioning bit
 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_1 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (12 3)  (246 323)  (246 323)  routing T_5_20.sp4_h_r_2 <X> T_5_20.sp4_v_t_39
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 323)  (264 323)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 323)  (270 323)  LC_1 Logic Functioning bit
 (38 3)  (272 323)  (272 323)  LC_1 Logic Functioning bit
 (40 3)  (274 323)  (274 323)  LC_1 Logic Functioning bit
 (41 3)  (275 323)  (275 323)  LC_1 Logic Functioning bit
 (42 3)  (276 323)  (276 323)  LC_1 Logic Functioning bit
 (43 3)  (277 323)  (277 323)  LC_1 Logic Functioning bit
 (44 3)  (278 323)  (278 323)  LC_1 Logic Functioning bit
 (45 3)  (279 323)  (279 323)  LC_1 Logic Functioning bit
 (46 3)  (280 323)  (280 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (235 324)  (235 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (239 324)  (239 324)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_h_r_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (257 324)  (257 324)  routing T_5_20.sp4_h_r_3 <X> T_5_20.lc_trk_g1_3
 (24 4)  (258 324)  (258 324)  routing T_5_20.sp4_h_r_3 <X> T_5_20.lc_trk_g1_3
 (0 5)  (234 325)  (234 325)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (1 5)  (235 325)  (235 325)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (4 5)  (238 325)  (238 325)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_h_r_3
 (21 5)  (255 325)  (255 325)  routing T_5_20.sp4_h_r_3 <X> T_5_20.lc_trk_g1_3
 (14 12)  (248 332)  (248 332)  routing T_5_20.wire_logic_cluster/lc_0/out <X> T_5_20.lc_trk_g3_0
 (21 12)  (255 332)  (255 332)  routing T_5_20.bnl_op_3 <X> T_5_20.lc_trk_g3_3
 (22 12)  (256 332)  (256 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (17 13)  (251 333)  (251 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (255 333)  (255 333)  routing T_5_20.bnl_op_3 <X> T_5_20.lc_trk_g3_3
 (0 14)  (234 334)  (234 334)  routing T_5_20.glb_netwk_4 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 334)  (235 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_6_20

 (3 10)  (291 330)  (291 330)  routing T_6_20.sp12_v_t_22 <X> T_6_20.sp12_h_l_22


LogicTile_7_20

 (10 7)  (352 327)  (352 327)  routing T_7_20.sp4_h_l_46 <X> T_7_20.sp4_v_t_41


IO_Tile_33_20

 (16 0)  (1742 320)  (1742 320)  IOB_0 IO Functioning bit
 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 323)  (1743 323)  IOB_0 IO Functioning bit
 (16 4)  (1742 324)  (1742 324)  IOB_0 IO Functioning bit
 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 330)  (1742 330)  IOB_1 IO Functioning bit
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit
 (16 14)  (1742 334)  (1742 334)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (5 0)  (12 304)  (12 304)  routing T_0_19.span4_vert_b_9 <X> T_0_19.lc_trk_g0_1
 (7 0)  (10 304)  (10 304)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 304)  (9 304)  routing T_0_19.span4_vert_b_9 <X> T_0_19.lc_trk_g0_1
 (16 0)  (1 304)  (1 304)  IOB_0 IO Functioning bit
 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 306)  (13 306)  routing T_0_19.span4_horz_34 <X> T_0_19.lc_trk_g0_2
 (5 3)  (12 307)  (12 307)  routing T_0_19.span4_horz_34 <X> T_0_19.lc_trk_g0_2
 (6 3)  (11 307)  (11 307)  routing T_0_19.span4_horz_34 <X> T_0_19.lc_trk_g0_2
 (7 3)  (10 307)  (10 307)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (0 307)  (0 307)  IOB_0 IO Functioning bit
 (16 4)  (1 308)  (1 308)  IOB_0 IO Functioning bit
 (12 5)  (5 309)  (5 309)  routing T_0_19.lc_trk_g0_2 <X> T_0_19.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 309)  (4 309)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 314)  (1 314)  IOB_1 IO Functioning bit
 (13 11)  (4 315)  (4 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 317)  (0 317)  IOB_1 IO Functioning bit
 (16 14)  (1 318)  (1 318)  IOB_1 IO Functioning bit


LogicTile_1_19

 (16 0)  (34 304)  (34 304)  routing T_1_19.sp4_v_b_1 <X> T_1_19.lc_trk_g0_1
 (17 0)  (35 304)  (35 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (36 304)  (36 304)  routing T_1_19.sp4_v_b_1 <X> T_1_19.lc_trk_g0_1
 (2 2)  (20 306)  (20 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 307)  (18 307)  routing T_1_19.glb_netwk_1 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (1 4)  (19 308)  (19 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (18 309)  (18 309)  routing T_1_19.glb_netwk_3 <X> T_1_19.wire_logic_cluster/lc_7/cen
 (22 9)  (40 313)  (40 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (8 11)  (26 315)  (26 315)  routing T_1_19.sp4_h_r_1 <X> T_1_19.sp4_v_t_42
 (9 11)  (27 315)  (27 315)  routing T_1_19.sp4_h_r_1 <X> T_1_19.sp4_v_t_42
 (10 11)  (28 315)  (28 315)  routing T_1_19.sp4_h_r_1 <X> T_1_19.sp4_v_t_42
 (29 12)  (47 316)  (47 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 316)  (49 316)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 316)  (50 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 316)  (51 316)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 316)  (52 316)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 316)  (55 316)  LC_6 Logic Functioning bit
 (39 12)  (57 316)  (57 316)  LC_6 Logic Functioning bit
 (40 12)  (58 316)  (58 316)  LC_6 Logic Functioning bit
 (41 12)  (59 316)  (59 316)  LC_6 Logic Functioning bit
 (42 12)  (60 316)  (60 316)  LC_6 Logic Functioning bit
 (43 12)  (61 316)  (61 316)  LC_6 Logic Functioning bit
 (45 12)  (63 316)  (63 316)  LC_6 Logic Functioning bit
 (26 13)  (44 317)  (44 317)  routing T_1_19.lc_trk_g2_2 <X> T_1_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 317)  (46 317)  routing T_1_19.lc_trk_g2_2 <X> T_1_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 317)  (47 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 317)  (49 317)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 317)  (58 317)  LC_6 Logic Functioning bit
 (41 13)  (59 317)  (59 317)  LC_6 Logic Functioning bit
 (42 13)  (60 317)  (60 317)  LC_6 Logic Functioning bit
 (43 13)  (61 317)  (61 317)  LC_6 Logic Functioning bit
 (53 13)  (71 317)  (71 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (25 14)  (43 318)  (43 318)  routing T_1_19.sp4_v_b_30 <X> T_1_19.lc_trk_g3_6
 (22 15)  (40 319)  (40 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (41 319)  (41 319)  routing T_1_19.sp4_v_b_30 <X> T_1_19.lc_trk_g3_6


LogicTile_2_19

 (8 0)  (80 304)  (80 304)  routing T_2_19.sp4_v_b_1 <X> T_2_19.sp4_h_r_1
 (9 0)  (81 304)  (81 304)  routing T_2_19.sp4_v_b_1 <X> T_2_19.sp4_h_r_1
 (17 0)  (89 304)  (89 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (90 304)  (90 304)  routing T_2_19.bnr_op_1 <X> T_2_19.lc_trk_g0_1
 (21 0)  (93 304)  (93 304)  routing T_2_19.bnr_op_3 <X> T_2_19.lc_trk_g0_3
 (22 0)  (94 304)  (94 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (97 304)  (97 304)  routing T_2_19.bnr_op_2 <X> T_2_19.lc_trk_g0_2
 (29 0)  (101 304)  (101 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 304)  (104 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (107 304)  (107 304)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.input_2_0
 (40 0)  (112 304)  (112 304)  LC_0 Logic Functioning bit
 (18 1)  (90 305)  (90 305)  routing T_2_19.bnr_op_1 <X> T_2_19.lc_trk_g0_1
 (21 1)  (93 305)  (93 305)  routing T_2_19.bnr_op_3 <X> T_2_19.lc_trk_g0_3
 (22 1)  (94 305)  (94 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (97 305)  (97 305)  routing T_2_19.bnr_op_2 <X> T_2_19.lc_trk_g0_2
 (26 1)  (98 305)  (98 305)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 305)  (101 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 305)  (103 305)  routing T_2_19.lc_trk_g0_3 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 305)  (104 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 305)  (105 305)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.input_2_0
 (35 1)  (107 305)  (107 305)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.input_2_0
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 306)  (86 306)  routing T_2_19.wire_logic_cluster/lc_4/out <X> T_2_19.lc_trk_g0_4
 (27 2)  (99 306)  (99 306)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 306)  (100 306)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 306)  (101 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 306)  (103 306)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 306)  (104 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 306)  (105 306)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (39 2)  (111 306)  (111 306)  LC_1 Logic Functioning bit
 (41 2)  (113 306)  (113 306)  LC_1 Logic Functioning bit
 (45 2)  (117 306)  (117 306)  LC_1 Logic Functioning bit
 (50 2)  (122 306)  (122 306)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (125 306)  (125 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (72 307)  (72 307)  routing T_2_19.glb_netwk_1 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (17 3)  (89 307)  (89 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (99 307)  (99 307)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 307)  (100 307)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 307)  (101 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 307)  (103 307)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (38 3)  (110 307)  (110 307)  LC_1 Logic Functioning bit
 (41 3)  (113 307)  (113 307)  LC_1 Logic Functioning bit
 (45 3)  (117 307)  (117 307)  LC_1 Logic Functioning bit
 (21 4)  (93 308)  (93 308)  routing T_2_19.wire_logic_cluster/lc_3/out <X> T_2_19.lc_trk_g1_3
 (22 4)  (94 308)  (94 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 6)  (89 310)  (89 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (98 310)  (98 310)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 310)  (100 310)  routing T_2_19.lc_trk_g2_0 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 310)  (101 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 310)  (103 310)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 310)  (104 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 310)  (106 310)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 310)  (110 310)  LC_3 Logic Functioning bit
 (45 6)  (117 310)  (117 310)  LC_3 Logic Functioning bit
 (18 7)  (90 311)  (90 311)  routing T_2_19.sp4_r_v_b_29 <X> T_2_19.lc_trk_g1_5
 (28 7)  (100 311)  (100 311)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 311)  (101 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 311)  (104 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (105 311)  (105 311)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.input_2_3
 (34 7)  (106 311)  (106 311)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.input_2_3
 (45 7)  (117 311)  (117 311)  LC_3 Logic Functioning bit
 (53 7)  (125 311)  (125 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (36 8)  (108 312)  (108 312)  LC_4 Logic Functioning bit
 (38 8)  (110 312)  (110 312)  LC_4 Logic Functioning bit
 (41 8)  (113 312)  (113 312)  LC_4 Logic Functioning bit
 (43 8)  (115 312)  (115 312)  LC_4 Logic Functioning bit
 (45 8)  (117 312)  (117 312)  LC_4 Logic Functioning bit
 (17 9)  (89 313)  (89 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (98 313)  (98 313)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 313)  (99 313)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 313)  (101 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (109 313)  (109 313)  LC_4 Logic Functioning bit
 (39 9)  (111 313)  (111 313)  LC_4 Logic Functioning bit
 (40 9)  (112 313)  (112 313)  LC_4 Logic Functioning bit
 (42 9)  (114 313)  (114 313)  LC_4 Logic Functioning bit
 (45 9)  (117 313)  (117 313)  LC_4 Logic Functioning bit
 (13 10)  (85 314)  (85 314)  routing T_2_19.sp4_h_r_8 <X> T_2_19.sp4_v_t_45
 (15 10)  (87 314)  (87 314)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (16 10)  (88 314)  (88 314)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (17 10)  (89 314)  (89 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (99 314)  (99 314)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 314)  (100 314)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 314)  (101 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 314)  (102 314)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 314)  (103 314)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 314)  (104 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (113 314)  (113 314)  LC_5 Logic Functioning bit
 (43 10)  (115 314)  (115 314)  LC_5 Logic Functioning bit
 (45 10)  (117 314)  (117 314)  LC_5 Logic Functioning bit
 (53 10)  (125 314)  (125 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (84 315)  (84 315)  routing T_2_19.sp4_h_r_8 <X> T_2_19.sp4_v_t_45
 (18 11)  (90 315)  (90 315)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (22 11)  (94 315)  (94 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (95 315)  (95 315)  routing T_2_19.sp12_v_b_14 <X> T_2_19.lc_trk_g2_6
 (26 11)  (98 315)  (98 315)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 315)  (99 315)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 315)  (100 315)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 315)  (101 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 315)  (109 315)  LC_5 Logic Functioning bit
 (39 11)  (111 315)  (111 315)  LC_5 Logic Functioning bit
 (40 11)  (112 315)  (112 315)  LC_5 Logic Functioning bit
 (42 11)  (114 315)  (114 315)  LC_5 Logic Functioning bit
 (45 11)  (117 315)  (117 315)  LC_5 Logic Functioning bit
 (17 12)  (89 316)  (89 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 316)  (90 316)  routing T_2_19.wire_logic_cluster/lc_1/out <X> T_2_19.lc_trk_g3_1
 (25 12)  (97 316)  (97 316)  routing T_2_19.sp4_h_r_34 <X> T_2_19.lc_trk_g3_2
 (27 12)  (99 316)  (99 316)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 316)  (100 316)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 316)  (101 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 316)  (102 316)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 316)  (103 316)  routing T_2_19.lc_trk_g3_6 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 316)  (104 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 316)  (105 316)  routing T_2_19.lc_trk_g3_6 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 316)  (106 316)  routing T_2_19.lc_trk_g3_6 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 316)  (108 316)  LC_6 Logic Functioning bit
 (37 12)  (109 316)  (109 316)  LC_6 Logic Functioning bit
 (38 12)  (110 316)  (110 316)  LC_6 Logic Functioning bit
 (39 12)  (111 316)  (111 316)  LC_6 Logic Functioning bit
 (41 12)  (113 316)  (113 316)  LC_6 Logic Functioning bit
 (43 12)  (115 316)  (115 316)  LC_6 Logic Functioning bit
 (45 12)  (117 316)  (117 316)  LC_6 Logic Functioning bit
 (14 13)  (86 317)  (86 317)  routing T_2_19.sp4_r_v_b_40 <X> T_2_19.lc_trk_g3_0
 (17 13)  (89 317)  (89 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (94 317)  (94 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (95 317)  (95 317)  routing T_2_19.sp4_h_r_34 <X> T_2_19.lc_trk_g3_2
 (24 13)  (96 317)  (96 317)  routing T_2_19.sp4_h_r_34 <X> T_2_19.lc_trk_g3_2
 (26 13)  (98 317)  (98 317)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 317)  (99 317)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 317)  (101 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 317)  (103 317)  routing T_2_19.lc_trk_g3_6 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 317)  (109 317)  LC_6 Logic Functioning bit
 (39 13)  (111 317)  (111 317)  LC_6 Logic Functioning bit
 (40 13)  (112 317)  (112 317)  LC_6 Logic Functioning bit
 (42 13)  (114 317)  (114 317)  LC_6 Logic Functioning bit
 (45 13)  (117 317)  (117 317)  LC_6 Logic Functioning bit
 (52 13)  (124 317)  (124 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (72 318)  (72 318)  routing T_2_19.glb_netwk_4 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 318)  (73 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (80 318)  (80 318)  routing T_2_19.sp4_h_r_2 <X> T_2_19.sp4_h_l_47
 (10 14)  (82 318)  (82 318)  routing T_2_19.sp4_h_r_2 <X> T_2_19.sp4_h_l_47
 (17 14)  (89 318)  (89 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 318)  (90 318)  routing T_2_19.wire_logic_cluster/lc_5/out <X> T_2_19.lc_trk_g3_5
 (25 14)  (97 318)  (97 318)  routing T_2_19.wire_logic_cluster/lc_6/out <X> T_2_19.lc_trk_g3_6
 (17 15)  (89 319)  (89 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (94 319)  (94 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_3_19

 (22 0)  (148 304)  (148 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (149 304)  (149 304)  routing T_3_19.sp4_h_r_3 <X> T_3_19.lc_trk_g0_3
 (24 0)  (150 304)  (150 304)  routing T_3_19.sp4_h_r_3 <X> T_3_19.lc_trk_g0_3
 (32 0)  (158 304)  (158 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 304)  (159 304)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 304)  (161 304)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.input_2_0
 (36 0)  (162 304)  (162 304)  LC_0 Logic Functioning bit
 (37 0)  (163 304)  (163 304)  LC_0 Logic Functioning bit
 (38 0)  (164 304)  (164 304)  LC_0 Logic Functioning bit
 (39 0)  (165 304)  (165 304)  LC_0 Logic Functioning bit
 (41 0)  (167 304)  (167 304)  LC_0 Logic Functioning bit
 (45 0)  (171 304)  (171 304)  LC_0 Logic Functioning bit
 (21 1)  (147 305)  (147 305)  routing T_3_19.sp4_h_r_3 <X> T_3_19.lc_trk_g0_3
 (22 1)  (148 305)  (148 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 305)  (150 305)  routing T_3_19.bot_op_2 <X> T_3_19.lc_trk_g0_2
 (28 1)  (154 305)  (154 305)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 305)  (155 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 305)  (158 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (162 305)  (162 305)  LC_0 Logic Functioning bit
 (37 1)  (163 305)  (163 305)  LC_0 Logic Functioning bit
 (38 1)  (164 305)  (164 305)  LC_0 Logic Functioning bit
 (39 1)  (165 305)  (165 305)  LC_0 Logic Functioning bit
 (40 1)  (166 305)  (166 305)  LC_0 Logic Functioning bit
 (45 1)  (171 305)  (171 305)  LC_0 Logic Functioning bit
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (4 2)  (130 306)  (130 306)  routing T_3_19.sp4_v_b_0 <X> T_3_19.sp4_v_t_37
 (14 2)  (140 306)  (140 306)  routing T_3_19.wire_logic_cluster/lc_4/out <X> T_3_19.lc_trk_g0_4
 (15 2)  (141 306)  (141 306)  routing T_3_19.bot_op_5 <X> T_3_19.lc_trk_g0_5
 (17 2)  (143 306)  (143 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (152 306)  (152 306)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 306)  (153 306)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 306)  (155 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 306)  (156 306)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 306)  (158 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 306)  (159 306)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 306)  (162 306)  LC_1 Logic Functioning bit
 (37 2)  (163 306)  (163 306)  LC_1 Logic Functioning bit
 (38 2)  (164 306)  (164 306)  LC_1 Logic Functioning bit
 (39 2)  (165 306)  (165 306)  LC_1 Logic Functioning bit
 (41 2)  (167 306)  (167 306)  LC_1 Logic Functioning bit
 (42 2)  (168 306)  (168 306)  LC_1 Logic Functioning bit
 (43 2)  (169 306)  (169 306)  LC_1 Logic Functioning bit
 (0 3)  (126 307)  (126 307)  routing T_3_19.glb_netwk_1 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (17 3)  (143 307)  (143 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (152 307)  (152 307)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 307)  (153 307)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 307)  (155 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 307)  (158 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (160 307)  (160 307)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.input_2_1
 (35 3)  (161 307)  (161 307)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.input_2_1
 (36 3)  (162 307)  (162 307)  LC_1 Logic Functioning bit
 (37 3)  (163 307)  (163 307)  LC_1 Logic Functioning bit
 (38 3)  (164 307)  (164 307)  LC_1 Logic Functioning bit
 (39 3)  (165 307)  (165 307)  LC_1 Logic Functioning bit
 (40 3)  (166 307)  (166 307)  LC_1 Logic Functioning bit
 (41 3)  (167 307)  (167 307)  LC_1 Logic Functioning bit
 (42 3)  (168 307)  (168 307)  LC_1 Logic Functioning bit
 (43 3)  (169 307)  (169 307)  LC_1 Logic Functioning bit
 (22 4)  (148 308)  (148 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (150 308)  (150 308)  routing T_3_19.bot_op_3 <X> T_3_19.lc_trk_g1_3
 (28 4)  (154 308)  (154 308)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 308)  (155 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 308)  (156 308)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 308)  (157 308)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 308)  (158 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 308)  (159 308)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 308)  (160 308)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 308)  (162 308)  LC_2 Logic Functioning bit
 (37 4)  (163 308)  (163 308)  LC_2 Logic Functioning bit
 (38 4)  (164 308)  (164 308)  LC_2 Logic Functioning bit
 (50 4)  (176 308)  (176 308)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (148 309)  (148 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (150 309)  (150 309)  routing T_3_19.top_op_2 <X> T_3_19.lc_trk_g1_2
 (25 5)  (151 309)  (151 309)  routing T_3_19.top_op_2 <X> T_3_19.lc_trk_g1_2
 (26 5)  (152 309)  (152 309)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 309)  (153 309)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 309)  (154 309)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 309)  (155 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 309)  (157 309)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 309)  (162 309)  LC_2 Logic Functioning bit
 (37 5)  (163 309)  (163 309)  LC_2 Logic Functioning bit
 (38 5)  (164 309)  (164 309)  LC_2 Logic Functioning bit
 (39 5)  (165 309)  (165 309)  LC_2 Logic Functioning bit
 (4 6)  (130 310)  (130 310)  routing T_3_19.sp4_v_b_3 <X> T_3_19.sp4_v_t_38
 (17 6)  (143 310)  (143 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 310)  (144 310)  routing T_3_19.wire_logic_cluster/lc_5/out <X> T_3_19.lc_trk_g1_5
 (21 6)  (147 310)  (147 310)  routing T_3_19.sp4_h_l_10 <X> T_3_19.lc_trk_g1_7
 (22 6)  (148 310)  (148 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (149 310)  (149 310)  routing T_3_19.sp4_h_l_10 <X> T_3_19.lc_trk_g1_7
 (24 6)  (150 310)  (150 310)  routing T_3_19.sp4_h_l_10 <X> T_3_19.lc_trk_g1_7
 (25 6)  (151 310)  (151 310)  routing T_3_19.wire_logic_cluster/lc_6/out <X> T_3_19.lc_trk_g1_6
 (27 6)  (153 310)  (153 310)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 310)  (155 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 310)  (156 310)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 310)  (157 310)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 310)  (158 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 310)  (162 310)  LC_3 Logic Functioning bit
 (37 6)  (163 310)  (163 310)  LC_3 Logic Functioning bit
 (38 6)  (164 310)  (164 310)  LC_3 Logic Functioning bit
 (50 6)  (176 310)  (176 310)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (141 311)  (141 311)  routing T_3_19.bot_op_4 <X> T_3_19.lc_trk_g1_4
 (17 7)  (143 311)  (143 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (147 311)  (147 311)  routing T_3_19.sp4_h_l_10 <X> T_3_19.lc_trk_g1_7
 (22 7)  (148 311)  (148 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (152 311)  (152 311)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 311)  (155 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 311)  (156 311)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 311)  (162 311)  LC_3 Logic Functioning bit
 (37 7)  (163 311)  (163 311)  LC_3 Logic Functioning bit
 (38 7)  (164 311)  (164 311)  LC_3 Logic Functioning bit
 (39 7)  (165 311)  (165 311)  LC_3 Logic Functioning bit
 (14 8)  (140 312)  (140 312)  routing T_3_19.wire_logic_cluster/lc_0/out <X> T_3_19.lc_trk_g2_0
 (16 8)  (142 312)  (142 312)  routing T_3_19.sp4_v_t_12 <X> T_3_19.lc_trk_g2_1
 (17 8)  (143 312)  (143 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (144 312)  (144 312)  routing T_3_19.sp4_v_t_12 <X> T_3_19.lc_trk_g2_1
 (27 8)  (153 312)  (153 312)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 312)  (155 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 312)  (156 312)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 312)  (157 312)  routing T_3_19.lc_trk_g0_5 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 312)  (158 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (17 9)  (143 313)  (143 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (152 313)  (152 313)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 313)  (153 313)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 313)  (155 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (158 313)  (158 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (161 313)  (161 313)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.input_2_4
 (40 9)  (166 313)  (166 313)  LC_4 Logic Functioning bit
 (46 9)  (172 313)  (172 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (179 313)  (179 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (142 314)  (142 314)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g2_5
 (17 10)  (143 314)  (143 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (144 314)  (144 314)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g2_5
 (27 10)  (153 314)  (153 314)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 314)  (154 314)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 314)  (155 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 314)  (156 314)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 314)  (157 314)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 314)  (158 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 314)  (160 314)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 314)  (162 314)  LC_5 Logic Functioning bit
 (38 10)  (164 314)  (164 314)  LC_5 Logic Functioning bit
 (39 10)  (165 314)  (165 314)  LC_5 Logic Functioning bit
 (41 10)  (167 314)  (167 314)  LC_5 Logic Functioning bit
 (43 10)  (169 314)  (169 314)  LC_5 Logic Functioning bit
 (45 10)  (171 314)  (171 314)  LC_5 Logic Functioning bit
 (50 10)  (176 314)  (176 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (177 314)  (177 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (144 315)  (144 315)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g2_5
 (30 11)  (156 315)  (156 315)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 315)  (162 315)  LC_5 Logic Functioning bit
 (38 11)  (164 315)  (164 315)  LC_5 Logic Functioning bit
 (39 11)  (165 315)  (165 315)  LC_5 Logic Functioning bit
 (41 11)  (167 315)  (167 315)  LC_5 Logic Functioning bit
 (43 11)  (169 315)  (169 315)  LC_5 Logic Functioning bit
 (45 11)  (171 315)  (171 315)  LC_5 Logic Functioning bit
 (8 12)  (134 316)  (134 316)  routing T_3_19.sp4_v_b_4 <X> T_3_19.sp4_h_r_10
 (9 12)  (135 316)  (135 316)  routing T_3_19.sp4_v_b_4 <X> T_3_19.sp4_h_r_10
 (10 12)  (136 316)  (136 316)  routing T_3_19.sp4_v_b_4 <X> T_3_19.sp4_h_r_10
 (21 12)  (147 316)  (147 316)  routing T_3_19.sp4_v_t_22 <X> T_3_19.lc_trk_g3_3
 (22 12)  (148 316)  (148 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (149 316)  (149 316)  routing T_3_19.sp4_v_t_22 <X> T_3_19.lc_trk_g3_3
 (25 12)  (151 316)  (151 316)  routing T_3_19.sp4_v_b_26 <X> T_3_19.lc_trk_g3_2
 (26 12)  (152 316)  (152 316)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 316)  (153 316)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 316)  (154 316)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 316)  (155 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 316)  (157 316)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 316)  (160 316)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (163 316)  (163 316)  LC_6 Logic Functioning bit
 (39 12)  (165 316)  (165 316)  LC_6 Logic Functioning bit
 (41 12)  (167 316)  (167 316)  LC_6 Logic Functioning bit
 (43 12)  (169 316)  (169 316)  LC_6 Logic Functioning bit
 (45 12)  (171 316)  (171 316)  LC_6 Logic Functioning bit
 (21 13)  (147 317)  (147 317)  routing T_3_19.sp4_v_t_22 <X> T_3_19.lc_trk_g3_3
 (22 13)  (148 317)  (148 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (149 317)  (149 317)  routing T_3_19.sp4_v_b_26 <X> T_3_19.lc_trk_g3_2
 (29 13)  (155 317)  (155 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 317)  (156 317)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 317)  (157 317)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 317)  (162 317)  LC_6 Logic Functioning bit
 (38 13)  (164 317)  (164 317)  LC_6 Logic Functioning bit
 (41 13)  (167 317)  (167 317)  LC_6 Logic Functioning bit
 (43 13)  (169 317)  (169 317)  LC_6 Logic Functioning bit
 (45 13)  (171 317)  (171 317)  LC_6 Logic Functioning bit
 (53 13)  (179 317)  (179 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (126 318)  (126 318)  routing T_3_19.glb_netwk_4 <X> T_3_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 318)  (127 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (147 318)  (147 318)  routing T_3_19.rgt_op_7 <X> T_3_19.lc_trk_g3_7
 (22 14)  (148 318)  (148 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (150 318)  (150 318)  routing T_3_19.rgt_op_7 <X> T_3_19.lc_trk_g3_7
 (25 14)  (151 318)  (151 318)  routing T_3_19.sp4_v_b_38 <X> T_3_19.lc_trk_g3_6
 (22 15)  (148 319)  (148 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (149 319)  (149 319)  routing T_3_19.sp4_v_b_38 <X> T_3_19.lc_trk_g3_6
 (25 15)  (151 319)  (151 319)  routing T_3_19.sp4_v_b_38 <X> T_3_19.lc_trk_g3_6


LogicTile_4_19

 (2 2)  (182 306)  (182 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (13 2)  (193 306)  (193 306)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_v_t_39
 (15 2)  (195 306)  (195 306)  routing T_4_19.lft_op_5 <X> T_4_19.lc_trk_g0_5
 (17 2)  (197 306)  (197 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (198 306)  (198 306)  routing T_4_19.lft_op_5 <X> T_4_19.lc_trk_g0_5
 (27 2)  (207 306)  (207 306)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 306)  (208 306)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 306)  (209 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 306)  (210 306)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 306)  (212 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 306)  (213 306)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 306)  (214 306)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 306)  (216 306)  LC_1 Logic Functioning bit
 (37 2)  (217 306)  (217 306)  LC_1 Logic Functioning bit
 (38 2)  (218 306)  (218 306)  LC_1 Logic Functioning bit
 (39 2)  (219 306)  (219 306)  LC_1 Logic Functioning bit
 (41 2)  (221 306)  (221 306)  LC_1 Logic Functioning bit
 (43 2)  (223 306)  (223 306)  LC_1 Logic Functioning bit
 (0 3)  (180 307)  (180 307)  routing T_4_19.glb_netwk_1 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (22 3)  (202 307)  (202 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (203 307)  (203 307)  routing T_4_19.sp4_v_b_22 <X> T_4_19.lc_trk_g0_6
 (24 3)  (204 307)  (204 307)  routing T_4_19.sp4_v_b_22 <X> T_4_19.lc_trk_g0_6
 (30 3)  (210 307)  (210 307)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 307)  (211 307)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 307)  (216 307)  LC_1 Logic Functioning bit
 (37 3)  (217 307)  (217 307)  LC_1 Logic Functioning bit
 (38 3)  (218 307)  (218 307)  LC_1 Logic Functioning bit
 (39 3)  (219 307)  (219 307)  LC_1 Logic Functioning bit
 (41 3)  (221 307)  (221 307)  LC_1 Logic Functioning bit
 (43 3)  (223 307)  (223 307)  LC_1 Logic Functioning bit
 (22 4)  (202 308)  (202 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (203 308)  (203 308)  routing T_4_19.sp4_v_b_19 <X> T_4_19.lc_trk_g1_3
 (24 4)  (204 308)  (204 308)  routing T_4_19.sp4_v_b_19 <X> T_4_19.lc_trk_g1_3
 (35 4)  (215 308)  (215 308)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.input_2_2
 (36 4)  (216 308)  (216 308)  LC_2 Logic Functioning bit
 (37 4)  (217 308)  (217 308)  LC_2 Logic Functioning bit
 (39 4)  (219 308)  (219 308)  LC_2 Logic Functioning bit
 (40 4)  (220 308)  (220 308)  LC_2 Logic Functioning bit
 (42 4)  (222 308)  (222 308)  LC_2 Logic Functioning bit
 (43 4)  (223 308)  (223 308)  LC_2 Logic Functioning bit
 (53 4)  (233 308)  (233 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (206 309)  (206 309)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 309)  (207 309)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 309)  (208 309)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 309)  (209 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 309)  (212 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (213 309)  (213 309)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.input_2_2
 (34 5)  (214 309)  (214 309)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.input_2_2
 (35 5)  (215 309)  (215 309)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.input_2_2
 (36 5)  (216 309)  (216 309)  LC_2 Logic Functioning bit
 (37 5)  (217 309)  (217 309)  LC_2 Logic Functioning bit
 (38 5)  (218 309)  (218 309)  LC_2 Logic Functioning bit
 (41 5)  (221 309)  (221 309)  LC_2 Logic Functioning bit
 (42 5)  (222 309)  (222 309)  LC_2 Logic Functioning bit
 (43 5)  (223 309)  (223 309)  LC_2 Logic Functioning bit
 (27 6)  (207 310)  (207 310)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 310)  (208 310)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 310)  (209 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 310)  (210 310)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 310)  (212 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 310)  (213 310)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 310)  (214 310)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 310)  (216 310)  LC_3 Logic Functioning bit
 (37 6)  (217 310)  (217 310)  LC_3 Logic Functioning bit
 (38 6)  (218 310)  (218 310)  LC_3 Logic Functioning bit
 (39 6)  (219 310)  (219 310)  LC_3 Logic Functioning bit
 (41 6)  (221 310)  (221 310)  LC_3 Logic Functioning bit
 (43 6)  (223 310)  (223 310)  LC_3 Logic Functioning bit
 (46 6)  (226 310)  (226 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (193 311)  (193 311)  routing T_4_19.sp4_v_b_0 <X> T_4_19.sp4_h_l_40
 (30 7)  (210 311)  (210 311)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 311)  (216 311)  LC_3 Logic Functioning bit
 (37 7)  (217 311)  (217 311)  LC_3 Logic Functioning bit
 (38 7)  (218 311)  (218 311)  LC_3 Logic Functioning bit
 (39 7)  (219 311)  (219 311)  LC_3 Logic Functioning bit
 (41 7)  (221 311)  (221 311)  LC_3 Logic Functioning bit
 (43 7)  (223 311)  (223 311)  LC_3 Logic Functioning bit
 (2 8)  (182 312)  (182 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (28 8)  (208 312)  (208 312)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 312)  (209 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 312)  (210 312)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 312)  (211 312)  routing T_4_19.lc_trk_g0_5 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 312)  (212 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (220 312)  (220 312)  LC_4 Logic Functioning bit
 (42 8)  (222 312)  (222 312)  LC_4 Logic Functioning bit
 (51 8)  (231 312)  (231 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (210 313)  (210 313)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (40 9)  (220 313)  (220 313)  LC_4 Logic Functioning bit
 (42 9)  (222 313)  (222 313)  LC_4 Logic Functioning bit
 (21 10)  (201 314)  (201 314)  routing T_4_19.wire_logic_cluster/lc_7/out <X> T_4_19.lc_trk_g2_7
 (22 10)  (202 314)  (202 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 12)  (195 316)  (195 316)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (16 12)  (196 316)  (196 316)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (17 12)  (197 316)  (197 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (201 316)  (201 316)  routing T_4_19.bnl_op_3 <X> T_4_19.lc_trk_g3_3
 (22 12)  (202 316)  (202 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (32 12)  (212 316)  (212 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 316)  (213 316)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 316)  (214 316)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 316)  (215 316)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.input_2_6
 (36 12)  (216 316)  (216 316)  LC_6 Logic Functioning bit
 (37 12)  (217 316)  (217 316)  LC_6 Logic Functioning bit
 (38 12)  (218 316)  (218 316)  LC_6 Logic Functioning bit
 (39 12)  (219 316)  (219 316)  LC_6 Logic Functioning bit
 (41 12)  (221 316)  (221 316)  LC_6 Logic Functioning bit
 (42 12)  (222 316)  (222 316)  LC_6 Logic Functioning bit
 (43 12)  (223 316)  (223 316)  LC_6 Logic Functioning bit
 (46 12)  (226 316)  (226 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (198 317)  (198 317)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (21 13)  (201 317)  (201 317)  routing T_4_19.bnl_op_3 <X> T_4_19.lc_trk_g3_3
 (22 13)  (202 317)  (202 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (203 317)  (203 317)  routing T_4_19.sp4_v_b_42 <X> T_4_19.lc_trk_g3_2
 (24 13)  (204 317)  (204 317)  routing T_4_19.sp4_v_b_42 <X> T_4_19.lc_trk_g3_2
 (27 13)  (207 317)  (207 317)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 317)  (208 317)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 317)  (209 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 317)  (211 317)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 317)  (212 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (213 317)  (213 317)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.input_2_6
 (34 13)  (214 317)  (214 317)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.input_2_6
 (35 13)  (215 317)  (215 317)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.input_2_6
 (36 13)  (216 317)  (216 317)  LC_6 Logic Functioning bit
 (37 13)  (217 317)  (217 317)  LC_6 Logic Functioning bit
 (38 13)  (218 317)  (218 317)  LC_6 Logic Functioning bit
 (39 13)  (219 317)  (219 317)  LC_6 Logic Functioning bit
 (40 13)  (220 317)  (220 317)  LC_6 Logic Functioning bit
 (42 13)  (222 317)  (222 317)  LC_6 Logic Functioning bit
 (43 13)  (223 317)  (223 317)  LC_6 Logic Functioning bit
 (52 13)  (232 317)  (232 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (180 318)  (180 318)  routing T_4_19.glb_netwk_4 <X> T_4_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 318)  (181 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (188 318)  (188 318)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_h_l_47
 (9 14)  (189 318)  (189 318)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_h_l_47
 (22 14)  (202 318)  (202 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (206 318)  (206 318)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 318)  (207 318)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 318)  (209 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 318)  (211 318)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 318)  (212 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (45 14)  (225 318)  (225 318)  LC_7 Logic Functioning bit
 (51 14)  (231 318)  (231 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (194 319)  (194 319)  routing T_4_19.sp12_v_b_20 <X> T_4_19.lc_trk_g3_4
 (16 15)  (196 319)  (196 319)  routing T_4_19.sp12_v_b_20 <X> T_4_19.lc_trk_g3_4
 (17 15)  (197 319)  (197 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (201 319)  (201 319)  routing T_4_19.sp4_r_v_b_47 <X> T_4_19.lc_trk_g3_7
 (27 15)  (207 319)  (207 319)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 319)  (208 319)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 319)  (209 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 319)  (210 319)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 319)  (211 319)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 319)  (216 319)  LC_7 Logic Functioning bit
 (38 15)  (218 319)  (218 319)  LC_7 Logic Functioning bit
 (45 15)  (225 319)  (225 319)  LC_7 Logic Functioning bit
 (48 15)  (228 319)  (228 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_19

 (21 0)  (255 304)  (255 304)  routing T_5_19.lft_op_3 <X> T_5_19.lc_trk_g0_3
 (22 0)  (256 304)  (256 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (258 304)  (258 304)  routing T_5_19.lft_op_3 <X> T_5_19.lc_trk_g0_3
 (27 0)  (261 304)  (261 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 304)  (262 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 304)  (270 304)  LC_0 Logic Functioning bit
 (37 0)  (271 304)  (271 304)  LC_0 Logic Functioning bit
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (39 0)  (273 304)  (273 304)  LC_0 Logic Functioning bit
 (41 0)  (275 304)  (275 304)  LC_0 Logic Functioning bit
 (43 0)  (277 304)  (277 304)  LC_0 Logic Functioning bit
 (44 0)  (278 304)  (278 304)  LC_0 Logic Functioning bit
 (45 0)  (279 304)  (279 304)  LC_0 Logic Functioning bit
 (26 1)  (260 305)  (260 305)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 305)  (261 305)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 305)  (262 305)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (271 305)  (271 305)  LC_0 Logic Functioning bit
 (39 1)  (273 305)  (273 305)  LC_0 Logic Functioning bit
 (40 1)  (274 305)  (274 305)  LC_0 Logic Functioning bit
 (41 1)  (275 305)  (275 305)  LC_0 Logic Functioning bit
 (42 1)  (276 305)  (276 305)  LC_0 Logic Functioning bit
 (43 1)  (277 305)  (277 305)  LC_0 Logic Functioning bit
 (44 1)  (278 305)  (278 305)  LC_0 Logic Functioning bit
 (45 1)  (279 305)  (279 305)  LC_0 Logic Functioning bit
 (50 1)  (284 305)  (284 305)  Carry_In_Mux bit 

 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (10 2)  (244 306)  (244 306)  routing T_5_19.sp4_v_b_8 <X> T_5_19.sp4_h_l_36
 (11 2)  (245 306)  (245 306)  routing T_5_19.sp4_v_b_6 <X> T_5_19.sp4_v_t_39
 (13 2)  (247 306)  (247 306)  routing T_5_19.sp4_v_b_6 <X> T_5_19.sp4_v_t_39
 (27 2)  (261 306)  (261 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 306)  (262 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 306)  (270 306)  LC_1 Logic Functioning bit
 (37 2)  (271 306)  (271 306)  LC_1 Logic Functioning bit
 (38 2)  (272 306)  (272 306)  LC_1 Logic Functioning bit
 (39 2)  (273 306)  (273 306)  LC_1 Logic Functioning bit
 (41 2)  (275 306)  (275 306)  LC_1 Logic Functioning bit
 (43 2)  (277 306)  (277 306)  LC_1 Logic Functioning bit
 (44 2)  (278 306)  (278 306)  LC_1 Logic Functioning bit
 (45 2)  (279 306)  (279 306)  LC_1 Logic Functioning bit
 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_1 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (8 3)  (242 307)  (242 307)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_v_t_36
 (9 3)  (243 307)  (243 307)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_v_t_36
 (10 3)  (244 307)  (244 307)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_v_t_36
 (26 3)  (260 307)  (260 307)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (271 307)  (271 307)  LC_1 Logic Functioning bit
 (39 3)  (273 307)  (273 307)  LC_1 Logic Functioning bit
 (40 3)  (274 307)  (274 307)  LC_1 Logic Functioning bit
 (41 3)  (275 307)  (275 307)  LC_1 Logic Functioning bit
 (42 3)  (276 307)  (276 307)  LC_1 Logic Functioning bit
 (43 3)  (277 307)  (277 307)  LC_1 Logic Functioning bit
 (44 3)  (278 307)  (278 307)  LC_1 Logic Functioning bit
 (45 3)  (279 307)  (279 307)  LC_1 Logic Functioning bit
 (0 4)  (234 308)  (234 308)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (1 4)  (235 308)  (235 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (255 308)  (255 308)  routing T_5_19.wire_logic_cluster/lc_3/out <X> T_5_19.lc_trk_g1_3
 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 308)  (259 308)  routing T_5_19.wire_logic_cluster/lc_2/out <X> T_5_19.lc_trk_g1_2
 (27 4)  (261 308)  (261 308)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 308)  (270 308)  LC_2 Logic Functioning bit
 (37 4)  (271 308)  (271 308)  LC_2 Logic Functioning bit
 (38 4)  (272 308)  (272 308)  LC_2 Logic Functioning bit
 (39 4)  (273 308)  (273 308)  LC_2 Logic Functioning bit
 (41 4)  (275 308)  (275 308)  LC_2 Logic Functioning bit
 (43 4)  (277 308)  (277 308)  LC_2 Logic Functioning bit
 (44 4)  (278 308)  (278 308)  LC_2 Logic Functioning bit
 (45 4)  (279 308)  (279 308)  LC_2 Logic Functioning bit
 (1 5)  (235 309)  (235 309)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (22 5)  (256 309)  (256 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (260 309)  (260 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 309)  (261 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 309)  (262 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 309)  (263 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 309)  (264 309)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (37 5)  (271 309)  (271 309)  LC_2 Logic Functioning bit
 (39 5)  (273 309)  (273 309)  LC_2 Logic Functioning bit
 (40 5)  (274 309)  (274 309)  LC_2 Logic Functioning bit
 (41 5)  (275 309)  (275 309)  LC_2 Logic Functioning bit
 (42 5)  (276 309)  (276 309)  LC_2 Logic Functioning bit
 (43 5)  (277 309)  (277 309)  LC_2 Logic Functioning bit
 (44 5)  (278 309)  (278 309)  LC_2 Logic Functioning bit
 (45 5)  (279 309)  (279 309)  LC_2 Logic Functioning bit
 (51 5)  (285 309)  (285 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (251 310)  (251 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 310)  (252 310)  routing T_5_19.wire_logic_cluster/lc_5/out <X> T_5_19.lc_trk_g1_5
 (25 6)  (259 310)  (259 310)  routing T_5_19.wire_logic_cluster/lc_6/out <X> T_5_19.lc_trk_g1_6
 (27 6)  (261 310)  (261 310)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 310)  (270 310)  LC_3 Logic Functioning bit
 (37 6)  (271 310)  (271 310)  LC_3 Logic Functioning bit
 (38 6)  (272 310)  (272 310)  LC_3 Logic Functioning bit
 (39 6)  (273 310)  (273 310)  LC_3 Logic Functioning bit
 (41 6)  (275 310)  (275 310)  LC_3 Logic Functioning bit
 (43 6)  (277 310)  (277 310)  LC_3 Logic Functioning bit
 (44 6)  (278 310)  (278 310)  LC_3 Logic Functioning bit
 (45 6)  (279 310)  (279 310)  LC_3 Logic Functioning bit
 (52 6)  (286 310)  (286 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (242 311)  (242 311)  routing T_5_19.sp4_v_b_1 <X> T_5_19.sp4_v_t_41
 (10 7)  (244 311)  (244 311)  routing T_5_19.sp4_v_b_1 <X> T_5_19.sp4_v_t_41
 (22 7)  (256 311)  (256 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (260 311)  (260 311)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 311)  (264 311)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (271 311)  (271 311)  LC_3 Logic Functioning bit
 (39 7)  (273 311)  (273 311)  LC_3 Logic Functioning bit
 (40 7)  (274 311)  (274 311)  LC_3 Logic Functioning bit
 (41 7)  (275 311)  (275 311)  LC_3 Logic Functioning bit
 (42 7)  (276 311)  (276 311)  LC_3 Logic Functioning bit
 (43 7)  (277 311)  (277 311)  LC_3 Logic Functioning bit
 (44 7)  (278 311)  (278 311)  LC_3 Logic Functioning bit
 (45 7)  (279 311)  (279 311)  LC_3 Logic Functioning bit
 (27 8)  (261 312)  (261 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 312)  (262 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 312)  (264 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 312)  (270 312)  LC_4 Logic Functioning bit
 (37 8)  (271 312)  (271 312)  LC_4 Logic Functioning bit
 (38 8)  (272 312)  (272 312)  LC_4 Logic Functioning bit
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (41 8)  (275 312)  (275 312)  LC_4 Logic Functioning bit
 (43 8)  (277 312)  (277 312)  LC_4 Logic Functioning bit
 (44 8)  (278 312)  (278 312)  LC_4 Logic Functioning bit
 (45 8)  (279 312)  (279 312)  LC_4 Logic Functioning bit
 (51 8)  (285 312)  (285 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (256 313)  (256 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (260 313)  (260 313)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 313)  (262 313)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (271 313)  (271 313)  LC_4 Logic Functioning bit
 (39 9)  (273 313)  (273 313)  LC_4 Logic Functioning bit
 (40 9)  (274 313)  (274 313)  LC_4 Logic Functioning bit
 (41 9)  (275 313)  (275 313)  LC_4 Logic Functioning bit
 (42 9)  (276 313)  (276 313)  LC_4 Logic Functioning bit
 (43 9)  (277 313)  (277 313)  LC_4 Logic Functioning bit
 (44 9)  (278 313)  (278 313)  LC_4 Logic Functioning bit
 (45 9)  (279 313)  (279 313)  LC_4 Logic Functioning bit
 (27 10)  (261 314)  (261 314)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 314)  (264 314)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 314)  (270 314)  LC_5 Logic Functioning bit
 (37 10)  (271 314)  (271 314)  LC_5 Logic Functioning bit
 (38 10)  (272 314)  (272 314)  LC_5 Logic Functioning bit
 (39 10)  (273 314)  (273 314)  LC_5 Logic Functioning bit
 (41 10)  (275 314)  (275 314)  LC_5 Logic Functioning bit
 (43 10)  (277 314)  (277 314)  LC_5 Logic Functioning bit
 (44 10)  (278 314)  (278 314)  LC_5 Logic Functioning bit
 (45 10)  (279 314)  (279 314)  LC_5 Logic Functioning bit
 (51 10)  (285 314)  (285 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (260 315)  (260 315)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (271 315)  (271 315)  LC_5 Logic Functioning bit
 (39 11)  (273 315)  (273 315)  LC_5 Logic Functioning bit
 (40 11)  (274 315)  (274 315)  LC_5 Logic Functioning bit
 (41 11)  (275 315)  (275 315)  LC_5 Logic Functioning bit
 (42 11)  (276 315)  (276 315)  LC_5 Logic Functioning bit
 (43 11)  (277 315)  (277 315)  LC_5 Logic Functioning bit
 (44 11)  (278 315)  (278 315)  LC_5 Logic Functioning bit
 (45 11)  (279 315)  (279 315)  LC_5 Logic Functioning bit
 (14 12)  (248 316)  (248 316)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g3_0
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 316)  (252 316)  routing T_5_19.wire_logic_cluster/lc_1/out <X> T_5_19.lc_trk_g3_1
 (21 12)  (255 316)  (255 316)  routing T_5_19.sp4_h_r_35 <X> T_5_19.lc_trk_g3_3
 (22 12)  (256 316)  (256 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (257 316)  (257 316)  routing T_5_19.sp4_h_r_35 <X> T_5_19.lc_trk_g3_3
 (24 12)  (258 316)  (258 316)  routing T_5_19.sp4_h_r_35 <X> T_5_19.lc_trk_g3_3
 (27 12)  (261 316)  (261 316)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 316)  (263 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 316)  (264 316)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 316)  (270 316)  LC_6 Logic Functioning bit
 (37 12)  (271 316)  (271 316)  LC_6 Logic Functioning bit
 (38 12)  (272 316)  (272 316)  LC_6 Logic Functioning bit
 (39 12)  (273 316)  (273 316)  LC_6 Logic Functioning bit
 (41 12)  (275 316)  (275 316)  LC_6 Logic Functioning bit
 (43 12)  (277 316)  (277 316)  LC_6 Logic Functioning bit
 (44 12)  (278 316)  (278 316)  LC_6 Logic Functioning bit
 (45 12)  (279 316)  (279 316)  LC_6 Logic Functioning bit
 (13 13)  (247 317)  (247 317)  routing T_5_19.sp4_v_t_43 <X> T_5_19.sp4_h_r_11
 (17 13)  (251 317)  (251 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (260 317)  (260 317)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 317)  (261 317)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 317)  (262 317)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 317)  (264 317)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (37 13)  (271 317)  (271 317)  LC_6 Logic Functioning bit
 (39 13)  (273 317)  (273 317)  LC_6 Logic Functioning bit
 (40 13)  (274 317)  (274 317)  LC_6 Logic Functioning bit
 (41 13)  (275 317)  (275 317)  LC_6 Logic Functioning bit
 (42 13)  (276 317)  (276 317)  LC_6 Logic Functioning bit
 (43 13)  (277 317)  (277 317)  LC_6 Logic Functioning bit
 (44 13)  (278 317)  (278 317)  LC_6 Logic Functioning bit
 (45 13)  (279 317)  (279 317)  LC_6 Logic Functioning bit
 (53 13)  (287 317)  (287 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (234 318)  (234 318)  routing T_5_19.glb_netwk_4 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 318)  (235 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (248 318)  (248 318)  routing T_5_19.wire_logic_cluster/lc_4/out <X> T_5_19.lc_trk_g3_4
 (21 14)  (255 318)  (255 318)  routing T_5_19.wire_logic_cluster/lc_7/out <X> T_5_19.lc_trk_g3_7
 (22 14)  (256 318)  (256 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (261 318)  (261 318)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 318)  (262 318)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 318)  (264 318)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 318)  (270 318)  LC_7 Logic Functioning bit
 (37 14)  (271 318)  (271 318)  LC_7 Logic Functioning bit
 (38 14)  (272 318)  (272 318)  LC_7 Logic Functioning bit
 (39 14)  (273 318)  (273 318)  LC_7 Logic Functioning bit
 (41 14)  (275 318)  (275 318)  LC_7 Logic Functioning bit
 (43 14)  (277 318)  (277 318)  LC_7 Logic Functioning bit
 (44 14)  (278 318)  (278 318)  LC_7 Logic Functioning bit
 (45 14)  (279 318)  (279 318)  LC_7 Logic Functioning bit
 (51 14)  (285 318)  (285 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (260 319)  (260 319)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 319)  (264 319)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (271 319)  (271 319)  LC_7 Logic Functioning bit
 (39 15)  (273 319)  (273 319)  LC_7 Logic Functioning bit
 (40 15)  (274 319)  (274 319)  LC_7 Logic Functioning bit
 (41 15)  (275 319)  (275 319)  LC_7 Logic Functioning bit
 (42 15)  (276 319)  (276 319)  LC_7 Logic Functioning bit
 (43 15)  (277 319)  (277 319)  LC_7 Logic Functioning bit
 (44 15)  (278 319)  (278 319)  LC_7 Logic Functioning bit
 (45 15)  (279 319)  (279 319)  LC_7 Logic Functioning bit


LogicTile_6_19

 (21 0)  (309 304)  (309 304)  routing T_6_19.wire_logic_cluster/lc_3/out <X> T_6_19.lc_trk_g0_3
 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (300 306)  (300 306)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_l_39
 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_1 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (11 3)  (299 307)  (299 307)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_l_39
 (13 3)  (301 307)  (301 307)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_l_39
 (2 4)  (290 308)  (290 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 6)  (302 310)  (302 310)  routing T_6_19.wire_logic_cluster/lc_4/out <X> T_6_19.lc_trk_g1_4
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 310)  (306 310)  routing T_6_19.wire_logic_cluster/lc_5/out <X> T_6_19.lc_trk_g1_5
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 310)  (322 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (38 6)  (326 310)  (326 310)  LC_3 Logic Functioning bit
 (41 6)  (329 310)  (329 310)  LC_3 Logic Functioning bit
 (43 6)  (331 310)  (331 310)  LC_3 Logic Functioning bit
 (45 6)  (333 310)  (333 310)  LC_3 Logic Functioning bit
 (17 7)  (305 311)  (305 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 311)  (324 311)  LC_3 Logic Functioning bit
 (38 7)  (326 311)  (326 311)  LC_3 Logic Functioning bit
 (40 7)  (328 311)  (328 311)  LC_3 Logic Functioning bit
 (41 7)  (329 311)  (329 311)  LC_3 Logic Functioning bit
 (42 7)  (330 311)  (330 311)  LC_3 Logic Functioning bit
 (43 7)  (331 311)  (331 311)  LC_3 Logic Functioning bit
 (45 7)  (333 311)  (333 311)  LC_3 Logic Functioning bit
 (47 7)  (335 311)  (335 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (26 8)  (314 312)  (314 312)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 313)  (319 313)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (39 9)  (327 313)  (327 313)  LC_4 Logic Functioning bit
 (45 9)  (333 313)  (333 313)  LC_4 Logic Functioning bit
 (46 9)  (334 313)  (334 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (314 314)  (314 314)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 314)  (315 314)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 314)  (318 314)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 314)  (321 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 314)  (322 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (41 10)  (329 314)  (329 314)  LC_5 Logic Functioning bit
 (43 10)  (331 314)  (331 314)  LC_5 Logic Functioning bit
 (45 10)  (333 314)  (333 314)  LC_5 Logic Functioning bit
 (53 10)  (341 314)  (341 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (299 315)  (299 315)  routing T_6_19.sp4_h_r_8 <X> T_6_19.sp4_h_l_45
 (27 11)  (315 315)  (315 315)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 315)  (319 315)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 315)  (325 315)  LC_5 Logic Functioning bit
 (39 11)  (327 315)  (327 315)  LC_5 Logic Functioning bit
 (40 11)  (328 315)  (328 315)  LC_5 Logic Functioning bit
 (41 11)  (329 315)  (329 315)  LC_5 Logic Functioning bit
 (42 11)  (330 315)  (330 315)  LC_5 Logic Functioning bit
 (43 11)  (331 315)  (331 315)  LC_5 Logic Functioning bit
 (45 11)  (333 315)  (333 315)  LC_5 Logic Functioning bit
 (21 12)  (309 316)  (309 316)  routing T_6_19.sp4_v_t_22 <X> T_6_19.lc_trk_g3_3
 (22 12)  (310 316)  (310 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (311 316)  (311 316)  routing T_6_19.sp4_v_t_22 <X> T_6_19.lc_trk_g3_3
 (8 13)  (296 317)  (296 317)  routing T_6_19.sp4_h_l_41 <X> T_6_19.sp4_v_b_10
 (9 13)  (297 317)  (297 317)  routing T_6_19.sp4_h_l_41 <X> T_6_19.sp4_v_b_10
 (10 13)  (298 317)  (298 317)  routing T_6_19.sp4_h_l_41 <X> T_6_19.sp4_v_b_10
 (21 13)  (309 317)  (309 317)  routing T_6_19.sp4_v_t_22 <X> T_6_19.lc_trk_g3_3
 (0 14)  (288 318)  (288 318)  routing T_6_19.glb_netwk_4 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (297 318)  (297 318)  routing T_6_19.sp4_h_r_7 <X> T_6_19.sp4_h_l_47
 (10 14)  (298 318)  (298 318)  routing T_6_19.sp4_h_r_7 <X> T_6_19.sp4_h_l_47
 (15 14)  (303 318)  (303 318)  routing T_6_19.sp4_h_r_45 <X> T_6_19.lc_trk_g3_5
 (16 14)  (304 318)  (304 318)  routing T_6_19.sp4_h_r_45 <X> T_6_19.lc_trk_g3_5
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 318)  (306 318)  routing T_6_19.sp4_h_r_45 <X> T_6_19.lc_trk_g3_5
 (21 14)  (309 318)  (309 318)  routing T_6_19.sp4_h_l_34 <X> T_6_19.lc_trk_g3_7
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 318)  (311 318)  routing T_6_19.sp4_h_l_34 <X> T_6_19.lc_trk_g3_7
 (24 14)  (312 318)  (312 318)  routing T_6_19.sp4_h_l_34 <X> T_6_19.lc_trk_g3_7
 (18 15)  (306 319)  (306 319)  routing T_6_19.sp4_h_r_45 <X> T_6_19.lc_trk_g3_5
 (21 15)  (309 319)  (309 319)  routing T_6_19.sp4_h_l_34 <X> T_6_19.lc_trk_g3_7


LogicTile_7_19

 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (11 2)  (353 306)  (353 306)  routing T_7_19.sp4_h_l_44 <X> T_7_19.sp4_v_t_39
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (46 2)  (388 306)  (388 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_1 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (26 3)  (368 307)  (368 307)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 307)  (373 307)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (40 3)  (382 307)  (382 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (45 3)  (387 307)  (387 307)  LC_1 Logic Functioning bit
 (51 3)  (393 307)  (393 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (363 308)  (363 308)  routing T_7_19.sp4_h_r_11 <X> T_7_19.lc_trk_g1_3
 (22 4)  (364 308)  (364 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 308)  (365 308)  routing T_7_19.sp4_h_r_11 <X> T_7_19.lc_trk_g1_3
 (24 4)  (366 308)  (366 308)  routing T_7_19.sp4_h_r_11 <X> T_7_19.lc_trk_g1_3
 (21 8)  (363 312)  (363 312)  routing T_7_19.sp4_h_r_35 <X> T_7_19.lc_trk_g2_3
 (22 8)  (364 312)  (364 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (365 312)  (365 312)  routing T_7_19.sp4_h_r_35 <X> T_7_19.lc_trk_g2_3
 (24 8)  (366 312)  (366 312)  routing T_7_19.sp4_h_r_35 <X> T_7_19.lc_trk_g2_3
 (12 12)  (354 316)  (354 316)  routing T_7_19.sp4_h_l_45 <X> T_7_19.sp4_h_r_11
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 316)  (360 316)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g3_1
 (13 13)  (355 317)  (355 317)  routing T_7_19.sp4_h_l_45 <X> T_7_19.sp4_h_r_11
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_4 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_8_19

 (3 3)  (399 307)  (399 307)  routing T_8_19.sp12_v_b_0 <X> T_8_19.sp12_h_l_23
 (19 10)  (415 314)  (415 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23


LogicTile_12_19

 (3 2)  (603 306)  (603 306)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_h_l_23
 (3 3)  (603 307)  (603 307)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_h_l_23


LogicTile_16_19

 (3 4)  (819 308)  (819 308)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_h_r_0


LogicTile_24_19

 (3 2)  (1255 306)  (1255 306)  routing T_24_19.sp12_v_t_23 <X> T_24_19.sp12_h_l_23


LogicTile_28_19

 (3 0)  (1459 304)  (1459 304)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_v_b_0
 (3 5)  (1459 309)  (1459 309)  routing T_28_19.sp12_h_l_23 <X> T_28_19.sp12_h_r_0


IO_Tile_33_19

 (17 0)  (1743 304)  (1743 304)  IOB_0 IO Functioning bit
 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (6 1)  (1732 305)  (1732 305)  routing T_33_19.span12_horz_8 <X> T_33_19.lc_trk_g0_0
 (7 1)  (1733 305)  (1733 305)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (17 3)  (1743 307)  (1743 307)  IOB_0 IO Functioning bit
 (16 4)  (1742 308)  (1742 308)  IOB_0 IO Functioning bit
 (13 5)  (1739 309)  (1739 309)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (16 14)  (1742 318)  (1742 318)  IOB_1 IO Functioning bit
 (12 15)  (1738 319)  (1738 319)  routing T_33_19.glb_netwk_1 <X> T_33_19.wire_io_cluster/io_1/outclk
 (15 15)  (1741 319)  (1741 319)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g0_4
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (5 5)  (12 293)  (12 293)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (6 6)  (11 294)  (11 294)  routing T_0_18.span4_horz_7 <X> T_0_18.lc_trk_g0_7
 (7 6)  (10 294)  (10 294)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 294)  (9 294)  routing T_0_18.span4_horz_7 <X> T_0_18.lc_trk_g0_7
 (13 7)  (4 295)  (4 295)  routing T_0_18.span4_horz_13 <X> T_0_18.span4_vert_b_2
 (14 7)  (3 295)  (3 295)  routing T_0_18.span4_horz_13 <X> T_0_18.span4_vert_b_2
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit


LogicTile_2_18

 (14 0)  (86 288)  (86 288)  routing T_2_18.bnr_op_0 <X> T_2_18.lc_trk_g0_0
 (27 0)  (99 288)  (99 288)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 288)  (100 288)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 288)  (101 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 288)  (102 288)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 288)  (103 288)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 288)  (104 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 288)  (105 288)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 288)  (108 288)  LC_0 Logic Functioning bit
 (38 0)  (110 288)  (110 288)  LC_0 Logic Functioning bit
 (40 0)  (112 288)  (112 288)  LC_0 Logic Functioning bit
 (41 0)  (113 288)  (113 288)  LC_0 Logic Functioning bit
 (42 0)  (114 288)  (114 288)  LC_0 Logic Functioning bit
 (43 0)  (115 288)  (115 288)  LC_0 Logic Functioning bit
 (14 1)  (86 289)  (86 289)  routing T_2_18.bnr_op_0 <X> T_2_18.lc_trk_g0_0
 (17 1)  (89 289)  (89 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (36 1)  (108 289)  (108 289)  LC_0 Logic Functioning bit
 (38 1)  (110 289)  (110 289)  LC_0 Logic Functioning bit
 (40 1)  (112 289)  (112 289)  LC_0 Logic Functioning bit
 (41 1)  (113 289)  (113 289)  LC_0 Logic Functioning bit
 (42 1)  (114 289)  (114 289)  LC_0 Logic Functioning bit
 (43 1)  (115 289)  (115 289)  LC_0 Logic Functioning bit
 (48 1)  (120 289)  (120 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (74 290)  (74 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (17 2)  (89 290)  (89 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (90 290)  (90 290)  routing T_2_18.wire_logic_cluster/lc_5/out <X> T_2_18.lc_trk_g0_5
 (21 2)  (93 290)  (93 290)  routing T_2_18.sp4_v_b_7 <X> T_2_18.lc_trk_g0_7
 (22 2)  (94 290)  (94 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (95 290)  (95 290)  routing T_2_18.sp4_v_b_7 <X> T_2_18.lc_trk_g0_7
 (28 2)  (100 290)  (100 290)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 290)  (101 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 290)  (104 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 290)  (105 290)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 290)  (106 290)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (50 2)  (122 290)  (122 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 291)  (72 291)  routing T_2_18.glb_netwk_1 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (14 3)  (86 291)  (86 291)  routing T_2_18.sp4_r_v_b_28 <X> T_2_18.lc_trk_g0_4
 (17 3)  (89 291)  (89 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (98 291)  (98 291)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 291)  (99 291)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 291)  (100 291)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 291)  (101 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 291)  (102 291)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 291)  (103 291)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (112 291)  (112 291)  LC_1 Logic Functioning bit
 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_b_0 <X> T_2_18.sp12_h_r_0
 (26 4)  (98 292)  (98 292)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 292)  (101 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 292)  (102 292)  routing T_2_18.lc_trk_g0_5 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 292)  (104 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 292)  (105 292)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 292)  (106 292)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 292)  (108 292)  LC_2 Logic Functioning bit
 (37 4)  (109 292)  (109 292)  LC_2 Logic Functioning bit
 (38 4)  (110 292)  (110 292)  LC_2 Logic Functioning bit
 (41 4)  (113 292)  (113 292)  LC_2 Logic Functioning bit
 (42 4)  (114 292)  (114 292)  LC_2 Logic Functioning bit
 (43 4)  (115 292)  (115 292)  LC_2 Logic Functioning bit
 (50 4)  (122 292)  (122 292)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_v_b_0 <X> T_2_18.sp12_h_r_0
 (26 5)  (98 293)  (98 293)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 293)  (99 293)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 293)  (100 293)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 293)  (101 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 293)  (108 293)  LC_2 Logic Functioning bit
 (37 5)  (109 293)  (109 293)  LC_2 Logic Functioning bit
 (38 5)  (110 293)  (110 293)  LC_2 Logic Functioning bit
 (42 5)  (114 293)  (114 293)  LC_2 Logic Functioning bit
 (43 5)  (115 293)  (115 293)  LC_2 Logic Functioning bit
 (25 8)  (97 296)  (97 296)  routing T_2_18.rgt_op_2 <X> T_2_18.lc_trk_g2_2
 (22 9)  (94 297)  (94 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (96 297)  (96 297)  routing T_2_18.rgt_op_2 <X> T_2_18.lc_trk_g2_2
 (15 10)  (87 298)  (87 298)  routing T_2_18.rgt_op_5 <X> T_2_18.lc_trk_g2_5
 (17 10)  (89 298)  (89 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 298)  (90 298)  routing T_2_18.rgt_op_5 <X> T_2_18.lc_trk_g2_5
 (21 10)  (93 298)  (93 298)  routing T_2_18.wire_logic_cluster/lc_7/out <X> T_2_18.lc_trk_g2_7
 (22 10)  (94 298)  (94 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (98 298)  (98 298)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 298)  (100 298)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 298)  (101 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 298)  (104 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 298)  (105 298)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 298)  (106 298)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 298)  (109 298)  LC_5 Logic Functioning bit
 (39 10)  (111 298)  (111 298)  LC_5 Logic Functioning bit
 (51 10)  (123 298)  (123 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (87 299)  (87 299)  routing T_2_18.tnr_op_4 <X> T_2_18.lc_trk_g2_4
 (17 11)  (89 299)  (89 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (100 299)  (100 299)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 299)  (101 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 299)  (102 299)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 299)  (103 299)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (21 12)  (93 300)  (93 300)  routing T_2_18.rgt_op_3 <X> T_2_18.lc_trk_g3_3
 (22 12)  (94 300)  (94 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (96 300)  (96 300)  routing T_2_18.rgt_op_3 <X> T_2_18.lc_trk_g3_3
 (25 12)  (97 300)  (97 300)  routing T_2_18.sp4_h_r_34 <X> T_2_18.lc_trk_g3_2
 (29 12)  (101 300)  (101 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 300)  (102 300)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 300)  (104 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 300)  (105 300)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 300)  (106 300)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 300)  (108 300)  LC_6 Logic Functioning bit
 (37 12)  (109 300)  (109 300)  LC_6 Logic Functioning bit
 (38 12)  (110 300)  (110 300)  LC_6 Logic Functioning bit
 (39 12)  (111 300)  (111 300)  LC_6 Logic Functioning bit
 (41 12)  (113 300)  (113 300)  LC_6 Logic Functioning bit
 (43 12)  (115 300)  (115 300)  LC_6 Logic Functioning bit
 (45 12)  (117 300)  (117 300)  LC_6 Logic Functioning bit
 (15 13)  (87 301)  (87 301)  routing T_2_18.tnr_op_0 <X> T_2_18.lc_trk_g3_0
 (17 13)  (89 301)  (89 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (19 13)  (91 301)  (91 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (94 301)  (94 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (95 301)  (95 301)  routing T_2_18.sp4_h_r_34 <X> T_2_18.lc_trk_g3_2
 (24 13)  (96 301)  (96 301)  routing T_2_18.sp4_h_r_34 <X> T_2_18.lc_trk_g3_2
 (29 13)  (101 301)  (101 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 301)  (102 301)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 301)  (103 301)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 301)  (108 301)  LC_6 Logic Functioning bit
 (37 13)  (109 301)  (109 301)  LC_6 Logic Functioning bit
 (38 13)  (110 301)  (110 301)  LC_6 Logic Functioning bit
 (39 13)  (111 301)  (111 301)  LC_6 Logic Functioning bit
 (40 13)  (112 301)  (112 301)  LC_6 Logic Functioning bit
 (41 13)  (113 301)  (113 301)  LC_6 Logic Functioning bit
 (42 13)  (114 301)  (114 301)  LC_6 Logic Functioning bit
 (43 13)  (115 301)  (115 301)  LC_6 Logic Functioning bit
 (45 13)  (117 301)  (117 301)  LC_6 Logic Functioning bit
 (48 13)  (120 301)  (120 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (72 302)  (72 302)  routing T_2_18.glb_netwk_4 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 302)  (73 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 302)  (86 302)  routing T_2_18.rgt_op_4 <X> T_2_18.lc_trk_g3_4
 (21 14)  (93 302)  (93 302)  routing T_2_18.wire_logic_cluster/lc_7/out <X> T_2_18.lc_trk_g3_7
 (22 14)  (94 302)  (94 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (98 302)  (98 302)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 302)  (100 302)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 302)  (101 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 302)  (102 302)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 302)  (103 302)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 302)  (104 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 302)  (108 302)  LC_7 Logic Functioning bit
 (37 14)  (109 302)  (109 302)  LC_7 Logic Functioning bit
 (38 14)  (110 302)  (110 302)  LC_7 Logic Functioning bit
 (39 14)  (111 302)  (111 302)  LC_7 Logic Functioning bit
 (45 14)  (117 302)  (117 302)  LC_7 Logic Functioning bit
 (15 15)  (87 303)  (87 303)  routing T_2_18.rgt_op_4 <X> T_2_18.lc_trk_g3_4
 (17 15)  (89 303)  (89 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (98 303)  (98 303)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 303)  (100 303)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 303)  (101 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 303)  (108 303)  LC_7 Logic Functioning bit
 (37 15)  (109 303)  (109 303)  LC_7 Logic Functioning bit
 (38 15)  (110 303)  (110 303)  LC_7 Logic Functioning bit
 (39 15)  (111 303)  (111 303)  LC_7 Logic Functioning bit
 (40 15)  (112 303)  (112 303)  LC_7 Logic Functioning bit
 (42 15)  (114 303)  (114 303)  LC_7 Logic Functioning bit
 (45 15)  (117 303)  (117 303)  LC_7 Logic Functioning bit


LogicTile_3_18

 (12 0)  (138 288)  (138 288)  routing T_3_18.sp4_v_t_39 <X> T_3_18.sp4_h_r_2
 (15 0)  (141 288)  (141 288)  routing T_3_18.bot_op_1 <X> T_3_18.lc_trk_g0_1
 (17 0)  (143 288)  (143 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (147 288)  (147 288)  routing T_3_18.wire_logic_cluster/lc_3/out <X> T_3_18.lc_trk_g0_3
 (22 0)  (148 288)  (148 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (151 288)  (151 288)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g0_2
 (26 0)  (152 288)  (152 288)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 288)  (153 288)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 288)  (154 288)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 288)  (161 288)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.input_2_0
 (42 0)  (168 288)  (168 288)  LC_0 Logic Functioning bit
 (22 1)  (148 289)  (148 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (153 289)  (153 289)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 289)  (155 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 289)  (156 289)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 289)  (157 289)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 289)  (158 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (48 1)  (174 289)  (174 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (128 290)  (128 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (140 290)  (140 290)  routing T_3_18.wire_logic_cluster/lc_4/out <X> T_3_18.lc_trk_g0_4
 (22 2)  (148 290)  (148 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (150 290)  (150 290)  routing T_3_18.bot_op_7 <X> T_3_18.lc_trk_g0_7
 (29 2)  (155 290)  (155 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 290)  (156 290)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 290)  (157 290)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 290)  (158 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 290)  (160 290)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 290)  (163 290)  LC_1 Logic Functioning bit
 (39 2)  (165 290)  (165 290)  LC_1 Logic Functioning bit
 (40 2)  (166 290)  (166 290)  LC_1 Logic Functioning bit
 (41 2)  (167 290)  (167 290)  LC_1 Logic Functioning bit
 (42 2)  (168 290)  (168 290)  LC_1 Logic Functioning bit
 (43 2)  (169 290)  (169 290)  LC_1 Logic Functioning bit
 (0 3)  (126 291)  (126 291)  routing T_3_18.glb_netwk_1 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (6 3)  (132 291)  (132 291)  routing T_3_18.sp4_h_r_0 <X> T_3_18.sp4_h_l_37
 (17 3)  (143 291)  (143 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (37 3)  (163 291)  (163 291)  LC_1 Logic Functioning bit
 (39 3)  (165 291)  (165 291)  LC_1 Logic Functioning bit
 (40 3)  (166 291)  (166 291)  LC_1 Logic Functioning bit
 (41 3)  (167 291)  (167 291)  LC_1 Logic Functioning bit
 (42 3)  (168 291)  (168 291)  LC_1 Logic Functioning bit
 (43 3)  (169 291)  (169 291)  LC_1 Logic Functioning bit
 (5 4)  (131 292)  (131 292)  routing T_3_18.sp4_v_t_38 <X> T_3_18.sp4_h_r_3
 (12 4)  (138 292)  (138 292)  routing T_3_18.sp4_v_b_5 <X> T_3_18.sp4_h_r_5
 (22 4)  (148 292)  (148 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 292)  (150 292)  routing T_3_18.top_op_3 <X> T_3_18.lc_trk_g1_3
 (26 4)  (152 292)  (152 292)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 292)  (153 292)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 292)  (154 292)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 292)  (155 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 292)  (158 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (39 4)  (165 292)  (165 292)  LC_2 Logic Functioning bit
 (45 4)  (171 292)  (171 292)  LC_2 Logic Functioning bit
 (48 4)  (174 292)  (174 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (176 292)  (176 292)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (137 293)  (137 293)  routing T_3_18.sp4_v_b_5 <X> T_3_18.sp4_h_r_5
 (21 5)  (147 293)  (147 293)  routing T_3_18.top_op_3 <X> T_3_18.lc_trk_g1_3
 (26 5)  (152 293)  (152 293)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 293)  (153 293)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 293)  (155 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 293)  (156 293)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 293)  (157 293)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 293)  (162 293)  LC_2 Logic Functioning bit
 (41 5)  (167 293)  (167 293)  LC_2 Logic Functioning bit
 (43 5)  (169 293)  (169 293)  LC_2 Logic Functioning bit
 (11 6)  (137 294)  (137 294)  routing T_3_18.sp4_h_r_11 <X> T_3_18.sp4_v_t_40
 (13 6)  (139 294)  (139 294)  routing T_3_18.sp4_h_r_11 <X> T_3_18.sp4_v_t_40
 (14 6)  (140 294)  (140 294)  routing T_3_18.wire_logic_cluster/lc_4/out <X> T_3_18.lc_trk_g1_4
 (17 6)  (143 294)  (143 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 294)  (144 294)  routing T_3_18.wire_logic_cluster/lc_5/out <X> T_3_18.lc_trk_g1_5
 (21 6)  (147 294)  (147 294)  routing T_3_18.wire_logic_cluster/lc_7/out <X> T_3_18.lc_trk_g1_7
 (22 6)  (148 294)  (148 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (153 294)  (153 294)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 294)  (155 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 294)  (156 294)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 294)  (157 294)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 294)  (158 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 294)  (160 294)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (163 294)  (163 294)  LC_3 Logic Functioning bit
 (39 6)  (165 294)  (165 294)  LC_3 Logic Functioning bit
 (45 6)  (171 294)  (171 294)  LC_3 Logic Functioning bit
 (48 6)  (174 294)  (174 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (12 7)  (138 295)  (138 295)  routing T_3_18.sp4_h_r_11 <X> T_3_18.sp4_v_t_40
 (17 7)  (143 295)  (143 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (152 295)  (152 295)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 295)  (155 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 295)  (156 295)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (166 295)  (166 295)  LC_3 Logic Functioning bit
 (42 7)  (168 295)  (168 295)  LC_3 Logic Functioning bit
 (14 8)  (140 296)  (140 296)  routing T_3_18.bnl_op_0 <X> T_3_18.lc_trk_g2_0
 (21 8)  (147 296)  (147 296)  routing T_3_18.rgt_op_3 <X> T_3_18.lc_trk_g2_3
 (22 8)  (148 296)  (148 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (150 296)  (150 296)  routing T_3_18.rgt_op_3 <X> T_3_18.lc_trk_g2_3
 (26 8)  (152 296)  (152 296)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 296)  (155 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 296)  (157 296)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 296)  (158 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 296)  (160 296)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 296)  (161 296)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.input_2_4
 (39 8)  (165 296)  (165 296)  LC_4 Logic Functioning bit
 (41 8)  (167 296)  (167 296)  LC_4 Logic Functioning bit
 (45 8)  (171 296)  (171 296)  LC_4 Logic Functioning bit
 (14 9)  (140 297)  (140 297)  routing T_3_18.bnl_op_0 <X> T_3_18.lc_trk_g2_0
 (17 9)  (143 297)  (143 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 9)  (153 297)  (153 297)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 297)  (155 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 297)  (156 297)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 297)  (158 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (160 297)  (160 297)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.input_2_4
 (35 9)  (161 297)  (161 297)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.input_2_4
 (38 9)  (164 297)  (164 297)  LC_4 Logic Functioning bit
 (39 9)  (165 297)  (165 297)  LC_4 Logic Functioning bit
 (27 10)  (153 298)  (153 298)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 298)  (155 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 298)  (156 298)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 298)  (157 298)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 298)  (158 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 298)  (160 298)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (166 298)  (166 298)  LC_5 Logic Functioning bit
 (42 10)  (168 298)  (168 298)  LC_5 Logic Functioning bit
 (45 10)  (171 298)  (171 298)  LC_5 Logic Functioning bit
 (30 11)  (156 299)  (156 299)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (40 11)  (166 299)  (166 299)  LC_5 Logic Functioning bit
 (42 11)  (168 299)  (168 299)  LC_5 Logic Functioning bit
 (8 12)  (134 300)  (134 300)  routing T_3_18.sp4_v_b_10 <X> T_3_18.sp4_h_r_10
 (9 12)  (135 300)  (135 300)  routing T_3_18.sp4_v_b_10 <X> T_3_18.sp4_h_r_10
 (12 12)  (138 300)  (138 300)  routing T_3_18.sp4_v_b_11 <X> T_3_18.sp4_h_r_11
 (25 12)  (151 300)  (151 300)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g3_2
 (29 12)  (155 300)  (155 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 300)  (158 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 300)  (159 300)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (166 300)  (166 300)  LC_6 Logic Functioning bit
 (41 12)  (167 300)  (167 300)  LC_6 Logic Functioning bit
 (11 13)  (137 301)  (137 301)  routing T_3_18.sp4_v_b_11 <X> T_3_18.sp4_h_r_11
 (22 13)  (148 301)  (148 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (152 301)  (152 301)  routing T_3_18.lc_trk_g0_2 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 301)  (155 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 301)  (157 301)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 301)  (158 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (159 301)  (159 301)  routing T_3_18.lc_trk_g2_0 <X> T_3_18.input_2_6
 (40 13)  (166 301)  (166 301)  LC_6 Logic Functioning bit
 (16 14)  (142 302)  (142 302)  routing T_3_18.sp12_v_b_21 <X> T_3_18.lc_trk_g3_5
 (17 14)  (143 302)  (143 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (152 302)  (152 302)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 302)  (153 302)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 302)  (154 302)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 302)  (155 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 302)  (156 302)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 302)  (158 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 302)  (160 302)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 302)  (162 302)  LC_7 Logic Functioning bit
 (37 14)  (163 302)  (163 302)  LC_7 Logic Functioning bit
 (38 14)  (164 302)  (164 302)  LC_7 Logic Functioning bit
 (39 14)  (165 302)  (165 302)  LC_7 Logic Functioning bit
 (41 14)  (167 302)  (167 302)  LC_7 Logic Functioning bit
 (43 14)  (169 302)  (169 302)  LC_7 Logic Functioning bit
 (50 14)  (176 302)  (176 302)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (134 303)  (134 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (9 15)  (135 303)  (135 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (10 15)  (136 303)  (136 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (18 15)  (144 303)  (144 303)  routing T_3_18.sp12_v_b_21 <X> T_3_18.lc_trk_g3_5
 (26 15)  (152 303)  (152 303)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 303)  (155 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 303)  (157 303)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 303)  (162 303)  LC_7 Logic Functioning bit
 (37 15)  (163 303)  (163 303)  LC_7 Logic Functioning bit
 (38 15)  (164 303)  (164 303)  LC_7 Logic Functioning bit
 (39 15)  (165 303)  (165 303)  LC_7 Logic Functioning bit
 (40 15)  (166 303)  (166 303)  LC_7 Logic Functioning bit
 (41 15)  (167 303)  (167 303)  LC_7 Logic Functioning bit
 (42 15)  (168 303)  (168 303)  LC_7 Logic Functioning bit


LogicTile_4_18

 (14 0)  (194 288)  (194 288)  routing T_4_18.lft_op_0 <X> T_4_18.lc_trk_g0_0
 (29 0)  (209 288)  (209 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 288)  (210 288)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 288)  (211 288)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 288)  (212 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 288)  (214 288)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 288)  (216 288)  LC_0 Logic Functioning bit
 (38 0)  (218 288)  (218 288)  LC_0 Logic Functioning bit
 (15 1)  (195 289)  (195 289)  routing T_4_18.lft_op_0 <X> T_4_18.lc_trk_g0_0
 (17 1)  (197 289)  (197 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (210 289)  (210 289)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 289)  (211 289)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 289)  (216 289)  LC_0 Logic Functioning bit
 (38 1)  (218 289)  (218 289)  LC_0 Logic Functioning bit
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (17 2)  (197 290)  (197 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (198 290)  (198 290)  routing T_4_18.wire_logic_cluster/lc_5/out <X> T_4_18.lc_trk_g0_5
 (19 2)  (199 290)  (199 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (201 290)  (201 290)  routing T_4_18.sp4_h_l_10 <X> T_4_18.lc_trk_g0_7
 (22 2)  (202 290)  (202 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (203 290)  (203 290)  routing T_4_18.sp4_h_l_10 <X> T_4_18.lc_trk_g0_7
 (24 2)  (204 290)  (204 290)  routing T_4_18.sp4_h_l_10 <X> T_4_18.lc_trk_g0_7
 (25 2)  (205 290)  (205 290)  routing T_4_18.sp4_h_r_14 <X> T_4_18.lc_trk_g0_6
 (0 3)  (180 291)  (180 291)  routing T_4_18.glb_netwk_1 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (21 3)  (201 291)  (201 291)  routing T_4_18.sp4_h_l_10 <X> T_4_18.lc_trk_g0_7
 (22 3)  (202 291)  (202 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (203 291)  (203 291)  routing T_4_18.sp4_h_r_14 <X> T_4_18.lc_trk_g0_6
 (24 3)  (204 291)  (204 291)  routing T_4_18.sp4_h_r_14 <X> T_4_18.lc_trk_g0_6
 (21 4)  (201 292)  (201 292)  routing T_4_18.sp4_v_b_11 <X> T_4_18.lc_trk_g1_3
 (22 4)  (202 292)  (202 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (203 292)  (203 292)  routing T_4_18.sp4_v_b_11 <X> T_4_18.lc_trk_g1_3
 (9 5)  (189 293)  (189 293)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_v_b_4
 (10 5)  (190 293)  (190 293)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_v_b_4
 (21 5)  (201 293)  (201 293)  routing T_4_18.sp4_v_b_11 <X> T_4_18.lc_trk_g1_3
 (3 6)  (183 294)  (183 294)  routing T_4_18.sp12_v_b_0 <X> T_4_18.sp12_v_t_23
 (14 6)  (194 294)  (194 294)  routing T_4_18.lft_op_4 <X> T_4_18.lc_trk_g1_4
 (17 6)  (197 294)  (197 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 294)  (198 294)  routing T_4_18.wire_logic_cluster/lc_5/out <X> T_4_18.lc_trk_g1_5
 (22 6)  (202 294)  (202 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (205 294)  (205 294)  routing T_4_18.wire_logic_cluster/lc_6/out <X> T_4_18.lc_trk_g1_6
 (26 6)  (206 294)  (206 294)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 294)  (209 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 294)  (211 294)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 294)  (212 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 294)  (214 294)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 294)  (216 294)  LC_3 Logic Functioning bit
 (38 6)  (218 294)  (218 294)  LC_3 Logic Functioning bit
 (15 7)  (195 295)  (195 295)  routing T_4_18.lft_op_4 <X> T_4_18.lc_trk_g1_4
 (17 7)  (197 295)  (197 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (202 295)  (202 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (206 295)  (206 295)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 295)  (209 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 295)  (216 295)  LC_3 Logic Functioning bit
 (37 7)  (217 295)  (217 295)  LC_3 Logic Functioning bit
 (38 7)  (218 295)  (218 295)  LC_3 Logic Functioning bit
 (39 7)  (219 295)  (219 295)  LC_3 Logic Functioning bit
 (14 8)  (194 296)  (194 296)  routing T_4_18.wire_logic_cluster/lc_0/out <X> T_4_18.lc_trk_g2_0
 (27 8)  (207 296)  (207 296)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 296)  (209 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 296)  (210 296)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 296)  (212 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 296)  (213 296)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 296)  (214 296)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 296)  (216 296)  LC_4 Logic Functioning bit
 (37 8)  (217 296)  (217 296)  LC_4 Logic Functioning bit
 (38 8)  (218 296)  (218 296)  LC_4 Logic Functioning bit
 (41 8)  (221 296)  (221 296)  LC_4 Logic Functioning bit
 (42 8)  (222 296)  (222 296)  LC_4 Logic Functioning bit
 (43 8)  (223 296)  (223 296)  LC_4 Logic Functioning bit
 (50 8)  (230 296)  (230 296)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (197 297)  (197 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (208 297)  (208 297)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 297)  (209 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 297)  (210 297)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 297)  (211 297)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (216 297)  (216 297)  LC_4 Logic Functioning bit
 (37 9)  (217 297)  (217 297)  LC_4 Logic Functioning bit
 (38 9)  (218 297)  (218 297)  LC_4 Logic Functioning bit
 (39 9)  (219 297)  (219 297)  LC_4 Logic Functioning bit
 (40 9)  (220 297)  (220 297)  LC_4 Logic Functioning bit
 (42 9)  (222 297)  (222 297)  LC_4 Logic Functioning bit
 (43 9)  (223 297)  (223 297)  LC_4 Logic Functioning bit
 (8 10)  (188 298)  (188 298)  routing T_4_18.sp4_v_t_36 <X> T_4_18.sp4_h_l_42
 (9 10)  (189 298)  (189 298)  routing T_4_18.sp4_v_t_36 <X> T_4_18.sp4_h_l_42
 (10 10)  (190 298)  (190 298)  routing T_4_18.sp4_v_t_36 <X> T_4_18.sp4_h_l_42
 (25 10)  (205 298)  (205 298)  routing T_4_18.wire_logic_cluster/lc_6/out <X> T_4_18.lc_trk_g2_6
 (26 10)  (206 298)  (206 298)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 298)  (209 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 298)  (211 298)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 298)  (212 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 298)  (214 298)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 298)  (215 298)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.input_2_5
 (36 10)  (216 298)  (216 298)  LC_5 Logic Functioning bit
 (38 10)  (218 298)  (218 298)  LC_5 Logic Functioning bit
 (41 10)  (221 298)  (221 298)  LC_5 Logic Functioning bit
 (42 10)  (222 298)  (222 298)  LC_5 Logic Functioning bit
 (43 10)  (223 298)  (223 298)  LC_5 Logic Functioning bit
 (45 10)  (225 298)  (225 298)  LC_5 Logic Functioning bit
 (51 10)  (231 298)  (231 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (202 299)  (202 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (207 299)  (207 299)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 299)  (208 299)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 299)  (209 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 299)  (211 299)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 299)  (212 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (217 299)  (217 299)  LC_5 Logic Functioning bit
 (39 11)  (219 299)  (219 299)  LC_5 Logic Functioning bit
 (40 11)  (220 299)  (220 299)  LC_5 Logic Functioning bit
 (42 11)  (222 299)  (222 299)  LC_5 Logic Functioning bit
 (45 11)  (225 299)  (225 299)  LC_5 Logic Functioning bit
 (48 11)  (228 299)  (228 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (231 299)  (231 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (205 300)  (205 300)  routing T_4_18.bnl_op_2 <X> T_4_18.lc_trk_g3_2
 (26 12)  (206 300)  (206 300)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 300)  (207 300)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 300)  (208 300)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 300)  (209 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 300)  (211 300)  routing T_4_18.lc_trk_g1_4 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 300)  (212 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 300)  (214 300)  routing T_4_18.lc_trk_g1_4 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (220 300)  (220 300)  LC_6 Logic Functioning bit
 (45 12)  (225 300)  (225 300)  LC_6 Logic Functioning bit
 (51 12)  (231 300)  (231 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (232 300)  (232 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (202 301)  (202 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (205 301)  (205 301)  routing T_4_18.bnl_op_2 <X> T_4_18.lc_trk_g3_2
 (26 13)  (206 301)  (206 301)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 301)  (208 301)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 301)  (209 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 301)  (210 301)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 301)  (212 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (214 301)  (214 301)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.input_2_6
 (35 13)  (215 301)  (215 301)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.input_2_6
 (39 13)  (219 301)  (219 301)  LC_6 Logic Functioning bit
 (40 13)  (220 301)  (220 301)  LC_6 Logic Functioning bit
 (45 13)  (225 301)  (225 301)  LC_6 Logic Functioning bit
 (0 14)  (180 302)  (180 302)  routing T_4_18.glb_netwk_4 <X> T_4_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 302)  (181 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (190 302)  (190 302)  routing T_4_18.sp4_v_b_5 <X> T_4_18.sp4_h_l_47
 (14 14)  (194 302)  (194 302)  routing T_4_18.sp4_v_b_36 <X> T_4_18.lc_trk_g3_4
 (25 14)  (205 302)  (205 302)  routing T_4_18.sp4_h_r_38 <X> T_4_18.lc_trk_g3_6
 (26 14)  (206 302)  (206 302)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 302)  (209 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 302)  (211 302)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 302)  (212 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (215 302)  (215 302)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.input_2_7
 (36 14)  (216 302)  (216 302)  LC_7 Logic Functioning bit
 (37 14)  (217 302)  (217 302)  LC_7 Logic Functioning bit
 (38 14)  (218 302)  (218 302)  LC_7 Logic Functioning bit
 (42 14)  (222 302)  (222 302)  LC_7 Logic Functioning bit
 (43 14)  (223 302)  (223 302)  LC_7 Logic Functioning bit
 (14 15)  (194 303)  (194 303)  routing T_4_18.sp4_v_b_36 <X> T_4_18.lc_trk_g3_4
 (16 15)  (196 303)  (196 303)  routing T_4_18.sp4_v_b_36 <X> T_4_18.lc_trk_g3_4
 (17 15)  (197 303)  (197 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (202 303)  (202 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (203 303)  (203 303)  routing T_4_18.sp4_h_r_38 <X> T_4_18.lc_trk_g3_6
 (24 15)  (204 303)  (204 303)  routing T_4_18.sp4_h_r_38 <X> T_4_18.lc_trk_g3_6
 (26 15)  (206 303)  (206 303)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 303)  (207 303)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 303)  (209 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 303)  (211 303)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 303)  (212 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (213 303)  (213 303)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.input_2_7
 (34 15)  (214 303)  (214 303)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.input_2_7
 (35 15)  (215 303)  (215 303)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.input_2_7
 (36 15)  (216 303)  (216 303)  LC_7 Logic Functioning bit
 (37 15)  (217 303)  (217 303)  LC_7 Logic Functioning bit
 (42 15)  (222 303)  (222 303)  LC_7 Logic Functioning bit
 (43 15)  (223 303)  (223 303)  LC_7 Logic Functioning bit


LogicTile_5_18

 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (248 290)  (248 290)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g0_4
 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_1 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (17 3)  (251 291)  (251 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (5 4)  (239 292)  (239 292)  routing T_5_18.sp4_v_t_38 <X> T_5_18.sp4_h_r_3
 (5 6)  (239 294)  (239 294)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_l_38
 (14 6)  (248 294)  (248 294)  routing T_5_18.lft_op_4 <X> T_5_18.lc_trk_g1_4
 (25 6)  (259 294)  (259 294)  routing T_5_18.lft_op_6 <X> T_5_18.lc_trk_g1_6
 (4 7)  (238 295)  (238 295)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_l_38
 (6 7)  (240 295)  (240 295)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_l_38
 (15 7)  (249 295)  (249 295)  routing T_5_18.lft_op_4 <X> T_5_18.lc_trk_g1_4
 (17 7)  (251 295)  (251 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (256 295)  (256 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (258 295)  (258 295)  routing T_5_18.lft_op_6 <X> T_5_18.lc_trk_g1_6
 (15 8)  (249 296)  (249 296)  routing T_5_18.sp4_v_t_28 <X> T_5_18.lc_trk_g2_1
 (16 8)  (250 296)  (250 296)  routing T_5_18.sp4_v_t_28 <X> T_5_18.lc_trk_g2_1
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (260 296)  (260 296)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 296)  (262 296)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 296)  (264 296)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 296)  (267 296)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 296)  (271 296)  LC_4 Logic Functioning bit
 (38 8)  (272 296)  (272 296)  LC_4 Logic Functioning bit
 (39 8)  (273 296)  (273 296)  LC_4 Logic Functioning bit
 (40 8)  (274 296)  (274 296)  LC_4 Logic Functioning bit
 (41 8)  (275 296)  (275 296)  LC_4 Logic Functioning bit
 (42 8)  (276 296)  (276 296)  LC_4 Logic Functioning bit
 (43 8)  (277 296)  (277 296)  LC_4 Logic Functioning bit
 (45 8)  (279 296)  (279 296)  LC_4 Logic Functioning bit
 (46 8)  (280 296)  (280 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (242 297)  (242 297)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_v_b_7
 (9 9)  (243 297)  (243 297)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_v_b_7
 (10 9)  (244 297)  (244 297)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_v_b_7
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 297)  (266 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (267 297)  (267 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (34 9)  (268 297)  (268 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (35 9)  (269 297)  (269 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (37 9)  (271 297)  (271 297)  LC_4 Logic Functioning bit
 (39 9)  (273 297)  (273 297)  LC_4 Logic Functioning bit
 (40 9)  (274 297)  (274 297)  LC_4 Logic Functioning bit
 (42 9)  (276 297)  (276 297)  LC_4 Logic Functioning bit
 (43 9)  (277 297)  (277 297)  LC_4 Logic Functioning bit
 (45 9)  (279 297)  (279 297)  LC_4 Logic Functioning bit
 (48 9)  (282 297)  (282 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (249 298)  (249 298)  routing T_5_18.sp4_h_l_16 <X> T_5_18.lc_trk_g2_5
 (16 10)  (250 298)  (250 298)  routing T_5_18.sp4_h_l_16 <X> T_5_18.lc_trk_g2_5
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (259 298)  (259 298)  routing T_5_18.wire_logic_cluster/lc_6/out <X> T_5_18.lc_trk_g2_6
 (18 11)  (252 299)  (252 299)  routing T_5_18.sp4_h_l_16 <X> T_5_18.lc_trk_g2_5
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (249 300)  (249 300)  routing T_5_18.tnl_op_1 <X> T_5_18.lc_trk_g3_1
 (17 12)  (251 300)  (251 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (255 300)  (255 300)  routing T_5_18.bnl_op_3 <X> T_5_18.lc_trk_g3_3
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (261 300)  (261 300)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 300)  (264 300)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 300)  (265 300)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 300)  (268 300)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 300)  (269 300)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_6
 (36 12)  (270 300)  (270 300)  LC_6 Logic Functioning bit
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (42 12)  (276 300)  (276 300)  LC_6 Logic Functioning bit
 (43 12)  (277 300)  (277 300)  LC_6 Logic Functioning bit
 (45 12)  (279 300)  (279 300)  LC_6 Logic Functioning bit
 (46 12)  (280 300)  (280 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (252 301)  (252 301)  routing T_5_18.tnl_op_1 <X> T_5_18.lc_trk_g3_1
 (21 13)  (255 301)  (255 301)  routing T_5_18.bnl_op_3 <X> T_5_18.lc_trk_g3_3
 (27 13)  (261 301)  (261 301)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 301)  (262 301)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 301)  (264 301)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 301)  (266 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (267 301)  (267 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_6
 (35 13)  (269 301)  (269 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_6
 (42 13)  (276 301)  (276 301)  LC_6 Logic Functioning bit
 (43 13)  (277 301)  (277 301)  LC_6 Logic Functioning bit
 (45 13)  (279 301)  (279 301)  LC_6 Logic Functioning bit
 (0 14)  (234 302)  (234 302)  routing T_5_18.glb_netwk_4 <X> T_5_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 302)  (235 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (242 303)  (242 303)  routing T_5_18.sp4_v_b_7 <X> T_5_18.sp4_v_t_47
 (10 15)  (244 303)  (244 303)  routing T_5_18.sp4_v_b_7 <X> T_5_18.sp4_v_t_47


LogicTile_6_18

 (28 2)  (316 290)  (316 290)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 290)  (319 290)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (37 2)  (325 290)  (325 290)  LC_1 Logic Functioning bit
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (41 2)  (329 290)  (329 290)  LC_1 Logic Functioning bit
 (43 2)  (331 290)  (331 290)  LC_1 Logic Functioning bit
 (14 3)  (302 291)  (302 291)  routing T_6_18.top_op_4 <X> T_6_18.lc_trk_g0_4
 (15 3)  (303 291)  (303 291)  routing T_6_18.top_op_4 <X> T_6_18.lc_trk_g0_4
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (39 3)  (327 291)  (327 291)  LC_1 Logic Functioning bit
 (41 3)  (329 291)  (329 291)  LC_1 Logic Functioning bit
 (43 3)  (331 291)  (331 291)  LC_1 Logic Functioning bit
 (14 8)  (302 296)  (302 296)  routing T_6_18.bnl_op_0 <X> T_6_18.lc_trk_g2_0
 (14 9)  (302 297)  (302 297)  routing T_6_18.bnl_op_0 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 12)  (314 300)  (314 300)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 300)  (315 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 300)  (316 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 300)  (318 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 300)  (321 300)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 300)  (322 300)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (38 12)  (326 300)  (326 300)  LC_6 Logic Functioning bit
 (41 12)  (329 300)  (329 300)  LC_6 Logic Functioning bit
 (43 12)  (331 300)  (331 300)  LC_6 Logic Functioning bit
 (22 13)  (310 301)  (310 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (311 301)  (311 301)  routing T_6_18.sp4_v_b_42 <X> T_6_18.lc_trk_g3_2
 (24 13)  (312 301)  (312 301)  routing T_6_18.sp4_v_b_42 <X> T_6_18.lc_trk_g3_2
 (26 13)  (314 301)  (314 301)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 301)  (315 301)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 301)  (316 301)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 301)  (318 301)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 301)  (319 301)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (38 13)  (326 301)  (326 301)  LC_6 Logic Functioning bit
 (21 14)  (309 302)  (309 302)  routing T_6_18.sp4_h_r_39 <X> T_6_18.lc_trk_g3_7
 (22 14)  (310 302)  (310 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (311 302)  (311 302)  routing T_6_18.sp4_h_r_39 <X> T_6_18.lc_trk_g3_7
 (24 14)  (312 302)  (312 302)  routing T_6_18.sp4_h_r_39 <X> T_6_18.lc_trk_g3_7
 (25 14)  (313 302)  (313 302)  routing T_6_18.sp4_h_r_38 <X> T_6_18.lc_trk_g3_6
 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (311 303)  (311 303)  routing T_6_18.sp4_h_r_38 <X> T_6_18.lc_trk_g3_6
 (24 15)  (312 303)  (312 303)  routing T_6_18.sp4_h_r_38 <X> T_6_18.lc_trk_g3_6


LogicTile_7_18

 (15 0)  (357 288)  (357 288)  routing T_7_18.lft_op_1 <X> T_7_18.lc_trk_g0_1
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 288)  (360 288)  routing T_7_18.lft_op_1 <X> T_7_18.lc_trk_g0_1
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_1 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 4)  (343 292)  (343 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (342 293)  (342 293)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (25 6)  (367 294)  (367 294)  routing T_7_18.lft_op_6 <X> T_7_18.lc_trk_g1_6
 (27 6)  (369 294)  (369 294)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 294)  (370 294)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 294)  (375 294)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 294)  (377 294)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.input_2_3
 (40 6)  (382 294)  (382 294)  LC_3 Logic Functioning bit
 (45 6)  (387 294)  (387 294)  LC_3 Logic Functioning bit
 (22 7)  (364 295)  (364 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (366 295)  (366 295)  routing T_7_18.lft_op_6 <X> T_7_18.lc_trk_g1_6
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 295)  (372 295)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 295)  (373 295)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 295)  (374 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (376 295)  (376 295)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.input_2_3
 (35 7)  (377 295)  (377 295)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.input_2_3
 (53 7)  (395 295)  (395 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (19 10)  (361 298)  (361 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (365 299)  (365 299)  routing T_7_18.sp4_v_b_46 <X> T_7_18.lc_trk_g2_6
 (24 11)  (366 299)  (366 299)  routing T_7_18.sp4_v_b_46 <X> T_7_18.lc_trk_g2_6
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 300)  (365 300)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g3_3
 (21 13)  (363 301)  (363 301)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g3_3


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (12 10)  (5 282)  (5 282)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_horz_20 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_20 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (4 14)  (13 286)  (13 286)  routing T_0_17.logic_op_rgt_6 <X> T_0_17.lc_trk_g1_6
 (16 14)  (1 286)  (1 286)  IOB_1 IO Functioning bit
 (4 15)  (13 287)  (13 287)  routing T_0_17.logic_op_rgt_6 <X> T_0_17.lc_trk_g1_6
 (7 15)  (10 287)  (10 287)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_rgt_6 lc_trk_g1_6


LogicTile_1_17

 (8 0)  (26 272)  (26 272)  routing T_1_17.sp4_v_b_1 <X> T_1_17.sp4_h_r_1
 (9 0)  (27 272)  (27 272)  routing T_1_17.sp4_v_b_1 <X> T_1_17.sp4_h_r_1
 (17 2)  (35 274)  (35 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (17 3)  (35 275)  (35 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (40 275)  (40 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 275)  (42 275)  routing T_1_17.bot_op_6 <X> T_1_17.lc_trk_g0_6
 (1 6)  (19 278)  (19 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (26 6)  (44 278)  (44 278)  routing T_1_17.lc_trk_g0_5 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (49 278)  (49 278)  routing T_1_17.lc_trk_g0_6 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 278)  (50 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (59 278)  (59 278)  LC_3 Logic Functioning bit
 (43 6)  (61 278)  (61 278)  LC_3 Logic Functioning bit
 (46 6)  (64 278)  (64 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (19 279)  (19 279)  routing T_1_17.glb_netwk_4 <X> T_1_17.glb2local_0
 (29 7)  (47 279)  (47 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 279)  (49 279)  routing T_1_17.lc_trk_g0_6 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (40 7)  (58 279)  (58 279)  LC_3 Logic Functioning bit
 (42 7)  (60 279)  (60 279)  LC_3 Logic Functioning bit
 (1 8)  (19 280)  (19 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_1 glb2local_1
 (0 9)  (18 281)  (18 281)  routing T_1_17.glb_netwk_1 <X> T_1_17.glb2local_1
 (26 12)  (44 284)  (44 284)  routing T_1_17.lc_trk_g0_4 <X> T_1_17.wire_logic_cluster/lc_6/in_0
 (37 12)  (55 284)  (55 284)  LC_6 Logic Functioning bit
 (39 12)  (57 284)  (57 284)  LC_6 Logic Functioning bit
 (40 12)  (58 284)  (58 284)  LC_6 Logic Functioning bit
 (42 12)  (60 284)  (60 284)  LC_6 Logic Functioning bit
 (29 13)  (47 285)  (47 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (54 285)  (54 285)  LC_6 Logic Functioning bit
 (38 13)  (56 285)  (56 285)  LC_6 Logic Functioning bit
 (41 13)  (59 285)  (59 285)  LC_6 Logic Functioning bit
 (43 13)  (61 285)  (61 285)  LC_6 Logic Functioning bit


LogicTile_2_17

 (13 0)  (85 272)  (85 272)  routing T_2_17.sp4_v_t_39 <X> T_2_17.sp4_v_b_2
 (26 0)  (98 272)  (98 272)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 272)  (99 272)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 272)  (100 272)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 272)  (101 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 272)  (104 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 272)  (105 272)  routing T_2_17.lc_trk_g2_1 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 272)  (107 272)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.input_2_0
 (36 0)  (108 272)  (108 272)  LC_0 Logic Functioning bit
 (37 0)  (109 272)  (109 272)  LC_0 Logic Functioning bit
 (38 0)  (110 272)  (110 272)  LC_0 Logic Functioning bit
 (39 0)  (111 272)  (111 272)  LC_0 Logic Functioning bit
 (41 0)  (113 272)  (113 272)  LC_0 Logic Functioning bit
 (42 0)  (114 272)  (114 272)  LC_0 Logic Functioning bit
 (43 0)  (115 272)  (115 272)  LC_0 Logic Functioning bit
 (4 1)  (76 273)  (76 273)  routing T_2_17.sp4_v_t_42 <X> T_2_17.sp4_h_r_0
 (26 1)  (98 273)  (98 273)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 273)  (99 273)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 273)  (101 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 273)  (104 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (105 273)  (105 273)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.input_2_0
 (34 1)  (106 273)  (106 273)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.input_2_0
 (35 1)  (107 273)  (107 273)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.input_2_0
 (36 1)  (108 273)  (108 273)  LC_0 Logic Functioning bit
 (37 1)  (109 273)  (109 273)  LC_0 Logic Functioning bit
 (38 1)  (110 273)  (110 273)  LC_0 Logic Functioning bit
 (39 1)  (111 273)  (111 273)  LC_0 Logic Functioning bit
 (40 1)  (112 273)  (112 273)  LC_0 Logic Functioning bit
 (41 1)  (113 273)  (113 273)  LC_0 Logic Functioning bit
 (42 1)  (114 273)  (114 273)  LC_0 Logic Functioning bit
 (43 1)  (115 273)  (115 273)  LC_0 Logic Functioning bit
 (2 2)  (74 274)  (74 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (28 2)  (100 274)  (100 274)  routing T_2_17.lc_trk_g2_0 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 274)  (101 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 274)  (103 274)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 274)  (104 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 274)  (105 274)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 274)  (107 274)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_1
 (36 2)  (108 274)  (108 274)  LC_1 Logic Functioning bit
 (43 2)  (115 274)  (115 274)  LC_1 Logic Functioning bit
 (45 2)  (117 274)  (117 274)  LC_1 Logic Functioning bit
 (52 2)  (124 274)  (124 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (72 275)  (72 275)  routing T_2_17.glb_netwk_1 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (28 3)  (100 275)  (100 275)  routing T_2_17.lc_trk_g2_1 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 275)  (101 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 275)  (103 275)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 275)  (104 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 275)  (105 275)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_1
 (34 3)  (106 275)  (106 275)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_1
 (35 3)  (107 275)  (107 275)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_1
 (36 3)  (108 275)  (108 275)  LC_1 Logic Functioning bit
 (37 3)  (109 275)  (109 275)  LC_1 Logic Functioning bit
 (42 3)  (114 275)  (114 275)  LC_1 Logic Functioning bit
 (45 3)  (117 275)  (117 275)  LC_1 Logic Functioning bit
 (46 3)  (118 275)  (118 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (123 275)  (123 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (98 276)  (98 276)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (103 276)  (103 276)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 276)  (104 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 276)  (105 276)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 276)  (108 276)  LC_2 Logic Functioning bit
 (37 4)  (109 276)  (109 276)  LC_2 Logic Functioning bit
 (38 4)  (110 276)  (110 276)  LC_2 Logic Functioning bit
 (39 4)  (111 276)  (111 276)  LC_2 Logic Functioning bit
 (41 4)  (113 276)  (113 276)  LC_2 Logic Functioning bit
 (43 4)  (115 276)  (115 276)  LC_2 Logic Functioning bit
 (26 5)  (98 277)  (98 277)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 277)  (99 277)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 277)  (101 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 277)  (103 277)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 277)  (108 277)  LC_2 Logic Functioning bit
 (37 5)  (109 277)  (109 277)  LC_2 Logic Functioning bit
 (38 5)  (110 277)  (110 277)  LC_2 Logic Functioning bit
 (39 5)  (111 277)  (111 277)  LC_2 Logic Functioning bit
 (40 5)  (112 277)  (112 277)  LC_2 Logic Functioning bit
 (42 5)  (114 277)  (114 277)  LC_2 Logic Functioning bit
 (51 5)  (123 277)  (123 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (86 278)  (86 278)  routing T_2_17.sp4_h_l_1 <X> T_2_17.lc_trk_g1_4
 (17 6)  (89 278)  (89 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 278)  (90 278)  routing T_2_17.wire_logic_cluster/lc_5/out <X> T_2_17.lc_trk_g1_5
 (21 6)  (93 278)  (93 278)  routing T_2_17.wire_logic_cluster/lc_7/out <X> T_2_17.lc_trk_g1_7
 (22 6)  (94 278)  (94 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (100 278)  (100 278)  routing T_2_17.lc_trk_g2_0 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 278)  (101 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 278)  (104 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 278)  (105 278)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (112 278)  (112 278)  LC_3 Logic Functioning bit
 (50 6)  (122 278)  (122 278)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (87 279)  (87 279)  routing T_2_17.sp4_h_l_1 <X> T_2_17.lc_trk_g1_4
 (16 7)  (88 279)  (88 279)  routing T_2_17.sp4_h_l_1 <X> T_2_17.lc_trk_g1_4
 (17 7)  (89 279)  (89 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (100 279)  (100 279)  routing T_2_17.lc_trk_g2_1 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 279)  (101 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 279)  (103 279)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (14 8)  (86 280)  (86 280)  routing T_2_17.rgt_op_0 <X> T_2_17.lc_trk_g2_0
 (17 8)  (89 280)  (89 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 280)  (90 280)  routing T_2_17.wire_logic_cluster/lc_1/out <X> T_2_17.lc_trk_g2_1
 (21 8)  (93 280)  (93 280)  routing T_2_17.sp12_v_t_0 <X> T_2_17.lc_trk_g2_3
 (22 8)  (94 280)  (94 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (96 280)  (96 280)  routing T_2_17.sp12_v_t_0 <X> T_2_17.lc_trk_g2_3
 (25 8)  (97 280)  (97 280)  routing T_2_17.bnl_op_2 <X> T_2_17.lc_trk_g2_2
 (27 8)  (99 280)  (99 280)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 280)  (100 280)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 280)  (101 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 280)  (103 280)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 280)  (104 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 280)  (105 280)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (114 280)  (114 280)  LC_4 Logic Functioning bit
 (50 8)  (122 280)  (122 280)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (87 281)  (87 281)  routing T_2_17.rgt_op_0 <X> T_2_17.lc_trk_g2_0
 (17 9)  (89 281)  (89 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (93 281)  (93 281)  routing T_2_17.sp12_v_t_0 <X> T_2_17.lc_trk_g2_3
 (22 9)  (94 281)  (94 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (97 281)  (97 281)  routing T_2_17.bnl_op_2 <X> T_2_17.lc_trk_g2_2
 (30 9)  (102 281)  (102 281)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (42 9)  (114 281)  (114 281)  LC_4 Logic Functioning bit
 (15 10)  (87 282)  (87 282)  routing T_2_17.sp4_h_l_16 <X> T_2_17.lc_trk_g2_5
 (16 10)  (88 282)  (88 282)  routing T_2_17.sp4_h_l_16 <X> T_2_17.lc_trk_g2_5
 (17 10)  (89 282)  (89 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (93 282)  (93 282)  routing T_2_17.bnl_op_7 <X> T_2_17.lc_trk_g2_7
 (22 10)  (94 282)  (94 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (97 282)  (97 282)  routing T_2_17.sp4_h_r_46 <X> T_2_17.lc_trk_g2_6
 (26 10)  (98 282)  (98 282)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 282)  (99 282)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 282)  (101 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 282)  (102 282)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 282)  (104 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 282)  (105 282)  routing T_2_17.lc_trk_g2_0 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (110 282)  (110 282)  LC_5 Logic Functioning bit
 (40 10)  (112 282)  (112 282)  LC_5 Logic Functioning bit
 (41 10)  (113 282)  (113 282)  LC_5 Logic Functioning bit
 (45 10)  (117 282)  (117 282)  LC_5 Logic Functioning bit
 (50 10)  (122 282)  (122 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (123 282)  (123 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (90 283)  (90 283)  routing T_2_17.sp4_h_l_16 <X> T_2_17.lc_trk_g2_5
 (21 11)  (93 283)  (93 283)  routing T_2_17.bnl_op_7 <X> T_2_17.lc_trk_g2_7
 (22 11)  (94 283)  (94 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (95 283)  (95 283)  routing T_2_17.sp4_h_r_46 <X> T_2_17.lc_trk_g2_6
 (24 11)  (96 283)  (96 283)  routing T_2_17.sp4_h_r_46 <X> T_2_17.lc_trk_g2_6
 (25 11)  (97 283)  (97 283)  routing T_2_17.sp4_h_r_46 <X> T_2_17.lc_trk_g2_6
 (27 11)  (99 283)  (99 283)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 283)  (101 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 283)  (108 283)  LC_5 Logic Functioning bit
 (38 11)  (110 283)  (110 283)  LC_5 Logic Functioning bit
 (39 11)  (111 283)  (111 283)  LC_5 Logic Functioning bit
 (40 11)  (112 283)  (112 283)  LC_5 Logic Functioning bit
 (41 11)  (113 283)  (113 283)  LC_5 Logic Functioning bit
 (45 11)  (117 283)  (117 283)  LC_5 Logic Functioning bit
 (12 12)  (84 284)  (84 284)  routing T_2_17.sp4_v_b_5 <X> T_2_17.sp4_h_r_11
 (14 12)  (86 284)  (86 284)  routing T_2_17.rgt_op_0 <X> T_2_17.lc_trk_g3_0
 (22 12)  (94 284)  (94 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (95 284)  (95 284)  routing T_2_17.sp4_h_r_27 <X> T_2_17.lc_trk_g3_3
 (24 12)  (96 284)  (96 284)  routing T_2_17.sp4_h_r_27 <X> T_2_17.lc_trk_g3_3
 (25 12)  (97 284)  (97 284)  routing T_2_17.sp4_h_r_42 <X> T_2_17.lc_trk_g3_2
 (11 13)  (83 285)  (83 285)  routing T_2_17.sp4_v_b_5 <X> T_2_17.sp4_h_r_11
 (13 13)  (85 285)  (85 285)  routing T_2_17.sp4_v_b_5 <X> T_2_17.sp4_h_r_11
 (15 13)  (87 285)  (87 285)  routing T_2_17.rgt_op_0 <X> T_2_17.lc_trk_g3_0
 (17 13)  (89 285)  (89 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (93 285)  (93 285)  routing T_2_17.sp4_h_r_27 <X> T_2_17.lc_trk_g3_3
 (22 13)  (94 285)  (94 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (95 285)  (95 285)  routing T_2_17.sp4_h_r_42 <X> T_2_17.lc_trk_g3_2
 (24 13)  (96 285)  (96 285)  routing T_2_17.sp4_h_r_42 <X> T_2_17.lc_trk_g3_2
 (25 13)  (97 285)  (97 285)  routing T_2_17.sp4_h_r_42 <X> T_2_17.lc_trk_g3_2
 (0 14)  (72 286)  (72 286)  routing T_2_17.glb_netwk_4 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 286)  (73 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (93 286)  (93 286)  routing T_2_17.bnl_op_7 <X> T_2_17.lc_trk_g3_7
 (22 14)  (94 286)  (94 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (32 14)  (104 286)  (104 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 286)  (105 286)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 286)  (106 286)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 286)  (108 286)  LC_7 Logic Functioning bit
 (38 14)  (110 286)  (110 286)  LC_7 Logic Functioning bit
 (45 14)  (117 286)  (117 286)  LC_7 Logic Functioning bit
 (21 15)  (93 287)  (93 287)  routing T_2_17.bnl_op_7 <X> T_2_17.lc_trk_g3_7
 (22 15)  (94 287)  (94 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (98 287)  (98 287)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 287)  (100 287)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 287)  (101 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 287)  (103 287)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (109 287)  (109 287)  LC_7 Logic Functioning bit
 (39 15)  (111 287)  (111 287)  LC_7 Logic Functioning bit
 (45 15)  (117 287)  (117 287)  LC_7 Logic Functioning bit
 (53 15)  (125 287)  (125 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_3_17

 (15 0)  (141 272)  (141 272)  routing T_3_17.sp4_h_r_9 <X> T_3_17.lc_trk_g0_1
 (16 0)  (142 272)  (142 272)  routing T_3_17.sp4_h_r_9 <X> T_3_17.lc_trk_g0_1
 (17 0)  (143 272)  (143 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (144 272)  (144 272)  routing T_3_17.sp4_h_r_9 <X> T_3_17.lc_trk_g0_1
 (27 0)  (153 272)  (153 272)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 272)  (155 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 272)  (156 272)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 272)  (158 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 272)  (159 272)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 272)  (160 272)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 272)  (161 272)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.input_2_0
 (36 0)  (162 272)  (162 272)  LC_0 Logic Functioning bit
 (37 0)  (163 272)  (163 272)  LC_0 Logic Functioning bit
 (39 0)  (165 272)  (165 272)  LC_0 Logic Functioning bit
 (42 0)  (168 272)  (168 272)  LC_0 Logic Functioning bit
 (43 0)  (169 272)  (169 272)  LC_0 Logic Functioning bit
 (45 0)  (171 272)  (171 272)  LC_0 Logic Functioning bit
 (22 1)  (148 273)  (148 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (150 273)  (150 273)  routing T_3_17.top_op_2 <X> T_3_17.lc_trk_g0_2
 (25 1)  (151 273)  (151 273)  routing T_3_17.top_op_2 <X> T_3_17.lc_trk_g0_2
 (26 1)  (152 273)  (152 273)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 273)  (154 273)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 273)  (155 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 273)  (157 273)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 273)  (158 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (159 273)  (159 273)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.input_2_0
 (36 1)  (162 273)  (162 273)  LC_0 Logic Functioning bit
 (37 1)  (163 273)  (163 273)  LC_0 Logic Functioning bit
 (39 1)  (165 273)  (165 273)  LC_0 Logic Functioning bit
 (40 1)  (166 273)  (166 273)  LC_0 Logic Functioning bit
 (42 1)  (168 273)  (168 273)  LC_0 Logic Functioning bit
 (43 1)  (169 273)  (169 273)  LC_0 Logic Functioning bit
 (44 1)  (170 273)  (170 273)  LC_0 Logic Functioning bit
 (45 1)  (171 273)  (171 273)  LC_0 Logic Functioning bit
 (48 1)  (174 273)  (174 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (177 273)  (177 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (128 274)  (128 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (4 2)  (130 274)  (130 274)  routing T_3_17.sp4_h_r_0 <X> T_3_17.sp4_v_t_37
 (15 2)  (141 274)  (141 274)  routing T_3_17.top_op_5 <X> T_3_17.lc_trk_g0_5
 (17 2)  (143 274)  (143 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (148 274)  (148 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (153 274)  (153 274)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 274)  (155 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 274)  (158 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 274)  (160 274)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 274)  (161 274)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.input_2_1
 (43 2)  (169 274)  (169 274)  LC_1 Logic Functioning bit
 (0 3)  (126 275)  (126 275)  routing T_3_17.glb_netwk_1 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (5 3)  (131 275)  (131 275)  routing T_3_17.sp4_h_r_0 <X> T_3_17.sp4_v_t_37
 (14 3)  (140 275)  (140 275)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g0_4
 (15 3)  (141 275)  (141 275)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g0_4
 (16 3)  (142 275)  (142 275)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g0_4
 (17 3)  (143 275)  (143 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (144 275)  (144 275)  routing T_3_17.top_op_5 <X> T_3_17.lc_trk_g0_5
 (21 3)  (147 275)  (147 275)  routing T_3_17.sp4_r_v_b_31 <X> T_3_17.lc_trk_g0_7
 (26 3)  (152 275)  (152 275)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 275)  (154 275)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 275)  (155 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 275)  (156 275)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (158 275)  (158 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (159 275)  (159 275)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.input_2_1
 (40 3)  (166 275)  (166 275)  LC_1 Logic Functioning bit
 (42 3)  (168 275)  (168 275)  LC_1 Logic Functioning bit
 (43 3)  (169 275)  (169 275)  LC_1 Logic Functioning bit
 (5 4)  (131 276)  (131 276)  routing T_3_17.sp4_v_t_38 <X> T_3_17.sp4_h_r_3
 (8 4)  (134 276)  (134 276)  routing T_3_17.sp4_v_b_10 <X> T_3_17.sp4_h_r_4
 (9 4)  (135 276)  (135 276)  routing T_3_17.sp4_v_b_10 <X> T_3_17.sp4_h_r_4
 (10 4)  (136 276)  (136 276)  routing T_3_17.sp4_v_b_10 <X> T_3_17.sp4_h_r_4
 (11 4)  (137 276)  (137 276)  routing T_3_17.sp4_v_t_39 <X> T_3_17.sp4_v_b_5
 (15 4)  (141 276)  (141 276)  routing T_3_17.top_op_1 <X> T_3_17.lc_trk_g1_1
 (17 4)  (143 276)  (143 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (148 276)  (148 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 276)  (150 276)  routing T_3_17.top_op_3 <X> T_3_17.lc_trk_g1_3
 (26 4)  (152 276)  (152 276)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 276)  (153 276)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 276)  (155 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 276)  (156 276)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 276)  (157 276)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 276)  (158 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (163 276)  (163 276)  LC_2 Logic Functioning bit
 (39 4)  (165 276)  (165 276)  LC_2 Logic Functioning bit
 (12 5)  (138 277)  (138 277)  routing T_3_17.sp4_v_t_39 <X> T_3_17.sp4_v_b_5
 (18 5)  (144 277)  (144 277)  routing T_3_17.top_op_1 <X> T_3_17.lc_trk_g1_1
 (21 5)  (147 277)  (147 277)  routing T_3_17.top_op_3 <X> T_3_17.lc_trk_g1_3
 (27 5)  (153 277)  (153 277)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 277)  (155 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (11 6)  (137 278)  (137 278)  routing T_3_17.sp4_h_r_11 <X> T_3_17.sp4_v_t_40
 (13 6)  (139 278)  (139 278)  routing T_3_17.sp4_h_r_11 <X> T_3_17.sp4_v_t_40
 (17 6)  (143 278)  (143 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 278)  (144 278)  routing T_3_17.wire_logic_cluster/lc_5/out <X> T_3_17.lc_trk_g1_5
 (22 6)  (148 278)  (148 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (149 278)  (149 278)  routing T_3_17.sp4_v_b_23 <X> T_3_17.lc_trk_g1_7
 (24 6)  (150 278)  (150 278)  routing T_3_17.sp4_v_b_23 <X> T_3_17.lc_trk_g1_7
 (27 6)  (153 278)  (153 278)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 278)  (155 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 278)  (156 278)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 278)  (157 278)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 278)  (158 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 278)  (159 278)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (163 278)  (163 278)  LC_3 Logic Functioning bit
 (50 6)  (176 278)  (176 278)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (138 279)  (138 279)  routing T_3_17.sp4_h_r_11 <X> T_3_17.sp4_v_t_40
 (14 7)  (140 279)  (140 279)  routing T_3_17.top_op_4 <X> T_3_17.lc_trk_g1_4
 (15 7)  (141 279)  (141 279)  routing T_3_17.top_op_4 <X> T_3_17.lc_trk_g1_4
 (17 7)  (143 279)  (143 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (30 7)  (156 279)  (156 279)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 279)  (157 279)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (163 279)  (163 279)  LC_3 Logic Functioning bit
 (17 8)  (143 280)  (143 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 280)  (144 280)  routing T_3_17.wire_logic_cluster/lc_1/out <X> T_3_17.lc_trk_g2_1
 (22 8)  (148 280)  (148 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (149 280)  (149 280)  routing T_3_17.sp4_v_t_30 <X> T_3_17.lc_trk_g2_3
 (24 8)  (150 280)  (150 280)  routing T_3_17.sp4_v_t_30 <X> T_3_17.lc_trk_g2_3
 (29 8)  (155 280)  (155 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 280)  (156 280)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 280)  (158 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 280)  (159 280)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 280)  (162 280)  LC_4 Logic Functioning bit
 (37 8)  (163 280)  (163 280)  LC_4 Logic Functioning bit
 (38 8)  (164 280)  (164 280)  LC_4 Logic Functioning bit
 (39 8)  (165 280)  (165 280)  LC_4 Logic Functioning bit
 (41 8)  (167 280)  (167 280)  LC_4 Logic Functioning bit
 (42 8)  (168 280)  (168 280)  LC_4 Logic Functioning bit
 (43 8)  (169 280)  (169 280)  LC_4 Logic Functioning bit
 (50 8)  (176 280)  (176 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (148 281)  (148 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (150 281)  (150 281)  routing T_3_17.tnl_op_2 <X> T_3_17.lc_trk_g2_2
 (25 9)  (151 281)  (151 281)  routing T_3_17.tnl_op_2 <X> T_3_17.lc_trk_g2_2
 (26 9)  (152 281)  (152 281)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 281)  (155 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 281)  (156 281)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (162 281)  (162 281)  LC_4 Logic Functioning bit
 (37 9)  (163 281)  (163 281)  LC_4 Logic Functioning bit
 (38 9)  (164 281)  (164 281)  LC_4 Logic Functioning bit
 (41 9)  (167 281)  (167 281)  LC_4 Logic Functioning bit
 (42 9)  (168 281)  (168 281)  LC_4 Logic Functioning bit
 (43 9)  (169 281)  (169 281)  LC_4 Logic Functioning bit
 (4 10)  (130 282)  (130 282)  routing T_3_17.sp4_v_b_10 <X> T_3_17.sp4_v_t_43
 (6 10)  (132 282)  (132 282)  routing T_3_17.sp4_v_b_10 <X> T_3_17.sp4_v_t_43
 (8 10)  (134 282)  (134 282)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_h_l_42
 (9 10)  (135 282)  (135 282)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_h_l_42
 (10 10)  (136 282)  (136 282)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_h_l_42
 (11 10)  (137 282)  (137 282)  routing T_3_17.sp4_v_b_0 <X> T_3_17.sp4_v_t_45
 (13 10)  (139 282)  (139 282)  routing T_3_17.sp4_v_b_0 <X> T_3_17.sp4_v_t_45
 (14 10)  (140 282)  (140 282)  routing T_3_17.wire_logic_cluster/lc_4/out <X> T_3_17.lc_trk_g2_4
 (16 10)  (142 282)  (142 282)  routing T_3_17.sp4_v_b_37 <X> T_3_17.lc_trk_g2_5
 (17 10)  (143 282)  (143 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (144 282)  (144 282)  routing T_3_17.sp4_v_b_37 <X> T_3_17.lc_trk_g2_5
 (29 10)  (155 282)  (155 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 282)  (158 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 282)  (160 282)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 282)  (162 282)  LC_5 Logic Functioning bit
 (38 10)  (164 282)  (164 282)  LC_5 Logic Functioning bit
 (40 10)  (166 282)  (166 282)  LC_5 Logic Functioning bit
 (41 10)  (167 282)  (167 282)  LC_5 Logic Functioning bit
 (42 10)  (168 282)  (168 282)  LC_5 Logic Functioning bit
 (43 10)  (169 282)  (169 282)  LC_5 Logic Functioning bit
 (17 11)  (143 283)  (143 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (144 283)  (144 283)  routing T_3_17.sp4_v_b_37 <X> T_3_17.lc_trk_g2_5
 (22 11)  (148 283)  (148 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (150 283)  (150 283)  routing T_3_17.tnr_op_6 <X> T_3_17.lc_trk_g2_6
 (30 11)  (156 283)  (156 283)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 283)  (157 283)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 283)  (162 283)  LC_5 Logic Functioning bit
 (38 11)  (164 283)  (164 283)  LC_5 Logic Functioning bit
 (40 11)  (166 283)  (166 283)  LC_5 Logic Functioning bit
 (41 11)  (167 283)  (167 283)  LC_5 Logic Functioning bit
 (42 11)  (168 283)  (168 283)  LC_5 Logic Functioning bit
 (43 11)  (169 283)  (169 283)  LC_5 Logic Functioning bit
 (52 11)  (178 283)  (178 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (151 284)  (151 284)  routing T_3_17.rgt_op_2 <X> T_3_17.lc_trk_g3_2
 (27 12)  (153 284)  (153 284)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 284)  (155 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 284)  (156 284)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 284)  (157 284)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 284)  (158 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (164 284)  (164 284)  LC_6 Logic Functioning bit
 (47 12)  (173 284)  (173 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (176 284)  (176 284)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (177 284)  (177 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (148 285)  (148 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (150 285)  (150 285)  routing T_3_17.rgt_op_2 <X> T_3_17.lc_trk_g3_2
 (38 13)  (164 285)  (164 285)  LC_6 Logic Functioning bit
 (46 13)  (172 285)  (172 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (174 285)  (174 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (177 285)  (177 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (126 286)  (126 286)  routing T_3_17.glb_netwk_4 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 286)  (127 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (131 286)  (131 286)  routing T_3_17.sp4_v_t_44 <X> T_3_17.sp4_h_l_44
 (22 14)  (148 286)  (148 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (150 286)  (150 286)  routing T_3_17.tnr_op_7 <X> T_3_17.lc_trk_g3_7
 (29 14)  (155 286)  (155 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 286)  (156 286)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 286)  (157 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 286)  (158 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 286)  (159 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 286)  (160 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 286)  (162 286)  LC_7 Logic Functioning bit
 (37 14)  (163 286)  (163 286)  LC_7 Logic Functioning bit
 (38 14)  (164 286)  (164 286)  LC_7 Logic Functioning bit
 (39 14)  (165 286)  (165 286)  LC_7 Logic Functioning bit
 (43 14)  (169 286)  (169 286)  LC_7 Logic Functioning bit
 (50 14)  (176 286)  (176 286)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (132 287)  (132 287)  routing T_3_17.sp4_v_t_44 <X> T_3_17.sp4_h_l_44
 (11 15)  (137 287)  (137 287)  routing T_3_17.sp4_h_r_11 <X> T_3_17.sp4_h_l_46
 (29 15)  (155 287)  (155 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 287)  (157 287)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 287)  (162 287)  LC_7 Logic Functioning bit
 (37 15)  (163 287)  (163 287)  LC_7 Logic Functioning bit
 (38 15)  (164 287)  (164 287)  LC_7 Logic Functioning bit
 (39 15)  (165 287)  (165 287)  LC_7 Logic Functioning bit
 (42 15)  (168 287)  (168 287)  LC_7 Logic Functioning bit
 (43 15)  (169 287)  (169 287)  LC_7 Logic Functioning bit


LogicTile_4_17

 (19 0)  (199 272)  (199 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (201 272)  (201 272)  routing T_4_17.wire_logic_cluster/lc_3/out <X> T_4_17.lc_trk_g0_3
 (22 0)  (202 272)  (202 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (2 2)  (182 274)  (182 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (194 274)  (194 274)  routing T_4_17.wire_logic_cluster/lc_4/out <X> T_4_17.lc_trk_g0_4
 (15 2)  (195 274)  (195 274)  routing T_4_17.bot_op_5 <X> T_4_17.lc_trk_g0_5
 (17 2)  (197 274)  (197 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (205 274)  (205 274)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (0 3)  (180 275)  (180 275)  routing T_4_17.glb_netwk_1 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (17 3)  (197 275)  (197 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (202 275)  (202 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (203 275)  (203 275)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (24 3)  (204 275)  (204 275)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (14 4)  (194 276)  (194 276)  routing T_4_17.lft_op_0 <X> T_4_17.lc_trk_g1_0
 (15 4)  (195 276)  (195 276)  routing T_4_17.sp4_h_r_9 <X> T_4_17.lc_trk_g1_1
 (16 4)  (196 276)  (196 276)  routing T_4_17.sp4_h_r_9 <X> T_4_17.lc_trk_g1_1
 (17 4)  (197 276)  (197 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (198 276)  (198 276)  routing T_4_17.sp4_h_r_9 <X> T_4_17.lc_trk_g1_1
 (27 4)  (207 276)  (207 276)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 276)  (208 276)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 276)  (209 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 276)  (211 276)  routing T_4_17.lc_trk_g0_5 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 276)  (212 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 276)  (216 276)  LC_2 Logic Functioning bit
 (37 4)  (217 276)  (217 276)  LC_2 Logic Functioning bit
 (38 4)  (218 276)  (218 276)  LC_2 Logic Functioning bit
 (39 4)  (219 276)  (219 276)  LC_2 Logic Functioning bit
 (43 4)  (223 276)  (223 276)  LC_2 Logic Functioning bit
 (15 5)  (195 277)  (195 277)  routing T_4_17.lft_op_0 <X> T_4_17.lc_trk_g1_0
 (17 5)  (197 277)  (197 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (207 277)  (207 277)  routing T_4_17.lc_trk_g1_1 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 277)  (209 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 277)  (212 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (213 277)  (213 277)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.input_2_2
 (34 5)  (214 277)  (214 277)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.input_2_2
 (35 5)  (215 277)  (215 277)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.input_2_2
 (36 5)  (216 277)  (216 277)  LC_2 Logic Functioning bit
 (37 5)  (217 277)  (217 277)  LC_2 Logic Functioning bit
 (38 5)  (218 277)  (218 277)  LC_2 Logic Functioning bit
 (39 5)  (219 277)  (219 277)  LC_2 Logic Functioning bit
 (3 6)  (183 278)  (183 278)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_v_t_23
 (5 6)  (185 278)  (185 278)  routing T_4_17.sp4_v_t_44 <X> T_4_17.sp4_h_l_38
 (12 6)  (192 278)  (192 278)  routing T_4_17.sp4_v_t_40 <X> T_4_17.sp4_h_l_40
 (16 6)  (196 278)  (196 278)  routing T_4_17.sp4_v_b_13 <X> T_4_17.lc_trk_g1_5
 (17 6)  (197 278)  (197 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (198 278)  (198 278)  routing T_4_17.sp4_v_b_13 <X> T_4_17.lc_trk_g1_5
 (31 6)  (211 278)  (211 278)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 278)  (212 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 278)  (213 278)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 278)  (216 278)  LC_3 Logic Functioning bit
 (37 6)  (217 278)  (217 278)  LC_3 Logic Functioning bit
 (38 6)  (218 278)  (218 278)  LC_3 Logic Functioning bit
 (39 6)  (219 278)  (219 278)  LC_3 Logic Functioning bit
 (45 6)  (225 278)  (225 278)  LC_3 Logic Functioning bit
 (46 6)  (226 278)  (226 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (232 278)  (232 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (184 279)  (184 279)  routing T_4_17.sp4_v_t_44 <X> T_4_17.sp4_h_l_38
 (6 7)  (186 279)  (186 279)  routing T_4_17.sp4_v_t_44 <X> T_4_17.sp4_h_l_38
 (11 7)  (191 279)  (191 279)  routing T_4_17.sp4_v_t_40 <X> T_4_17.sp4_h_l_40
 (18 7)  (198 279)  (198 279)  routing T_4_17.sp4_v_b_13 <X> T_4_17.lc_trk_g1_5
 (36 7)  (216 279)  (216 279)  LC_3 Logic Functioning bit
 (37 7)  (217 279)  (217 279)  LC_3 Logic Functioning bit
 (38 7)  (218 279)  (218 279)  LC_3 Logic Functioning bit
 (39 7)  (219 279)  (219 279)  LC_3 Logic Functioning bit
 (45 7)  (225 279)  (225 279)  LC_3 Logic Functioning bit
 (26 8)  (206 280)  (206 280)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 280)  (209 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 280)  (211 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 280)  (212 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 280)  (213 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 280)  (214 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 280)  (215 280)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.input_2_4
 (45 8)  (225 280)  (225 280)  LC_4 Logic Functioning bit
 (51 8)  (231 280)  (231 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (207 281)  (207 281)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 281)  (208 281)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 281)  (209 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 281)  (210 281)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 281)  (212 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (215 281)  (215 281)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.input_2_4
 (43 9)  (223 281)  (223 281)  LC_4 Logic Functioning bit
 (45 9)  (225 281)  (225 281)  LC_4 Logic Functioning bit
 (51 9)  (231 281)  (231 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (194 282)  (194 282)  routing T_4_17.sp4_v_b_36 <X> T_4_17.lc_trk_g2_4
 (14 11)  (194 283)  (194 283)  routing T_4_17.sp4_v_b_36 <X> T_4_17.lc_trk_g2_4
 (16 11)  (196 283)  (196 283)  routing T_4_17.sp4_v_b_36 <X> T_4_17.lc_trk_g2_4
 (17 11)  (197 283)  (197 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 12)  (201 284)  (201 284)  routing T_4_17.sp4_h_r_35 <X> T_4_17.lc_trk_g3_3
 (22 12)  (202 284)  (202 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (203 284)  (203 284)  routing T_4_17.sp4_h_r_35 <X> T_4_17.lc_trk_g3_3
 (24 12)  (204 284)  (204 284)  routing T_4_17.sp4_h_r_35 <X> T_4_17.lc_trk_g3_3
 (26 12)  (206 284)  (206 284)  routing T_4_17.lc_trk_g0_4 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 284)  (207 284)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 284)  (209 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 284)  (212 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (215 284)  (215 284)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.input_2_6
 (36 12)  (216 284)  (216 284)  LC_6 Logic Functioning bit
 (37 12)  (217 284)  (217 284)  LC_6 Logic Functioning bit
 (38 12)  (218 284)  (218 284)  LC_6 Logic Functioning bit
 (39 12)  (219 284)  (219 284)  LC_6 Logic Functioning bit
 (40 12)  (220 284)  (220 284)  LC_6 Logic Functioning bit
 (41 12)  (221 284)  (221 284)  LC_6 Logic Functioning bit
 (42 12)  (222 284)  (222 284)  LC_6 Logic Functioning bit
 (43 12)  (223 284)  (223 284)  LC_6 Logic Functioning bit
 (51 12)  (231 284)  (231 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (184 285)  (184 285)  routing T_4_17.sp4_v_t_41 <X> T_4_17.sp4_h_r_9
 (14 13)  (194 285)  (194 285)  routing T_4_17.sp4_h_r_24 <X> T_4_17.lc_trk_g3_0
 (15 13)  (195 285)  (195 285)  routing T_4_17.sp4_h_r_24 <X> T_4_17.lc_trk_g3_0
 (16 13)  (196 285)  (196 285)  routing T_4_17.sp4_h_r_24 <X> T_4_17.lc_trk_g3_0
 (17 13)  (197 285)  (197 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (29 13)  (209 285)  (209 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 285)  (211 285)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 285)  (212 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (214 285)  (214 285)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.input_2_6
 (36 13)  (216 285)  (216 285)  LC_6 Logic Functioning bit
 (37 13)  (217 285)  (217 285)  LC_6 Logic Functioning bit
 (39 13)  (219 285)  (219 285)  LC_6 Logic Functioning bit
 (40 13)  (220 285)  (220 285)  LC_6 Logic Functioning bit
 (41 13)  (221 285)  (221 285)  LC_6 Logic Functioning bit
 (42 13)  (222 285)  (222 285)  LC_6 Logic Functioning bit
 (43 13)  (223 285)  (223 285)  LC_6 Logic Functioning bit
 (0 14)  (180 286)  (180 286)  routing T_4_17.glb_netwk_4 <X> T_4_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 286)  (181 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (197 286)  (197 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (202 286)  (202 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (203 286)  (203 286)  routing T_4_17.sp12_v_b_23 <X> T_4_17.lc_trk_g3_7
 (31 14)  (211 286)  (211 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 286)  (212 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 286)  (213 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 286)  (214 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (218 286)  (218 286)  LC_7 Logic Functioning bit
 (39 14)  (219 286)  (219 286)  LC_7 Logic Functioning bit
 (50 14)  (230 286)  (230 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (231 286)  (231 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (189 287)  (189 287)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_v_t_47
 (10 15)  (190 287)  (190 287)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_v_t_47
 (12 15)  (192 287)  (192 287)  routing T_4_17.sp4_h_l_46 <X> T_4_17.sp4_v_t_46
 (14 15)  (194 287)  (194 287)  routing T_4_17.sp12_v_b_20 <X> T_4_17.lc_trk_g3_4
 (16 15)  (196 287)  (196 287)  routing T_4_17.sp12_v_b_20 <X> T_4_17.lc_trk_g3_4
 (17 15)  (197 287)  (197 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (201 287)  (201 287)  routing T_4_17.sp12_v_b_23 <X> T_4_17.lc_trk_g3_7
 (31 15)  (211 287)  (211 287)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (38 15)  (218 287)  (218 287)  LC_7 Logic Functioning bit
 (39 15)  (219 287)  (219 287)  LC_7 Logic Functioning bit


LogicTile_5_17

 (28 0)  (262 272)  (262 272)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 272)  (263 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 272)  (268 272)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 272)  (270 272)  LC_0 Logic Functioning bit
 (38 0)  (272 272)  (272 272)  LC_0 Logic Functioning bit
 (45 0)  (279 272)  (279 272)  LC_0 Logic Functioning bit
 (36 1)  (270 273)  (270 273)  LC_0 Logic Functioning bit
 (38 1)  (272 273)  (272 273)  LC_0 Logic Functioning bit
 (45 1)  (279 273)  (279 273)  LC_0 Logic Functioning bit
 (51 1)  (285 273)  (285 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (248 274)  (248 274)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g0_4
 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_1 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (16 5)  (250 277)  (250 277)  routing T_5_17.sp12_h_r_8 <X> T_5_17.lc_trk_g1_0
 (17 5)  (251 277)  (251 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (15 8)  (249 280)  (249 280)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g2_1
 (16 8)  (250 280)  (250 280)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g2_1
 (17 8)  (251 280)  (251 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (252 280)  (252 280)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g2_1
 (26 8)  (260 280)  (260 280)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 280)  (262 280)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 280)  (264 280)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 280)  (265 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 280)  (269 280)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.input_2_4
 (36 8)  (270 280)  (270 280)  LC_4 Logic Functioning bit
 (38 8)  (272 280)  (272 280)  LC_4 Logic Functioning bit
 (42 8)  (276 280)  (276 280)  LC_4 Logic Functioning bit
 (43 8)  (277 280)  (277 280)  LC_4 Logic Functioning bit
 (45 8)  (279 280)  (279 280)  LC_4 Logic Functioning bit
 (46 8)  (280 280)  (280 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (242 281)  (242 281)  routing T_5_17.sp4_h_l_36 <X> T_5_17.sp4_v_b_7
 (9 9)  (243 281)  (243 281)  routing T_5_17.sp4_h_l_36 <X> T_5_17.sp4_v_b_7
 (10 9)  (244 281)  (244 281)  routing T_5_17.sp4_h_l_36 <X> T_5_17.sp4_v_b_7
 (27 9)  (261 281)  (261 281)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 281)  (262 281)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 281)  (266 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (276 281)  (276 281)  LC_4 Logic Functioning bit
 (43 9)  (277 281)  (277 281)  LC_4 Logic Functioning bit
 (45 9)  (279 281)  (279 281)  LC_4 Logic Functioning bit
 (15 10)  (249 282)  (249 282)  routing T_5_17.tnl_op_5 <X> T_5_17.lc_trk_g2_5
 (17 10)  (251 282)  (251 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (252 283)  (252 283)  routing T_5_17.tnl_op_5 <X> T_5_17.lc_trk_g2_5
 (0 14)  (234 286)  (234 286)  routing T_5_17.glb_netwk_4 <X> T_5_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 286)  (235 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (249 286)  (249 286)  routing T_5_17.sp4_v_t_32 <X> T_5_17.lc_trk_g3_5
 (16 14)  (250 286)  (250 286)  routing T_5_17.sp4_v_t_32 <X> T_5_17.lc_trk_g3_5
 (17 14)  (251 286)  (251 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (8 15)  (242 287)  (242 287)  routing T_5_17.sp4_v_b_7 <X> T_5_17.sp4_v_t_47
 (10 15)  (244 287)  (244 287)  routing T_5_17.sp4_v_b_7 <X> T_5_17.sp4_v_t_47
 (14 15)  (248 287)  (248 287)  routing T_5_17.tnl_op_4 <X> T_5_17.lc_trk_g3_4
 (15 15)  (249 287)  (249 287)  routing T_5_17.tnl_op_4 <X> T_5_17.lc_trk_g3_4
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_6_17

 (8 3)  (296 275)  (296 275)  routing T_6_17.sp4_h_l_36 <X> T_6_17.sp4_v_t_36
 (11 10)  (299 282)  (299 282)  routing T_6_17.sp4_v_b_0 <X> T_6_17.sp4_v_t_45
 (13 10)  (301 282)  (301 282)  routing T_6_17.sp4_v_b_0 <X> T_6_17.sp4_v_t_45
 (10 11)  (298 283)  (298 283)  routing T_6_17.sp4_h_l_39 <X> T_6_17.sp4_v_t_42


LogicTile_7_17

 (5 14)  (347 286)  (347 286)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_44
 (4 15)  (346 287)  (346 287)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_44
 (6 15)  (348 287)  (348 287)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_44


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0



IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_1 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (5 8)  (12 264)  (12 264)  routing T_0_16.span4_horz_25 <X> T_0_16.lc_trk_g1_1
 (6 8)  (11 264)  (11 264)  routing T_0_16.span4_horz_25 <X> T_0_16.lc_trk_g1_1
 (7 8)  (10 264)  (10 264)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
 (8 9)  (9 265)  (9 265)  routing T_0_16.span4_horz_25 <X> T_0_16.lc_trk_g1_1
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_1_16

 (15 1)  (33 257)  (33 257)  routing T_1_16.bot_op_0 <X> T_1_16.lc_trk_g0_0
 (17 1)  (35 257)  (35 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 259)  (18 259)  routing T_1_16.glb_netwk_1 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (26 4)  (44 260)  (44 260)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 260)  (45 260)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 260)  (46 260)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 260)  (47 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 260)  (49 260)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 260)  (50 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 260)  (52 260)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 260)  (54 260)  LC_2 Logic Functioning bit
 (38 4)  (56 260)  (56 260)  LC_2 Logic Functioning bit
 (41 4)  (59 260)  (59 260)  LC_2 Logic Functioning bit
 (43 4)  (61 260)  (61 260)  LC_2 Logic Functioning bit
 (45 4)  (63 260)  (63 260)  LC_2 Logic Functioning bit
 (22 5)  (40 261)  (40 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (44 261)  (44 261)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 261)  (45 261)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 261)  (47 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 261)  (48 261)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 261)  (50 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (40 5)  (58 261)  (58 261)  LC_2 Logic Functioning bit
 (45 5)  (63 261)  (63 261)  LC_2 Logic Functioning bit
 (46 5)  (64 261)  (64 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (69 261)  (69 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (32 262)  (32 262)  routing T_1_16.sp4_h_l_9 <X> T_1_16.lc_trk_g1_4
 (15 6)  (33 262)  (33 262)  routing T_1_16.sp4_h_r_21 <X> T_1_16.lc_trk_g1_5
 (16 6)  (34 262)  (34 262)  routing T_1_16.sp4_h_r_21 <X> T_1_16.lc_trk_g1_5
 (17 6)  (35 262)  (35 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (36 262)  (36 262)  routing T_1_16.sp4_h_r_21 <X> T_1_16.lc_trk_g1_5
 (22 6)  (40 262)  (40 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (41 262)  (41 262)  routing T_1_16.sp12_h_r_23 <X> T_1_16.lc_trk_g1_7
 (14 7)  (32 263)  (32 263)  routing T_1_16.sp4_h_l_9 <X> T_1_16.lc_trk_g1_4
 (15 7)  (33 263)  (33 263)  routing T_1_16.sp4_h_l_9 <X> T_1_16.lc_trk_g1_4
 (16 7)  (34 263)  (34 263)  routing T_1_16.sp4_h_l_9 <X> T_1_16.lc_trk_g1_4
 (17 7)  (35 263)  (35 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (36 263)  (36 263)  routing T_1_16.sp4_h_r_21 <X> T_1_16.lc_trk_g1_5
 (21 7)  (39 263)  (39 263)  routing T_1_16.sp12_h_r_23 <X> T_1_16.lc_trk_g1_7
 (25 12)  (43 268)  (43 268)  routing T_1_16.wire_logic_cluster/lc_2/out <X> T_1_16.lc_trk_g3_2
 (26 12)  (44 268)  (44 268)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (54 268)  (54 268)  LC_6 Logic Functioning bit
 (38 12)  (56 268)  (56 268)  LC_6 Logic Functioning bit
 (41 12)  (59 268)  (59 268)  LC_6 Logic Functioning bit
 (43 12)  (61 268)  (61 268)  LC_6 Logic Functioning bit
 (45 12)  (63 268)  (63 268)  LC_6 Logic Functioning bit
 (22 13)  (40 269)  (40 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (44 269)  (44 269)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 269)  (45 269)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 269)  (47 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (55 269)  (55 269)  LC_6 Logic Functioning bit
 (39 13)  (57 269)  (57 269)  LC_6 Logic Functioning bit
 (40 13)  (58 269)  (58 269)  LC_6 Logic Functioning bit
 (42 13)  (60 269)  (60 269)  LC_6 Logic Functioning bit
 (45 13)  (63 269)  (63 269)  LC_6 Logic Functioning bit
 (0 14)  (18 270)  (18 270)  routing T_1_16.glb_netwk_4 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 270)  (19 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (49 270)  (49 270)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 270)  (50 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 270)  (52 270)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 270)  (54 270)  LC_7 Logic Functioning bit
 (38 14)  (56 270)  (56 270)  LC_7 Logic Functioning bit
 (45 14)  (63 270)  (63 270)  LC_7 Logic Functioning bit
 (46 14)  (64 270)  (64 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (71 270)  (71 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (44 271)  (44 271)  routing T_1_16.lc_trk_g1_2 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 271)  (45 271)  routing T_1_16.lc_trk_g1_2 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 271)  (47 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (55 271)  (55 271)  LC_7 Logic Functioning bit
 (39 15)  (57 271)  (57 271)  LC_7 Logic Functioning bit
 (45 15)  (63 271)  (63 271)  LC_7 Logic Functioning bit


LogicTile_2_16

 (12 0)  (84 256)  (84 256)  routing T_2_16.sp4_v_b_2 <X> T_2_16.sp4_h_r_2
 (11 1)  (83 257)  (83 257)  routing T_2_16.sp4_v_b_2 <X> T_2_16.sp4_h_r_2
 (8 2)  (80 258)  (80 258)  routing T_2_16.sp4_v_t_42 <X> T_2_16.sp4_h_l_36
 (9 2)  (81 258)  (81 258)  routing T_2_16.sp4_v_t_42 <X> T_2_16.sp4_h_l_36
 (10 2)  (82 258)  (82 258)  routing T_2_16.sp4_v_t_42 <X> T_2_16.sp4_h_l_36
 (29 2)  (101 258)  (101 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 258)  (102 258)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 258)  (103 258)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 258)  (104 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 258)  (107 258)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.input_2_1
 (36 2)  (108 258)  (108 258)  LC_1 Logic Functioning bit
 (37 2)  (109 258)  (109 258)  LC_1 Logic Functioning bit
 (43 2)  (115 258)  (115 258)  LC_1 Logic Functioning bit
 (3 3)  (75 259)  (75 259)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_l_23
 (14 3)  (86 259)  (86 259)  routing T_2_16.sp4_r_v_b_28 <X> T_2_16.lc_trk_g0_4
 (17 3)  (89 259)  (89 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (94 259)  (94 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (97 259)  (97 259)  routing T_2_16.sp4_r_v_b_30 <X> T_2_16.lc_trk_g0_6
 (27 3)  (99 259)  (99 259)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 259)  (100 259)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 259)  (101 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 259)  (103 259)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 259)  (104 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 259)  (105 259)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.input_2_1
 (34 3)  (106 259)  (106 259)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.input_2_1
 (35 3)  (107 259)  (107 259)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.input_2_1
 (36 3)  (108 259)  (108 259)  LC_1 Logic Functioning bit
 (37 3)  (109 259)  (109 259)  LC_1 Logic Functioning bit
 (42 3)  (114 259)  (114 259)  LC_1 Logic Functioning bit
 (43 3)  (115 259)  (115 259)  LC_1 Logic Functioning bit
 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (19 10)  (91 266)  (91 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (5 12)  (77 268)  (77 268)  routing T_2_16.sp4_v_b_9 <X> T_2_16.sp4_h_r_9
 (6 13)  (78 269)  (78 269)  routing T_2_16.sp4_v_b_9 <X> T_2_16.sp4_h_r_9
 (15 13)  (87 269)  (87 269)  routing T_2_16.sp4_v_t_29 <X> T_2_16.lc_trk_g3_0
 (16 13)  (88 269)  (88 269)  routing T_2_16.sp4_v_t_29 <X> T_2_16.lc_trk_g3_0
 (17 13)  (89 269)  (89 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (25 14)  (97 270)  (97 270)  routing T_2_16.rgt_op_6 <X> T_2_16.lc_trk_g3_6
 (22 15)  (94 271)  (94 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (96 271)  (96 271)  routing T_2_16.rgt_op_6 <X> T_2_16.lc_trk_g3_6


LogicTile_3_16

 (17 0)  (143 256)  (143 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (144 257)  (144 257)  routing T_3_16.sp4_r_v_b_34 <X> T_3_16.lc_trk_g0_1
 (2 2)  (128 258)  (128 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (126 259)  (126 259)  routing T_3_16.glb_netwk_1 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (15 4)  (141 260)  (141 260)  routing T_3_16.lft_op_1 <X> T_3_16.lc_trk_g1_1
 (17 4)  (143 260)  (143 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (144 260)  (144 260)  routing T_3_16.lft_op_1 <X> T_3_16.lc_trk_g1_1
 (21 6)  (147 262)  (147 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (22 6)  (148 262)  (148 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (149 262)  (149 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (24 6)  (150 262)  (150 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (6 8)  (132 264)  (132 264)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_v_b_6
 (29 12)  (155 268)  (155 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 268)  (158 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 268)  (159 268)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 268)  (160 268)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 268)  (161 268)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.input_2_6
 (36 12)  (162 268)  (162 268)  LC_6 Logic Functioning bit
 (38 12)  (164 268)  (164 268)  LC_6 Logic Functioning bit
 (41 12)  (167 268)  (167 268)  LC_6 Logic Functioning bit
 (43 12)  (169 268)  (169 268)  LC_6 Logic Functioning bit
 (45 12)  (171 268)  (171 268)  LC_6 Logic Functioning bit
 (53 12)  (179 268)  (179 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (141 269)  (141 269)  routing T_3_16.sp4_v_t_29 <X> T_3_16.lc_trk_g3_0
 (16 13)  (142 269)  (142 269)  routing T_3_16.sp4_v_t_29 <X> T_3_16.lc_trk_g3_0
 (17 13)  (143 269)  (143 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (153 269)  (153 269)  routing T_3_16.lc_trk_g1_1 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 269)  (155 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (158 269)  (158 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (160 269)  (160 269)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.input_2_6
 (35 13)  (161 269)  (161 269)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.input_2_6
 (37 13)  (163 269)  (163 269)  LC_6 Logic Functioning bit
 (38 13)  (164 269)  (164 269)  LC_6 Logic Functioning bit
 (39 13)  (165 269)  (165 269)  LC_6 Logic Functioning bit
 (40 13)  (166 269)  (166 269)  LC_6 Logic Functioning bit
 (42 13)  (168 269)  (168 269)  LC_6 Logic Functioning bit
 (45 13)  (171 269)  (171 269)  LC_6 Logic Functioning bit
 (0 14)  (126 270)  (126 270)  routing T_3_16.glb_netwk_4 <X> T_3_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 270)  (127 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (137 270)  (137 270)  routing T_3_16.sp4_h_l_43 <X> T_3_16.sp4_v_t_46


LogicTile_4_16

 (26 0)  (206 256)  (206 256)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 256)  (207 256)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 256)  (208 256)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 256)  (209 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 256)  (211 256)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 256)  (212 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 256)  (214 256)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (220 256)  (220 256)  LC_0 Logic Functioning bit
 (42 0)  (222 256)  (222 256)  LC_0 Logic Functioning bit
 (28 1)  (208 257)  (208 257)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 257)  (209 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 257)  (210 257)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (46 1)  (226 257)  (226 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (19 2)  (199 258)  (199 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 3)  (194 259)  (194 259)  routing T_4_16.top_op_4 <X> T_4_16.lc_trk_g0_4
 (15 3)  (195 259)  (195 259)  routing T_4_16.top_op_4 <X> T_4_16.lc_trk_g0_4
 (17 3)  (197 259)  (197 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 4)  (202 260)  (202 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (204 260)  (204 260)  routing T_4_16.top_op_3 <X> T_4_16.lc_trk_g1_3
 (21 5)  (201 261)  (201 261)  routing T_4_16.top_op_3 <X> T_4_16.lc_trk_g1_3
 (3 6)  (183 262)  (183 262)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_v_t_23
 (14 6)  (194 262)  (194 262)  routing T_4_16.sp12_h_l_3 <X> T_4_16.lc_trk_g1_4
 (21 6)  (201 262)  (201 262)  routing T_4_16.wire_logic_cluster/lc_7/out <X> T_4_16.lc_trk_g1_7
 (22 6)  (202 262)  (202 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (194 263)  (194 263)  routing T_4_16.sp12_h_l_3 <X> T_4_16.lc_trk_g1_4
 (15 7)  (195 263)  (195 263)  routing T_4_16.sp12_h_l_3 <X> T_4_16.lc_trk_g1_4
 (17 7)  (197 263)  (197 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (15 8)  (195 264)  (195 264)  routing T_4_16.sp4_h_r_41 <X> T_4_16.lc_trk_g2_1
 (16 8)  (196 264)  (196 264)  routing T_4_16.sp4_h_r_41 <X> T_4_16.lc_trk_g2_1
 (17 8)  (197 264)  (197 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (198 264)  (198 264)  routing T_4_16.sp4_h_r_41 <X> T_4_16.lc_trk_g2_1
 (14 9)  (194 265)  (194 265)  routing T_4_16.tnl_op_0 <X> T_4_16.lc_trk_g2_0
 (15 9)  (195 265)  (195 265)  routing T_4_16.tnl_op_0 <X> T_4_16.lc_trk_g2_0
 (17 9)  (197 265)  (197 265)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (198 265)  (198 265)  routing T_4_16.sp4_h_r_41 <X> T_4_16.lc_trk_g2_1
 (4 10)  (184 266)  (184 266)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_v_t_43
 (6 10)  (186 266)  (186 266)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_v_t_43
 (12 10)  (192 266)  (192 266)  routing T_4_16.sp4_v_t_39 <X> T_4_16.sp4_h_l_45
 (28 10)  (208 266)  (208 266)  routing T_4_16.lc_trk_g2_0 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 266)  (209 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 266)  (211 266)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 266)  (212 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 266)  (214 266)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 266)  (215 266)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.input_2_5
 (36 10)  (216 266)  (216 266)  LC_5 Logic Functioning bit
 (38 10)  (218 266)  (218 266)  LC_5 Logic Functioning bit
 (41 10)  (221 266)  (221 266)  LC_5 Logic Functioning bit
 (51 10)  (231 266)  (231 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (185 267)  (185 267)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_v_t_43
 (11 11)  (191 267)  (191 267)  routing T_4_16.sp4_v_t_39 <X> T_4_16.sp4_h_l_45
 (13 11)  (193 267)  (193 267)  routing T_4_16.sp4_v_t_39 <X> T_4_16.sp4_h_l_45
 (14 11)  (194 267)  (194 267)  routing T_4_16.sp4_r_v_b_36 <X> T_4_16.lc_trk_g2_4
 (17 11)  (197 267)  (197 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (208 267)  (208 267)  routing T_4_16.lc_trk_g2_1 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 267)  (209 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 267)  (211 267)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 267)  (212 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (214 267)  (214 267)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.input_2_5
 (36 11)  (216 267)  (216 267)  LC_5 Logic Functioning bit
 (38 11)  (218 267)  (218 267)  LC_5 Logic Functioning bit
 (39 11)  (219 267)  (219 267)  LC_5 Logic Functioning bit
 (40 11)  (220 267)  (220 267)  LC_5 Logic Functioning bit
 (15 12)  (195 268)  (195 268)  routing T_4_16.sp4_h_r_33 <X> T_4_16.lc_trk_g3_1
 (16 12)  (196 268)  (196 268)  routing T_4_16.sp4_h_r_33 <X> T_4_16.lc_trk_g3_1
 (17 12)  (197 268)  (197 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 268)  (198 268)  routing T_4_16.sp4_h_r_33 <X> T_4_16.lc_trk_g3_1
 (31 12)  (211 268)  (211 268)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 268)  (212 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 268)  (214 268)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (220 268)  (220 268)  LC_6 Logic Functioning bit
 (42 12)  (222 268)  (222 268)  LC_6 Logic Functioning bit
 (8 13)  (188 269)  (188 269)  routing T_4_16.sp4_h_r_10 <X> T_4_16.sp4_v_b_10
 (19 13)  (199 269)  (199 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (202 269)  (202 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (207 269)  (207 269)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 269)  (208 269)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 269)  (209 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (41 13)  (221 269)  (221 269)  LC_6 Logic Functioning bit
 (43 13)  (223 269)  (223 269)  LC_6 Logic Functioning bit
 (5 14)  (185 270)  (185 270)  routing T_4_16.sp4_v_t_44 <X> T_4_16.sp4_h_l_44
 (14 14)  (194 270)  (194 270)  routing T_4_16.sp12_v_t_3 <X> T_4_16.lc_trk_g3_4
 (26 14)  (206 270)  (206 270)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 270)  (209 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 270)  (210 270)  routing T_4_16.lc_trk_g0_4 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 270)  (212 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 270)  (214 270)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (217 270)  (217 270)  LC_7 Logic Functioning bit
 (40 14)  (220 270)  (220 270)  LC_7 Logic Functioning bit
 (41 14)  (221 270)  (221 270)  LC_7 Logic Functioning bit
 (42 14)  (222 270)  (222 270)  LC_7 Logic Functioning bit
 (43 14)  (223 270)  (223 270)  LC_7 Logic Functioning bit
 (50 14)  (230 270)  (230 270)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (186 271)  (186 271)  routing T_4_16.sp4_v_t_44 <X> T_4_16.sp4_h_l_44
 (14 15)  (194 271)  (194 271)  routing T_4_16.sp12_v_t_3 <X> T_4_16.lc_trk_g3_4
 (15 15)  (195 271)  (195 271)  routing T_4_16.sp12_v_t_3 <X> T_4_16.lc_trk_g3_4
 (17 15)  (197 271)  (197 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (207 271)  (207 271)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 271)  (208 271)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 271)  (209 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 271)  (211 271)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (40 15)  (220 271)  (220 271)  LC_7 Logic Functioning bit
 (41 15)  (221 271)  (221 271)  LC_7 Logic Functioning bit
 (42 15)  (222 271)  (222 271)  LC_7 Logic Functioning bit
 (43 15)  (223 271)  (223 271)  LC_7 Logic Functioning bit


LogicTile_6_16

 (19 0)  (307 256)  (307 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 10)  (307 266)  (307 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_16

 (8 14)  (404 270)  (404 270)  routing T_8_16.sp4_v_t_47 <X> T_8_16.sp4_h_l_47
 (9 14)  (405 270)  (405 270)  routing T_8_16.sp4_v_t_47 <X> T_8_16.sp4_h_l_47


LogicTile_16_16

 (3 2)  (819 258)  (819 258)  routing T_16_16.sp12_h_r_0 <X> T_16_16.sp12_h_l_23
 (3 3)  (819 259)  (819 259)  routing T_16_16.sp12_h_r_0 <X> T_16_16.sp12_h_l_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_v_t_23 <X> T_28_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (13 3)  (4 243)  (4 243)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_b_1
 (14 3)  (3 243)  (3 243)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_b_1
 (13 13)  (4 253)  (4 253)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_b_3
 (14 13)  (3 253)  (3 253)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_b_3


LogicTile_1_15

 (25 0)  (43 240)  (43 240)  routing T_1_15.sp4_v_b_2 <X> T_1_15.lc_trk_g0_2
 (28 0)  (46 240)  (46 240)  routing T_1_15.lc_trk_g2_1 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 240)  (47 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 240)  (49 240)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 240)  (50 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 240)  (51 240)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 240)  (52 240)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 240)  (54 240)  LC_0 Logic Functioning bit
 (38 0)  (56 240)  (56 240)  LC_0 Logic Functioning bit
 (22 1)  (40 241)  (40 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (41 241)  (41 241)  routing T_1_15.sp4_v_b_2 <X> T_1_15.lc_trk_g0_2
 (26 1)  (44 241)  (44 241)  routing T_1_15.lc_trk_g0_2 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 241)  (47 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 241)  (54 241)  LC_0 Logic Functioning bit
 (37 1)  (55 241)  (55 241)  LC_0 Logic Functioning bit
 (38 1)  (56 241)  (56 241)  LC_0 Logic Functioning bit
 (39 1)  (57 241)  (57 241)  LC_0 Logic Functioning bit
 (2 4)  (20 244)  (20 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 8)  (30 248)  (30 248)  routing T_1_15.sp4_v_b_2 <X> T_1_15.sp4_h_r_8
 (16 8)  (34 248)  (34 248)  routing T_1_15.sp4_v_t_12 <X> T_1_15.lc_trk_g2_1
 (17 8)  (35 248)  (35 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (36 248)  (36 248)  routing T_1_15.sp4_v_t_12 <X> T_1_15.lc_trk_g2_1
 (11 9)  (29 249)  (29 249)  routing T_1_15.sp4_v_b_2 <X> T_1_15.sp4_h_r_8
 (13 9)  (31 249)  (31 249)  routing T_1_15.sp4_v_b_2 <X> T_1_15.sp4_h_r_8
 (17 15)  (35 255)  (35 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_2_15

 (2 2)  (74 242)  (74 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (19 2)  (91 242)  (91 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (72 243)  (72 243)  routing T_2_15.glb_netwk_1 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (0 4)  (72 244)  (72 244)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_7/cen
 (1 4)  (73 244)  (73 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (75 244)  (75 244)  routing T_2_15.sp12_v_b_0 <X> T_2_15.sp12_h_r_0
 (1 5)  (73 245)  (73 245)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_7/cen
 (3 5)  (75 245)  (75 245)  routing T_2_15.sp12_v_b_0 <X> T_2_15.sp12_h_r_0
 (17 6)  (89 246)  (89 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (103 246)  (103 246)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 246)  (104 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 246)  (106 246)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 246)  (108 246)  LC_3 Logic Functioning bit
 (37 6)  (109 246)  (109 246)  LC_3 Logic Functioning bit
 (38 6)  (110 246)  (110 246)  LC_3 Logic Functioning bit
 (39 6)  (111 246)  (111 246)  LC_3 Logic Functioning bit
 (45 6)  (117 246)  (117 246)  LC_3 Logic Functioning bit
 (18 7)  (90 247)  (90 247)  routing T_2_15.sp4_r_v_b_29 <X> T_2_15.lc_trk_g1_5
 (36 7)  (108 247)  (108 247)  LC_3 Logic Functioning bit
 (37 7)  (109 247)  (109 247)  LC_3 Logic Functioning bit
 (38 7)  (110 247)  (110 247)  LC_3 Logic Functioning bit
 (39 7)  (111 247)  (111 247)  LC_3 Logic Functioning bit
 (44 7)  (116 247)  (116 247)  LC_3 Logic Functioning bit
 (45 7)  (117 247)  (117 247)  LC_3 Logic Functioning bit
 (25 8)  (97 248)  (97 248)  routing T_2_15.sp4_v_b_26 <X> T_2_15.lc_trk_g2_2
 (22 9)  (94 249)  (94 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 249)  (95 249)  routing T_2_15.sp4_v_b_26 <X> T_2_15.lc_trk_g2_2
 (19 13)  (91 253)  (91 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (72 254)  (72 254)  routing T_2_15.glb_netwk_4 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 254)  (73 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_3_15

 (2 2)  (128 242)  (128 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (6 2)  (132 242)  (132 242)  routing T_3_15.sp4_v_b_9 <X> T_3_15.sp4_v_t_37
 (27 2)  (153 242)  (153 242)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 242)  (154 242)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 242)  (155 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 242)  (157 242)  routing T_3_15.lc_trk_g2_4 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 242)  (158 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 242)  (159 242)  routing T_3_15.lc_trk_g2_4 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 242)  (162 242)  LC_1 Logic Functioning bit
 (38 2)  (164 242)  (164 242)  LC_1 Logic Functioning bit
 (41 2)  (167 242)  (167 242)  LC_1 Logic Functioning bit
 (43 2)  (169 242)  (169 242)  LC_1 Logic Functioning bit
 (45 2)  (171 242)  (171 242)  LC_1 Logic Functioning bit
 (0 3)  (126 243)  (126 243)  routing T_3_15.glb_netwk_1 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (5 3)  (131 243)  (131 243)  routing T_3_15.sp4_v_b_9 <X> T_3_15.sp4_v_t_37
 (26 3)  (152 243)  (152 243)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 243)  (153 243)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 243)  (154 243)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 243)  (155 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 243)  (163 243)  LC_1 Logic Functioning bit
 (39 3)  (165 243)  (165 243)  LC_1 Logic Functioning bit
 (40 3)  (166 243)  (166 243)  LC_1 Logic Functioning bit
 (41 3)  (167 243)  (167 243)  LC_1 Logic Functioning bit
 (42 3)  (168 243)  (168 243)  LC_1 Logic Functioning bit
 (43 3)  (169 243)  (169 243)  LC_1 Logic Functioning bit
 (45 3)  (171 243)  (171 243)  LC_1 Logic Functioning bit
 (51 3)  (177 243)  (177 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 6)  (130 246)  (130 246)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_v_t_38
 (5 7)  (131 247)  (131 247)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_v_t_38
 (14 10)  (140 250)  (140 250)  routing T_3_15.sp4_v_b_36 <X> T_3_15.lc_trk_g2_4
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_10 <X> T_3_15.sp4_h_l_43
 (6 11)  (132 251)  (132 251)  routing T_3_15.sp4_h_r_10 <X> T_3_15.sp4_h_l_43
 (14 11)  (140 251)  (140 251)  routing T_3_15.sp4_v_b_36 <X> T_3_15.lc_trk_g2_4
 (16 11)  (142 251)  (142 251)  routing T_3_15.sp4_v_b_36 <X> T_3_15.lc_trk_g2_4
 (17 11)  (143 251)  (143 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (17 12)  (143 252)  (143 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 252)  (144 252)  routing T_3_15.wire_logic_cluster/lc_1/out <X> T_3_15.lc_trk_g3_1
 (22 13)  (148 253)  (148 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (149 253)  (149 253)  routing T_3_15.sp4_h_l_15 <X> T_3_15.lc_trk_g3_2
 (24 13)  (150 253)  (150 253)  routing T_3_15.sp4_h_l_15 <X> T_3_15.lc_trk_g3_2
 (25 13)  (151 253)  (151 253)  routing T_3_15.sp4_h_l_15 <X> T_3_15.lc_trk_g3_2
 (0 14)  (126 254)  (126 254)  routing T_3_15.glb_netwk_4 <X> T_3_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 254)  (127 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_4_15

 (3 6)  (183 246)  (183 246)  routing T_4_15.sp12_v_b_0 <X> T_4_15.sp12_v_t_23
 (22 8)  (202 248)  (202 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (203 248)  (203 248)  routing T_4_15.sp12_v_b_19 <X> T_4_15.lc_trk_g2_3
 (21 9)  (201 249)  (201 249)  routing T_4_15.sp12_v_b_19 <X> T_4_15.lc_trk_g2_3
 (15 12)  (195 252)  (195 252)  routing T_4_15.sp4_v_t_28 <X> T_4_15.lc_trk_g3_1
 (16 12)  (196 252)  (196 252)  routing T_4_15.sp4_v_t_28 <X> T_4_15.lc_trk_g3_1
 (17 12)  (197 252)  (197 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (201 252)  (201 252)  routing T_4_15.sp4_v_t_22 <X> T_4_15.lc_trk_g3_3
 (22 12)  (202 252)  (202 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (203 252)  (203 252)  routing T_4_15.sp4_v_t_22 <X> T_4_15.lc_trk_g3_3
 (21 13)  (201 253)  (201 253)  routing T_4_15.sp4_v_t_22 <X> T_4_15.lc_trk_g3_3
 (22 13)  (202 253)  (202 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (205 253)  (205 253)  routing T_4_15.sp4_r_v_b_42 <X> T_4_15.lc_trk_g3_2
 (27 14)  (207 254)  (207 254)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 254)  (208 254)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 254)  (209 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 254)  (212 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 254)  (213 254)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 254)  (214 254)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 254)  (216 254)  LC_7 Logic Functioning bit
 (37 14)  (217 254)  (217 254)  LC_7 Logic Functioning bit
 (38 14)  (218 254)  (218 254)  LC_7 Logic Functioning bit
 (39 14)  (219 254)  (219 254)  LC_7 Logic Functioning bit
 (40 14)  (220 254)  (220 254)  LC_7 Logic Functioning bit
 (42 14)  (222 254)  (222 254)  LC_7 Logic Functioning bit
 (51 14)  (231 254)  (231 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (206 255)  (206 255)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 255)  (208 255)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 255)  (209 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 255)  (211 255)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 255)  (212 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (213 255)  (213 255)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.input_2_7
 (34 15)  (214 255)  (214 255)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.input_2_7
 (35 15)  (215 255)  (215 255)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.input_2_7
 (36 15)  (216 255)  (216 255)  LC_7 Logic Functioning bit
 (37 15)  (217 255)  (217 255)  LC_7 Logic Functioning bit
 (38 15)  (218 255)  (218 255)  LC_7 Logic Functioning bit
 (42 15)  (222 255)  (222 255)  LC_7 Logic Functioning bit


LogicTile_5_15

 (12 2)  (246 242)  (246 242)  routing T_5_15.sp4_v_t_45 <X> T_5_15.sp4_h_l_39
 (10 3)  (244 243)  (244 243)  routing T_5_15.sp4_h_l_45 <X> T_5_15.sp4_v_t_36
 (11 3)  (245 243)  (245 243)  routing T_5_15.sp4_v_t_45 <X> T_5_15.sp4_h_l_39
 (13 3)  (247 243)  (247 243)  routing T_5_15.sp4_v_t_45 <X> T_5_15.sp4_h_l_39
 (6 10)  (240 250)  (240 250)  routing T_5_15.sp4_h_l_36 <X> T_5_15.sp4_v_t_43


LogicTile_7_15

 (3 2)  (345 242)  (345 242)  routing T_7_15.sp12_h_r_0 <X> T_7_15.sp12_h_l_23
 (3 3)  (345 243)  (345 243)  routing T_7_15.sp12_h_r_0 <X> T_7_15.sp12_h_l_23
 (8 14)  (350 254)  (350 254)  routing T_7_15.sp4_v_t_47 <X> T_7_15.sp4_h_l_47
 (9 14)  (351 254)  (351 254)  routing T_7_15.sp4_v_t_47 <X> T_7_15.sp4_h_l_47


LogicTile_19_15

 (3 2)  (985 242)  (985 242)  routing T_19_15.sp12_h_r_0 <X> T_19_15.sp12_h_l_23
 (3 3)  (985 243)  (985 243)  routing T_19_15.sp12_h_r_0 <X> T_19_15.sp12_h_l_23


LogicTile_31_15

 (3 2)  (1621 242)  (1621 242)  routing T_31_15.sp12_v_t_23 <X> T_31_15.sp12_h_l_23


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (16 0)  (1 224)  (1 224)  IOB_0 IO Functioning bit
 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 226)  (0 226)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (5 4)  (12 228)  (12 228)  routing T_0_14.span4_vert_b_5 <X> T_0_14.lc_trk_g0_5
 (7 4)  (10 228)  (10 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 228)  (7 228)  routing T_0_14.lc_trk_g1_6 <X> T_0_14.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 228)  (6 228)  routing T_0_14.lc_trk_g1_6 <X> T_0_14.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 228)  (5 228)  routing T_0_14.lc_trk_g1_7 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 228)  (4 228)  routing T_0_14.lc_trk_g1_7 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 228)  (0 228)  IOB_0 IO Functioning bit
 (8 5)  (9 229)  (9 229)  routing T_0_14.span4_vert_b_5 <X> T_0_14.lc_trk_g0_5
 (10 5)  (7 229)  (7 229)  routing T_0_14.lc_trk_g1_6 <X> T_0_14.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 229)  (6 229)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 229)  (5 229)  routing T_0_14.lc_trk_g1_7 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 229)  (4 229)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: IOLEFT_IE_1

 (14 7)  (3 231)  (3 231)  routing T_0_14.span4_vert_t_14 <X> T_0_14.span4_vert_b_2
 (3 9)  (14 233)  (14 233)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 233)  (0 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 234)  (7 234)  routing T_0_14.lc_trk_g1_5 <X> T_0_14.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 234)  (6 234)  routing T_0_14.lc_trk_g1_5 <X> T_0_14.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 234)  (4 234)  routing T_0_14.lc_trk_g0_5 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (11 11)  (6 235)  (6 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (7 12)  (10 236)  (10 236)  Enable bit of Mux _local_links/g1_mux_5 => logic_op_rgt_5 lc_trk_g1_5
 (8 12)  (9 236)  (9 236)  routing T_0_14.logic_op_rgt_5 <X> T_0_14.lc_trk_g1_5
 (8 13)  (9 237)  (9 237)  routing T_0_14.logic_op_rgt_5 <X> T_0_14.lc_trk_g1_5
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (4 14)  (13 238)  (13 238)  routing T_0_14.logic_op_rgt_6 <X> T_0_14.lc_trk_g1_6
 (5 14)  (12 238)  (12 238)  routing T_0_14.span4_vert_b_7 <X> T_0_14.lc_trk_g1_7
 (7 14)  (10 238)  (10 238)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 238)  (0 238)  IOB_1 IO Functioning bit
 (4 15)  (13 239)  (13 239)  routing T_0_14.logic_op_rgt_6 <X> T_0_14.lc_trk_g1_6
 (7 15)  (10 239)  (10 239)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_rgt_6 lc_trk_g1_6
 (8 15)  (9 239)  (9 239)  routing T_0_14.span4_vert_b_7 <X> T_0_14.lc_trk_g1_7


LogicTile_1_14

 (15 8)  (33 232)  (33 232)  routing T_1_14.rgt_op_1 <X> T_1_14.lc_trk_g2_1
 (17 8)  (35 232)  (35 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 232)  (36 232)  routing T_1_14.rgt_op_1 <X> T_1_14.lc_trk_g2_1
 (37 8)  (55 232)  (55 232)  LC_4 Logic Functioning bit
 (39 8)  (57 232)  (57 232)  LC_4 Logic Functioning bit
 (40 8)  (58 232)  (58 232)  LC_4 Logic Functioning bit
 (42 8)  (60 232)  (60 232)  LC_4 Logic Functioning bit
 (26 9)  (44 233)  (44 233)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 233)  (45 233)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 233)  (46 233)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 233)  (47 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (54 233)  (54 233)  LC_4 Logic Functioning bit
 (38 9)  (56 233)  (56 233)  LC_4 Logic Functioning bit
 (41 9)  (59 233)  (59 233)  LC_4 Logic Functioning bit
 (43 9)  (61 233)  (61 233)  LC_4 Logic Functioning bit
 (37 10)  (55 234)  (55 234)  LC_5 Logic Functioning bit
 (39 10)  (57 234)  (57 234)  LC_5 Logic Functioning bit
 (40 10)  (58 234)  (58 234)  LC_5 Logic Functioning bit
 (42 10)  (60 234)  (60 234)  LC_5 Logic Functioning bit
 (28 11)  (46 235)  (46 235)  routing T_1_14.lc_trk_g2_1 <X> T_1_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 235)  (47 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 235)  (54 235)  LC_5 Logic Functioning bit
 (38 11)  (56 235)  (56 235)  LC_5 Logic Functioning bit
 (41 11)  (59 235)  (59 235)  LC_5 Logic Functioning bit
 (43 11)  (61 235)  (61 235)  LC_5 Logic Functioning bit
 (22 12)  (40 236)  (40 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 236)  (42 236)  routing T_1_14.tnr_op_3 <X> T_1_14.lc_trk_g3_3
 (25 12)  (43 236)  (43 236)  routing T_1_14.rgt_op_2 <X> T_1_14.lc_trk_g3_2
 (32 12)  (50 236)  (50 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 236)  (51 236)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 236)  (52 236)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 236)  (58 236)  LC_6 Logic Functioning bit
 (41 12)  (59 236)  (59 236)  LC_6 Logic Functioning bit
 (42 12)  (60 236)  (60 236)  LC_6 Logic Functioning bit
 (43 12)  (61 236)  (61 236)  LC_6 Logic Functioning bit
 (22 13)  (40 237)  (40 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 237)  (42 237)  routing T_1_14.rgt_op_2 <X> T_1_14.lc_trk_g3_2
 (31 13)  (49 237)  (49 237)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 237)  (58 237)  LC_6 Logic Functioning bit
 (41 13)  (59 237)  (59 237)  LC_6 Logic Functioning bit
 (42 13)  (60 237)  (60 237)  LC_6 Logic Functioning bit
 (43 13)  (61 237)  (61 237)  LC_6 Logic Functioning bit


LogicTile_2_14

 (2 2)  (74 226)  (74 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (36 2)  (108 226)  (108 226)  LC_1 Logic Functioning bit
 (38 2)  (110 226)  (110 226)  LC_1 Logic Functioning bit
 (41 2)  (113 226)  (113 226)  LC_1 Logic Functioning bit
 (43 2)  (115 226)  (115 226)  LC_1 Logic Functioning bit
 (45 2)  (117 226)  (117 226)  LC_1 Logic Functioning bit
 (0 3)  (72 227)  (72 227)  routing T_2_14.glb_netwk_1 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (27 3)  (99 227)  (99 227)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 227)  (100 227)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 227)  (101 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 227)  (109 227)  LC_1 Logic Functioning bit
 (39 3)  (111 227)  (111 227)  LC_1 Logic Functioning bit
 (40 3)  (112 227)  (112 227)  LC_1 Logic Functioning bit
 (42 3)  (114 227)  (114 227)  LC_1 Logic Functioning bit
 (44 3)  (116 227)  (116 227)  LC_1 Logic Functioning bit
 (45 3)  (117 227)  (117 227)  LC_1 Logic Functioning bit
 (0 4)  (72 228)  (72 228)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (1 4)  (73 228)  (73 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (104 228)  (104 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 228)  (105 228)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 228)  (106 228)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 228)  (108 228)  LC_2 Logic Functioning bit
 (37 4)  (109 228)  (109 228)  LC_2 Logic Functioning bit
 (38 4)  (110 228)  (110 228)  LC_2 Logic Functioning bit
 (39 4)  (111 228)  (111 228)  LC_2 Logic Functioning bit
 (45 4)  (117 228)  (117 228)  LC_2 Logic Functioning bit
 (1 5)  (73 229)  (73 229)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (36 5)  (108 229)  (108 229)  LC_2 Logic Functioning bit
 (37 5)  (109 229)  (109 229)  LC_2 Logic Functioning bit
 (38 5)  (110 229)  (110 229)  LC_2 Logic Functioning bit
 (39 5)  (111 229)  (111 229)  LC_2 Logic Functioning bit
 (44 5)  (116 229)  (116 229)  LC_2 Logic Functioning bit
 (45 5)  (117 229)  (117 229)  LC_2 Logic Functioning bit
 (22 9)  (94 233)  (94 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 233)  (95 233)  routing T_2_14.sp4_v_b_42 <X> T_2_14.lc_trk_g2_2
 (24 9)  (96 233)  (96 233)  routing T_2_14.sp4_v_b_42 <X> T_2_14.lc_trk_g2_2
 (14 13)  (86 237)  (86 237)  routing T_2_14.sp4_r_v_b_40 <X> T_2_14.lc_trk_g3_0
 (17 13)  (89 237)  (89 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (72 238)  (72 238)  routing T_2_14.glb_netwk_4 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 238)  (73 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_3_14

 (11 14)  (137 238)  (137 238)  routing T_3_14.sp4_v_b_8 <X> T_3_14.sp4_v_t_46
 (9 15)  (135 239)  (135 239)  routing T_3_14.sp4_v_b_10 <X> T_3_14.sp4_v_t_47
 (12 15)  (138 239)  (138 239)  routing T_3_14.sp4_v_b_8 <X> T_3_14.sp4_v_t_46


LogicTile_6_14

 (3 5)  (291 229)  (291 229)  routing T_6_14.sp12_h_l_23 <X> T_6_14.sp12_h_r_0


RAM_Tile_8_14

 (3 5)  (399 229)  (399 229)  routing T_8_14.sp12_h_l_23 <X> T_8_14.sp12_h_r_0


LogicTile_18_14

 (3 5)  (931 229)  (931 229)  routing T_18_14.sp12_h_l_23 <X> T_18_14.sp12_h_r_0


LogicTile_20_14

 (3 5)  (1039 229)  (1039 229)  routing T_20_14.sp12_h_l_23 <X> T_20_14.sp12_h_r_0


LogicTile_30_14

 (3 1)  (1567 225)  (1567 225)  routing T_30_14.sp12_h_l_23 <X> T_30_14.sp12_v_b_0


LogicTile_32_14

 (3 1)  (1675 225)  (1675 225)  routing T_32_14.sp12_h_l_23 <X> T_32_14.sp12_v_b_0


IO_Tile_33_14

 (16 0)  (1742 224)  (1742 224)  IOB_0 IO Functioning bit
 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 227)  (1743 227)  IOB_0 IO Functioning bit
 (16 4)  (1742 228)  (1742 228)  IOB_0 IO Functioning bit
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (16 0)  (1 208)  (1 208)  IOB_0 IO Functioning bit
 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 210)  (13 210)  routing T_0_13.span4_horz_34 <X> T_0_13.lc_trk_g0_2
 (17 2)  (0 210)  (0 210)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (12 211)  (12 211)  routing T_0_13.span4_horz_34 <X> T_0_13.lc_trk_g0_2
 (6 3)  (11 211)  (11 211)  routing T_0_13.span4_horz_34 <X> T_0_13.lc_trk_g0_2
 (7 3)  (10 211)  (10 211)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (4 4)  (13 212)  (13 212)  routing T_0_13.logic_op_tnr_4 <X> T_0_13.lc_trk_g0_4
 (11 4)  (6 212)  (6 212)  routing T_0_13.lc_trk_g1_2 <X> T_0_13.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 212)  (0 212)  IOB_0 IO Functioning bit
 (7 5)  (10 213)  (10 213)  Enable bit of Mux _local_links/g0_mux_4 => logic_op_tnr_4 lc_trk_g0_4
 (10 5)  (7 213)  (7 213)  routing T_0_13.lc_trk_g1_2 <X> T_0_13.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 213)  (6 213)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 213)  (5 213)  routing T_0_13.lc_trk_g0_2 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 213)  (4 213)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: IOLEFT_IE_0

 (12 9)  (5 217)  (5 217)  routing T_0_13.glb_netwk_1 <X> T_0_13.wire_io_cluster/io_1/inclk
 (15 9)  (2 217)  (2 217)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_1 wire_io_cluster/io_1/inclk
 (17 9)  (0 217)  (0 217)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 218)  (7 218)  routing T_0_13.lc_trk_g0_4 <X> T_0_13.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 218)  (5 218)  routing T_0_13.lc_trk_g1_4 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 218)  (4 218)  routing T_0_13.lc_trk_g1_4 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 218)  (1 218)  IOB_1 IO Functioning bit
 (4 11)  (13 219)  (13 219)  routing T_0_13.span12_horz_18 <X> T_0_13.lc_trk_g1_2
 (6 11)  (11 219)  (11 219)  routing T_0_13.span12_horz_18 <X> T_0_13.lc_trk_g1_2
 (7 11)  (10 219)  (10 219)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (11 11)  (6 219)  (6 219)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 219)  (4 219)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 221)  (13 221)  routing T_0_13.span4_horz_28 <X> T_0_13.lc_trk_g1_4
 (5 13)  (12 221)  (12 221)  routing T_0_13.span4_horz_28 <X> T_0_13.lc_trk_g1_4
 (6 13)  (11 221)  (11 221)  routing T_0_13.span4_horz_28 <X> T_0_13.lc_trk_g1_4
 (7 13)  (10 221)  (10 221)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_28 lc_trk_g1_4
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit
 (17 14)  (0 222)  (0 222)  IOB_1 IO Functioning bit


LogicTile_1_13

 (12 1)  (30 209)  (30 209)  routing T_1_13.sp4_h_r_2 <X> T_1_13.sp4_v_b_2
 (2 2)  (20 210)  (20 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 211)  (18 211)  routing T_1_13.glb_netwk_1 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (9 3)  (27 211)  (27 211)  routing T_1_13.sp4_v_b_1 <X> T_1_13.sp4_v_t_36
 (0 4)  (18 212)  (18 212)  routing T_1_13.lc_trk_g2_2 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (1 4)  (19 212)  (19 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (19 213)  (19 213)  routing T_1_13.lc_trk_g2_2 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (25 8)  (43 216)  (43 216)  routing T_1_13.sp4_h_r_42 <X> T_1_13.lc_trk_g2_2
 (22 9)  (40 217)  (40 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (41 217)  (41 217)  routing T_1_13.sp4_h_r_42 <X> T_1_13.lc_trk_g2_2
 (24 9)  (42 217)  (42 217)  routing T_1_13.sp4_h_r_42 <X> T_1_13.lc_trk_g2_2
 (25 9)  (43 217)  (43 217)  routing T_1_13.sp4_h_r_42 <X> T_1_13.lc_trk_g2_2
 (21 12)  (39 220)  (39 220)  routing T_1_13.sp4_h_r_35 <X> T_1_13.lc_trk_g3_3
 (22 12)  (40 220)  (40 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (41 220)  (41 220)  routing T_1_13.sp4_h_r_35 <X> T_1_13.lc_trk_g3_3
 (24 12)  (42 220)  (42 220)  routing T_1_13.sp4_h_r_35 <X> T_1_13.lc_trk_g3_3
 (0 14)  (18 222)  (18 222)  routing T_1_13.glb_netwk_4 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 222)  (19 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (50 222)  (50 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 222)  (51 222)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 222)  (52 222)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 222)  (54 222)  LC_7 Logic Functioning bit
 (37 14)  (55 222)  (55 222)  LC_7 Logic Functioning bit
 (38 14)  (56 222)  (56 222)  LC_7 Logic Functioning bit
 (39 14)  (57 222)  (57 222)  LC_7 Logic Functioning bit
 (45 14)  (63 222)  (63 222)  LC_7 Logic Functioning bit
 (31 15)  (49 223)  (49 223)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 223)  (54 223)  LC_7 Logic Functioning bit
 (37 15)  (55 223)  (55 223)  LC_7 Logic Functioning bit
 (38 15)  (56 223)  (56 223)  LC_7 Logic Functioning bit
 (39 15)  (57 223)  (57 223)  LC_7 Logic Functioning bit
 (44 15)  (62 223)  (62 223)  LC_7 Logic Functioning bit
 (45 15)  (63 223)  (63 223)  LC_7 Logic Functioning bit


LogicTile_2_13

 (8 6)  (80 214)  (80 214)  routing T_2_13.sp4_h_r_4 <X> T_2_13.sp4_h_l_41
 (11 6)  (83 214)  (83 214)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_v_t_40
 (12 7)  (84 215)  (84 215)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_v_t_40
 (10 8)  (82 216)  (82 216)  routing T_2_13.sp4_v_t_39 <X> T_2_13.sp4_h_r_7
 (8 10)  (80 218)  (80 218)  routing T_2_13.sp4_h_r_7 <X> T_2_13.sp4_h_l_42
 (8 11)  (80 219)  (80 219)  routing T_2_13.sp4_h_r_7 <X> T_2_13.sp4_v_t_42
 (9 11)  (81 219)  (81 219)  routing T_2_13.sp4_h_r_7 <X> T_2_13.sp4_v_t_42
 (14 12)  (86 220)  (86 220)  routing T_2_13.rgt_op_0 <X> T_2_13.lc_trk_g3_0
 (15 13)  (87 221)  (87 221)  routing T_2_13.rgt_op_0 <X> T_2_13.lc_trk_g3_0
 (17 13)  (89 221)  (89 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (8 14)  (80 222)  (80 222)  routing T_2_13.sp4_v_t_47 <X> T_2_13.sp4_h_l_47
 (9 14)  (81 222)  (81 222)  routing T_2_13.sp4_v_t_47 <X> T_2_13.sp4_h_l_47
 (37 14)  (109 222)  (109 222)  LC_7 Logic Functioning bit
 (39 14)  (111 222)  (111 222)  LC_7 Logic Functioning bit
 (40 14)  (112 222)  (112 222)  LC_7 Logic Functioning bit
 (42 14)  (114 222)  (114 222)  LC_7 Logic Functioning bit
 (48 14)  (120 222)  (120 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (99 223)  (99 223)  routing T_2_13.lc_trk_g3_0 <X> T_2_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 223)  (100 223)  routing T_2_13.lc_trk_g3_0 <X> T_2_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 223)  (101 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 223)  (108 223)  LC_7 Logic Functioning bit
 (38 15)  (110 223)  (110 223)  LC_7 Logic Functioning bit
 (41 15)  (113 223)  (113 223)  LC_7 Logic Functioning bit
 (43 15)  (115 223)  (115 223)  LC_7 Logic Functioning bit


LogicTile_3_13

 (25 0)  (151 208)  (151 208)  routing T_3_13.sp4_h_l_7 <X> T_3_13.lc_trk_g0_2
 (32 0)  (158 208)  (158 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 208)  (159 208)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 208)  (160 208)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 208)  (162 208)  LC_0 Logic Functioning bit
 (37 0)  (163 208)  (163 208)  LC_0 Logic Functioning bit
 (38 0)  (164 208)  (164 208)  LC_0 Logic Functioning bit
 (39 0)  (165 208)  (165 208)  LC_0 Logic Functioning bit
 (45 0)  (171 208)  (171 208)  LC_0 Logic Functioning bit
 (22 1)  (148 209)  (148 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (149 209)  (149 209)  routing T_3_13.sp4_h_l_7 <X> T_3_13.lc_trk_g0_2
 (24 1)  (150 209)  (150 209)  routing T_3_13.sp4_h_l_7 <X> T_3_13.lc_trk_g0_2
 (25 1)  (151 209)  (151 209)  routing T_3_13.sp4_h_l_7 <X> T_3_13.lc_trk_g0_2
 (31 1)  (157 209)  (157 209)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 209)  (162 209)  LC_0 Logic Functioning bit
 (37 1)  (163 209)  (163 209)  LC_0 Logic Functioning bit
 (38 1)  (164 209)  (164 209)  LC_0 Logic Functioning bit
 (39 1)  (165 209)  (165 209)  LC_0 Logic Functioning bit
 (44 1)  (170 209)  (170 209)  LC_0 Logic Functioning bit
 (45 1)  (171 209)  (171 209)  LC_0 Logic Functioning bit
 (2 2)  (128 210)  (128 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (6 2)  (132 210)  (132 210)  routing T_3_13.sp4_v_b_9 <X> T_3_13.sp4_v_t_37
 (0 3)  (126 211)  (126 211)  routing T_3_13.glb_netwk_1 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (5 3)  (131 211)  (131 211)  routing T_3_13.sp4_v_b_9 <X> T_3_13.sp4_v_t_37
 (1 4)  (127 212)  (127 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (158 212)  (158 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 212)  (159 212)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 212)  (160 212)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 212)  (162 212)  LC_2 Logic Functioning bit
 (37 4)  (163 212)  (163 212)  LC_2 Logic Functioning bit
 (38 4)  (164 212)  (164 212)  LC_2 Logic Functioning bit
 (39 4)  (165 212)  (165 212)  LC_2 Logic Functioning bit
 (45 4)  (171 212)  (171 212)  LC_2 Logic Functioning bit
 (1 5)  (127 213)  (127 213)  routing T_3_13.lc_trk_g0_2 <X> T_3_13.wire_logic_cluster/lc_7/cen
 (31 5)  (157 213)  (157 213)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 213)  (162 213)  LC_2 Logic Functioning bit
 (37 5)  (163 213)  (163 213)  LC_2 Logic Functioning bit
 (38 5)  (164 213)  (164 213)  LC_2 Logic Functioning bit
 (39 5)  (165 213)  (165 213)  LC_2 Logic Functioning bit
 (44 5)  (170 213)  (170 213)  LC_2 Logic Functioning bit
 (45 5)  (171 213)  (171 213)  LC_2 Logic Functioning bit
 (36 10)  (162 218)  (162 218)  LC_5 Logic Functioning bit
 (38 10)  (164 218)  (164 218)  LC_5 Logic Functioning bit
 (41 10)  (167 218)  (167 218)  LC_5 Logic Functioning bit
 (43 10)  (169 218)  (169 218)  LC_5 Logic Functioning bit
 (45 10)  (171 218)  (171 218)  LC_5 Logic Functioning bit
 (46 10)  (172 218)  (172 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (152 219)  (152 219)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 219)  (153 219)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 219)  (154 219)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 219)  (155 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (163 219)  (163 219)  LC_5 Logic Functioning bit
 (39 11)  (165 219)  (165 219)  LC_5 Logic Functioning bit
 (40 11)  (166 219)  (166 219)  LC_5 Logic Functioning bit
 (42 11)  (168 219)  (168 219)  LC_5 Logic Functioning bit
 (44 11)  (170 219)  (170 219)  LC_5 Logic Functioning bit
 (45 11)  (171 219)  (171 219)  LC_5 Logic Functioning bit
 (22 13)  (148 221)  (148 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (149 221)  (149 221)  routing T_3_13.sp12_v_b_18 <X> T_3_13.lc_trk_g3_2
 (25 13)  (151 221)  (151 221)  routing T_3_13.sp12_v_b_18 <X> T_3_13.lc_trk_g3_2
 (0 14)  (126 222)  (126 222)  routing T_3_13.glb_netwk_4 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 222)  (127 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (138 222)  (138 222)  routing T_3_13.sp4_v_t_40 <X> T_3_13.sp4_h_l_46
 (11 15)  (137 223)  (137 223)  routing T_3_13.sp4_v_t_40 <X> T_3_13.sp4_h_l_46
 (13 15)  (139 223)  (139 223)  routing T_3_13.sp4_v_t_40 <X> T_3_13.sp4_h_l_46


LogicTile_6_13

 (3 5)  (291 213)  (291 213)  routing T_6_13.sp12_h_l_23 <X> T_6_13.sp12_h_r_0
 (8 6)  (296 214)  (296 214)  routing T_6_13.sp4_v_t_47 <X> T_6_13.sp4_h_l_41
 (9 6)  (297 214)  (297 214)  routing T_6_13.sp4_v_t_47 <X> T_6_13.sp4_h_l_41
 (10 6)  (298 214)  (298 214)  routing T_6_13.sp4_v_t_47 <X> T_6_13.sp4_h_l_41


RAM_Tile_8_13

 (3 1)  (399 209)  (399 209)  routing T_8_13.sp12_h_l_23 <X> T_8_13.sp12_v_b_0


LogicTile_18_13

 (3 5)  (931 213)  (931 213)  routing T_18_13.sp12_h_l_23 <X> T_18_13.sp12_h_r_0


LogicTile_26_13

 (2 8)  (1350 216)  (1350 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_13

 (4 4)  (1514 212)  (1514 212)  routing T_29_13.sp4_h_l_44 <X> T_29_13.sp4_v_b_3
 (6 4)  (1516 212)  (1516 212)  routing T_29_13.sp4_h_l_44 <X> T_29_13.sp4_v_b_3
 (5 5)  (1515 213)  (1515 213)  routing T_29_13.sp4_h_l_44 <X> T_29_13.sp4_v_b_3


IO_Tile_33_13

 (16 0)  (1742 208)  (1742 208)  IOB_0 IO Functioning bit
 (17 3)  (1743 211)  (1743 211)  IOB_0 IO Functioning bit
 (16 4)  (1742 212)  (1742 212)  IOB_0 IO Functioning bit
 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (4 0)  (13 192)  (13 192)  routing T_0_12.logic_op_rgt_0 <X> T_0_12.lc_trk_g0_0
 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 193)  (13 193)  routing T_0_12.logic_op_rgt_0 <X> T_0_12.lc_trk_g0_0
 (7 1)  (10 193)  (10 193)  Enable bit of Mux _local_links/g0_mux_0 => logic_op_rgt_0 lc_trk_g0_0
 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 4)  (13 196)  (13 196)  routing T_0_12.span4_horz_4 <X> T_0_12.lc_trk_g0_4
 (6 4)  (11 196)  (11 196)  routing T_0_12.span4_horz_13 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_13 lc_trk_g0_5
 (8 4)  (9 196)  (9 196)  routing T_0_12.span4_horz_13 <X> T_0_12.lc_trk_g0_5
 (11 4)  (6 196)  (6 196)  routing T_0_12.lc_trk_g1_2 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (6 5)  (11 197)  (11 197)  routing T_0_12.span4_horz_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (8 5)  (9 197)  (9 197)  routing T_0_12.span4_horz_13 <X> T_0_12.lc_trk_g0_5
 (10 5)  (7 197)  (7 197)  routing T_0_12.lc_trk_g1_2 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (12 9)  (5 201)  (5 201)  routing T_0_12.glb_netwk_1 <X> T_0_12.wire_io_cluster/io_1/inclk
 (15 9)  (2 201)  (2 201)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_1 wire_io_cluster/io_1/inclk
 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 202)  (13 202)  routing T_0_12.span4_horz_10 <X> T_0_12.lc_trk_g1_2
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (4 11)  (13 203)  (13 203)  routing T_0_12.span4_horz_10 <X> T_0_12.lc_trk_g1_2
 (6 11)  (11 203)  (11 203)  routing T_0_12.span4_horz_10 <X> T_0_12.lc_trk_g1_2
 (7 11)  (10 203)  (10 203)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_1_12

 (26 0)  (44 192)  (44 192)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (37 0)  (55 192)  (55 192)  LC_0 Logic Functioning bit
 (39 0)  (57 192)  (57 192)  LC_0 Logic Functioning bit
 (40 0)  (58 192)  (58 192)  LC_0 Logic Functioning bit
 (42 0)  (60 192)  (60 192)  LC_0 Logic Functioning bit
 (26 1)  (44 193)  (44 193)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 193)  (45 193)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 193)  (47 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 193)  (54 193)  LC_0 Logic Functioning bit
 (38 1)  (56 193)  (56 193)  LC_0 Logic Functioning bit
 (41 1)  (59 193)  (59 193)  LC_0 Logic Functioning bit
 (43 1)  (61 193)  (61 193)  LC_0 Logic Functioning bit
 (22 6)  (40 198)  (40 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 198)  (42 198)  routing T_1_12.top_op_7 <X> T_1_12.lc_trk_g1_7
 (21 7)  (39 199)  (39 199)  routing T_1_12.top_op_7 <X> T_1_12.lc_trk_g1_7


LogicTile_2_12

 (19 2)  (91 194)  (91 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (32 2)  (104 194)  (104 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 194)  (105 194)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (112 194)  (112 194)  LC_1 Logic Functioning bit
 (41 2)  (113 194)  (113 194)  LC_1 Logic Functioning bit
 (42 2)  (114 194)  (114 194)  LC_1 Logic Functioning bit
 (43 2)  (115 194)  (115 194)  LC_1 Logic Functioning bit
 (31 3)  (103 195)  (103 195)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (40 3)  (112 195)  (112 195)  LC_1 Logic Functioning bit
 (41 3)  (113 195)  (113 195)  LC_1 Logic Functioning bit
 (42 3)  (114 195)  (114 195)  LC_1 Logic Functioning bit
 (43 3)  (115 195)  (115 195)  LC_1 Logic Functioning bit
 (47 3)  (119 195)  (119 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 9)  (94 201)  (94 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (96 201)  (96 201)  routing T_2_12.tnr_op_2 <X> T_2_12.lc_trk_g2_2
 (4 14)  (76 206)  (76 206)  routing T_2_12.sp4_v_b_1 <X> T_2_12.sp4_v_t_44
 (6 14)  (78 206)  (78 206)  routing T_2_12.sp4_v_b_1 <X> T_2_12.sp4_v_t_44


LogicTile_3_12

 (5 2)  (131 194)  (131 194)  routing T_3_12.sp4_v_t_43 <X> T_3_12.sp4_h_l_37
 (4 3)  (130 195)  (130 195)  routing T_3_12.sp4_v_t_43 <X> T_3_12.sp4_h_l_37
 (6 3)  (132 195)  (132 195)  routing T_3_12.sp4_v_t_43 <X> T_3_12.sp4_h_l_37


LogicTile_4_12

 (8 6)  (188 198)  (188 198)  routing T_4_12.sp4_v_t_47 <X> T_4_12.sp4_h_l_41
 (9 6)  (189 198)  (189 198)  routing T_4_12.sp4_v_t_47 <X> T_4_12.sp4_h_l_41
 (10 6)  (190 198)  (190 198)  routing T_4_12.sp4_v_t_47 <X> T_4_12.sp4_h_l_41


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_18_12

 (3 5)  (931 197)  (931 197)  routing T_18_12.sp12_h_l_23 <X> T_18_12.sp12_h_r_0


LogicTile_20_12

 (3 5)  (1039 197)  (1039 197)  routing T_20_12.sp12_h_l_23 <X> T_20_12.sp12_h_r_0


LogicTile_26_12

 (2 4)  (1350 196)  (1350 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_12

 (8 9)  (1518 201)  (1518 201)  routing T_29_12.sp4_h_l_42 <X> T_29_12.sp4_v_b_7
 (9 9)  (1519 201)  (1519 201)  routing T_29_12.sp4_h_l_42 <X> T_29_12.sp4_v_b_7


LogicTile_30_12

 (3 1)  (1567 193)  (1567 193)  routing T_30_12.sp12_h_l_23 <X> T_30_12.sp12_v_b_0


IO_Tile_33_12

 (16 0)  (1742 192)  (1742 192)  IOB_0 IO Functioning bit
 (17 3)  (1743 195)  (1743 195)  IOB_0 IO Functioning bit
 (16 4)  (1742 196)  (1742 196)  IOB_0 IO Functioning bit
 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g0_6 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g0_6 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 182)  (13 182)  routing T_0_11.span4_vert_b_14 <X> T_0_11.lc_trk_g0_6
 (5 7)  (12 183)  (12 183)  routing T_0_11.span4_vert_b_14 <X> T_0_11.lc_trk_g0_6
 (7 7)  (10 183)  (10 183)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 186)  (7 186)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 186)  (6 186)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (5 11)  (12 187)  (12 187)  routing T_0_11.span4_horz_18 <X> T_0_11.lc_trk_g1_2
 (6 11)  (11 187)  (11 187)  routing T_0_11.span4_horz_18 <X> T_0_11.lc_trk_g1_2
 (7 11)  (10 187)  (10 187)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (7 12)  (10 188)  (10 188)  Enable bit of Mux _local_links/g1_mux_5 => logic_op_rgt_5 lc_trk_g1_5
 (8 12)  (9 188)  (9 188)  routing T_0_11.logic_op_rgt_5 <X> T_0_11.lc_trk_g1_5
 (8 13)  (9 189)  (9 189)  routing T_0_11.logic_op_rgt_5 <X> T_0_11.lc_trk_g1_5
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit


LogicTile_1_11

 (13 2)  (31 178)  (31 178)  routing T_1_11.sp4_v_b_2 <X> T_1_11.sp4_v_t_39
 (25 8)  (43 184)  (43 184)  routing T_1_11.sp4_v_b_26 <X> T_1_11.lc_trk_g2_2
 (22 9)  (40 185)  (40 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (41 185)  (41 185)  routing T_1_11.sp4_v_b_26 <X> T_1_11.lc_trk_g2_2
 (32 10)  (50 186)  (50 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 186)  (51 186)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (40 10)  (58 186)  (58 186)  LC_5 Logic Functioning bit
 (41 10)  (59 186)  (59 186)  LC_5 Logic Functioning bit
 (42 10)  (60 186)  (60 186)  LC_5 Logic Functioning bit
 (43 10)  (61 186)  (61 186)  LC_5 Logic Functioning bit
 (31 11)  (49 187)  (49 187)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (40 11)  (58 187)  (58 187)  LC_5 Logic Functioning bit
 (41 11)  (59 187)  (59 187)  LC_5 Logic Functioning bit
 (42 11)  (60 187)  (60 187)  LC_5 Logic Functioning bit
 (43 11)  (61 187)  (61 187)  LC_5 Logic Functioning bit


LogicTile_3_11

 (9 10)  (135 186)  (135 186)  routing T_3_11.sp4_v_b_7 <X> T_3_11.sp4_h_l_42
 (6 14)  (132 190)  (132 190)  routing T_3_11.sp4_v_b_6 <X> T_3_11.sp4_v_t_44
 (5 15)  (131 191)  (131 191)  routing T_3_11.sp4_v_b_6 <X> T_3_11.sp4_v_t_44


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_18_11

 (3 5)  (931 181)  (931 181)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_h_r_0


LogicTile_30_11

 (3 1)  (1567 177)  (1567 177)  routing T_30_11.sp12_h_l_23 <X> T_30_11.sp12_v_b_0


IO_Tile_33_11

 (16 0)  (1742 176)  (1742 176)  IOB_0 IO Functioning bit
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (16 4)  (1742 180)  (1742 180)  IOB_0 IO Functioning bit
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



LogicTile_3_10

 (11 10)  (137 170)  (137 170)  routing T_3_10.sp4_v_b_5 <X> T_3_10.sp4_v_t_45
 (12 11)  (138 171)  (138 171)  routing T_3_10.sp4_v_b_5 <X> T_3_10.sp4_v_t_45
 (9 15)  (135 175)  (135 175)  routing T_3_10.sp4_v_b_2 <X> T_3_10.sp4_v_t_47
 (10 15)  (136 175)  (136 175)  routing T_3_10.sp4_v_b_2 <X> T_3_10.sp4_v_t_47


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (9 0)  (8 144)  (8 144)  Column buffer control bit: IOLEFT_half_column_clock_enable_1

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (17 5)  (0 149)  (0 149)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 150)  (14 150)  IO control bit: IOLEFT_IE_1

 (0 8)  (17 152)  (17 152)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (2 9)  (15 153)  (15 153)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 153)  (14 153)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit


LogicTile_1_9

 (8 3)  (26 147)  (26 147)  routing T_1_9.sp4_h_l_36 <X> T_1_9.sp4_v_t_36
 (7 8)  (25 152)  (25 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (25 157)  (25 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_2_9

 (7 8)  (79 152)  (79 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (79 157)  (79 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_3_9

 (7 8)  (133 152)  (133 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (133 157)  (133 157)  Column buffer control bit: LH_colbuf_cntl_4

 (5 15)  (131 159)  (131 159)  routing T_3_9.sp4_h_l_44 <X> T_3_9.sp4_v_t_44


LogicTile_4_9

 (3 7)  (183 151)  (183 151)  routing T_4_9.sp12_h_l_23 <X> T_4_9.sp12_v_t_23


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (13 9)  (1523 153)  (1523 153)  routing T_29_9.sp4_v_t_38 <X> T_29_9.sp4_h_r_8


LogicTile_30_9

 (19 4)  (1583 148)  (1583 148)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_31_9



LogicTile_32_9

 (19 4)  (1691 148)  (1691 148)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_9

 (9 0)  (1735 144)  (1735 144)  Column buffer control bit: IORIGHT_half_column_clock_enable_1

 (17 0)  (1743 144)  (1743 144)  IOB_0 IO Functioning bit
 (17 3)  (1743 147)  (1743 147)  IOB_0 IO Functioning bit
 (12 4)  (1738 148)  (1738 148)  routing T_33_9.lc_trk_g1_5 <X> T_33_9.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 148)  (1739 148)  routing T_33_9.lc_trk_g1_5 <X> T_33_9.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 148)  (1742 148)  IOB_0 IO Functioning bit
 (13 5)  (1739 149)  (1739 149)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (5 12)  (1731 156)  (1731 156)  routing T_33_9.span4_horz_45 <X> T_33_9.lc_trk_g1_5
 (6 12)  (1732 156)  (1732 156)  routing T_33_9.span4_horz_45 <X> T_33_9.lc_trk_g1_5
 (7 12)  (1733 156)  (1733 156)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_45 lc_trk_g1_5
 (8 12)  (1734 156)  (1734 156)  routing T_33_9.span4_horz_45 <X> T_33_9.lc_trk_g1_5
 (8 13)  (1734 157)  (1734 157)  routing T_33_9.span4_horz_45 <X> T_33_9.lc_trk_g1_5
 (12 15)  (1738 159)  (1738 159)  routing T_33_9.glb_netwk_1 <X> T_33_9.wire_io_cluster/io_1/outclk
 (15 15)  (1741 159)  (1741 159)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8

 (9 3)  (81 131)  (81 131)  routing T_2_8.sp4_v_b_5 <X> T_2_8.sp4_v_t_36
 (10 3)  (82 131)  (82 131)  routing T_2_8.sp4_v_b_5 <X> T_2_8.sp4_v_t_36


LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_v_t_42 <X> T_29_8.sp4_h_r_0


LogicTile_30_8

 (19 2)  (1583 130)  (1583 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (9 0)  (1735 128)  (1735 128)  Column buffer control bit: IORIGHT_half_column_clock_enable_1

 (16 0)  (1742 128)  (1742 128)  IOB_0 IO Functioning bit
 (17 3)  (1743 131)  (1743 131)  IOB_0 IO Functioning bit
 (16 4)  (1742 132)  (1742 132)  IOB_0 IO Functioning bit
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_b_2


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 114)  (0 114)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 115)  (0 115)  IOB_0 IO Functioning bit
 (17 5)  (0 117)  (0 117)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 118)  (14 118)  IO control bit: IOLEFT_IE_1

 (1 9)  (16 121)  (16 121)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_12
 (3 9)  (14 121)  (14 121)  IO control bit: IOLEFT_IE_0

 (0 11)  (17 123)  (17 123)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 125)  (0 125)  IOB_1 IO Functioning bit


LogicTile_1_7

 (11 2)  (29 114)  (29 114)  routing T_1_7.sp4_h_l_44 <X> T_1_7.sp4_v_t_39


LogicTile_3_7

 (6 10)  (132 122)  (132 122)  routing T_3_7.sp4_h_l_36 <X> T_3_7.sp4_v_t_43
 (8 11)  (134 123)  (134 123)  routing T_3_7.sp4_h_r_1 <X> T_3_7.sp4_v_t_42
 (9 11)  (135 123)  (135 123)  routing T_3_7.sp4_h_r_1 <X> T_3_7.sp4_v_t_42
 (10 11)  (136 123)  (136 123)  routing T_3_7.sp4_h_r_1 <X> T_3_7.sp4_v_t_42


LogicTile_4_7

 (3 7)  (183 119)  (183 119)  routing T_4_7.sp12_h_l_23 <X> T_4_7.sp12_v_t_23
 (19 13)  (199 125)  (199 125)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_7

 (3 7)  (399 119)  (399 119)  routing T_8_7.sp12_h_l_23 <X> T_8_7.sp12_v_t_23


LogicTile_16_7

 (3 2)  (819 114)  (819 114)  routing T_16_7.sp12_h_r_0 <X> T_16_7.sp12_h_l_23
 (3 3)  (819 115)  (819 115)  routing T_16_7.sp12_h_r_0 <X> T_16_7.sp12_h_l_23


LogicTile_28_7

 (3 2)  (1459 114)  (1459 114)  routing T_28_7.sp12_v_t_23 <X> T_28_7.sp12_h_l_23


LogicTile_30_7

 (19 4)  (1583 116)  (1583 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_7

 (16 0)  (1742 112)  (1742 112)  IOB_0 IO Functioning bit
 (17 3)  (1743 115)  (1743 115)  IOB_0 IO Functioning bit
 (16 4)  (1742 116)  (1742 116)  IOB_0 IO Functioning bit
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (0 0)  (17 96)  (17 96)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (0 8)  (17 104)  (17 104)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 7)  (75 103)  (75 103)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_v_t_23


LogicTile_3_6

 (11 2)  (137 98)  (137 98)  routing T_3_6.sp4_h_l_44 <X> T_3_6.sp4_v_t_39
 (12 7)  (138 103)  (138 103)  routing T_3_6.sp4_h_l_40 <X> T_3_6.sp4_v_t_40


LogicTile_4_6

 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_v_t_23


LogicTile_30_6

 (4 13)  (1568 109)  (1568 109)  routing T_30_6.sp4_v_t_41 <X> T_30_6.sp4_h_r_9


LogicTile_32_6

 (4 13)  (1676 109)  (1676 109)  routing T_32_6.sp4_v_t_41 <X> T_32_6.sp4_h_r_9


IO_Tile_33_6

 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_9 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_9 <X> T_33_6.lc_trk_g0_1
 (17 0)  (1743 96)  (1743 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 97)  (1734 97)  routing T_33_6.span4_horz_9 <X> T_33_6.lc_trk_g0_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 104)  (1731 104)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g1_1
 (6 8)  (1732 104)  (1732 104)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g1_1
 (17 10)  (1743 106)  (1743 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit
 (12 15)  (1738 111)  (1738 111)  routing T_33_6.glb_netwk_1 <X> T_33_6.wire_io_cluster/io_1/outclk
 (15 15)  (1741 111)  (1741 111)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_v_t_23


LogicTile_6_5

 (3 7)  (291 87)  (291 87)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_v_t_23


LogicTile_30_5

 (10 8)  (1574 88)  (1574 88)  routing T_30_5.sp4_v_t_39 <X> T_30_5.sp4_h_r_7


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 86)  (1730 86)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g0_6
 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g0_7
 (6 6)  (1732 86)  (1732 86)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (5 7)  (1731 87)  (1731 87)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g0_6
 (7 7)  (1733 87)  (1733 87)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g0_7
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (1743 90)  (1743 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (12 15)  (1738 95)  (1738 95)  routing T_33_5.glb_netwk_1 <X> T_33_5.wire_io_cluster/io_1/outclk
 (15 15)  (1741 95)  (1741 95)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_4

 (1 0)  (16 64)  (16 64)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (11 6)  (83 70)  (83 70)  routing T_2_4.sp4_h_l_37 <X> T_2_4.sp4_v_t_40
 (3 7)  (75 71)  (75 71)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_v_t_23


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_30_4

 (4 13)  (1568 77)  (1568 77)  routing T_30_4.sp4_v_t_41 <X> T_30_4.sp4_h_r_9


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_horz_33 <X> T_33_4.lc_trk_g0_1
 (6 0)  (1732 64)  (1732 64)  routing T_33_4.span4_horz_33 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_horz_33 <X> T_33_4.lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_1 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 72)  (1731 72)  routing T_33_4.span4_vert_b_1 <X> T_33_4.lc_trk_g1_1
 (7 8)  (1733 72)  (1733 72)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (8 9)  (1734 73)  (1734 73)  routing T_33_4.span4_vert_b_1 <X> T_33_4.lc_trk_g1_1
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (17 5)  (0 53)  (0 53)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 56)  (1 56)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit


LogicTile_2_3

 (3 7)  (75 55)  (75 55)  routing T_2_3.sp12_h_l_23 <X> T_2_3.sp12_v_t_23


LogicTile_4_3

 (3 7)  (183 55)  (183 55)  routing T_4_3.sp12_h_l_23 <X> T_4_3.sp12_v_t_23


IO_Tile_33_3

 (16 0)  (1742 48)  (1742 48)  IOB_0 IO Functioning bit
 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 51)  (1743 51)  IOB_0 IO Functioning bit
 (16 4)  (1742 52)  (1742 52)  IOB_0 IO Functioning bit
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


RAM_Tile_8_1

 (3 4)  (399 20)  (399 20)  routing T_8_1.sp12_v_t_23 <X> T_8_1.sp12_h_r_0


LogicTile_20_1

 (3 5)  (1039 21)  (1039 21)  routing T_20_1.sp12_h_l_23 <X> T_20_1.sp12_h_r_0


LogicTile_26_1

 (2 4)  (1350 20)  (1350 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_1

 (8 9)  (1518 25)  (1518 25)  routing T_29_1.sp4_h_l_42 <X> T_29_1.sp4_v_b_7
 (9 9)  (1519 25)  (1519 25)  routing T_29_1.sp4_h_l_42 <X> T_29_1.sp4_v_b_7


GlobalNetwork_0_0

 (1 1)  (871 270)  (871 270)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1
 (0 2)  (870 273)  (870 273)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_29_0

 (13 3)  (1545 13)  (1545 13)  routing T_29_0.span4_vert_7 <X> T_29_0.span4_horz_r_1
 (14 3)  (1546 13)  (1546 13)  routing T_29_0.span4_vert_7 <X> T_29_0.span4_horz_r_1

