

================================================================
== Vivado HLS Report for 'get_max_from_channel'
================================================================
* Date:           Wed Mar 18 11:35:39 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.609 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    58142|    58142| 2.907 ms | 2.907 ms |  58143|  58143| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+
        |                        |                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |        Instance        |         Module        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+
        |minMaxLoc435_U0         |minMaxLoc435           |    58142|    58142| 2.907 ms | 2.907 ms |  58142|  58142|   none  |
        |minMaxLoc436_U0         |minMaxLoc436           |    58142|    58142| 2.907 ms | 2.907 ms |  58142|  58142|   none  |
        |minMaxLoc_U0            |minMaxLoc              |    58142|    58142| 2.907 ms | 2.907 ms |  58142|  58142|   none  |
        |p_prop_ret_max_b_dc_U0  |p_prop_ret_max_b_dc_s  |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |p_prop_ret_max_g_dc_U0  |p_prop_ret_max_g_dc_s  |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |p_prop_ret_max_r_dc_U0  |p_prop_ret_max_r_dc_s  |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        +------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        0|      -|      15|    132|    -|
|Instance         |        -|      -|     306|    909|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     330|   1145|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-----------------------+---------+-------+-----+-----+-----+
    |        Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------+-----------------------+---------+-------+-----+-----+-----+
    |minMaxLoc_U0            |minMaxLoc              |        0|      0|  100|  283|    0|
    |minMaxLoc435_U0         |minMaxLoc435           |        0|      0|  100|  283|    0|
    |minMaxLoc436_U0         |minMaxLoc436           |        0|      0|  100|  283|    0|
    |p_prop_ret_max_b_dc_U0  |p_prop_ret_max_b_dc_s  |        0|      0|    2|   20|    0|
    |p_prop_ret_max_g_dc_U0  |p_prop_ret_max_g_dc_s  |        0|      0|    2|   20|    0|
    |p_prop_ret_max_r_dc_U0  |p_prop_ret_max_r_dc_s  |        0|      0|    2|   20|    0|
    +------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                   |                       |        0|      0|  306|  909|    0|
    +------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+---+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+---+----+-----+------+-----+---------+
    |max_b_dc_channel_U  |        0|  5|   0|    -|     2|   32|       64|
    |max_g_dc_channel_U  |        0|  5|   0|    -|     2|   32|       64|
    |max_r_dc_channel_U  |        0|  5|   0|    -|     2|   32|       64|
    +--------------------+---------+---+----+-----+------+-----+---------+
    |Total               |        0| 15|   0|    0|     6|   96|      192|
    +--------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |minMaxLoc435_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |minMaxLoc436_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |minMaxLoc_U0_ap_ready_count       |     +    |      0|  0|  10|           2|           1|
    |ap_idle                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                      |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                     |    and   |      0|  0|   2|           1|           1|
    |minMaxLoc435_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |minMaxLoc436_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |minMaxLoc_U0_ap_start             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_minMaxLoc435_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_minMaxLoc436_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_minMaxLoc_U0_ap_ready     |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          16|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_minMaxLoc435_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_minMaxLoc436_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_minMaxLoc_U0_ap_ready     |   9|          2|    1|          2|
    |minMaxLoc435_U0_ap_ready_count        |   9|          2|    2|          4|
    |minMaxLoc436_U0_ap_ready_count        |   9|          2|    2|          4|
    |minMaxLoc_U0_ap_ready_count           |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_minMaxLoc435_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_minMaxLoc436_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_minMaxLoc_U0_ap_ready     |  1|   0|    1|          0|
    |minMaxLoc435_U0_ap_ready_count        |  2|   0|    2|          0|
    |minMaxLoc436_U0_ap_ready_count        |  2|   0|    2|          0|
    |minMaxLoc_U0_ap_ready_count           |  2|   0|    2|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  9|   0|    9|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|r_channel_data_V_dout     |  in |    8|   ap_fifo  |   r_channel_data_V   |    pointer   |
|r_channel_data_V_empty_n  |  in |    1|   ap_fifo  |   r_channel_data_V   |    pointer   |
|r_channel_data_V_read     | out |    1|   ap_fifo  |   r_channel_data_V   |    pointer   |
|g_channel_data_V_dout     |  in |    8|   ap_fifo  |   g_channel_data_V   |    pointer   |
|g_channel_data_V_empty_n  |  in |    1|   ap_fifo  |   g_channel_data_V   |    pointer   |
|g_channel_data_V_read     | out |    1|   ap_fifo  |   g_channel_data_V   |    pointer   |
|b_channel_data_V_dout     |  in |    8|   ap_fifo  |   b_channel_data_V   |    pointer   |
|b_channel_data_V_empty_n  |  in |    1|   ap_fifo  |   b_channel_data_V   |    pointer   |
|b_channel_data_V_read     | out |    1|   ap_fifo  |   b_channel_data_V   |    pointer   |
|max_r_out_din             | out |   32|   ap_fifo  |       max_r_out      |    pointer   |
|max_r_out_full_n          |  in |    1|   ap_fifo  |       max_r_out      |    pointer   |
|max_r_out_write           | out |    1|   ap_fifo  |       max_r_out      |    pointer   |
|max_g_out_din             | out |   32|   ap_fifo  |       max_g_out      |    pointer   |
|max_g_out_full_n          |  in |    1|   ap_fifo  |       max_g_out      |    pointer   |
|max_g_out_write           | out |    1|   ap_fifo  |       max_g_out      |    pointer   |
|max_b_out_din             | out |   32|   ap_fifo  |       max_b_out      |    pointer   |
|max_b_out_full_n          |  in |    1|   ap_fifo  |       max_b_out      |    pointer   |
|max_b_out_write           | out |    1|   ap_fifo  |       max_b_out      |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_done                   | out |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | get_max_from_channel | return value |
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%max_r_dc_channel = call fastcc i32 @minMaxLoc435(i8* %r_channel_data_V)" [./wd_stage_1.h:26->./wd_stage_1.h:67]   --->   Operation 3 'call' 'max_r_dc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%max_g_dc_channel = call fastcc i32 @minMaxLoc436(i8* %g_channel_data_V)" [./wd_stage_1.h:27->./wd_stage_1.h:67]   --->   Operation 4 'call' 'max_g_dc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%max_b_dc_channel = call fastcc i32 @minMaxLoc(i8* %b_channel_data_V)" [./wd_stage_1.h:28->./wd_stage_1.h:67]   --->   Operation 5 'call' 'max_b_dc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.80>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %b_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %g_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %r_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_1.h:19->./wd_stage_1.h:67]   --->   Operation 9 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (3.17ns)   --->   "%max_r_dc_channel = call fastcc i32 @minMaxLoc435(i8* %r_channel_data_V)" [./wd_stage_1.h:26->./wd_stage_1.h:67]   --->   Operation 10 'call' 'max_r_dc_channel' <Predicate = true> <Delay = 3.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/2] (3.17ns)   --->   "%max_g_dc_channel = call fastcc i32 @minMaxLoc436(i8* %g_channel_data_V)" [./wd_stage_1.h:27->./wd_stage_1.h:67]   --->   Operation 11 'call' 'max_g_dc_channel' <Predicate = true> <Delay = 3.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/2] (3.17ns)   --->   "%max_b_dc_channel = call fastcc i32 @minMaxLoc(i8* %b_channel_data_V)" [./wd_stage_1.h:28->./wd_stage_1.h:67]   --->   Operation 12 'call' 'max_b_dc_channel' <Predicate = true> <Delay = 3.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_b_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (3.63ns)   --->   "call fastcc void @__prop_ret_max_b_dc_(i32 %max_b_dc_channel, i32* %max_b_out)" [./wd_stage_1.h:67]   --->   Operation 14 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_g_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (3.63ns)   --->   "call fastcc void @__prop_ret_max_g_dc_(i32 %max_g_dc_channel, i32* %max_g_out)" [./wd_stage_1.h:67]   --->   Operation 16 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_r_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.63ns)   --->   "call fastcc void @__prop_ret_max_r_dc_(i32 %max_r_dc_channel, i32* %max_r_out)" [./wd_stage_1.h:67]   --->   Operation 18 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_1.h:67]   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_channel_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ g_channel_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_channel_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_r_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_g_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_b_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specdataflowpipeline_ln19 (specdataflowpipeline) [ 000]
max_r_dc_channel          (call                ) [ 000]
max_g_dc_channel          (call                ) [ 000]
max_b_dc_channel          (call                ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
call_ln67                 (call                ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
call_ln67                 (call                ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
call_ln67                 (call                ) [ 000]
ret_ln67                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_channel_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_channel_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="g_channel_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_channel_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_channel_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_channel_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_r_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_r_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_g_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_g_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_b_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_b_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minMaxLoc435"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minMaxLoc436"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minMaxLoc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__prop_ret_max_b_dc_"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__prop_ret_max_g_dc_"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__prop_ret_max_r_dc_"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="grp_minMaxLoc435_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_r_dc_channel/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_minMaxLoc436_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_g_dc_channel/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_minMaxLoc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_b_dc_channel/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="call_ln67_p_prop_ret_max_b_dc_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="call_ln67_p_prop_ret_max_g_dc_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="call_ln67_p_prop_ret_max_r_dc_s_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="52" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="46" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="40" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_r_out | {2 }
	Port: max_g_out | {2 }
	Port: max_b_out | {2 }
 - Input state : 
	Port: get_max_from_channel : r_channel_data_V | {1 2 }
	Port: get_max_from_channel : g_channel_data_V | {1 2 }
	Port: get_max_from_channel : b_channel_data_V | {1 2 }
  - Chain level:
	State 1
	State 2
		call_ln67 : 1
		call_ln67 : 1
		call_ln67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |         grp_minMaxLoc435_fu_40        |   100   |   153   |
|          |         grp_minMaxLoc436_fu_46        |   100   |   153   |
|   call   |          grp_minMaxLoc_fu_52          |   100   |   153   |
|          | call_ln67_p_prop_ret_max_b_dc_s_fu_58 |    0    |    0    |
|          | call_ln67_p_prop_ret_max_g_dc_s_fu_66 |    0    |    0    |
|          | call_ln67_p_prop_ret_max_r_dc_s_fu_74 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |   300   |   459   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   300  |   459  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   300  |   459  |
+-----------+--------+--------+
