verilog work "full_addr.v"
verilog work "RCA_8.v"
verilog work "RCA_16.v"
verilog work "RCA_32.v"
verilog work "RCA_64.v"
verilog work "RCA_subtraction.v"
verilog work "RCA_subtraction_TestBench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
