INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repositories/CS303/Lab3/Lab3.srcs/sources_1/new/Lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repositories/CS303/Lab3/Lab3.srcs/sim_2/new/Lab3Sim2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3Sim1
