Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file </usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ftl_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/ftl_0_wrapper.ngc"

---- Source Options
Top Module Name                    : ftl_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/ftl_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd" in Library proc_common_v1_00_b.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_e.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_support.vhd" in Library dre_v1_00_a.
Entity <gen_shift_case> compiled.
Entity <gen_shift_case> (Architecture <implementation>) compiled.
Entity <mux8_1_x_n> compiled.
Entity <mux8_1_x_n> (Architecture <implementation>) compiled.
Entity <mux4_1_x_n> compiled.
Entity <mux4_1_x_n> (Architecture <implementation>) compiled.
Entity <mux2_1_x_n> compiled.
Entity <mux2_1_x_n> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg.vhd" in Library ipif_common_v1_00_e.
Entity <dma_sg> compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ctrl_reg.vhd" in Library ipif_common_v1_00_e.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_7> compiled.
Entity <ctrl_reg_0_to_7> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/burst_size_calc.vhd" in Library ipif_common_v1_00_e.
Entity <burst_size_calc> compiled.
Entity <burst_size_calc> (Architecture <imp>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_cmp.vhd" in Library ipif_common_v1_00_e.
Package <dma_sg_cmp> compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_pkg.vhd" in Library ipif_common_v1_00_e.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_64_top.vhd" in Library dre_v1_00_a.
Entity <dre_64_top> compiled.
Entity <dre_64_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_e.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_control.vhd" in Library ipif_common_v1_00_e.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_sim.vhd" in Library ipif_common_v1_00_e.
Entity <dma_sg> (Architecture <sim>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd" in Library plb_ipif_v2_01_a.
Entity <ipif_control_wr_dre> compiled.
Entity <ipif_control_wr_dre> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library plb_ipif_v2_01_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd" in Library plb_ipif_v2_01_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd" in Library plb_ipif_v2_01_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library plb_ipif_v2_01_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd" in Library plb_ipif_v2_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd" in Library plb_ipif_v2_01_a.
Entity <determinate_timer> compiled.
Entity <determinate_timer> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd" in Library plb_ipif_v2_01_a.
Entity <addr_reg_cntr_brst> compiled.
Entity <addr_reg_cntr_brst> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_slave_attach_dtime_dma> compiled.
Entity <plb_slave_attach_dtime_dma> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd" in Library plb_ipif_v2_01_a.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd" in Library plb_ipif_v2_01_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd" in Library plb_ipif_v2_01_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_dma_sg> compiled.
Entity <plb_dma_sg> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" in Library plb_ipif_v2_01_a.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" in Library ftl_v1_00_a.
Entity <ftl> compiled.
Entity <ftl> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/kfleming/plbXMD/hdl/ftl_0_wrapper.vhd" in Library work.
Entity <ftl_0_wrapper> compiled.
Entity <ftl_0_wrapper> (Architecture <STRUCTURE>) compiled.
Compiling verilog file "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/verilog/user_logic.v" in library ftl_v1_00_a
Compiling verilog file "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/verilog/buffer.v" in library ftl_v1_00_a
Module <user_logic> compiled
Compiling verilog file "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/verilog/bus_sm.v" in library ftl_v1_00_a
Module <buffer> compiled
Module <bus_sm> compiled
Compiling verilog file "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/verilog/bus_controller.v" in library ftl_v1_00_a
Module <scoreboard> compiled
Module <bus_controller> compiled
No errors in compilation
Analysis of file <"ftl_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ftl_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <ftl> in library <ftl_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_USER_ID_CODE = 3
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plb_ipif> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (64,32,32)
	C_ARD_ID_ARRAY = (110,2,1)
	C_ARD_NUM_CE_ARRAY = (2,1,16)
	C_DEV_BLK_ID = 3
	C_DEV_BURST_ENABLE = 0
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_MAX_BURST_SIZE = 128
	C_DEV_MIR_ENABLE = 1
	C_DMA_ALLOW_BURST = 0
	C_DMA_CHAN_TYPE_ARRAY = (0)
	C_DMA_INTR_COALESCE_ARRAY = (0)
	C_DMA_LENGTH_WIDTH_ARRAY = (0)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = 1
	C_INCLUDE_DEV_PENCODER = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (3)
	C_IP_MASTER_PRESENT = 0
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for module <user_logic> in library <ftl_v1_00_a> with parameters.
	BUS_ERASE = "00000000000000000000000000010000"
	BUS_ERASE_COMPLETE = "00000000000000000000000000010010"
	BUS_ERASE_WAIT = "00000000000000000000000000010001"
	BUS_IDLE = "00000000000000000000000000000000"
	BUS_READ = "00000000000000000000000000001000"
	BUS_READID = "00000000000000000000000000000101"
	BUS_READID_COMPLETE = "00000000000000000000000000000111"
	BUS_READID_WAIT = "00000000000000000000000000000110"
	BUS_READ_COMPLETE = "00000000000000000000000000001011"
	BUS_READ_TRANSFER = "00000000000000000000000000001010"
	BUS_READ_WAIT = "00000000000000000000000000001001"
	BUS_RESET = "00000000000000000000000000000010"
	BUS_RESET_COMPLETE = "00000000000000000000000000000100"
	BUS_RESET_WAIT = "00000000000000000000000000000011"
	BUS_SELECT_CHIP = "00000000000000000000000000000001"
	BUS_WRITE = "00000000000000000000000000001101"
	BUS_WRITE_COMPLETE = "00000000000000000000000000001111"
	BUS_WRITE_TRANSFER = "00000000000000000000000000001100"
	BUS_WRITE_WAIT = "00000000000000000000000000001110"
	C_ADDR_WIDTH = "00000000000000000000000000010001"
	C_AWIDTH = "00000000000000000000000000100000"
	C_B0_DRAM_TRANS_ENABLE = "00000000000000000000000000000001"
	C_B0_READ_HIGH_COUNT = "00000000000000000000000000000000"
	C_B0_READ_LOW_COUNT = "00000000000000000000000000000001"
	C_B0_WRITE_HIGH_COUNT = "00000000000000000000000000000000"
	C_B0_WRITE_LOW_COUNT = "00000000000000000000000000000001"
	C_B1_DRAM_TRANS_ENABLE = "00000000000000000000000000000001"
	C_B1_READ_HIGH_COUNT = "00000000000000000000000000000000"
	C_B1_READ_LOW_COUNT = "00000000000000000000000000000001"
	C_B1_WRITE_HIGH_COUNT = "00000000000000000000000000000000"
	C_B1_WRITE_LOW_COUNT = "00000000000000000000000000000001"
	C_B2_DRAM_TRANS_ENABLE = "00000000000000000000000000000001"
	C_B2_READ_HIGH_COUNT = "00000000000000000000000000000000"
	C_B2_READ_LOW_COUNT = "00000000000000000000000000000001"
	C_B2_WRITE_HIGH_COUNT = "00000000000000000000000000000000"
	C_B2_WRITE_LOW_COUNT = "00000000000000000000000000000001"
	C_B3_DRAM_TRANS_ENABLE = "00000000000000000000000000000001"
	C_B3_READ_HIGH_COUNT = "00000000000000000000000000000000"
	C_B3_READ_LOW_COUNT = "00000000000000000000000000000001"
	C_B3_WRITE_HIGH_COUNT = "00000000000000000000000000000000"
	C_B3_WRITE_LOW_COUNT = "00000000000000000000000000000001"
	C_BASEADDR = "00100000011000000000000000000000"
	C_BUFFER_ADDR_WIDTH = "00000000000000000000000000001101"
	C_BUFFER_SIZE = "00000000000000000010000000000000"
	C_DWIDTH = "00000000000000000000000001000000"
	C_IP_INTR_NUM = "00000000000000000000000000000001"
	C_MAX_BUSSES = "00000000000000000000000000000100"
	C_MAX_CHIPS = "00000000000000000000000000010000"
	C_MAX_CHIPS_LOG2 = "00000000000000000000000000000100"
	C_MAX_CHIPS_N = "00000000000000000000000000010000"
	C_NUM_CE = "00000000000000000000000000000010"
	C_NUM_CS = "00000000000000000000000000000001"
	TRANS_DONE = "00000000000000000000000000000110"
	TRANS_IDLE = "00000000000000000000000000000000"
	TRANS_READ = "00000000000000000000000000000001"
	TRANS_WAIT_ADDR_ACK = "00000000000000000000000000000011"
	TRANS_WAIT_READ_ACK = "00000000000000000000000000000100"
	TRANS_WAIT_WRITE_ACK = "00000000000000000000000000000101"
	TRANS_WRITE = "00000000000000000000000000000010"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 5
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_slave_attach_dtime_dma> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (64,32,32)
	C_ARD_NUM_CE_ARRAY = (2,1,16)
	C_BURST_PAGE_SIZE = 1024
	C_DPHASE_TIMEOUT = 64
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_REG_CS_CE = true
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = false
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ipif_steer> in library <ipif_common_v1_00_e> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 32

Analyzing hierarchy for entity <ipif_reset> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32
	C_IPIF_BLK_ID = 3
	C_IPIF_MAJOR_VERSION = 2
	C_IPIF_MINOR_VERSION = 1
	C_IPIF_MIR_ENABLE = true
	C_IPIF_REVISION = 0
	C_IPIF_TYPE = 8

Analyzing hierarchy for entity <interrupt_control> in library <ipif_common_v1_00_e> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = true
	C_INCLUDE_DEV_PENCODER = true
	C_INTERRUPT_REG_NUM = 16
	C_IP_INTR_MODE_ARRAY = (3)
	C_IRPT_DBUS_WIDTH = 32
	C_NUM_IPIF_IRPT_SRC = 4

Analyzing hierarchy for entity <address_decoder> in library <plb_ipif_v2_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64,32,32)
	C_ARD_NUM_CE_ARRAY = (2,1,16)
	C_BUS_AWIDTH = 32
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_BURST_PAGE_SIZE = 1024
	C_INCLUDE_BURST = false
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ftl_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:1540 - "/home/kfleming/plbXMD/hdl/ftl_0_wrapper.vhd" line 267: Different binding for component: <ftl>. Ports <IP2Bus_IntrEventOut,Bus2IP_CSOut> do not match.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <ftl_0_wrapper> analyzed. Unit <ftl_0_wrapper> generated.

Analyzing generic Entity <ftl> in library <ftl_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_USER_ID_CODE = 3
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'Bus2IP_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'Bus2IP_Burst' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'Bus2IP_IPMstTrans' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd" line 730: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <ftl> analyzed. Unit <ftl> generated.

Analyzing generic Entity <plb_ipif> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (64,32,32)
	C_ARD_ID_ARRAY = (110,2,1)
	C_ARD_NUM_CE_ARRAY = (2,1,16)
	C_DEV_BLK_ID = 3
	C_DEV_BURST_ENABLE = 0
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_MAX_BURST_SIZE = 128
	C_DEV_MIR_ENABLE = 1
	C_DMA_ALLOW_BURST = 0
	C_DMA_CHAN_TYPE_ARRAY = (0)
	C_DMA_INTR_COALESCE_ARRAY = (0)
	C_DMA_LENGTH_WIDTH_ARRAY = (0)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = 1
	C_INCLUDE_DEV_PENCODER = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (3)
	C_IP_MASTER_PRESENT = 0
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd" line 1940: Unconnected output port 'Sl_SSize' of component 'plb_slave_attach_dtime_dma'.
WARNING:Xst:753 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd" line 1940: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attach_dtime_dma'.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 5
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <plb_slave_attach_dtime_dma> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (64,32,32)
	C_ARD_NUM_CE_ARRAY = (2,1,16)
	C_BURST_PAGE_SIZE = 1024
	C_DPHASE_TIMEOUT = 64
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_REG_CS_CE = true
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = false
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:2679 - Register <lcl_wrDAck_i> in unit <plb_slave_attach_dtime_dma> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lcl_wrComp_i> in unit <plb_slave_attach_dtime_dma> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lcl_rdDAck_i> in unit <plb_slave_attach_dtime_dma> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lcl_rdComp_i> in unit <plb_slave_attach_dtime_dma> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <plb_slave_attach_dtime_dma> analyzed. Unit <plb_slave_attach_dtime_dma> generated.

Analyzing generic Entity <address_decoder> in library <plb_ipif_v2_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64,32,32)
	C_ARD_NUM_CE_ARRAY = (2,1,16)
	C_BUS_AWIDTH = 32
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing generic Entity <pselect> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
WARNING:Xst:2211 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <or_gate.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <addr_reg_cntr_brst> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_BURST_PAGE_SIZE = 1024
	C_INCLUDE_BURST = false
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <addr_reg_cntr_brst> analyzed. Unit <addr_reg_cntr_brst> generated.

Analyzing generic Entity <ipif_steer> in library <ipif_common_v1_00_e> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 32
Entity <ipif_steer> analyzed. Unit <ipif_steer> generated.

Analyzing generic Entity <ipif_reset> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
	C_IPIF_BLK_ID = 3
	C_IPIF_MAJOR_VERSION = 2
	C_IPIF_MINOR_VERSION = 1
	C_IPIF_MIR_ENABLE = true
	C_IPIF_REVISION = 0
	C_IPIF_TYPE = 8
Entity <ipif_reset> analyzed. Unit <ipif_reset> generated.

Analyzing generic Entity <interrupt_control> in library <ipif_common_v1_00_e> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = true
	C_INCLUDE_DEV_PENCODER = true
	C_INTERRUPT_REG_NUM = 16
	C_IP_INTR_MODE_ARRAY = (3)
	C_IRPT_DBUS_WIDTH = 32
	C_NUM_IPIF_IRPT_SRC = 4
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing module <user_logic> in library <ftl_v1_00_a>.
	BUS_ERASE = 32'sb00000000000000000000000000010000
	BUS_ERASE_COMPLETE = 32'sb00000000000000000000000000010010
	BUS_ERASE_WAIT = 32'sb00000000000000000000000000010001
	BUS_IDLE = 32'sb00000000000000000000000000000000
	BUS_READ = 32'sb00000000000000000000000000001000
	BUS_READID = 32'sb00000000000000000000000000000101
	BUS_READID_COMPLETE = 32'sb00000000000000000000000000000111
	BUS_READID_WAIT = 32'sb00000000000000000000000000000110
	BUS_READ_COMPLETE = 32'sb00000000000000000000000000001011
	BUS_READ_TRANSFER = 32'sb00000000000000000000000000001010
	BUS_READ_WAIT = 32'sb00000000000000000000000000001001
	BUS_RESET = 32'sb00000000000000000000000000000010
	BUS_RESET_COMPLETE = 32'sb00000000000000000000000000000100
	BUS_RESET_WAIT = 32'sb00000000000000000000000000000011
	BUS_SELECT_CHIP = 32'sb00000000000000000000000000000001
	BUS_WRITE = 32'sb00000000000000000000000000001101
	BUS_WRITE_COMPLETE = 32'sb00000000000000000000000000001111
	BUS_WRITE_TRANSFER = 32'sb00000000000000000000000000001100
	BUS_WRITE_WAIT = 32'sb00000000000000000000000000001110
	C_ADDR_WIDTH = 32'sb00000000000000000000000000010001
	C_AWIDTH = 32'sb00000000000000000000000000100000
	C_B0_DRAM_TRANS_ENABLE = 32'sb00000000000000000000000000000001
	C_B0_READ_HIGH_COUNT = 32'sb00000000000000000000000000000000
	C_B0_READ_LOW_COUNT = 32'sb00000000000000000000000000000001
	C_B0_WRITE_HIGH_COUNT = 32'sb00000000000000000000000000000000
	C_B0_WRITE_LOW_COUNT = 32'sb00000000000000000000000000000001
	C_B1_DRAM_TRANS_ENABLE = 32'sb00000000000000000000000000000001
	C_B1_READ_HIGH_COUNT = 32'sb00000000000000000000000000000000
	C_B1_READ_LOW_COUNT = 32'sb00000000000000000000000000000001
	C_B1_WRITE_HIGH_COUNT = 32'sb00000000000000000000000000000000
	C_B1_WRITE_LOW_COUNT = 32'sb00000000000000000000000000000001
	C_B2_DRAM_TRANS_ENABLE = 32'sb00000000000000000000000000000001
	C_B2_READ_HIGH_COUNT = 32'sb00000000000000000000000000000000
	C_B2_READ_LOW_COUNT = 32'sb00000000000000000000000000000001
	C_B2_WRITE_HIGH_COUNT = 32'sb00000000000000000000000000000000
	C_B2_WRITE_LOW_COUNT = 32'sb00000000000000000000000000000001
	C_B3_DRAM_TRANS_ENABLE = 32'sb00000000000000000000000000000001
	C_B3_READ_HIGH_COUNT = 32'sb00000000000000000000000000000000
	C_B3_READ_LOW_COUNT = 32'sb00000000000000000000000000000001
	C_B3_WRITE_HIGH_COUNT = 32'sb00000000000000000000000000000000
	C_B3_WRITE_LOW_COUNT = 32'sb00000000000000000000000000000001
	C_BASEADDR = 32'b00100000011000000000000000000000
	C_BUFFER_ADDR_WIDTH = 32'sb00000000000000000000000000001101
	C_BUFFER_SIZE = 32'sb00000000000000000010000000000000
	C_DWIDTH = 32'sb00000000000000000000000001000000
	C_IP_INTR_NUM = 32'sb00000000000000000000000000000001
	C_MAX_BUSSES = 32'sb00000000000000000000000000000100
	C_MAX_CHIPS = 32'sb00000000000000000000000000010000
	C_MAX_CHIPS_LOG2 = 32'sb00000000000000000000000000000100
	C_MAX_CHIPS_N = 32'sb00000000000000000000000000010000
	C_NUM_CE = 32'sb00000000000000000000000000000010
	C_NUM_CS = 32'sb00000000000000000000000000000001
	TRANS_DONE = 32'sb00000000000000000000000000000110
	TRANS_IDLE = 32'sb00000000000000000000000000000000
	TRANS_READ = 32'sb00000000000000000000000000000001
	TRANS_WAIT_ADDR_ACK = 32'sb00000000000000000000000000000011
	TRANS_WAIT_READ_ACK = 32'sb00000000000000000000000000000100
	TRANS_WAIT_WRITE_ACK = 32'sb00000000000000000000000000000101
	TRANS_WRITE = 32'sb00000000000000000000000000000010
Module <user_logic> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <user_logic>.
    Related source file is "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/verilog/user_logic.v".
Unit <user_logic> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_2> synthesized.


Synthesizing Unit <ipif_steer>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr<0:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ipif_steer> synthesized.


Synthesizing Unit <ipif_reset>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd".
WARNING:Xst:647 - Input <Bus_DBus<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <sw_reset_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk_i (rising_edge)                     |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <error_reply>.
    Found 1-bit register for signal <Reg_IP_Reset_RdCE>.
    Found 1-bit register for signal <sm_reset>.
    Found 1-bit register for signal <sm_wrack>.
    Found 1-bit register for signal <strt_sm_reset>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <ipif_reset> synthesized.


Synthesizing Unit <interrupt_control>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data_sa<1:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdReq_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<3:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<3:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ip_irpt_enable_reg<0>>.
    Found 1-bit register for signal <ip_irpt_status_reg<0>>.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_0$xor0000> created at line 429.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Found 7-bit register for signal <ipif_irpt_enable_reg>.
    Found 2-bit register for signal <ipif_irpt_status_reg>.
    Found 1-bit xor2 for signal <ipif_irpt_status_reg_0$xor0000> created at line 564.
    Found 1-bit xor2 for signal <ipif_irpt_status_reg_1$xor0000> created at line 564.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <addr_reg_cntr_brst>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd".
    Found 16x2-bit ROM for signal <Addr_Cnt_Size_reg$rom0000>.
    Found 4-bit register for signal <Addr_Cnt_Size_reg>.
    Found 7-bit adder for signal <addr_plus_n>.
    Found 8-bit register for signal <BE_out_i>.
    Found 25-bit register for signal <reg_addr>.
    Found 7-bit register for signal <reg_addr_plus_n>.
    Summary:
	inferred   1 ROM(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addr_reg_cntr_brst> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_4> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<8>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd".
WARNING:Xst:646 - Signal <decode_hit_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit register for signal <CE_Out_i_reg>.
    Found 3-bit register for signal <CS_Out_i_reg>.
    Found 3-bit register for signal <CS_Size_i_reg>.
    Found 19-bit register for signal <RdCE_Out_i_reg>.
    Found 19-bit register for signal <WrCE_Out_i_reg>.
    Summary:
	inferred  63 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <plb_slave_attach_dtime_dma>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd".
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wr_buf_wren_plb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <single_transfer_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <single_transfer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdwdaddr_plb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdwdaddr_lcl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_addrsel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_count_almostdone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lcl_wrcyclecnt_adjust> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lcl_wr_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_wr_dvld_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_pavalid_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ipic_wrack_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ipic_wr_done_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ipic_rdack_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ipic_rd_done_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <indeterminate_burst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <decoding_plb_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <combo_addrphase_abort> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_wrprim_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_wrburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_savalid_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_reqpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_rdprim_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_rdburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_pendreq_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_pendpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_ordered_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_msize_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_lockerr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_guarded_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_compress_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_buslock_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cacheln_burst_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cacheln_burst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <burst_transfer_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <lcl_wait_i> equivalent to <decoding_local_addr> has been removed
    Register <set_lcl_busy> equivalent to <lcl_addrack_i> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wait_i> equivalent to <set_sl_busy> has been removed
    Register <sl_rearbitrate_i> equivalent to <sig_inhib_Addr_cntr_ld> has been removed
INFO:Xst:1799 - State decode_lcl_req2 is never reached in FSM <addr_cntl_state>.
INFO:Xst:1799 - State decode_lcl_req1 is never reached in FSM <addr_cntl_state>.
INFO:Xst:1799 - State gen_lcl_addrack is never reached in FSM <addr_cntl_state>.
INFO:Xst:1799 - State plbrd_start2 is never reached in FSM <data_cntl_state>.
INFO:Xst:1799 - State lclrd_start2 is never reached in FSM <data_cntl_state>.
    Found finite state machine <FSM_1> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <data_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 37                                             |
    | Inputs             | 12                                             |
    | Outputs            | 19                                             |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16x1-bit ROM for signal <valid_cmd_size<0>>.
    Found 2-bit register for signal <Bus2IP_masterID_i>.
    Found 1-bit register for signal <bus2ip_rdreq_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <bus2ip_wrreq_i>.
    Found 1-bit register for signal <clear_busy>.
    Found 1-bit register for signal <cmd_abort_reg>.
    Found 32-bit register for signal <cmd_abus_reg>.
    Found 8-bit register for signal <cmd_be_reg>.
    Found 2-bit register for signal <cmd_masterid_reg>.
    Found 1-bit register for signal <cmd_rnw_reg>.
    Found 4-bit register for signal <cmd_size_reg>.
    Found 3-bit register for signal <cmd_type_reg>.
    Found 64-bit register for signal <cmd_wrdbus_reg>.
    Found 4-bit down counter for signal <data_cycle_count>.
    Found 9-bit up counter for signal <data_wdt_count>.
    Found 1-bit register for signal <decoding_local_addr>.
    Found 1-bit register for signal <flush_lcl_request>.
    Found 1-bit register for signal <flush_plb_request>.
    Found 1-bit register for signal <lcl_addrack_i>.
    Found 1-bit register for signal <lcl_busy_i>.
    Found 1-bit register for signal <lcl_decode_rdy>.
    Found 1-bit register for signal <lcl_merr_i>.
    Found 1-bit register for signal <lcl_rdBTerm_i>.
    Found 64-bit register for signal <lcl_rdDBus_i>.
    Found 1-bit register for signal <lcl_wrBTerm_i>.
    Found 2-bit register for signal <master_id>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <rd_wr_ce_ld_enable>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <sl_busy_i>.
    Found 3-bit register for signal <sl_mbusy_i>.
    Found 3-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 2-bit register for signal <sl_ssize_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 290 D-type flip-flop(s).
Unit <plb_slave_attach_dtime_dma> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstNum> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ip_xfer_num> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ip_inferred_be_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_vacancy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_wrDAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_wrComp_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_wrBTerm_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_wait_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_rdDBus_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_rdDAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_rdComp_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_rdBTerm_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_addrAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2MA_WrAck_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2MA_Retry_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2MA_RdRdy_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_MErr_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_MBusy_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_IPIC_WrCmplt_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_IPIC_WrAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_IPIC_RdCmplt_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_IPIC_RdAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2MA_ErrAck_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstWrReq_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstRdReq_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstNum_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstLoc2Loc_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstIPBE_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstIPAddr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstBusLock_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstBusBE_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstBusAddr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReqArb2MA_MstBurst_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstWrAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstTimeOut_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstRetry_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstRdAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstLastAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstError_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mstr_sel_ma_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mstr_Sel_arb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MST2INTC_Irpt_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <MA2SA_wrDBus_Valid_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Intr_Intr_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstWrReq_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstRdReq_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstNum_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstLoc2Loc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstIPBE_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstIPAddr_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstBusLock_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstBusBE_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstBusAddr_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstBurst_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2ReqArb_MstWrAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2ReqArb_MstTimeOut_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2ReqArb_MstRetry_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2ReqArb_MstRdAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2ReqArb_MstLastAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2ReqArb_MstError_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_ipif> synthesized.


Synthesizing Unit <ftl>.
    Related source file is "/home/kfleming/plbXMD/pcores/ftl_v1_00_a/hdl/vhdl/ftl.vhd".
WARNING:Xst:1780 - Signal <uIP2Bus_MstBE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iIP2IP_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iIP2Bus_MstWrReq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iIP2Bus_MstRdReq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iIP2Bus_MstNum> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iIP2Bus_MstBusLock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iIP2Bus_MstBurst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iIP2Bus_MstBE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iIP2Bus_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_WrCE<2:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_RdCE<2:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_MstWrAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_MstTimeOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_MstRetry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_MstRdAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_MstLastAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_MstError> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_CS<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ZERO_IP2RFIFO_Data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_IP2IP_Addr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_MstNum> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_MstBE> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_Addr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
Unit <ftl> synthesized.


Synthesizing Unit <ftl_0_wrapper>.
    Related source file is "/home/kfleming/plbXMD/hdl/ftl_0_wrapper.vhd".
Unit <ftl_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x1-bit ROM                                          : 1
 16x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 2
 4-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Registers                                            : 108
 1-bit register                                        : 87
 19-bit register                                       : 1
 2-bit register                                        : 4
 25-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 1
 4-bit register                                        : 4
 64-bit register                                       : 3
 7-bit register                                        : 1
 8-bit register                                        : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state/FSM> on signal <data_cntl_state[1:14]> with one-hot encoding.
-----------------------------------
 State           | Encoding
-----------------------------------
 idle            | 00000000000001
 plbwr_start     | 00000000000010
 plbwr_xfer1     | 00000001000000
 plbwr_xfer2     | 00000010000000
 plbwr_xfer3     | 00000100000000
 plbrd_start1    | 00000000000100
 plbrd_start2    | unreached
 plbrd_xfer      | 00001000000000
 lclwr_start     | 00000000001000
 lclwr_xfer1     | 00010000000000
 lclwr_xfer2     | 00100000000000
 lclwr_xfer3     | 01000000000000
 lclrd_start1    | 00000000010000
 lclrd_start2    | unreached
 lclrd_xfer      | 10000000000000
 data_pipe_flush | 00000000100000
-----------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state/FSM> on signal <addr_cntl_state[1:2]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 validate_req    | 00
 rearb_plb       | 10
 gen_plb_addrack | 01
 decode_lcl_req1 | unreached
 decode_lcl_req2 | unreached
 gen_lcl_addrack | unreached
-----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state/FSM> on signal <sw_reset_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00
 wait_for_bus | 01
 reset_1      | 11
 reset_2      | 10
--------------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment /usr/local/Xilinx/10.1/ISE:/usr/local/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <addr_reg_cntr_brst>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Addr_Cnt_Size_reg> prevents it from being combined with the ROM <Mrom_Addr_Cnt_Size_reg_rom0000> for implementation as read-only block RAM.
Unit <addr_reg_cntr_brst> synthesized (advanced).

Synthesizing (advanced) Unit <plb_slave_attach_dtime_dma>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cmd_size_reg> prevents it from being combined with the ROM <Mrom_valid_cmd_size<0>> for implementation as read-only block RAM.
Unit <plb_slave_attach_dtime_dma> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 2
 16x1-bit ROM                                          : 1
 16x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 2
 4-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Registers                                            : 414
 Flip-Flops                                            : 414
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <flush_lcl_request> (without init value) has a constant value of 0 in block <plb_slave_attach_dtime_dma>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lcl_decode_rdy> (without init value) has a constant value of 0 in block <plb_slave_attach_dtime_dma>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decoding_local_addr> (without init value) has a constant value of 0 in block <plb_slave_attach_dtime_dma>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attach_dtime_dma>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CE_Out_i_reg_2> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Out_i_reg_1> 
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_1> 
INFO:Xst:2261 - The FF/Latch <master_id_1> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
INFO:Xst:2261 - The FF/Latch <CS_Size_i_reg_2> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Size_i_reg_1> 
WARNING:Xst:1293 - FF/Latch <FSM_FFd11> has a constant value of 0 in block <FSM_2-parent>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CS_Out_i_reg_0> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Size_i_reg_0> 
INFO:Xst:2261 - The FF/Latch <ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd1> in Unit <ftl_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/sm_reset> 
INFO:Xst:2261 - The FF/Latch <data_cntl_state_FSM_FFd9> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <clear_busy> 

Optimizing unit <ftl_0_wrapper> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <addr_reg_cntr_brst> ...

Optimizing unit <address_decoder> ...

Optimizing unit <plb_slave_attach_dtime_dma> ...
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_12> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_14> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_15> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_16> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_12> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_17> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_18> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_6> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_7> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_14> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_8> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_15> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_18> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_16> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_17> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_4> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_8> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_6> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_7> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_9> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_18> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_17> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_16> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_15> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_14> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_12> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_8> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_7> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_6> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CS_Out_i_reg_2> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_ssize_i_0> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_ssize_i_1> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_0> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_1> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_2> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_3> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_4> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_5> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_6> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_7> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_8> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_9> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_10> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_11> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_12> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_13> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_14> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_15> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_16> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_17> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_18> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_19> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_20> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_21> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_22> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_23> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_24> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_25> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_26> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_27> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_28> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_29> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_30> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_31> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_32> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_33> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_34> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_35> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_36> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_37> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_38> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_39> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_40> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_41> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_42> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_43> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_44> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_45> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_46> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_47> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_48> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_49> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_50> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_51> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_52> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_53> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_54> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_55> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_56> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_57> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_58> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_59> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_60> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_61> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_62> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_63> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdBTerm_i> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_wrBTerm_i> of sequential type is unconnected in block <ftl_0_wrapper>.
WARNING:Xst:2677 - Node <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_merr_i> of sequential type is unconnected in block <ftl_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2> in Unit <ftl_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 326
 Flip-Flops                                            : 326

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ftl_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 810

Cell Usage :
# BELS                             : 370
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 8
#      LUT2                        : 59
#      LUT2_D                      : 4
#      LUT3                        : 111
#      LUT3_D                      : 3
#      LUT3_L                      : 3
#      LUT4                        : 119
#      LUT4_D                      : 5
#      LUT4_L                      : 14
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 326
#      FDR                         : 217
#      FDRE                        : 90
#      FDRS                        : 14
#      FDRSE                       : 4
#      FDS                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                      235  out of  13696     1%  
 Number of Slice Flip Flops:            326  out of  27392     1%  
 Number of 4 input LUTs:                327  out of  27392     1%  
 Number of IOs:                         810
 Number of bonded IOBs:                   0  out of    556     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                       | Load  |
-----------------------------------+-----------------------------------------------------------------------------+-------+
Bus2IP_ClkOut                      | NONE(ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd2)| 326   |
-----------------------------------+-----------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.848ns (Maximum Frequency: 206.259MHz)
   Minimum input arrival time before clock: 3.745ns
   Maximum output required time after clock: 2.432ns
   Maximum combinational path delay: 0.411ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_ClkOut'
  Clock period: 4.848ns (frequency: 206.259MHz)
  Total number of paths / destination ports: 14039 / 555
-------------------------------------------------------------------------
Delay:               4.848ns (Levels of Logic = 11)
  Source:            ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_0 (FF)
  Destination:       ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_5 (FF)
  Source Clock:      Bus2IP_ClkOut rising
  Destination Clock: Bus2IP_ClkOut rising

  Data Path: ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_0 to ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.370   0.549  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_0 (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_0)
     LUT4:I0->O            1   0.275   0.000  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[0].MEM_SELECT_I/lut_out<0>1_1 (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[0].MEM_SELECT_I/lut_out<0>1_1)
     MUXCY:S->O            1   0.334   0.000  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/XST_WA.GEN_DECODE[0].MUXCY_I (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/carry_chain<1>)
     MUXCY:CI->O           1   0.036   0.000  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/XST_WA.GEN_DECODE[1].MUXCY_I (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/carry_chain<2>)
     MUXCY:CI->O           1   0.036   0.000  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/XST_WA.GEN_DECODE[2].MUXCY_I (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/carry_chain<3>)
     MUXCY:CI->O           1   0.036   0.000  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/XST_WA.GEN_DECODE[3].MUXCY_I (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/carry_chain<4>)
     MUXCY:CI->O           1   0.036   0.000  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/XST_WA.GEN_DECODE[4].MUXCY_I (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/carry_chain<5>)
     MUXCY:CI->O           1   0.036   0.000  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/XST_WA.GEN_DECODE[5].MUXCY_I (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/carry_chain<6>)
     MUXCY:CI->O           1   0.036   0.000  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/XST_WA.GEN_DECODE[6].MUXCY_I (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/carry_chain<7>)
     MUXCY:CI->O           8   0.599   0.576  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/MEM_DECODE_GEN[1].MEM_SELECT_I/XST_WA.GEN_DECODE[7].MUXCY_I (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CS_Out_i<1>)
     LUT4:I1->O           64   0.275   0.735  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/load_cmd_register1 (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/load_cmd_register)
     LUT3:I2->O            2   0.275   0.378  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_3_not0001 (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_3_not0001)
     FDRE:CE                   0.263          ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_3
    ----------------------------------------
    Total                      4.848ns (2.611ns logic, 2.238ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_ClkOut'
  Total number of paths / destination ports: 867 / 553
-------------------------------------------------------------------------
Offset:              3.745ns (Levels of Logic = 4)
  Source:            IP2Bus_WrAckOut (PAD)
  Destination:       ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_13 (FF)
  Destination Clock: Bus2IP_ClkOut rising

  Data Path: IP2Bus_WrAckOut to ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.275   0.349  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_ack5 (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_ack5)
     LUT4:I2->O            6   0.275   0.543  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_ack151 (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_ack151)
     LUT4:I1->O            5   0.275   0.446  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd9-In32 (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/line_count_done)
     LUT3:I2->O           24   0.275   0.634  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_or00001 (ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/Addr_Cnt_Size_reg_or0000)
     FDRE:R                    0.536          ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/Addr_Cnt_Size_reg_3
    ----------------------------------------
    Total                      3.745ns (1.772ns logic, 1.973ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_ClkOut'
  Total number of paths / destination ports: 294 / 195
-------------------------------------------------------------------------
Offset:              2.432ns (Levels of Logic = 2)
  Source:            ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_4 (FF)
  Destination:       Bus2IP_BEOut<0> (PAD)
  Source Clock:      Bus2IP_ClkOut rising

  Data Path: ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_4 to Bus2IP_BEOut<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            38   0.370   0.698  ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_4 (Bus2IP_AddrOut<29>)
     LUT3_D:I2->O         37   0.275   0.814  ftl_0/PLB_IPIF_I/I_BYTE_STEERING/BE_Out_0_mux000111 (N01)
     LUT3:I0->O            0   0.275   0.000  ftl_0/PLB_IPIF_I/I_BYTE_STEERING/BE_Out_3_mux00011 (Bus2IP_BEOut<3>)
    ----------------------------------------
    Total                      2.432ns (0.920ns logic, 1.512ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 205 / 205
-------------------------------------------------------------------------
Delay:               0.411ns (Levels of Logic = 1)
  Source:            PLB_Rst (PAD)
  Destination:       Bus2IP_ResetOut (PAD)

  Data Path: PLB_Rst to Bus2IP_ResetOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           12   0.275   0.000  ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/Reset2IP_Reset1 (Bus2IP_ResetOut)
    ----------------------------------------
    Total                      0.411ns (0.411ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 35.88 secs
 
--> 


Total memory usage is 489784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  427 (   0 filtered)
Number of infos    :   20 (   0 filtered)

