# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 0.000128 512 490 550 136192 6.51875 3.50771 61.6506 104.681 176.53 176.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 0.001024 2048 100 180 18176 1.36202 5.99661 52.4145 59.817 59.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1530 6.4e-05 1024 70 1210 304128 17.5228 13.5012 406.128 419.335 856.593 856.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1260 0.000256 2048 190 2370 69760 5.82899 7.04243 311.662 209.523 534.134 534.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 290 0.001024 2048 77 3490 3328 2.74624 1.3759 24.1027 60.1705 88.4981 88.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 3.2e-05 2048 290 2940 473088 125.243 55.9964 3573.42 1676.79 5431.64 5431.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 3.2e-05 2048 460 3160 489472 121.563 56.023 3964.47 1676.98 5819.24 5819.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 3.2e-05 4096 290 1920 503808 284.842 136.603 4961.8 4002.65 9386.24 9386.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 900 0.000512 2048 240 1370 28800 2.88819 3.46931 79.977 104.747 191.156 191.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 0.000256 4096 290 2050 72512 13.9828 548.97 419.222 982.22 982.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 0.000128 512 490 550 135936 6.4496 3.52461 70.2809 104.514 184.931 185.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 0.001024 2048 100 180 18216 1.3719 6.81901 52.4962 60.7291 60.7947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1530 6.4e-05 1024 70 1210 303840 17.5629 13.5639 466.68 418.821 916.729 916.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 0.000256 2048 190 2370 69840 5.84096 7.05363 360.434 209.627 583.03 583.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 290 0.001024 2048 77 3490 3168 2.73318 1.36112 27.5189 52.0914 83.8043 83.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 3.2e-05 2048 290 2940 474624 124.83 56.2283 4167.27 1674.68 6023.21 6023.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 3.2e-05 2048 460 3160 488448 121.884 56.0877 4612.49 1677.62 6468.27 6468.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 3.2e-05 4096 290 1920 503424 285.383 136.877 5629.07 4000.88 10052.5 10052.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 900 0.000512 2048 240 1370 28800 2.89421 3.46877 91.3827 104.593 202.412 202.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 0.000256 4096 290 2050 72504 13.9783 634.048 418.784 1066.86 1066.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 0.000128 512 490 550 136960 6.40426 3.51267 72.8796 104.951 187.913 188.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 0.001024 2048 100 180 18160 1.36262 7.17005 52.3674 60.9436 61.0104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1530 6.4e-05 1024 70 1210 304000 17.5243 13.5293 486.464 419.012 936.633 936.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 0.000256 2048 190 2370 69600 5.82246 7.02874 374.195 209.303 596.423 596.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 290 0.001024 2048 77 3490 2880 2.72694 1.35168 25.8854 51.862 81.9255 82.0183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 3.2e-05 2048 290 2940 473600 124.981 56.1905 4328.51 1675.41 6185.28 6185.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 3.2e-05 2048 460 3160 488960 121.44 56.0968 4802.97 1675.57 6656.27 6656.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 3.2e-05 4096 290 1920 503040 285.129 136.806 5875.5 4003.7 10301.5 10301.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 900 0.000512 2048 240 1370 28800 2.88781 3.46454 95.7809 104.616 206.821 206.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 0.000256 4096 290 2050 72480 13.9756 659.751 418.713 1092.49 1092.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 0.000128 512 490 550 135168 6.39728 3.50413 68.2776 104.252 182.595 182.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 0.001024 2048 100 180 18144 1.35987 6.70925 52.3549 60.4662 60.5334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1530 6.4e-05 1024 70 1210 303744 17.4776 14.5429 452.886 418.777 903.784 903.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 0.000256 2048 190 2370 69696 5.81427 7.03094 349.248 209.393 571.564 571.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 290 0.001024 2048 77 3490 3072 2.7177 1.35782 25.7857 51.8887 81.8461 81.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 3.2e-05 2048 290 2940 473088 124.564 56.1378 4039.37 1672.39 5892.65 5892.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 3.2e-05 2048 460 3160 488448 121.252 55.8987 4485.33 1673.98 6336.65 6336.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 3.2e-05 4096 290 1920 502272 284.275 136.544 5469.3 3999.19 9889.63 9889.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 900 0.000512 2048 240 1370 28608 2.87184 3.45622 88.8023 104.379 199.587 199.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 0.000256 4096 290 2050 72480 13.9773 616.013 418.705 1048.74 1048.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 0.000128 512 490 550 136000 6.42522 3.51808 69.5539 104.402 184.069 184.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 0.001024 2048 100 180 18100 1.36093 6.7184 52.3014 60.4218 60.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1530 6.4e-05 1024 70 1210 304000 17.616 13.5336 458.433 419.491 909.176 909.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 0.000256 2048 190 2370 69800 5.84742 7.0697 354.402 209.746 577.139 577.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 290 0.001024 2048 77 3490 2800 2.74422 1.35741 24.0311 51.9501 80.1842 80.2775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 3.2e-05 2048 290 2940 473600 124.881 56.0824 4083.11 1675.14 5939.4 5939.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 3.2e-05 2048 460 3160 489600 121.723 56.0975 4541.29 1675.31 6394.61 6394.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 3.2e-05 4096 290 1920 502400 285.781 137.064 5523.13 4003.96 9950.27 9950.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 900 0.000512 2048 240 1370 28600 2.89427 3.46659 90.0572 104.539 201.028 201.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 0.000256 4096 290 2050 72500 13.9825 621.095 419.273 1054.4 1054.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 0.000128 512 490 550 136192 6.44237 3.51027 69.7575 104.889 184.77 184.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 0.001024 2048 100 180 18144 1.3671 6.9632 52.4512 60.8217 60.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1530 6.4e-05 1024 70 1210 303744 17.5269 13.5124 471.06 419.319 921.522 921.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 0.000256 2048 190 2370 69664 5.82448 7.0551 362.718 209.651 585.321 585.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 290 0.001024 2048 77 3490 3136 2.72691 1.3599 27.6136 52.1577 83.9577 84.0534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 3.2e-05 2048 290 2940 473088 124.71 56.0725 4182.13 1674.17 6037.28 6037.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 3.2e-05 2048 460 3160 487424 121.608 56.0187 4625.71 1674.34 6477.88 6478.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 3.2e-05 4096 290 1920 501760 285.326 136.754 5636.59 4003.04 10062.1 10062.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 900 0.000512 2048 240 1370 28672 2.87786 3.45702 92.5475 104.447 203.403 203.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 0.000256 4096 290 2050 72464 13.9812 634.487 419.143 1067.66 1067.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 0.000128 512 490 550 136320 6.40806 3.51642 71.1833 104.551 185.825 185.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 0.001024 2048 100 180 18120 1.36192 6.94368 52.3733 60.7219 60.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1530 6.4e-05 1024 70 1210 303840 17.5506 13.6932 474.331 418.628 924.302 924.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 0.000256 2048 190 2370 69600 5.85318 7.0656 363.753 209.62 586.364 586.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 290 0.001024 2048 77 3490 2880 2.73664 1.35354 25.7726 51.9617 81.9216 82.0127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 3.2e-05 2048 290 2940 472320 124.8 56.0527 4205.31 1668.64 6054.99 6055.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 3.2e-05 2048 460 3160 487680 121.35 55.9473 4667.15 1668.83 6513.48 6513.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 3.2e-05 4096 290 1920 503040 285.548 136.798 5700.47 3999.23 10122.4 10122.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 900 0.000512 2048 240 1370 28800 2.89584 3.47363 93.472 104.725 204.641 204.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 0.000256 4096 290 2050 72480 13.9784 639.846 419.062 1072.93 1072.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 0.000128 512 490 550 135168 6.47517 3.50726 69.1285 104.658 183.937 184.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1210 0.001024 2048 100 180 18048 1.36067 6.77421 52.2019 60.3821 60.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1530 6.4e-05 1024 70 1210 304128 17.5117 14.0876 458.192 419.144 909.039 909.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 0.000256 2048 190 2370 69632 5.8249 7.01965 351.745 209.205 573.869 573.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 290 0.001024 2048 77 3490 2560 2.70816 1.34218 21.8389 51.3065 77.2976 77.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 3.2e-05 2048 290 2940 471040 124.876 55.9514 4052.69 1670.4 5904.11 5904.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 3.2e-05 2048 460 3160 487424 121.29 55.9145 4511.62 1670.45 6359.47 6359.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 3.2e-05 4096 290 1920 503808 284.529 136.663 5525.86 4000.7 9948.07 9948.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 900 0.000512 2048 240 1370 28672 2.88848 3.47766 90.0984 104.846 201.385 201.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 0.000256 4096 290 2050 72448 13.9857 618.779 418.862 1051.67 1051.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 0.000128 512 490 550 132096 6.42285 3.49754 67.8646 103.303 181.261 181.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 0.001024 2048 100 180 18048 1.3631 6.78909 52.3637 60.5597 60.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1530 6.4e-05 1024 70 1210 303360 17.5063 13.5089 460.422 418.451 909.994 910.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 0.000256 2048 190 2370 69120 5.79552 7.04352 352.475 208.748 574.137 574.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 290 0.001024 2048 77 3490 3072 2.73363 1.3647 26.4183 52.1523 82.7697 82.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 3.2e-05 2048 290 2940 466944 125.126 55.6319 4055.75 1664.82 5901.54 5901.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 3.2e-05 2048 460 3160 485376 120.882 55.7482 4532.48 1666.55 6375.85 6376.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 3.2e-05 4096 290 1920 500736 286.091 136.836 5537.05 4008.31 9968.62 9968.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 900 0.000512 2048 240 1370 28416 2.88438 3.46522 89.9928 104.651 201.064 201.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 0.000256 4096 290 2050 72384 13.9791 626.021 418.765 1058.81 1058.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 0.000128 512 490 550 134400 6.34061 3.49834 73.2209 103.317 186.544 186.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 0.001024 2048 100 180 18000 1.35987 7.25402 52.2569 60.9117 60.9783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1530 6.4e-05 1024 70 1210 303200 17.5524 13.5346 496.196 418.746 946.129 946.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 0.000256 2048 190 2370 69200 5.81808 7.01645 379.492 208.769 601.17 601.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 290 0.001024 2048 77 3490 2400 2.76595 1.36138 22.124 52.1737 78.5211 78.6147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 3.2e-05 2048 290 2940 467200 125.409 55.8055 4357.98 1665.45 6204.85 6205.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 3.2e-05 2048 460 3160 486400 120.871 55.81 4872.51 1665.64 6715.03 6715.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 3.2e-05 4096 290 1920 502400 285.64 136.826 5900.32 4001.45 10324.6 10324.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 900 0.000512 2048 240 1370 28400 2.89219 3.47136 95.742 104.727 206.904 206.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 0.000256 4096 290 2050 72400 13.9776 670.611 418.926 1103.56 1103.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 0.000128 512 490 550 135168 6.28483 3.51594 82.993 104.721 197.685 197.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 0.001024 2048 100 180 17920 1.36003 8.52992 52.1905 62.1239 62.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1530 6.4e-05 1024 70 1210 303104 17.4756 13.4936 576.788 417.868 1025.73 1025.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 0.000256 2048 190 2370 69632 5.8185 7.03328 443.91 209.524 666.359 666.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 290 0.001024 2048 77 3490 2048 2.67136 1.31616 21.9355 50.2642 76.2903 76.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 3.2e-05 2048 290 2940 466944 125.721 55.8446 5050.17 1670.39 6902.32 6902.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 3.2e-05 2048 460 3160 483328 121.946 55.9301 5611.71 1670.53 7460.32 7460.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 3.2e-05 4096 290 1920 499712 285.985 136.654 6890.97 4001.18 11315.1 11315.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 900 0.000512 2048 240 1370 28160 2.85901 3.4248 111.745 103.799 221.903 221.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 0.000256 4096 290 2050 72192 13.9751 775.174 418.097 1207.29 1207.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1910 0.000128 512 490 555 136704 6.51408 3.51418 61.3452 104.893 176.44 176.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1210 0.001024 2048 100 180 18240 1.36358 10.7602 52.4411 64.6076 64.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1530 6.4e-05 1024 70 1215 304128 17.5161 13.4967 399.389 419.018 849.524 849.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1260 0.000256 2048 190 2370 69888 5.83277 7.03795 306.83 209.554 529.332 529.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 290 0.001024 2048 77 3495 3328 2.73187 1.37389 24.4294 52.4025 81.0365 81.1308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1030 3.2e-05 2048 290 2940 474112 124.864 56.0551 3550.52 1674.88 5406.51 5406.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1380 3.2e-05 2048 460 3165 490496 121.422 55.9983 3955.24 1676.01 5808.87 5809.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 3.2e-05 4096 290 1920 502784 285.678 136.775 8234.37 4003.34 12660.5 12660.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 900 0.000512 2048 240 1365 28800 2.88768 3.47149 78.1178 104.719 189.27 189.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 0.000256 4096 290 2055 72576 13.9886 543.446 419.24 976.723 976.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 0.000128 512 490 555 136960 6.44342 3.52042 61.0692 105.025 176.229 176.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 0.001024 2048 100 180 18240 1.36301 5.84022 52.5244 59.7676 59.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1530 6.4e-05 1024 70 1215 304000 17.5862 13.5297 404.666 419.349 855.239 855.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1260 0.000256 2048 190 2370 69920 5.87078 7.05002 311.109 209.827 533.931 534.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 290 0.001024 2048 77 3495 3200 2.73261 1.36339 23.9297 52.228 80.3529 80.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 3.2e-05 2048 290 2940 473600 125.441 56.2503 3585.64 1676.9 5444.43 5444.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 3.2e-05 2048 460 3165 490240 121.881 56.111 4001.02 1676.99 5856.2 5856.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1160 3.2e-05 4096 290 1920 502400 286.923 137.099 5068.38 4010.2 9502.95 9503.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 900 0.000512 2048 240 1365 28800 2.90992 3.47341 79.3897 104.822 190.669 190.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 0.000256 4096 290 2055 72560 13.9868 548.049 419.393 981.473 981.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 0.000128 512 490 555 136704 6.40707 3.51795 61.5758 104.759 176.43 176.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 0.001024 2048 100 180 18240 1.36995 5.8401 52.4932 59.7476 59.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1530 6.4e-05 1024 70 1215 303936 17.5409 13.5876 401.149 419.029 851.41 851.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1260 0.000256 2048 190 2370 69888 5.83501 7.03878 308.787 209.548 531.284 531.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 290 0.001024 2048 77 3495 3264 2.72768 1.36301 24.2083 52.2846 80.6816 80.7759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 3.2e-05 2048 290 2940 473088 124.924 56.0173 3555.83 1672.5 5409.47 5409.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 3.2e-05 2048 460 3165 488448 121.583 56.0913 3957.18 1674.35 5809.4 5809.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 3.2e-05 4096 290 1920 502272 285.652 136.916 4862.81 4004.5 9290.21 9290.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 900 0.000512 2048 240 1365 28800 2.89382 3.4775 78.5312 104.783 189.758 189.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 0.000256 4096 290 2055 72576 13.9879 546.848 419.094 979.973 980.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 0.000128 512 490 555 136192 6.56691 3.52051 62.5318 104.751 177.541 177.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 0.001024 2048 100 180 18200 1.3665 6.04464 52.4036 59.861 59.9281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1530 6.4e-05 1024 70 1215 303968 17.5807 13.5414 410.905 418.832 860.964 861.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1260 0.000256 2048 190 2370 69888 5.86739 7.05242 316.506 209.603 539.107 539.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 290 0.001024 2048 77 3495 3136 2.72438 1.3591 23.6212 51.9572 79.7615 79.8587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 3.2e-05 2048 290 2940 473088 125.105 56.0323 3646.16 1672.37 5499.86 5500.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 3.2e-05 2048 460 3165 489216 121.713 56.0525 4062.73 1674.14 5914.84 5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 3.2e-05 4096 290 1920 502656 286.489 136.988 4970.22 4003.44 9397.48 9397.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 900 0.000512 2048 240 1365 28784 2.90611 3.4777 80.7949 104.795 192.049 192.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 0.000256 4096 290 2055 72520 13.9855 556.438 418.804 989.274 989.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 0.000128 512 490 555 136192 6.40902 3.50688 63.9293 104.685 178.697 178.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 0.001024 2048 100 180 18176 1.36397 6.23981 52.4114 60.0575 60.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1530 6.4e-05 1024 70 1215 303872 17.5168 13.4963 419.534 419.337 869.986 870.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 0.000256 2048 190 2370 69760 5.82659 7.04979 319.881 209.523 542.355 542.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 290 0.001024 2048 77 3495 3328 2.74688 1.37216 25.4506 52.5452 82.2151 82.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 3.2e-05 2048 290 2940 473088 125.094 55.9955 3676.34 1676.75 5534.37 5534.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 3.2e-05 2048 460 3165 489472 121.424 56.1052 4089.06 1678.15 5944.92 5945.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 3.2e-05 4096 290 1920 502784 285.503 136.777 5076.53 4008.41 9507.55 9507.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 900 0.000512 2048 240 1365 28672 2.88922 3.4711 82.2374 104.748 193.416 193.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 0.000256 4096 290 2055 72512 13.986 564.043 419.408 997.479 997.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 0.000128 512 490 555 135936 6.43347 3.52019 71.4901 104.487 186.098 186.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 0.001024 2048 100 180 18216 1.36422 7.05782 52.4788 60.9466 61.0133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1530 6.4e-05 1024 70 1215 303840 17.5537 13.5233 476.809 418.712 926.708 926.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 0.000256 2048 190 2370 69840 5.85898 7.04896 366.609 209.569 589.158 589.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 290 0.001024 2048 77 3495 3168 2.72915 1.35987 28.2788 52.0769 84.5435 84.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 3.2e-05 2048 290 2940 472320 125.363 56.1541 4215.13 1674.26 6071.1 6071.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 3.2e-05 2048 460 3165 488448 121.748 56.1044 4694.84 1674.41 6547.3 6547.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 3.2e-05 4096 290 1920 502272 286.045 137.102 5709.22 4005.99 10138.7 10139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 900 0.000512 2048 240 1365 28656 2.89328 3.46621 93.3641 104.567 204.363 204.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 0.000256 4096 290 2055 72504 13.977 643.122 418.746 1075.89 1075.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 0.000128 512 490 555 136960 6.41101 3.51872 70.9512 104.968 186.016 186.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 0.001024 2048 100 180 18160 1.36291 6.96944 52.3767 60.7541 60.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1530 6.4e-05 1024 70 1215 304000 17.5025 13.5069 466.374 419.075 916.564 916.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 0.000256 2048 190 2370 69760 5.83677 7.0481 358.22 209.34 580.52 580.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 290 0.001024 2048 77 3495 2880 2.72765 1.3529 25.6173 51.8629 81.6596 81.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 3.2e-05 2048 290 2940 473600 124.935 56.0435 4131.55 1675.75 5988.48 5988.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 3.2e-05 2048 460 3165 488960 121.479 56.0974 4593.02 1677.84 6448.64 6448.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 3.2e-05 4096 290 1920 501760 286.435 137.023 5562.36 4020.21 10006.4 10006.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 900 0.000512 2048 240 1365 28640 2.88509 3.46829 91.2476 104.631 202.305 202.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 0.000256 4096 290 2055 72480 13.9858 627.472 418.84 1060.34 1060.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 0.000128 512 490 555 135168 6.39856 3.50413 73.9365 104.359 188.362 188.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 0.001024 2048 100 180 18144 1.36384 7.39434 52.4101 61.2124 61.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1530 6.4e-05 1024 70 1215 303744 17.4603 13.4965 496.27 419.21 946.539 946.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 0.000256 2048 190 2370 69696 5.81574 7.11872 380.513 209.607 603.124 603.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 290 0.001024 2048 77 3495 3072 2.7175 1.35053 28.5055 51.9407 84.6163 84.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 3.2e-05 2048 290 2940 473088 124.353 55.9141 4389.11 1674.12 6243.69 6243.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 3.2e-05 2048 460 3165 488448 121.03 56.0731 4877.81 1674.22 6729.33 6729.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 3.2e-05 4096 290 1920 500736 285.592 136.798 5907.06 4008.35 10338.1 10338.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 900 0.000512 2048 240 1365 28608 2.87744 3.45498 96.9227 104.491 207.814 207.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 0.000256 4096 290 2055 72480 13.9833 667.72 419.21 1100.96 1101.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 0.000128 512 490 555 136000 6.41648 3.52253 74.2777 104.394 188.776 188.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 0.001024 2048 100 180 18100 1.36128 7.24016 52.2932 60.9372 61.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1530 6.4e-05 1024 70 1215 304000 17.5885 13.5362 492.201 419.444 942.87 942.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 0.000256 2048 190 2370 69800 5.85926 7.06947 376.934 209.726 599.659 599.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 290 0.001024 2048 77 3495 2800 2.74749 1.35178 25.6972 51.948 81.8411 81.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 3.2e-05 2048 290 2940 470400 125.808 56.1766 4326.95 1675.05 6184.18 6184.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1380 3.2e-05 2048 460 3165 489600 121.498 56.1484 4849.8 1676.91 6704.54 6704.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 3.2e-05 4096 290 1920 500800 287.603 137.206 5871.68 4013.85 10310.7 10311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 900 0.000512 2048 240 1365 28600 2.89635 3.46547 96.3811 104.529 207.344 207.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 0.000256 4096 290 2055 72500 13.9924 662.659 423.965 1100.66 1100.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 0.000128 512 490 555 136192 6.37149 3.51478 73.9402 104.89 188.887 189.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1210 0.001024 2048 100 180 18144 1.36397 7.38918 52.4514 61.2481 61.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1530 6.4e-05 1024 70 1215 303744 17.5034 13.6053 495.316 419.321 945.851 945.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 0.000256 2048 190 2370 69664 5.83475 7.03984 380.231 209.646 602.825 602.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 290 0.001024 2048 77 3495 3136 2.72768 1.35779 28.5982 52.1568 84.9406 85.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 3.2e-05 2048 290 2940 473088 124.552 56.2888 4394.69 1674.17 6249.9 6250.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 3.2e-05 2048 460 3165 487424 121.473 55.9985 4875.05 1674.38 6727.1 6727.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 3.2e-05 4096 290 1920 501760 285.121 136.753 5936.81 4003.25 10362.3 10362.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 900 0.000512 2048 240 1365 28448 2.8784 3.45648 96.9642 104.446 207.819 207.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 0.000256 4096 290 2055 72464 13.9743 669.028 419.408 1102.46 1102.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 0.000128 512 490 555 136320 6.41203 3.51917 74.4086 104.546 189.05 189.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 0.001024 2048 100 180 18120 1.36192 7.22474 52.3673 60.9979 61.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1530 6.4e-05 1024 70 1215 303360 17.5624 13.5273 485.458 418.64 935.291 935.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 0.000256 2048 190 2370 69840 5.84256 7.10067 373.943 209.63 596.587 596.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 290 0.001024 2048 77 3495 2880 2.73978 1.35546 26.4382 51.9652 82.5977 82.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 3.2e-05 2048 290 2940 468480 125.659 56.0169 4276.57 1668.71 6127.16 6127.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 3.2e-05 2048 460 3165 487680 121.248 55.9759 4795.38 1670.42 6643.22 6643.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 3.2e-05 4096 290 1920 501120 287.289 137.102 5854.11 4016.01 10294.8 10295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 900 0.000512 2048 240 1365 28560 2.89862 3.47168 95.2592 104.726 206.428 206.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 0.000256 4096 290 2055 72480 13.9982 660.724 419.001 1093.78 1093.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 0.000128 512 490 555 135168 6.46662 3.5096 69.8711 104.72 184.733 184.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 0.001024 2048 100 180 18048 1.35664 6.87334 52.2314 60.5043 60.5696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1530 6.4e-05 1024 70 1215 303616 17.5099 13.5635 465.147 419.387 915.711 915.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 0.000256 2048 190 2370 69632 5.81984 7.02307 357.329 209.333 579.584 579.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 290 0.001024 2048 77 3495 2560 2.70746 1.33734 22.3996 51.3353 77.8807 77.9724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 3.2e-05 2048 290 2940 471040 124.678 55.8633 4120.23 1671.3 5972.26 5972.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 3.2e-05 2048 460 3165 487424 121.149 56.1049 4592.97 1671.47 6441.89 6442.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 3.2e-05 4096 290 1920 501760 286.576 136.948 5616.4 4028.93 10069.2 10069.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 900 0.000512 2048 240 1365 28672 2.89318 3.47997 91.6371 104.908 202.989 203.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 0.000256 4096 290 2055 72448 13.9918 632.078 419.17 1065.28 1065.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 0.000128 512 490 555 132096 6.41942 3.49501 76.1128 103.386 189.582 189.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 0.001024 2048 100 180 18048 1.36189 8.13466 52.4028 61.9441 62.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1530 6.4e-05 1024 70 1215 303360 17.4993 13.5011 546.144 418.78 996.027 996.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 0.000256 2048 190 2370 69120 5.79235 7.02208 414.539 208.82 636.247 636.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 290 0.001024 2048 77 3495 3072 2.73549 1.36154 31.1099 52.1952 87.5004 87.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 3.2e-05 2048 290 2940 466944 124.921 55.7616 4747.23 1665.94 6594.05 6594.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 3.2e-05 2048 460 3165 485376 120.65 55.7365 5309.1 1666.04 7151.73 7151.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 3.2e-05 4096 290 1920 500736 285.902 136.825 6482.15 4011.09 10916.3 10916.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 900 0.000512 2048 240 1365 28416 2.8841 3.47267 106 104.734 217.169 217.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 0.000256 4096 290 2055 72384 13.9858 731.445 419.174 1164.65 1164.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 0.000128 512 490 555 134400 6.17862 3.50163 80.0119 103.4 193.256 193.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 0.001024 2048 100 180 18000 1.35974 7.98106 52.3025 61.688 61.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1530 6.4e-05 1024 70 1215 303200 17.5546 13.523 548.109 419.092 998.381 998.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 0.000256 2048 190 2370 69200 5.82042 7.02144 417.14 208.949 639.005 639.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 290 0.001024 2048 77 3495 2400 2.76685 1.36483 25.5523 52.2234 82.0105 82.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 3.2e-05 2048 290 2940 467200 125.302 55.8072 4783.59 1666.85 6631.75 6631.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1380 3.2e-05 2048 460 3165 486400 120.834 55.8025 5355.07 1668.84 7200.75 7200.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 3.2e-05 4096 290 1920 499200 289.697 137.45 6492.46 4024.17 10944.1 10944.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 900 0.000512 2048 240 1365 28400 2.89552 3.47402 105.762 104.819 217.024 217.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 0.000256 4096 290 2055 72400 13.9894 741.88 419.345 1175.26 1175.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 0.000128 512 490 555 135168 6.2921 3.51437 74.3906 105.73 190.099 190.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 0.001024 2048 100 180 17920 1.35818 7.54086 52.6918 61.6348 61.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1530 6.4e-05 1024 70 1215 302080 17.4986 13.4874 495.688 421.891 948.671 948.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1260 0.000256 2048 190 2370 69632 5.82083 7.06621 381.705 211.53 606.198 606.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 290 0.001024 2048 77 3495 2048 2.67453 1.31619 19.1196 50.7534 73.9652 74.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 3.2e-05 2048 290 2940 466944 125.732 55.8341 4354.24 1686.45 6222.45 6222.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 3.2e-05 2048 460 3165 483328 122.024 56.0884 4846.94 1688.43 6713.68 6713.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 3.2e-05 4096 290 1920 499712 285.92 136.63 5958.67 4048.32 10429.9 10430.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 900 0.000512 2048 240 1365 28160 2.86109 3.43072 96.5292 104.798 207.694 207.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 0.000256 4096 290 2055 72192 13.9734 671.691 422.189 1107.9 1107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1910 0.000128 512 490 560 136192 6.5432 3.51069 58.1285 105.007 173.361 173.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1210 0.001024 2048 100 180 18240 1.36806 10.2851 52.4998 64.1955 64.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1530 6.4e-05 1024 70 1220 304256 17.5022 13.5004 380.522 419.468 831.095 831.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1260 0.000256 2048 190 2380 69824 5.83699 7.07187 292.346 209.782 515.111 515.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 290 0.001024 2048 77 3500 3072 2.74086 1.37085 21.5145 52.4615 78.1864 78.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 3.2e-05 2048 290 2940 473088 125.123 56.076 3351.2 1676.7 5209.3 5209.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1380 3.2e-05 2048 460 3160 489472 121.347 56.0376 3731.57 1676.79 5585.94 5586.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1160 3.2e-05 4096 290 1920 502272 286.288 136.751 8042.76 4012.34 12478.5 12478.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 900 0.000512 2048 240 1380 28736 2.89034 3.47731 74.7155 104.831 185.989 186.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 0.000256 4096 290 2060 72576 13.9921 513.74 419.462 947.238 947.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 0.000128 512 490 560 136320 6.47299 3.52256 64.9447 104.937 180.045 180.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 0.001024 2048 100 180 18240 1.36576 6.21158 52.4818 60.1008 60.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1530 6.4e-05 1024 70 1220 304000 17.5786 13.5397 427.324 419.017 877.567 877.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1260 0.000256 2048 190 2380 69760 5.86957 7.08403 328.854 209.659 551.545 551.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 290 0.001024 2048 77 3500 3040 2.74186 1.35994 24.148 52.1837 80.538 80.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 3.2e-05 2048 290 2940 473600 125.243 56.1931 3777.12 1675.57 5634.32 5634.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 3.2e-05 2048 460 3160 488960 121.862 56.1547 4198.83 1677.07 6054.12 6054.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1160 3.2e-05 4096 290 1920 502400 286.774 137.088 5326.41 4007.26 9757.87 9758.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 900 0.000512 2048 240 1380 28720 2.89926 3.47386 84.1035 104.744 195.296 195.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 0.000256 4096 290 2060 72560 13.9917 576.693 419.155 1009.88 1009.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 0.000128 512 490 560 135936 6.4568 3.51549 61.49 104.861 176.493 176.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 0.001024 2048 100 180 18240 1.36432 5.82739 52.5509 59.7858 59.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1530 6.4e-05 1024 70 1220 304128 17.5332 13.511 398.155 419.448 848.755 848.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1260 0.000256 2048 190 2380 69792 5.82918 7.0519 307.138 209.761 529.86 529.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 290 0.001024 2048 77 3500 3072 2.73696 1.36256 22.9123 52.3432 79.4591 79.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 3.2e-05 2048 290 2940 471552 125.313 56.0267 3502.83 1674.18 5358.54 5358.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 3.2e-05 2048 460 3160 488448 121.486 55.9759 3901.54 1675.67 5754.88 5755.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 3.2e-05 4096 290 1920 502272 285.585 136.929 4761.13 4008.47 9192.47 9192.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 900 0.000512 2048 240 1380 28704 2.89811 3.47341 78.1963 104.887 189.526 189.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 0.000256 4096 290 2060 72528 13.9806 536.015 419.639 969.681 969.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 0.000128 512 490 560 136192 6.56141 3.51658 63.054 104.841 178.145 178.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 0.001024 2048 100 180 18200 1.36595 6.06003 52.4492 59.9182 59.9853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1530 6.4e-05 1024 70 1220 303968 17.572 13.5224 404.667 419.198 855.065 855.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 0.000256 2048 190 2380 69776 5.85523 7.05741 311.537 209.785 534.308 534.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 290 0.001024 2048 77 3500 2912 2.73696 1.35642 22.0625 52.003 78.2598 78.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 3.2e-05 2048 290 2940 471296 125.588 56.0451 3545.82 1673.85 5401.5 5401.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 3.2e-05 2048 460 3160 487424 121.885 56.0347 3940.98 1675.51 5794.59 5794.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 3.2e-05 4096 290 1920 501760 287.285 137.104 4856.79 4011.78 9293.3 9293.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 900 0.000512 2048 240 1380 28672 2.90202 3.47674 79.6805 104.886 191.015 191.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 0.000256 4096 290 2060 72520 13.9821 543.077 419.353 976.459 976.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 0.000128 512 490 560 135168 6.48384 3.50838 62.2859 104.698 177.139 177.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 0.001024 2048 100 180 18176 1.36278 6.03562 52.4173 59.8607 59.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1530 6.4e-05 1024 70 1220 304128 17.5073 13.5092 406.211 419.377 856.707 856.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 0.000256 2048 190 2380 69632 5.82451 7.03914 310.522 209.545 533.008 533.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 290 0.001024 2048 77 3500 3072 2.75005 1.37411 22.6501 52.5832 79.4586 79.5525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 3.2e-05 2048 290 2940 473088 125.087 55.9739 3554.12 1676.98 5412.36 5412.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 3.2e-05 2048 460 3160 489472 121.355 55.9985 3948.76 1678.47 5804.78 5804.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 3.2e-05 4096 290 1920 501760 286.659 137.021 4907.81 4022.58 9354.39 9354.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 900 0.000512 2048 240 1380 28672 2.88458 3.4679 80.4425 104.762 191.63 191.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 0.000256 4096 290 2060 72512 13.982 549.178 419.33 982.536 982.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 0.000128 512 490 560 135936 6.4111 3.52256 75.3249 105.54 190.961 191.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 0.001024 2048 100 180 18216 1.36474 7.49715 53.0125 61.9171 61.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1530 6.4e-05 1024 70 1220 303840 17.5459 13.5864 503.454 422.933 957.618 957.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 0.000256 2048 190 2380 69696 5.84909 7.05555 386.365 211.681 611.028 611.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 290 0.001024 2048 77 3500 2880 2.74224 1.35571 27.2427 52.603 84.0396 84.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 3.2e-05 2048 290 2940 472320 125.291 56.0906 4417.96 1691.14 6290.67 6290.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 3.2e-05 2048 460 3160 488448 121.653 56.075 4910.59 1691.23 6779.74 6779.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 3.2e-05 4096 290 1920 502272 285.948 137.065 5972.54 4045.96 10441.8 10442.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 900 0.000512 2048 240 1380 28656 2.89363 3.46726 98.9371 105.619 210.987 211.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 0.000256 4096 290 2060 72504 13.9776 673.622 423.044 1110.69 1110.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 0.000128 512 490 560 133632 6.59206 3.50928 56.7318 103.885 170.889 171.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 0.001024 2048 100 180 18144 1.36694 5.26541 52.5418 59.2179 59.2824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1530 6.4e-05 1024 70 1220 303552 17.511 13.5409 351.036 419.277 801.472 801.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 0.000256 2048 190 2380 69408 5.82384 7.02259 268.624 209.227 490.767 490.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 290 0.001024 2048 77 3500 2304 2.72435 1.3384 15.6922 51.5534 71.4074 71.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 3.2e-05 2048 290 2940 470016 124.821 55.9375 3056.06 1670.13 4907.14 4907.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 3.2e-05 2048 460 3160 483840 121.676 55.9514 3380.41 1670.31 5228.54 5228.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 3.2e-05 4096 290 1920 502272 285.356 137.023 4146.71 4014.58 8583.99 8584.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 900 0.000512 2048 240 1380 28512 2.89366 3.47354 68.9052 104.877 180.222 180.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 0.000256 4096 290 2060 72432 13.9837 469.024 419.285 902.335 902.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 0.000128 512 490 560 135680 6.39504 3.52182 74.2503 105.037 189.368 189.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 0.001024 2048 100 180 18160 1.36192 7.22122 52.4089 61.0333 61.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1530 6.4e-05 1024 70 1220 304000 17.5186 13.6196 482.908 419.359 933.507 933.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 0.000256 2048 190 2380 69600 5.82403 7.03898 371.554 209.479 593.967 594.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 290 0.001024 2048 77 3500 2880 2.7296 1.34992 26.1135 51.9034 82.1973 82.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 3.2e-05 2048 290 2940 473600 124.742 56.0351 4283.08 1676.82 6140.87 6141.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 3.2e-05 2048 460 3160 488960 121.342 56.0866 4760.09 1676.94 6614.66 6614.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 3.2e-05 4096 290 1920 501760 286.34 137.001 5786.78 4013.88 10224.3 10224.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 900 0.000512 2048 240 1380 28640 2.87949 3.47549 95.2483 104.705 206.383 206.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 0.000256 4096 290 2060 72480 13.974 654.379 419.204 1087.6 1087.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 0.000128 512 490 560 133120 6.22925 3.49206 50.9869 103.384 164.257 164.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 0.001024 2048 100 180 18080 1.36317 5.0216 52.4165 58.8421 58.9107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1530 6.4e-05 1024 70 1220 304000 17.4866 13.4984 339.652 419.518 790.258 790.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 0.000256 2048 190 2380 69440 5.79818 7.0185 259.499 209.291 481.68 481.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 290 0.001024 2048 77 3500 2560 2.74842 1.36125 16.7354 52.1181 73.0611 73.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 3.2e-05 2048 290 2940 471040 125.38 55.978 2966.58 1677.27 4825.39 4825.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 3.2e-05 2048 460 3160 486400 121.705 55.9819 3297.66 1678.69 5154.23 5154.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 3.2e-05 4096 290 1920 501760 285.903 136.931 4028.56 4015.22 8466.94 8467.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 900 0.000512 2048 240 1380 28480 2.8713 3.45293 66.7315 104.502 177.627 177.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 0.000256 4096 290 2060 72320 13.9935 455.623 418.824 888.486 888.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 0.000128 512 490 560 135168 6.39891 3.50429 70.2642 104.274 184.61 184.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 0.001024 2048 100 180 18144 1.3624 6.8199 52.3674 60.5937 60.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1530 6.4e-05 1024 70 1220 303744 17.4818 15.3348 453.066 418.849 904.836 904.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 0.000256 2048 190 2380 69696 5.82637 7.05632 348.888 209.435 571.28 571.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 290 0.001024 2048 77 3500 2688 2.73446 1.35862 22.9447 51.8964 79.0348 79.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 3.2e-05 2048 290 2940 470016 125.394 55.9459 3990.47 1672.7 5844.71 5844.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 3.2e-05 2048 460 3160 488448 121.12 55.9623 4465.98 1674.74 6318 6318.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 3.2e-05 4096 290 1920 500736 285.699 136.8 5419.3 4011.07 9853.22 9853.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 900 0.000512 2048 240 1380 28416 2.87744 3.4529 88.4987 104.397 199.3 199.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 0.000256 4096 290 2060 72480 13.9908 615.315 418.941 1048.29 1048.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 0.000128 512 490 560 132096 6.63574 3.49798 51.5635 103.411 165.278 165.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 0.001024 2048 100 180 18048 1.36208 4.88422 52.4145 58.7036 58.7694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1530 6.4e-05 1024 70 1220 303360 17.4924 13.4984 325.287 418.869 775.246 775.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 0.000256 2048 190 2380 69120 5.79962 7.0185 248.12 208.857 469.869 469.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 290 0.001024 2048 77 3500 2304 2.76013 1.36051 14.0086 52.2058 70.4344 70.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 3.2e-05 2048 290 2940 466944 124.927 55.6687 2826.56 1666.33 4673.67 4673.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 3.2e-05 2048 460 3160 485376 120.673 55.9479 3162.69 1667.37 5006.86 5007.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 3.2e-05 4096 290 1920 500736 285.918 136.786 3848.9 4009.85 8281.77 8282.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 900 0.000512 2048 240 1380 28416 2.87978 3.47066 63.8354 104.761 175.027 175.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 0.000256 4096 290 2060 72384 13.9796 438.747 419.325 872.095 872.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 0.000128 512 490 560 134400 6.50074 3.52666 70.5088 104.397 185.097 185.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 0.001024 2048 100 180 18100 1.36182 6.97754 52.2935 60.6762 60.7437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1530 6.4e-05 1024 70 1220 304000 17.6055 13.5352 473.114 419.434 923.792 923.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 0.000256 2048 190 2380 69600 5.86938 7.05478 363.576 209.717 586.292 586.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 290 0.001024 2048 77 3500 2800 2.74973 1.3559 25.0182 51.9469 81.167 81.2646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 3.2e-05 2048 290 2940 470400 125.891 56.2079 4155.28 1675.05 6012.62 6012.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 3.2e-05 2048 460 3160 486400 122.05 56.1638 4620.26 1678.3 6476.98 6477.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 3.2e-05 4096 290 1920 500800 287.611 137.224 5636.19 4020.11 10081.5 10081.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 900 0.000512 2048 240 1380 28400 2.89434 3.4679 92.8689 104.526 203.829 203.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 0.000256 4096 290 2060 72500 13.9875 638.007 419.357 1071.4 1071.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 0.000128 512 490 560 131200 6.69693 3.50378 52.7344 103.314 166.424 166.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 0.001024 2048 100 180 18000 1.36192 4.93773 52.2588 58.6005 58.6695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1530 6.4e-05 1024 70 1220 303200 17.5515 13.6858 333.914 418.739 783.997 784.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 0.000256 2048 190 2380 69200 5.82797 7.0151 255.184 208.766 476.867 476.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 290 0.001024 2048 77 3500 2400 2.76678 1.35578 15.3833 52.175 71.7827 71.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 3.2e-05 2048 290 2940 467200 125.309 55.826 2898.3 1665.46 4745.09 4745.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 3.2e-05 2048 460 3160 480000 122.183 55.8016 3201.64 1665.74 5045.56 5045.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 3.2e-05 4096 290 1920 499200 289.628 137.439 3944.89 4022.24 8394.52 8394.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 900 0.000512 2048 240 1380 28400 2.89587 3.46797 65.709 104.73 176.876 176.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 0.000256 4096 290 2060 72400 13.9888 448.238 419.06 881.331 881.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 0.000128 512 490 560 136192 6.2487 3.51242 87.0372 104.889 201.851 201.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 0.001024 2048 100 180 18144 1.3655 9.02349 52.4587 62.8911 62.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1530 6.4e-05 1024 70 1220 303744 17.5108 13.5127 604.986 419.319 1055.43 1055.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 0.000256 2048 190 2380 69664 5.82576 7.08509 465.004 209.663 687.65 687.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 290 0.001024 2048 77 3500 2688 2.74502 1.35955 30.528 52.1537 86.8883 86.9886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 3.2e-05 2048 290 2940 469504 125.675 56.0218 5261.84 1674.19 7117.93 7118.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 3.2e-05 2048 460 3160 487424 121.34 56.0251 5864.17 1674.18 7715.92 7716.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 3.2e-05 4096 290 1920 499968 287.197 137.028 7138.19 4013.22 11576 11576.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 900 0.000512 2048 240 1380 28448 2.872 3.45702 118.371 105.642 230.415 230.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 0.000256 4096 290 2060 72464 13.9792 808.926 419.293 1242.24 1242.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 0.000128 512 490 560 132608 6.52374 3.49389 59.8158 103.674 173.678 173.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 0.001024 2048 100 180 17920 1.35782 5.85728 52.1121 59.3713 59.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1530 6.4e-05 1024 70 1220 302848 17.4706 13.5204 393.298 418.519 842.908 843.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 0.000256 2048 190 2380 68992 5.79856 7.10218 300.053 208.579 521.605 521.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 290 0.001024 2048 77 3500 1792 2.73286 1.3353 13.1238 51.2101 68.5037 68.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 3.2e-05 2048 290 2940 465920 126.139 56.2184 3417.59 1673.05 5273.2 5273.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 3.2e-05 2048 460 3160 487424 121.245 55.9137 3856.09 1673.27 5706.71 5706.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 3.2e-05 4096 290 1920 498176 288.854 137.243 4702.3 4020.15 9148.88 9149.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 900 0.000512 2048 240 1380 28224 2.86499 3.45101 77.0499 104.066 187.511 187.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 0.000256 4096 290 2060 72352 13.9756 533.971 418.941 966.932 966.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 0.000128 512 490 560 134400 6.31747 3.52192 83.3611 104.545 197.915 198.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 0.001024 2048 100 180 18120 1.36064 8.48282 52.3715 62.2579 62.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1530 6.4e-05 1024 70 1220 303360 17.553 13.5248 577.746 418.624 1027.55 1027.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 0.000256 2048 190 2380 69600 5.8545 7.0697 443.939 209.633 666.567 666.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 290 0.001024 2048 77 3500 2880 2.74563 1.35341 31.03 51.9634 87.1938 87.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 3.2e-05 2048 290 2940 468480 125.57 55.9882 5034.77 1668.66 6885.19 6885.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 3.2e-05 2048 460 3160 483840 121.96 55.9327 5587.43 1671.45 7436.96 7437.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 3.2e-05 4096 290 1920 501120 287.122 137.106 6886.16 4009.63 11320.4 11320.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 900 0.000512 2048 240 1380 28560 2.89411 3.46906 113.781 104.723 224.944 225.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 0.000256 4096 290 2060 72480 13.9899 778.793 419.06 1211.89 1211.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 0.000128 512 490 560 130560 6.6336 3.49683 59.9389 103.321 173.566 173.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 0.001024 2048 100 180 18000 1.36333 5.9609 52.3544 59.7211 59.7882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1530 6.4e-05 1024 70 1220 303360 17.5024 13.5104 391.595 418.71 841.42 841.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 0.000256 2048 190 2380 69120 5.82851 7.03046 299.753 209.261 521.942 522.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 290 0.001024 2048 77 3500 2880 2.74298 1.3625 20.6696 52.2713 77.1467 77.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 3.2e-05 2048 290 2940 468480 125.396 56.1111 3408.29 1668.67 5258.66 5258.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 3.2e-05 2048 460 3160 483840 121.717 56.0251 3784.56 1670.88 5633.38 5633.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 3.2e-05 4096 290 1920 499200 286.077 136.68 4645.12 3997.7 9065.9 9066.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 900 0.000512 2048 240 1380 27840 2.86486 3.42106 75.5923 103.736 185.688 185.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 0.000256 4096 290 2060 72240 13.9785 526.14 418.339 958.505 958.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 0.000128 512 490 560 135168 6.27229 3.51203 82.8752 104.716 197.538 197.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1210 0.001024 2048 100 180 18048 1.35786 8.24067 52.2301 61.8709 61.9373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1530 6.4e-05 1024 70 1220 304128 17.5107 13.4937 560.507 419.384 1011 1011.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 0.000256 2048 190 2380 69376 5.82346 7.22573 428.884 209.336 651.344 651.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 290 0.001024 2048 77 3500 2560 2.71117 1.33939 27.0136 51.3374 82.5021 82.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 3.2e-05 2048 290 2940 471040 124.683 55.8692 4922.66 1671.3 6774.71 6774.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 3.2e-05 2048 460 3160 487424 121.07 55.9838 5477.8 1671.32 7326.36 7326.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 3.2e-05 4096 290 1920 501760 286.448 136.939 6726.95 4016.17 11166.9 11167.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 900 0.000512 2048 240 1380 28672 2.88922 3.47955 111.059 104.912 222.41 222.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 0.000256 4096 290 2060 72448 13.9735 758.262 419.247 1191.53 1191.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 0.000128 512 490 560 135168 6.57843 3.51642 59.7492 104.812 174.832 174.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 0.001024 2048 100 180 17920 1.35747 5.90285 52.2358 59.5386 59.6029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1530 6.4e-05 1024 70 1220 303104 17.4708 13.5563 377.144 418.231 826.506 826.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1260 0.000256 2048 190 2380 69120 5.81488 7.03347 289.234 209.693 511.851 511.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 290 0.001024 2048 77 3500 2048 2.67395 1.31622 14.6659 50.3147 69.0717 69.1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 3.2e-05 2048 290 2940 466944 125.717 55.9569 3274.96 1671.82 5128.64 5128.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 3.2e-05 2048 460 3160 483328 121.982 55.8395 3643.84 1673.54 5495.4 5495.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 3.2e-05 4096 290 1920 499712 285.987 136.648 4499.6 4004.67 8927.23 8927.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 900 0.000512 2048 240 1380 28160 2.85565 3.42426 73.9725 103.89 184.215 184.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 0.000256 4096 290 2060 72192 13.9756 508.19 418.607 940.815 940.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 0.000128 512 490 560 132096 6.41827 3.49184 73.328 103.398 186.797 186.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 0.001024 2048 100 180 18048 1.36131 7.29293 52.4089 61.1085 61.1738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1530 6.4e-05 1024 70 1220 303360 17.4961 14.1771 487.511 418.82 938.108 938.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 0.000256 2048 190 2380 69120 5.78966 7.03104 374.04 208.828 595.762 595.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 290 0.001024 2048 77 3500 2304 2.76237 1.35795 21.198 52.2032 77.6175 77.7103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 3.2e-05 2048 290 2940 466944 124.914 55.8469 4274.03 1666.11 6121.09 6121.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 3.2e-05 2048 460 3160 485376 120.663 55.6748 4776.06 1667.8 6620.39 6620.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 3.2e-05 4096 290 1920 500736 285.958 136.811 5869.42 4011.49 10304 10304.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 900 0.000512 2048 240 1380 28416 2.88525 3.46934 96.0169 104.983 207.426 207.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 0.000256 4096 290 2060 72384 13.9835 665.21 419.285 1098.52 1098.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 0.000128 512 490 560 129024 6.75981 3.49398 53.3902 103.439 167.258 167.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 0.001024 2048 100 180 17664 1.35165 5.42701 51.8535 58.6748 58.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1530 6.4e-05 1024 70 1220 302592 17.5174 13.4997 344.623 418.736 794.484 794.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 0.000256 2048 190 2380 69120 6.02256 7.02416 263.565 209.177 485.863 485.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 290 0.001024 2048 77 3500 1536 2.71533 1.32275 10.8341 50.6085 65.5812 65.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 3.2e-05 2048 290 2940 454656 125.537 55.1452 2915.98 1648.79 4745.64 4745.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 3.2e-05 2048 460 3160 479232 119.726 55.0744 3306.19 1648.78 5129.97 5130.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 3.2e-05 4096 290 1920 497664 285.395 136.415 4062.44 3996.16 8480.73 8480.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 900 0.000512 2048 240 1380 27648 2.87306 3.44854 65.9985 104.143 176.535 176.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 0.000256 4096 290 2060 72192 13.9796 461.902 418.937 894.867 894.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 0.000128 512 490 560 131200 6.312 3.50813 74.726 103.318 188.029 188.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 0.001024 2048 100 180 18000 1.3616 7.41965 52.253 61.0788 61.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1530 6.4e-05 1024 70 1220 303200 17.5506 13.5264 510.903 418.732 960.81 960.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 0.000256 2048 190 2380 69200 5.81709 7.05648 389.384 208.762 611.091 611.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 290 0.001024 2048 77 3500 2400 2.76861 1.35987 23.424 52.3393 79.9919 80.0891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 3.2e-05 2048 290 2940 467200 125.297 55.8366 4423.5 1665.46 6270.28 6270.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 3.2e-05 2048 460 3160 480000 122.153 55.8217 4882.35 1665.53 6726.05 6726.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 3.2e-05 4096 290 1920 499200 289.676 137.468 5994.46 4018.68 10440.6 10440.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 900 0.000512 2048 240 1380 28400 2.89485 3.47808 99.5345 104.72 210.698 210.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 0.000256 4096 290 2060 72400 13.9897 686.34 419.154 1119.53 1119.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1910 0.000128 512 490 560 128000 6.72694 3.496 57.382 103.452 171.226 171.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 0.001024 2048 100 180 17600 1.35011 5.20192 51.7219 58.3165 58.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1530 6.4e-05 1024 70 1220 302400 17.5509 13.5083 367.808 419.009 817.98 818.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1260 0.000256 2048 190 2380 68800 5.82723 7.0656 279.522 209.298 501.784 501.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 290 0.001024 2048 77 3500 0 1.25994 0.005824 48.3981 49.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 3.2e-05 2048 290 2940 460800 124.513 56.5668 3159.54 1697.21 5038.12 4988.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 3.2e-05 2048 460 3160 473600 121.087 55.1725 3494.14 1650.7 5321.29 5321.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 3.2e-05 4096 290 1920 492800 291.69 137.146 4214.46 4020.62 8664.26 8664.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 900 0.000512 2048 240 1380 28000 2.87555 3.44512 69.6337 104.191 180.215 180.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 0.000256 4096 290 2060 72000 13.9756 494.005 417.992 926.016 926.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1910 0.000128 512 490 552 136192 6.5369 3.51293 58.3933 104.923 173.532 173.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1210 0.001024 2048 100 192 18176 1.36618 5.83066 52.5045 59.7446 59.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1530 6.4e-05 1024 70 1224 304128 17.5104 13.5067 374.522 419.124 824.761 824.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1260 0.000256 2048 190 2376 69888 5.83018 7.0441 288.431 209.611 510.989 511.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 290 0.001024 2048 77 3504 3072 2.74557 1.37011 21.4731 52.4156 78.1033 78.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 3.2e-05 2048 290 2952 472064 125.307 56.105 3314.79 1675.31 5171.7 5171.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1380 3.2e-05 2048 460 3168 490496 121.243 56.048 3702.2 1677.24 5556.93 5557.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1160 3.2e-05 4096 290 1920 500736 287.947 137.086 7793.24 4021.5 12240.1 12240.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 900 0.000512 2048 240 1368 28928 2.89155 3.47056 72.9796 104.747 184.161 184.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 0.000256 4096 290 2064 72544 14.0005 508.938 418.997 941.991 942.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 0.000128 512 490 552 136320 6.58048 3.52102 60.6904 105.012 175.976 176.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 0.001024 2048 100 192 18160 1.36998 6.17392 52.5261 60.1116 60.1787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1530 6.4e-05 1024 70 1224 304000 17.5901 13.5271 397.444 419.317 847.979 848.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1260 0.000256 2048 190 2376 69840 5.86406 7.09427 306.013 209.806 528.849 528.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 290 0.001024 2048 77 3504 3040 2.73936 1.36397 22.7364 52.2252 79.1643 79.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 3.2e-05 2048 290 2952 472320 125.666 56.1547 3509.92 1676.73 5368.67 5368.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 3.2e-05 2048 460 3168 490240 121.807 56.2036 3913.13 1676.95 5768.28 5768.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1160 3.2e-05 4096 290 1920 500480 289.224 137.365 4897.18 4020.28 9344.38 9344.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 900 0.000512 2048 240 1368 28880 2.90202 3.47859 77.4509 108.795 192.702 192.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 0.000256 4096 290 2064 72560 13.9815 537.463 419.478 970.982 971.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 0.000128 512 490 552 135936 6.53837 3.51514 60.0663 104.757 175.046 175.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 0.001024 2048 100 192 18144 1.36582 6.13827 52.4615 60.0099 60.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1530 6.4e-05 1024 70 1224 304128 17.529 13.5106 392.808 419.048 843 843.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1260 0.000256 2048 190 2376 69792 5.83347 7.03898 300.87 209.565 523.38 523.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 290 0.001024 2048 77 3504 3072 2.7408 1.36474 22.8014 52.287 79.2944 79.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 3.2e-05 2048 290 2952 471552 125.291 55.9923 3452.88 1672.58 5306.93 5307.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 3.2e-05 2048 460 3168 488448 121.433 56.0476 3837.91 1672.74 5688.32 5688.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 3.2e-05 4096 290 1920 499968 288.417 137.223 4648.21 4017 9091.17 9091.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 900 0.000512 2048 240 1368 28896 2.89347 3.47626 76.8637 104.787 188.093 188.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 0.000256 4096 290 2064 72528 13.9859 528.881 418.994 961.901 961.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 0.000128 512 490 552 135168 6.5976 3.50822 41.1462 104.275 155.699 155.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 0.001024 2048 100 192 18048 1.35987 4.09043 52.3408 57.834 57.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1530 6.4e-05 1024 70 1224 303744 17.4835 13.4936 252.572 418.845 702.496 702.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1260 0.000256 2048 190 2376 69696 5.82362 7.05824 193.9 209.428 416.281 416.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 290 0.001024 2048 77 3504 2688 2.73174 1.35542 13.1059 51.8983 69.1908 69.2865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 3.2e-05 2048 290 2952 470016 125.372 56.0415 2216.78 1672.66 4071.04 4071.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 3.2e-05 2048 460 3168 488448 121.104 55.9265 2485.57 1672.69 4335.47 4335.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1160 3.2e-05 4096 290 1920 499200 287.925 137.096 3242.29 4013.39 7681.03 7681.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 900 0.000512 2048 240 1368 28608 2.87578 3.45293 49.158 104.407 159.969 160.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 0.000256 4096 290 2064 72480 13.9769 340.326 419.168 773.529 773.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 0.000128 512 490 552 135296 6.50566 3.52074 67.6596 104.852 182.702 182.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 0.001024 2048 100 192 18144 1.37011 7.2192 52.5251 61.1574 61.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1530 6.4e-05 1024 70 1224 303968 17.561 13.5229 451.159 419.244 901.592 901.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 0.000256 2048 190 2376 69888 5.85933 7.05536 347.512 209.801 570.302 570.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 290 0.001024 2048 77 3504 2912 2.74022 1.35709 24.0339 52.0063 80.2359 80.3307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 3.2e-05 2048 290 2952 471296 125.48 56.0449 3979.56 1673.99 5835.27 5835.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 3.2e-05 2048 460 3168 489216 121.404 56.0691 4442.1 1674.12 6293.88 6294.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 3.2e-05 4096 290 1920 499968 289.352 137.433 5409.27 4021.65 9858.05 9858.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 900 0.000512 2048 240 1368 28896 2.89997 3.4775 88.8317 104.897 200.178 200.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 0.000256 4096 290 2064 72520 13.98 613.596 419.348 1046.97 1047.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 0.000128 512 490 552 134400 6.7047 3.51293 46.3777 104.818 161.582 161.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 0.001024 2048 100 192 18032 1.36147 4.55258 52.3448 58.3013 58.3678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1530 6.4e-05 1024 70 1224 303744 17.5153 13.5127 286.392 419.018 736.542 736.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1260 0.000256 2048 190 2376 69664 5.828 7.07789 219.331 209.504 441.814 441.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 290 0.001024 2048 77 3504 2688 2.74342 1.35654 14.7369 52.1287 71.0626 71.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 3.2e-05 2048 290 2952 469504 125.669 56.0076 2508.46 1673.09 4363.41 4363.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 3.2e-05 2048 460 3168 487424 121.414 55.9901 2801.45 1673.08 4652.13 4652.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 3.2e-05 4096 290 1920 498176 289.397 137.379 3415.92 4026.19 7869.21 7869.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 900 0.000512 2048 240 1368 28672 2.87382 3.45306 56.1398 104.371 166.911 166.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 0.000256 4096 290 2064 72464 13.9794 385.195 419.191 818.409 818.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 0.000128 512 490 552 135168 6.46134 3.51203 65.489 104.699 180.326 180.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 0.001024 2048 100 192 18112 1.36477 7.00762 52.4695 60.8835 60.9485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1530 6.4e-05 1024 70 1224 303872 17.5088 13.501 434.032 419.386 884.534 884.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 0.000256 2048 190 2376 69760 5.82525 7.02755 332.836 209.545 555.308 555.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 290 0.001024 2048 77 3504 3072 2.75037 1.3721 23.9641 52.5479 80.7345 80.8281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 3.2e-05 2048 290 2952 471040 125.577 56.1113 3805.67 1676.98 5664.53 5664.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 3.2e-05 2048 460 3168 489472 121.292 56.1296 4242.81 1677.06 6097.49 6097.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 3.2e-05 4096 290 1920 500736 287.57 137.165 5248.23 4028.06 9701.36 9701.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 900 0.000512 2048 240 1368 28800 2.88563 3.47347 85.9224 104.761 197.117 197.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 0.000256 4096 290 2064 72512 13.9791 587.272 419.394 1020.69 1020.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 0.000128 512 490 552 135168 6.67075 3.50822 46.1776 104.662 161.197 161.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 0.001024 2048 100 192 18048 1.36518 4.76774 52.426 58.6013 58.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1530 6.4e-05 1024 70 1224 303616 17.5144 13.5091 287.783 419.134 738.045 738.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1260 0.000256 2048 190 2376 69632 5.81898 7.01936 218.761 209.207 440.879 440.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 290 0.001024 2048 77 3504 2560 2.70922 1.33584 13.5694 51.3126 69.0278 69.1228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 3.2e-05 2048 290 2952 466944 125.69 55.9452 2468.06 1670.3 4320.19 4320.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 3.2e-05 2048 460 3168 487424 121.162 55.8814 2763.06 1671.03 4611.33 4611.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 3.2e-05 4096 290 1920 499712 289.099 137.324 3472.8 4022.61 7922.16 7922.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 900 0.000512 2048 240 1368 28672 2.88762 3.4816 56.6247 104.845 167.91 167.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 0.000256 4096 290 2064 72448 13.9939 385.367 420.702 820.107 820.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 0.000128 512 490 552 134784 6.2968 3.51984 67.4765 104.59 182.049 182.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 0.001024 2048 100 192 18072 1.36176 7.56736 52.3678 61.3404 61.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1530 6.4e-05 1024 70 1224 303840 17.5466 13.5288 480.265 419.204 930.647 930.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 0.000256 2048 190 2376 69840 5.84912 7.15693 369.438 209.781 592.298 592.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 290 0.001024 2048 77 3504 2880 2.73926 1.36362 26.1148 52.1271 82.4421 82.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 3.2e-05 2048 290 2952 472320 125.245 56.0702 4251.88 1675.94 6109.32 6109.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 3.2e-05 2048 460 3168 488448 121.621 56.1007 4724.86 1691.15 6593.92 6594.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 3.2e-05 4096 290 1920 499968 288.936 137.348 5699.61 4020.12 10146.3 10146.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 900 0.000512 2048 240 1368 28800 2.89203 3.46317 94.2055 104.67 205.303 205.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 0.000256 4096 290 2064 72504 13.9844 647.82 419.306 1081.15 1081.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 0.000128 512 490 552 133632 6.60339 3.50627 54.3541 103.796 168.431 168.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 0.001024 2048 100 192 18000 1.35821 5.35798 52.3326 59.0931 59.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1530 6.4e-05 1024 70 1224 303552 17.4954 13.5108 337.451 418.928 787.487 787.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 0.000256 2048 190 2376 69408 5.81427 7.04307 257.481 209.048 479.459 479.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 290 0.001024 2048 77 3504 2304 2.72867 1.33955 15.0468 51.5141 70.7278 70.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 3.2e-05 2048 290 2952 470016 124.831 55.9473 2961.16 1668.81 4810.95 4811.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 3.2e-05 2048 460 3168 483840 121.643 56.0148 3277.09 1668.74 5123.68 5123.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 3.2e-05 4096 290 1920 499968 288.424 137.292 3992.38 4017.91 8436.33 8436.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 900 0.000512 2048 240 1368 28800 2.89066 3.4705 66.2603 104.79 177.483 177.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 0.000256 4096 290 2064 72432 13.9858 455.686 425.425 895.144 895.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 0.000128 512 490 552 135680 6.47056 3.5241 70.0944 105.038 185.297 185.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 0.001024 2048 100 192 18080 1.36192 7.16845 52.4244 60.9974 61.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1530 6.4e-05 1024 70 1224 304000 17.518 13.5196 456.144 419.361 906.649 906.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 0.000256 2048 190 2376 69600 5.82138 7.03562 348.864 209.477 571.275 571.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 290 0.001024 2048 77 3504 2880 2.72582 1.3512 24.6961 51.899 80.769 80.8622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 3.2e-05 2048 290 2952 471040 125.687 56.0559 4035.88 1676.83 5894.65 5894.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 3.2e-05 2048 460 3168 488960 121.386 56.0516 4502.34 1677.14 6357.12 6357.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 3.2e-05 4096 290 1920 500480 288.297 137.262 5443.12 4020.69 9889.71 9889.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 900 0.000512 2048 240 1368 28800 2.88701 3.46534 89.3112 104.708 200.445 200.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 0.000256 4096 290 2064 72480 13.9735 619.336 419.265 1052.62 1052.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 0.000128 512 490 552 133120 6.45104 3.49286 50.6171 103.287 164.019 164.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 0.001024 2048 100 192 17920 1.3616 5.31235 52.1587 58.8756 58.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1530 6.4e-05 1024 70 1224 304000 17.4833 13.598 328.586 419.111 778.88 778.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 0.000256 2048 190 2376 69440 5.79565 7.02054 250.394 209.092 472.377 472.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 290 0.001024 2048 77 3504 2560 2.74614 1.35798 15.9824 52.0677 72.2573 72.3554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 3.2e-05 2048 290 2952 471040 125.414 56.0128 2879 1675.63 4736.26 4736.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 3.2e-05 2048 460 3168 486400 121.684 56.1266 3194 1677.18 5049.19 5049.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 3.2e-05 4096 290 1920 499200 289.245 137.335 3868.04 4024.87 8319.83 8320.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 900 0.000512 2048 240 1368 28480 2.87107 3.45498 63.6684 104.402 174.47 174.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 0.000256 4096 290 2064 72320 13.9814 441.294 418.485 873.807 873.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 0.000128 512 490 552 135168 6.21891 3.50502 83.3457 104.288 197.524 197.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 0.001024 2048 100 192 18048 1.35987 9.40291 52.3415 63.1475 63.2136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1530 6.4e-05 1024 70 1224 303744 17.4776 13.4967 588.399 418.925 1038.4 1038.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 0.000256 2048 190 2376 69696 5.82042 7.03594 449.003 209.47 671.403 671.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 290 0.001024 2048 77 3504 2688 2.73517 1.35402 29.94 51.9068 86.039 86.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 3.2e-05 2048 290 2952 470016 125.233 55.9165 5130.25 1672.96 6984.55 6984.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 3.2e-05 2048 460 3168 488448 120.962 55.9491 5715.74 1676.41 7569.25 7569.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 3.2e-05 4096 290 1920 499200 287.634 137.052 6889.24 4028.38 11342.6 11343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 900 0.000512 2048 240 1368 28608 2.86931 3.45357 113.759 104.422 224.577 224.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 0.000256 4096 290 2064 72480 13.9836 785.434 419.061 1218.52 1218.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 0.000128 512 490 552 132096 6.63408 3.49286 57.7322 103.326 171.36 171.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 0.001024 2048 100 192 17856 1.35981 5.74259 52.078 59.2228 59.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1530 6.4e-05 1024 70 1224 303360 17.5085 13.5026 375.268 418.53 824.911 825.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 0.000256 2048 190 2376 69120 5.79626 7.03878 284.046 208.689 505.645 505.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 290 0.001024 2048 77 3504 2304 2.76045 1.35962 16.1132 52.1632 72.4958 72.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 3.2e-05 2048 290 2952 466944 124.961 55.6503 3265.75 1664.95 5111.5 5111.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 3.2e-05 2048 460 3168 485376 120.625 55.6509 3661.99 1666.91 5505.37 5505.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 3.2e-05 4096 290 1920 497664 290.148 137.323 4467.16 4023.23 8918.19 8918.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 900 0.000512 2048 240 1368 28416 2.88429 3.46838 72.9175 104.671 184.013 184.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 0.000256 4096 290 2064 72384 13.9797 510.384 419.045 943.45 943.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 0.000128 512 490 552 134400 6.29846 3.51741 83.305 104.42 197.704 197.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 0.001024 2048 100 192 18100 1.36992 9.1177 52.5317 63.062 63.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1530 6.4e-05 1024 70 1224 304000 17.5964 13.568 576.993 419.568 1027.82 1027.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 0.000256 2048 190 2376 69800 5.86307 7.0697 441.526 209.793 664.322 664.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 290 0.001024 2048 77 3504 2800 2.74522 1.35578 30.6136 51.9604 86.7718 86.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 3.2e-05 2048 290 2952 470400 125.827 56.1908 5045.96 1675.42 6903.59 6903.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 3.2e-05 2048 460 3168 489600 121.461 56.0987 5634.74 1675.43 7487.92 7488.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 3.2e-05 4096 290 1920 499200 289.434 137.512 6804.93 4021.39 11253.6 11253.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 900 0.000512 2048 240 1368 28600 2.89626 3.46317 111.995 104.559 222.984 223.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 0.000256 4096 290 2064 72500 13.9839 776.583 419.543 1210.15 1210.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 0.000128 512 490 552 131200 6.60333 3.50051 59.0663 103.334 172.674 172.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 0.001024 2048 100 192 18000 1.36602 6.29347 52.4901 60.1921 60.2583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1530 6.4e-05 1024 70 1224 303200 17.5483 13.5233 389.95 418.83 839.952 840.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 0.000256 2048 190 2376 69200 5.82454 7.05126 297.268 208.804 519.021 519.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 290 0.001024 2048 77 3504 2400 2.76742 1.36134 17.4212 52.1898 73.841 73.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 3.2e-05 2048 290 2952 467200 125.268 55.9002 3397.28 1665.7 5244.34 5244.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 3.2e-05 2048 460 3168 486400 120.847 55.8133 3797.62 1665.88 5640.34 5640.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 3.2e-05 4096 290 1920 499200 289.646 137.421 4621.51 4019.67 9068.58 9068.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 900 0.000512 2048 240 1368 28400 2.89776 3.4775 75.8318 104.743 187.02 187.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 0.000256 4096 290 2064 72400 13.9893 526.057 419.189 959.278 959.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 0.000128 512 490 552 134400 6.33082 3.51539 80.4928 104.888 195.397 195.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 0.001024 2048 100 192 18032 1.36083 8.79002 52.3762 62.5703 62.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1530 6.4e-05 1024 70 1224 303744 17.5129 13.5148 563.034 419.323 1013.49 1013.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 0.000256 2048 190 2376 69664 5.83226 7.06122 431.987 209.655 654.612 654.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 290 0.001024 2048 77 3504 2688 2.73955 1.35834 28.5854 52.1565 84.9425 85.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 3.2e-05 2048 290 2952 469504 125.704 55.9927 4949.66 1674.16 6805.71 6805.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 3.2e-05 2048 460 3168 487424 121.394 55.9821 5516.29 1674.25 7368.12 7368.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 3.2e-05 4096 290 1920 498176 289.326 137.421 6675.16 4024.62 11126.9 11127.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 900 0.000512 2048 240 1368 28672 2.87542 3.45542 110.235 104.446 221.089 221.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 0.000256 4096 290 2064 72464 13.9759 762.079 423.461 1199.56 1199.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 0.000128 512 490 552 132608 6.58902 3.49594 56.8201 103.678 170.746 170.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 0.001024 2048 100 192 17920 1.36096 6.08736 52.3304 59.8213 59.8887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1530 6.4e-05 1024 70 1224 302848 17.4776 13.4963 373.141 418.512 822.732 822.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 0.000256 2048 190 2376 68992 5.79379 7.00416 283.726 208.573 505.171 505.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 290 0.001024 2048 77 3504 1792 2.73578 1.33568 13.5514 51.213 68.9352 69.0285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 3.2e-05 2048 290 2952 465920 126.158 55.9601 3241.89 1673.06 5097.27 5097.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 3.2e-05 2048 460 3168 487424 121.217 55.9188 3642.73 1673.17 5493.24 5493.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 3.2e-05 4096 290 1920 498176 288.81 137.285 4401.44 4020.19 8848.06 8848.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 900 0.000512 2048 240 1368 28224 2.86182 3.44867 72.224 104.06 182.669 182.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 0.000256 4096 290 2064 72352 13.9856 501.881 418.996 934.911 934.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 0.000128 512 490 552 134400 6.4991 3.52074 77.1551 104.618 191.965 192.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 0.001024 2048 100 192 18000 1.35776 8.60109 52.2975 62.2966 62.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1530 6.4e-05 1024 70 1224 303360 17.524 14.7906 550.053 418.914 1001.39 1001.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 0.000256 2048 190 2376 69600 5.85885 7.06765 418.461 209.775 641.234 641.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 290 0.001024 2048 77 3504 2880 2.74416 1.35238 29.9948 51.9974 86.189 86.2843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 3.2e-05 2048 290 2952 468480 125.599 56.0047 4785.05 1669.85 6636.71 6636.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 3.2e-05 2048 460 3168 487680 121.146 55.9493 5341.96 1672.23 7191.48 7191.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 3.2e-05 4096 290 1920 499200 289.299 137.388 6450.45 4022.75 10900.2 10900.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 900 0.000512 2048 240 1368 28800 2.89168 3.47571 107.352 104.794 218.587 218.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 0.000256 4096 290 2064 72480 13.9895 734.474 419.411 1167.92 1167.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 0.000128 512 490 552 130560 6.67434 3.49434 56.0385 103.433 169.813 169.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 0.001024 2048 100 192 17760 1.35021 5.58899 51.9907 58.9728 59.0377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1530 6.4e-05 1024 70 1224 303360 17.502 13.517 355.584 419.149 805.859 805.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 0.000256 2048 190 2376 69120 5.8327 7.02899 269.249 209.48 491.661 491.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 290 0.001024 2048 77 3504 2880 2.74691 1.36275 19.7846 52.3264 76.3225 76.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 3.2e-05 2048 290 2952 468480 125.46 55.8951 3082.31 1670.44 4934.3 4934.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 3.2e-05 2048 460 3168 483840 121.737 55.936 3412.8 1670.38 5261.05 5261.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 3.2e-05 4096 290 1920 495360 291.086 137.356 4126.61 4022.23 8577.61 8577.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 900 0.000512 2048 240 1368 28320 2.85776 3.41811 68.2983 103.848 178.493 178.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 0.000256 4096 290 2064 72240 13.9713 471.278 424.986 910.278 910.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 0.000128 512 490 552 135168 6.30067 3.50902 74.905 104.658 189.542 189.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 0.001024 2048 100 192 18048 1.36192 8.29926 52.4213 62.1281 62.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1530 6.4e-05 1024 70 1224 303616 17.4954 13.495 526.605 419.146 976.842 976.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 0.000256 2048 190 2376 69632 5.82627 7.18563 401.034 209.205 623.325 623.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 290 0.001024 2048 77 3504 2560 2.71248 1.33584 25.6405 51.3074 81.0987 81.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 3.2e-05 2048 290 2952 466944 125.637 56.0636 4556.82 1670.47 6409.18 6409.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 3.2e-05 2048 460 3168 487424 121.094 55.976 5102.21 1673.84 6953.31 6953.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 3.2e-05 4096 290 1920 499712 289.125 137.302 6175.3 4024.82 10626.9 10627.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 900 0.000512 2048 240 1368 28672 2.89171 3.48314 101.95 104.851 213.247 213.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 0.000256 4096 290 2064 72448 13.9783 702.802 423.768 1140.6 1140.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 0.000128 512 490 552 135168 6.68176 3.5144 56.5247 104.732 171.622 171.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 0.001024 2048 100 192 17920 1.36586 5.79616 52.4146 59.6203 59.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1530 6.4e-05 1024 70 1224 302080 17.4859 14.037 351.301 417.869 800.798 800.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1260 0.000256 2048 190 2376 69632 5.82854 7.03213 270.238 209.516 492.688 492.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 290 0.001024 2048 77 3504 2048 2.67437 1.31456 14.5108 50.2666 68.8645 68.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 3.2e-05 2048 290 2952 466944 125.714 55.9184 3072.23 1670.39 4924.45 4924.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 3.2e-05 2048 460 3168 483328 122.02 55.9534 3422.95 1670.66 5271.78 5271.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 3.2e-05 4096 290 1920 495616 290.837 137.273 4172.96 4027.39 8628.79 8629.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 900 0.000512 2048 240 1368 28160 2.85885 3.42899 67.9563 103.799 178.117 178.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 0.000256 4096 290 2064 72192 13.9639 474.611 418.305 906.923 906.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1910 0.000128 512 490 550 136192 6.44682 3.51027 64.6926 104.934 179.75 179.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1210 0.001024 2048 100 200 18112 1.36781 6.89766 52.4868 60.794 60.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1530 6.4e-05 1024 70 1225 304000 17.5017 13.783 427.217 419.174 877.776 877.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1260 0.000256 2048 190 2375 69824 5.83475 7.04579 326.366 209.639 548.957 549.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 290 0.001024 2048 77 3500 3328 2.73395 1.37341 26.3084 52.4207 82.935 83.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 3.2e-05 2048 290 2950 474112 124.663 56.0102 3767.16 1675.52 5623.55 5623.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1380 3.2e-05 2048 460 3175 489472 121.175 55.988 4193.61 1676.79 6047.75 6047.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1160 3.2e-05 4096 290 1925 500736 287.673 137.073 8867.57 4017.87 13310.5 13310.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 900 0.000512 2048 240 1375 28736 2.88378 3.47546 83.4007 104.759 194.592 194.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 0.000256 4096 290 2050 72576 13.9918 570.867 419.02 1003.93 1003.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 0.000128 512 490 550 136320 6.56835 3.52064 59.804 104.998 175.061 175.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 0.001024 2048 100 200 18080 1.36397 6.16355 52.453 60.021 60.0863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1530 6.4e-05 1024 70 1225 303840 17.574 13.5236 385.507 419.249 835.963 836.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1260 0.000256 2048 190 2375 69840 5.86634 7.07971 293.739 209.774 516.532 516.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 290 0.001024 2048 77 3500 3200 2.73568 1.36429 22.7949 52.2145 79.2103 79.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 3.2e-05 2048 290 2950 473600 125.298 56.1715 3382.56 1676.5 5240.72 5240.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 3.2e-05 2048 460 3175 490240 121.796 56.1478 3771.24 1678.1 5627.49 5627.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1160 3.2e-05 4096 290 1925 500480 289.325 137.398 4719.8 4019.9 9166.75 9167.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 900 0.000512 2048 240 1375 28720 2.90202 3.47142 74.6625 104.796 185.903 185.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 0.000256 4096 290 2050 72560 13.9823 513.266 419.292 946.599 946.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 0.000128 512 490 550 135680 6.66912 3.51642 39.7957 104.931 155.086 155.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1210 0.001024 2048 100 200 18000 1.36016 4.0872 52.3294 57.8214 57.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1530 6.4e-05 1024 70 1225 303680 17.5361 13.5148 248.335 418.912 698.405 698.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1260 0.000256 2048 190 2375 69600 5.84682 7.02963 189.122 209.251 411.322 411.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 290 0.001024 2048 77 3500 2880 2.72925 1.35594 13.5171 51.8489 69.5475 69.6424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 3.2e-05 2048 290 2950 473600 124.857 56.094 2183.12 1675.03 4039.28 4039.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1380 3.2e-05 2048 460 3175 488960 121.512 56.066 2431 1675.03 4283.81 4283.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1160 3.2e-05 4096 290 1925 500480 288.974 137.251 7298 4021 11745.6 11745.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 900 0.000512 2048 240 1375 28640 2.88563 3.4647 48.4986 104.596 159.516 159.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 0.000256 4096 290 2050 72480 13.9899 330.535 418.614 763.184 763.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 0.000128 512 490 550 135936 6.45203 3.51437 62.507 104.763 177.402 177.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 0.001024 2048 100 200 18096 1.36563 6.58285 52.4802 60.4712 60.5406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1530 6.4e-05 1024 70 1225 303936 17.5214 13.5127 409.332 419.064 859.535 859.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1260 0.000256 2048 190 2375 69792 5.83757 7.04077 311.989 209.568 534.512 534.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 290 0.001024 2048 77 3500 3264 2.73072 1.36259 24.8564 52.2863 81.3385 81.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 3.2e-05 2048 290 2950 473088 124.737 56.1582 3592.53 1672.62 5446.24 5446.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 3.2e-05 2048 460 3175 488448 121.454 56.0623 3997.93 1672.8 5848.45 5848.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 3.2e-05 4096 290 1925 499968 288.39 137.216 4851.26 4017.12 9294.32 9294.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 900 0.000512 2048 240 1375 28704 2.89546 3.47546 79.5875 104.789 190.819 190.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 0.000256 4096 290 2050 72576 13.979 546.425 419.056 979.506 979.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 0.000128 512 490 550 135168 6.59696 3.50582 42.9532 104.28 157.511 157.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 0.001024 2048 100 200 18048 1.36666 4.39706 52.482 58.2889 58.3536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1530 6.4e-05 1024 70 1225 303744 17.4865 13.4948 263.878 418.861 713.824 713.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1260 0.000256 2048 190 2375 69696 5.81597 7.03018 201.612 209.428 423.957 424.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 290 0.001024 2048 77 3500 3072 2.71962 1.35987 15.2153 51.8987 71.2905 71.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 3.2e-05 2048 290 2950 473088 124.356 55.9096 2323.26 1672.79 4176.51 4176.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 3.2e-05 2048 460 3175 488448 121.127 55.9031 2594.54 1672.72 4444.48 4444.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1160 3.2e-05 4096 290 1925 499200 287.933 137.081 3371.02 4017.18 7813.53 7813.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 900 0.000512 2048 240 1375 28416 2.87334 3.45357 51.2361 104.401 162.036 162.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 0.000256 4096 290 2050 72480 13.9841 351.534 418.902 784.478 784.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 0.000128 512 490 550 136192 6.45728 3.5248 65.8888 104.766 180.801 180.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 0.001024 2048 100 200 18088 1.36646 7.1127 52.482 61.0046 61.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1530 6.4e-05 1024 70 1225 303744 17.5636 13.5236 435.723 418.899 885.808 885.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 0.000256 2048 190 2375 69776 5.85901 7.28234 334.316 209.631 557.162 557.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 290 0.001024 2048 77 3500 3136 2.72432 1.35475 25.0542 51.9649 81.2004 81.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 3.2e-05 2048 290 2950 473088 124.783 56.0591 3860.54 1672.62 5714.19 5714.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 3.2e-05 2048 460 3175 489216 121.425 56.0763 4311.31 1672.78 6161.77 6161.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 3.2e-05 4096 290 1925 499968 289.334 137.454 5218.88 4018.46 9664.45 9664.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 900 0.000512 2048 240 1375 28784 2.89997 3.47507 86.5372 104.812 197.796 197.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 0.000256 4096 290 2050 72576 13.9886 585.097 419.234 1018.36 1018.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 0.000128 512 490 550 136192 6.6319 3.50806 45.4267 104.893 160.634 160.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 0.001024 2048 100 200 18032 1.36806 4.5873 52.5252 58.5224 58.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1530 6.4e-05 1024 70 1225 303744 17.5111 13.519 277.476 419.315 727.921 728.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1260 0.000256 2048 190 2375 69664 5.83811 7.08845 211.311 209.649 433.959 434.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 290 0.001024 2048 77 3500 3136 2.7311 1.36192 16.4862 52.165 72.8443 72.9362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 3.2e-05 2048 290 2950 473088 124.498 55.9763 2430.08 1674.14 4284.89 4285.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 3.2e-05 2048 460 3175 487424 121.435 56.0322 2702.41 1674.14 4554.21 4554.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 3.2e-05 4096 290 1925 498176 289.325 137.377 3306.64 4040.17 7773.83 7774.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 900 0.000512 2048 240 1375 28448 2.87731 3.45734 54.0071 104.446 164.859 164.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 0.000256 4096 290 2050 72464 13.9878 367.843 419.284 801.158 801.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 0.000128 512 490 550 135168 6.4561 3.51027 67.7756 104.677 182.588 182.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 0.001024 2048 100 200 18048 1.36368 7.49821 52.4288 61.3339 61.4018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1530 6.4e-05 1024 70 1225 303872 17.5017 13.4989 456.731 419.292 907.127 907.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 0.000256 2048 190 2375 69632 5.82013 7.21302 346.096 209.498 568.697 568.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 290 0.001024 2048 77 3500 3328 2.7384 1.37011 27.6955 52.5375 84.4416 84.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 3.2e-05 2048 290 2950 473088 125.032 56.0183 3975.76 1676.58 5833.59 5833.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 3.2e-05 2048 460 3175 489472 121.217 56.0879 4425.28 1676.68 6279.45 6279.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 3.2e-05 4096 290 1925 500736 287.551 137.116 5409.28 4018.61 9852.9 9853.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 900 0.000512 2048 240 1375 28672 2.88416 3.46566 89.0158 104.732 200.17 200.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 0.000256 4096 290 2050 72512 13.9814 604.397 419.179 1037.6 1037.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 0.000128 512 490 550 135168 6.66928 3.50822 47.8164 104.643 162.811 162.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1210 0.001024 2048 100 200 17920 1.36096 5.09091 52.2233 58.7154 58.7824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1530 6.4e-05 1024 70 1225 303616 17.5117 13.5378 300.865 419.073 751.09 751.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 0.000256 2048 190 2375 69376 5.81594 7.02874 226.001 209.174 448.092 448.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 290 0.001024 2048 77 3500 2560 2.71312 1.33846 14.4931 51.2982 69.9407 70.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 3.2e-05 2048 290 2950 471040 124.686 55.8605 2581.67 1670.03 4432.44 4432.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 3.2e-05 2048 460 3175 487424 121.134 55.8842 2875.17 1670.02 4722.4 4722.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 3.2e-05 4096 290 1925 499712 289.009 137.327 3586.61 4028.45 8041.73 8041.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 900 0.000512 2048 240 1375 28672 2.89373 3.48141 59.3192 104.827 170.596 170.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 0.000256 4096 290 2050 72448 13.9837 398.594 418.878 831.502 831.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 0.000128 512 490 550 135936 6.41798 3.5207 72.8762 104.601 187.578 187.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 0.001024 2048 100 200 18072 1.36806 7.82541 52.5186 61.754 61.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1530 6.4e-05 1024 70 1225 303552 17.5578 13.527 483.283 419.174 933.646 933.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 0.000256 2048 190 2375 69840 5.86342 7.24787 369.537 209.799 592.521 592.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 290 0.001024 2048 77 3500 3168 2.73126 1.35782 28.6471 52.1339 84.9696 85.0632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 3.2e-05 2048 290 2950 472320 125.344 56.1828 4256.44 1676.25 6114.42 6114.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 3.2e-05 2048 460 3175 488448 121.69 56.0952 4745.92 1676.2 6600.12 6600.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 3.2e-05 4096 290 1925 499968 288.88 137.372 5735.77 4022.61 10185 10185.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 900 0.000512 2048 240 1375 28656 2.89136 3.46605 94.241 104.681 205.353 205.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 0.000256 4096 290 2050 72504 13.9751 647.397 419.144 1080.56 1080.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 0.000128 512 490 550 133632 6.60394 3.50618 55.1227 103.878 169.284 169.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 0.001024 2048 100 200 18000 1.36576 5.68934 52.5202 59.6178 59.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1530 6.4e-05 1024 70 1225 303552 17.5057 13.5475 348.899 419.278 799.332 799.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 0.000256 2048 190 2375 69408 5.82096 7.03731 264.619 209.217 486.769 486.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 290 0.001024 2048 77 3500 2880 2.70746 1.3415 19.0277 51.5542 74.7308 74.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 3.2e-05 2048 290 2950 470016 124.811 55.9084 3035.13 1670.11 4886.16 4886.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 3.2e-05 2048 460 3175 483840 121.689 56.0101 3367.09 1670.21 5215.19 5215.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 3.2e-05 4096 290 1925 499968 288.435 137.313 4097.45 4026.29 8549.8 8550.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 900 0.000512 2048 240 1375 28512 2.89178 3.46931 67.6755 104.872 178.98 179.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 0.000256 4096 290 2050 72432 13.9817 464.755 419.143 897.923 897.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 0.000128 512 490 550 135680 6.47037 3.51786 71.0821 105.047 186.285 186.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 0.001024 2048 100 200 18000 1.36192 7.6759 52.3607 61.4404 61.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1530 6.4e-05 1024 70 1225 303680 17.5149 13.5163 469.796 419.404 920.336 920.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 0.000256 2048 190 2375 69600 5.83475 7.03488 356.46 209.507 578.921 578.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 290 0.001024 2048 77 3500 2880 2.7247 1.35107 25.1928 51.9035 81.276 81.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 3.2e-05 2048 290 2950 473600 124.76 56.0763 4143.18 1677 6001.21 6001.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 3.2e-05 2048 460 3175 488960 121.353 56.0988 4608.53 1677.16 6463.34 6463.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 3.2e-05 4096 290 1925 500480 288.201 137.294 5568.63 4021.1 10015.6 10015.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 900 0.000512 2048 240 1375 28640 2.88358 3.46522 91.9116 104.714 203.049 203.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 0.000256 4096 290 2050 72480 13.9778 626.199 419.239 1059.46 1059.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 0.000128 512 490 550 133120 6.55651 3.49613 52.4465 103.293 165.966 166.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 0.001024 2048 100 200 17920 1.36397 5.56288 52.3066 59.2766 59.3448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1530 6.4e-05 1024 70 1225 303360 17.506 13.6991 331.808 419.125 782.238 782.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 0.000256 2048 190 2375 69440 5.80586 7.03037 251.704 209.09 473.704 473.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 290 0.001024 2048 77 3500 2560 2.7449 1.35987 15.9605 52.071 72.238 72.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 3.2e-05 2048 290 2950 471040 125.376 55.9858 2887.63 1675.63 4744.82 4744.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 3.2e-05 2048 460 3175 486400 121.675 55.997 3212.24 1675.75 5065.86 5066.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 3.2e-05 4096 290 1925 499200 289.303 137.331 3893.35 4024.86 8345.18 8345.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 900 0.000512 2048 240 1375 28480 2.87587 3.4585 64.6277 104.403 175.439 175.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 0.000256 4096 290 2050 72320 13.9735 439.468 421.257 874.743 874.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 0.000128 512 490 550 135168 6.22515 3.50605 82.3445 104.364 196.599 196.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 0.001024 2048 100 200 18048 1.36694 9.46128 52.5202 63.3916 63.4569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1530 6.4e-05 1024 70 1225 303744 17.4735 13.5022 574.958 419.205 1025.24 1025.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 0.000256 2048 190 2375 69696 5.81789 7.0697 436.144 209.611 658.717 658.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 290 0.001024 2048 77 3500 3072 2.72086 1.35782 32.9796 51.941 89.1055 89.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 3.2e-05 2048 290 2950 473088 124.311 55.9169 5017.95 1674.11 6872.48 6872.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 3.2e-05 2048 460 3175 488448 120.978 56.0031 5574.12 1677.36 7428.66 7428.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 3.2e-05 4096 290 1925 499200 287.624 137.073 6749.18 4019.12 11193.3 11193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 900 0.000512 2048 240 1375 28416 2.87418 3.45507 110.979 104.492 221.874 221.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 0.000256 4096 290 2050 72480 13.9819 761.479 419.146 1194.65 1194.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 0.000128 512 490 550 132096 6.62685 3.49594 58.0684 103.389 171.752 171.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 0.001024 2048 100 200 17856 1.36134 6.13968 52.2559 59.8009 59.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1530 6.4e-05 1024 70 1225 303360 17.4917 13.4999 384.598 418.784 834.478 834.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1260 0.000256 2048 190 2375 69120 5.78986 7.00237 290.29 208.808 511.967 512.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 290 0.001024 2048 77 3500 3072 2.73309 1.36198 21.0627 52.1897 77.4478 77.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 3.2e-05 2048 290 2950 466944 124.842 55.7681 3321.67 1665.9 5168.37 5168.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 3.2e-05 2048 460 3175 485376 120.696 55.6244 3729.65 1666 5572.16 5572.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 3.2e-05 4096 290 1925 497664 290.084 137.347 4535.65 4025.32 8988.71 8988.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 900 0.000512 2048 240 1375 28416 2.8775 3.46726 75.0385 104.732 186.188 186.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 0.000256 4096 290 2050 72384 13.9853 513.202 419.083 946.315 946.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 0.000128 512 490 550 134400 6.29293 3.52122 82.2774 104.288 196.548 196.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 0.001024 2048 100 200 18000 1.36182 9.3737 52.3463 63.1232 63.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1530 6.4e-05 1024 70 1225 304000 17.5944 13.547 573.255 419.031 1023.53 1023.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 0.000256 2048 190 2375 69600 5.85334 7.05741 435.241 209.524 657.747 657.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 290 0.001024 2048 77 3500 2800 2.7465 1.35373 29.9659 51.8943 86.0608 86.1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 3.2e-05 2048 290 2950 470400 125.798 56.0927 4993.95 1673.3 6849.33 6849.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 3.2e-05 2048 460 3175 489600 121.47 56.1296 5595.92 1675.31 7449.02 7449.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 3.2e-05 4096 290 1925 499200 289.356 137.465 6795.09 4018.7 11240.9 11241.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 900 0.000512 2048 240 1375 28600 2.8952 3.46662 111.907 104.427 222.765 222.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 0.000256 4096 290 2050 72500 13.9788 765.137 418.813 1197.97 1198.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 0.000128 512 490 550 131200 6.58474 3.50006 59.9149 103.399 173.567 173.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 0.001024 2048 100 200 17800 1.35466 6.44989 52.1269 59.976 60.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1530 6.4e-05 1024 70 1225 303200 17.5594 13.5265 384.143 419.15 834.482 834.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 0.000256 2048 190 2375 69200 5.82608 7.02154 291.828 208.919 513.667 513.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 290 0.001024 2048 77 3500 2400 2.77085 1.35942 17.5007 52.2129 73.9429 74.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 3.2e-05 2048 290 2950 467200 125.342 55.9084 3318.52 1666.66 5166.63 5166.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 3.2e-05 2048 460 3175 486400 120.798 55.9093 3716.32 1666.81 5560.04 5560.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 3.2e-05 4096 290 1925 499200 289.695 137.436 4553.59 4021.38 9002.42 9002.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 900 0.000512 2048 240 1375 28400 2.89587 3.47526 74.8696 104.804 186.121 186.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 0.000256 4096 290 2050 72400 13.9837 513.742 419.215 946.985 947.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 0.000128 512 490 550 136192 6.25462 3.51232 79.0946 104.897 193.926 194.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 0.001024 2048 100 200 18032 1.37018 8.9959 52.5309 62.9386 63.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1530 6.4e-05 1024 70 1225 303744 17.5196 13.5275 559.158 419.365 1009.67 1009.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 0.000256 2048 190 2375 69664 5.82861 7.03875 423.272 209.679 645.891 645.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 290 0.001024 2048 77 3500 3136 2.72614 1.35987 32.5427 52.1594 88.8888 88.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 3.2e-05 2048 290 2950 473088 124.529 55.9677 4878.31 1674.34 6733.34 6733.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 3.2e-05 2048 460 3175 487424 121.362 56.0295 5408.05 1677.11 7262.74 7262.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 3.2e-05 4096 290 1925 498176 289.359 137.353 6527.12 4025.02 10979.2 10979.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 900 0.000512 2048 240 1375 28448 2.87821 3.45542 107.786 105.447 219.64 219.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 0.000256 4096 290 2050 72464 13.9832 737.796 419.189 1171.01 1171.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 0.000128 512 490 550 132608 6.6359 3.49744 56.4473 103.69 170.445 170.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 0.001024 2048 100 200 17920 1.3663 6.16243 52.4896 60.0612 60.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1530 6.4e-05 1024 70 1225 302848 17.4909 13.493 366.194 418.706 815.99 816.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 0.000256 2048 190 2375 68992 5.79053 6.99802 275.912 208.606 497.378 497.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 290 0.001024 2048 77 3500 2688 2.70186 1.33875 19.0164 51.2196 74.3768 74.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 3.2e-05 2048 290 2950 473088 124.346 56.0412 3193.09 1673.32 5047.01 5047.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 3.2e-05 2048 460 3175 487424 121.221 55.9268 3537.05 1673.48 5387.87 5388.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 3.2e-05 4096 290 1925 498176 288.771 137.231 4271.82 4020.74 8718.89 8719.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 900 0.000512 2048 240 1375 28224 2.86515 3.44413 70.4484 104.076 180.904 180.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 0.000256 4096 290 2050 72352 13.9817 481.764 425.041 920.831 920.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 0.000128 512 490 550 134400 6.49923 3.52051 76.4157 104.633 191.235 191.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 0.001024 2048 100 200 18000 1.36496 8.76387 52.4539 62.6262 62.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1530 6.4e-05 1024 70 1225 303360 17.5477 13.523 541.806 418.982 991.962 992.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 0.000256 2048 190 2375 69600 5.85526 7.05517 409.948 209.812 632.743 632.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 290 0.001024 2048 77 3500 2880 2.73408 1.35331 29.4041 52.0067 85.5961 85.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 3.2e-05 2048 290 2950 468480 125.589 55.989 4674.36 1670.08 6526.21 6526.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 3.2e-05 2048 460 3175 487680 121.13 55.9646 5232.82 1670.16 7080.29 7080.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 3.2e-05 4096 290 1925 499200 289.32 137.376 6327.76 4027.84 10782.6 10782.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 900 0.000512 2048 240 1375 28560 2.89661 3.47117 104.623 104.812 215.879 215.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 0.000256 4096 290 2050 72480 13.9902 713.652 419.271 1146.96 1147.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 0.000128 512 490 550 130560 6.64128 3.49581 55.6724 103.366 169.345 169.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 0.001024 2048 100 200 17760 1.35661 5.76954 52.097 59.2652 59.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1530 6.4e-05 1024 70 1225 303360 17.5124 13.5132 357.79 418.86 807.775 807.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 0.000256 2048 190 2375 69120 5.81968 7.04915 269.81 209.338 492.087 492.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 290 0.001024 2048 77 3500 2880 2.74349 1.36042 19.5445 52.2935 76.0412 76.1347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 3.2e-05 2048 290 2950 468480 125.407 55.9768 3098.82 1669.24 4949.63 4949.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 3.2e-05 2048 460 3175 483840 121.704 55.964 3457.1 1669.31 5304.27 5304.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 3.2e-05 4096 290 1925 495360 291.104 137.362 4192.21 4024.06 8645.06 8645.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 900 0.000512 2048 240 1375 27840 2.86035 3.42256 68.3851 103.774 178.514 178.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 0.000256 4096 290 2050 72240 13.9725 474.875 418.342 907.232 907.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 0.000128 512 490 550 135168 6.45853 3.50877 76.571 104.619 191.328 191.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1210 0.001024 2048 100 200 17920 1.36 8.44186 52.2131 62.057 62.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1530 6.4e-05 1024 70 1225 303616 17.5145 13.5055 517.002 419 967.124 967.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 0.000256 2048 190 2375 69376 5.81706 7.02054 390.832 209.134 612.88 612.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 290 0.001024 2048 77 3500 2560 2.70864 1.33939 25.7167 51.287 81.1546 81.2475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 3.2e-05 2048 290 2950 471040 124.675 55.941 4485.44 1669.74 6336 6336.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 3.2e-05 2048 460 3175 487424 121.113 55.8575 4988.25 1669.92 6835.35 6835.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 3.2e-05 4096 290 1925 499712 289.029 137.304 6073.98 4021.05 10521.7 10522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 900 0.000512 2048 240 1375 28672 2.89382 3.48112 100.44 104.811 211.703 211.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 0.000256 4096 290 2050 72448 13.9769 682.862 418.715 1115.6 1115.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 0.000128 512 490 550 135168 6.63834 3.51437 56.849 104.748 171.919 172.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 0.001024 2048 100 200 17664 1.35405 6.10285 51.8826 59.384 59.4514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1530 6.4e-05 1024 70 1225 302080 17.4932 13.4896 361.51 417.945 810.543 810.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 0.000256 2048 190 2375 69120 5.82819 7.10022 274.613 209.555 497.17 497.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 290 0.001024 2048 77 3500 2048 2.67517 1.31155 14.1055 50.275 68.4672 68.5589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 3.2e-05 2048 290 2950 466944 125.755 55.9092 3148.35 1670.64 5000.85 5001.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 3.2e-05 2048 460 3175 483328 121.983 55.9566 3521.44 1671.63 5371.21 5371.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 3.2e-05 4096 290 1925 495616 290.889 137.269 4312.24 4023.78 8764.51 8764.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 900 0.000512 2048 240 1375 28160 2.85901 3.4304 70.3332 103.815 180.511 180.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 0.000256 4096 290 2050 72192 13.9712 487.619 418.17 919.805 919.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 0.000128 512 490 544 135680 6.55859 3.51216 57.7268 104.924 172.89 173.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1210 0.001024 2048 100 192 18176 1.36253 5.91494 52.5025 59.8238 59.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1530 6.4e-05 1024 70 1216 303872 17.5064 13.5004 371.961 419.114 822.186 822.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1260 0.000256 2048 190 2368 69760 5.8327 7.04138 286.122 209.604 508.67 508.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 290 0.001024 2048 77 3520 3200 2.73818 1.36819 22.4464 52.4156 79.0719 79.1613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 3.2e-05 2048 290 2944 473088 125.025 56.1148 3293.49 1675.29 5150.12 5150.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1380 3.2e-05 2048 460 3168 488448 121.587 56.0077 3651.88 1675.29 5504.96 5505.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1160 3.2e-05 4096 290 1920 502784 285.645 136.76 7448.96 4007.8 11879.5 11879.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 900 0.000512 2048 240 1376 28864 2.88973 3.47264 73.2568 104.748 184.439 184.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 0.000256 4096 290 2048 72608 14.0062 500.988 419.105 934.144 934.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1910 0.000128 512 490 544 135168 6.66416 3.51232 38.4242 104.7 153.473 153.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1210 0.001024 2048 100 192 18112 1.36269 9.99834 52.472 63.8757 63.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1530 6.4e-05 1024 70 1216 303616 17.5178 13.4973 240.042 419.377 690.538 690.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1260 0.000256 2048 190 2368 69632 5.82403 7.02906 184.007 209.54 406.475 406.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 290 0.001024 2048 77 3520 3072 2.74621 1.37216 14.076 52.5505 70.8478 70.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1030 3.2e-05 2048 290 2944 473088 124.957 56.0046 2118.24 1676.96 3976.35 3976.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1380 3.2e-05 2048 460 3168 487424 121.856 56.11 2348.4 1676.94 4203.49 4203.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 3.2e-05 4096 290 1920 502784 286.153 136.794 7087.12 4012.6 11523 11523.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 900 0.000512 2048 240 1376 28800 2.88768 3.46112 47.2532 104.76 158.432 158.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 0.000256 4096 290 2048 72576 13.9926 321.307 419.504 754.848 754.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 0.000128 512 490 544 135680 6.60467 3.51859 59.0411 104.925 174.26 174.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 0.001024 2048 100 192 18160 1.36845 6.00051 52.48 59.8925 59.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1530 6.4e-05 1024 70 1216 303680 17.5863 13.527 382.362 418.956 832.535 832.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1260 0.000256 2048 190 2368 69760 5.87315 7.05536 292.422 209.622 515.047 515.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 290 0.001024 2048 77 3520 3040 2.7416 1.36448 21.955 52.1758 78.3404 78.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 3.2e-05 2048 290 2944 472320 125.501 56.1871 3362.67 1675.27 5219.82 5219.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 3.2e-05 2048 460 3168 488960 121.812 56.1713 3735.49 1675.47 5589.14 5589.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1160 3.2e-05 4096 290 1920 502400 286.829 137.124 4729.64 4009.88 9163.81 9164.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 900 0.000512 2048 240 1376 28880 2.89792 3.47488 74.8245 104.725 185.995 186.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 0.000256 4096 290 2048 72600 13.9854 510.515 419.226 943.787 943.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 0.000128 512 490 544 135680 6.6672 3.51462 40.2976 104.953 155.604 155.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1210 0.001024 2048 100 192 18080 1.36573 3.85034 52.3735 57.6321 57.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1530 6.4e-05 1024 70 1216 303680 17.5356 13.8965 245.602 419 696.135 696.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1260 0.000256 2048 190 2368 69600 5.82765 7.04931 188.186 209.3 410.437 410.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 290 0.001024 2048 77 3520 2880 2.72701 1.35782 13.7267 51.8561 69.7689 69.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 3.2e-05 2048 290 2944 471040 125.704 56.0971 2159.32 1675.37 4016.69 4016.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 3.2e-05 2048 460 3168 488960 121.438 56.1054 2419.76 1676.16 4273.65 4273.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1160 3.2e-05 4096 290 1920 501760 286.584 137.04 3169.24 4010.29 7603.49 7603.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 900 0.000512 2048 240 1376 28800 2.88608 3.46602 48.2501 104.611 159.289 159.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 0.000256 4096 290 2048 72560 13.9854 327.828 419.248 761.121 761.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 0.000128 512 490 544 135168 6.48822 3.51734 64.2423 104.848 179.264 179.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 0.001024 2048 100 192 18144 1.36579 6.49981 52.507 60.4134 60.4799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1530 6.4e-05 1024 70 1216 303744 17.5217 13.5093 409.974 419.405 860.517 860.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1260 0.000256 2048 190 2368 69696 5.82861 7.03907 316.293 209.739 538.976 539.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 290 0.001024 2048 77 3520 3072 2.74112 1.36176 23.354 52.3311 79.8886 79.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 3.2e-05 2048 290 2944 471552 125.071 55.9803 3638.6 1673.98 5493.82 5493.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 3.2e-05 2048 460 3168 486912 121.717 55.98 4036.57 1674.07 5888.54 5888.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 3.2e-05 4096 290 1920 502272 285.267 136.909 4930.76 4022.27 9375.55 9375.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 900 0.000512 2048 240 1376 28896 2.88973 3.47312 81.4981 104.876 192.812 192.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 0.000256 4096 290 2048 72576 13.9874 552.628 426.082 992.743 992.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 0.000128 512 490 544 133632 6.6728 3.50493 41.8125 104.285 156.45 156.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 0.001024 2048 100 192 18048 1.3609 4.27418 52.3384 58.016 58.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1530 6.4e-05 1024 70 1216 303360 17.4927 13.7876 265.324 418.874 715.58 715.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1260 0.000256 2048 190 2368 69504 5.82026 7.02883 202.661 209.438 425.021 425.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 290 0.001024 2048 77 3520 2688 2.7344 1.3551 14.0948 51.901 70.185 70.2811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 3.2e-05 2048 290 2944 470016 125.279 55.9032 2320.1 1672.76 4174.24 4174.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 3.2e-05 2048 460 3168 485376 121.675 55.9304 2573.29 1673.46 4424.55 4424.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1160 3.2e-05 4096 290 1920 500736 285.617 136.79 3399.93 4006.63 7829.32 7829.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 900 0.000512 2048 240 1376 28608 2.87386 3.45776 51.9544 104.401 162.762 162.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 0.000256 4096 290 2048 72480 13.982 351.702 419.074 784.821 784.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 0.000128 512 490 544 135296 6.61062 3.51734 62.0691 104.854 177.218 177.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 0.001024 2048 100 192 18144 1.36288 6.42608 52.5285 60.3604 60.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1530 6.4e-05 1024 70 1216 303520 17.5771 13.525 407.654 419.246 858.102 858.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 0.000256 2048 190 2368 69776 5.85523 7.0695 312.015 209.803 534.818 534.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 290 0.001024 2048 77 3520 2912 2.73907 1.35875 22.6067 52.0051 78.81 78.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 3.2e-05 2048 290 2944 471296 125.407 56.1424 3573.02 1674.02 5428.78 5428.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 3.2e-05 2048 460 3168 487424 121.799 56.0335 3963.93 1674.08 5816.03 5816.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 3.2e-05 4096 290 1920 502656 286.192 137.054 4845.27 4007.35 9276.18 9276.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 900 0.000512 2048 240 1376 28896 2.90266 3.48387 80.3465 104.898 191.708 191.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 0.000256 4096 290 2048 72576 13.9875 541.497 419.505 975.036 975.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 0.000128 512 490 544 134400 6.70582 3.50822 41.2057 104.875 156.467 156.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 0.001024 2048 100 192 18032 1.36349 4.344 52.3745 58.1254 58.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1530 6.4e-05 1024 70 1216 303296 17.5328 13.5149 259.75 419.262 710.161 710.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1260 0.000256 2048 190 2368 69664 5.83629 7.04102 199.188 209.617 421.753 421.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 290 0.001024 2048 77 3520 2688 2.74634 1.36058 13.4122 52.1498 69.7705 69.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 3.2e-05 2048 290 2944 469504 125.68 56.0077 2275.35 1673.93 4131.17 4131.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 3.2e-05 2048 460 3168 487424 121.508 56.1172 2543.86 1673.92 4395.6 4395.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 3.2e-05 4096 290 1920 501760 285.195 136.805 3129.62 4006.03 7557.97 7558.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 900 0.000512 2048 240 1376 28672 2.8713 3.45498 51.0583 104.428 161.882 161.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 0.000256 4096 290 2048 72464 13.9848 346.948 419.189 780.162 780.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 0.000128 512 490 544 134400 6.7456 3.51811 34.9167 104.935 150.29 150.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 0.001024 2048 100 192 17976 1.35984 3.62496 52.3857 57.415 57.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1530 6.4e-05 1024 70 1216 303072 17.5748 13.5329 212.77 418.844 662.824 662.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1260 0.000256 2048 190 2368 69552 5.85523 7.05677 163.505 209.83 386.321 386.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 290 0.001024 2048 77 3520 2016 2.72566 1.3312 8.90176 51.1113 64.1667 64.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 3.2e-05 2048 290 2944 467712 126.109 56.0292 1859.67 1674.49 3716.49 3716.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 3.2e-05 2048 460 3168 483840 122.409 56.0497 2067.09 1674.49 3920.23 3920.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1160 3.2e-05 4096 290 1920 499968 288.321 137.216 2820.82 4024.67 7271.35 7271.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 900 0.000512 2048 240 1376 28560 2.88419 3.44909 42.2285 104.312 152.945 153.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 0.000256 4096 290 2048 72408 13.9776 285.093 419.267 718.396 718.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 0.000128 512 490 544 135168 6.55597 3.50813 63.5627 104.596 178.39 178.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 0.001024 2048 100 192 18112 1.36592 6.4737 52.4167 60.2977 60.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1530 6.4e-05 1024 70 1216 303616 17.5005 13.5 410.83 418.994 860.927 861.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 0.000256 2048 190 2368 69632 5.82454 7.02874 312.327 209.349 534.603 534.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 290 0.001024 2048 77 3520 3072 2.74762 1.37216 23.3441 52.5052 80.0704 80.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 3.2e-05 2048 290 2944 473088 124.89 55.9862 3592.6 1675.49 5449.16 5449.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 3.2e-05 2048 460 3168 487424 121.798 56.0353 3969.16 1675.57 5822.77 5822.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 3.2e-05 4096 290 1920 502784 285.268 136.767 4944.8 4004.85 9372.01 9372.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 900 0.000512 2048 240 1376 28800 2.88768 3.46458 80.7773 104.665 191.865 191.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 0.000256 4096 290 2048 72576 13.9884 545.836 419.115 978.984 979.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 0.000128 512 490 544 135168 6.67056 3.51203 44.2775 104.627 159.262 159.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 0.001024 2048 100 192 18048 1.36397 4.5663 52.4088 58.3794 58.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1530 6.4e-05 1024 70 1216 303616 17.5234 13.4963 274.932 419.007 725.058 725.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 0.000256 2048 190 2368 69376 5.81373 7.06906 207.514 209.14 429.608 429.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 290 0.001024 2048 77 3520 2560 2.71062 1.34118 13.1866 51.2986 68.6358 68.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 3.2e-05 2048 290 2944 471040 124.701 55.8662 2369.63 1669.91 4220.29 4220.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 3.2e-05 2048 460 3168 483328 122.114 56.0599 2609.62 1669.86 4457.85 4458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 3.2e-05 4096 290 1920 501760 286.452 136.976 3343.6 4010.3 7777.66 7777.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 900 0.000512 2048 240 1376 28672 2.88771 3.4857 54.5288 104.814 165.788 165.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 0.000256 4096 290 2048 72448 13.984 368.024 418.701 800.754 800.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 0.000128 512 490 544 132096 6.63318 3.49594 36.5668 103.403 150.271 150.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 0.001024 2048 100 192 17856 1.35894 3.96163 52.118 57.4819 57.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1530 6.4e-05 1024 70 1216 302592 17.517 13.4961 227.728 418.817 677.658 677.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1260 0.000256 2048 190 2368 69120 5.79584 6.99843 172.675 208.832 394.372 394.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 290 0.001024 2048 77 3520 2304 2.76352 1.36192 10.3569 52.1954 66.7785 66.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 3.2e-05 2048 290 2944 466944 124.86 55.8135 1950.8 1666.13 3797.8 3797.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 3.2e-05 2048 460 3168 479232 121.9 55.7304 2149.05 1666.8 3993.66 3993.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 3.2e-05 4096 290 1920 500736 285.916 136.826 2755.55 4015.23 7193.85 7194.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 900 0.000512 2048 240 1376 28416 2.88387 3.47034 44.9496 104.748 156.124 156.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 0.000256 4096 290 2048 72384 13.9837 301.635 419.289 734.955 735.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 0.000128 512 490 544 134784 6.29242 3.5207 83.2095 104.511 197.702 197.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 0.001024 2048 100 192 18072 1.36157 9.3728 52.329 63.1055 63.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1530 6.4e-05 1024 70 1216 303552 17.567 13.525 588.741 418.831 1038.77 1038.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 0.000256 2048 190 2368 69696 5.85197 7.18147 451.036 209.633 673.776 673.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 290 0.001024 2048 77 3520 2880 2.74432 1.35706 32.2174 52.0924 88.5082 88.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 3.2e-05 2048 290 2944 472320 125.24 56.1541 5161.6 1674.73 7017.91 7018.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 3.2e-05 2048 460 3168 488448 121.582 56.0747 5718.16 1674.72 7570.73 7570.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 3.2e-05 4096 290 1920 502272 285.901 137.066 6945.98 4009.23 11378.5 11378.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 900 0.000512 2048 240 1376 28800 2.89552 3.46189 115.163 104.597 226.188 226.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 0.000256 4096 290 2048 72504 13.9852 780.446 418.761 1213.23 1213.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 0.000128 512 490 544 133632 6.54829 3.50902 57.8761 103.878 171.984 172.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 0.001024 2048 100 192 18000 1.36192 6.09155 52.3725 59.8686 59.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1530 6.4e-05 1024 70 1216 303552 17.4925 13.5125 372.856 419.277 823.244 823.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 0.000256 2048 190 2368 69408 5.81997 7.02739 283.213 209.226 505.362 505.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 290 0.001024 2048 77 3520 2304 2.72928 1.34483 16.2553 51.5562 71.9845 72.0794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 3.2e-05 2048 290 2944 470016 124.843 55.9225 3261.04 1670.09 5112.09 5112.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 3.2e-05 2048 460 3168 483840 121.689 55.9628 3625.11 1670.22 5473.19 5473.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 3.2e-05 4096 290 1920 502272 285.294 137.019 4485.64 4022.17 8930.45 8930.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 900 0.000512 2048 240 1376 28800 2.89267 3.47136 73.351 104.882 184.67 184.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 0.000256 4096 290 2048 72432 13.9756 504.617 419.115 937.754 937.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 0.000128 512 490 544 134784 6.70669 3.51693 50.0436 104.59 165.03 165.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 0.001024 2048 100 192 17928 1.36205 5.05114 52.3182 58.774 58.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1530 6.4e-05 1024 70 1216 303264 17.5623 13.5262 308.262 418.529 757.979 758.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1260 0.000256 2048 190 2368 69120 5.84918 7.03706 234.095 209.188 456.241 456.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 290 0.001024 2048 77 3520 2592 2.73872 1.34493 15.7161 51.6925 71.5916 71.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 3.2e-05 2048 290 2944 470016 125.038 56.0524 2683.54 1668.58 4533.4 4533.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 3.2e-05 2048 460 3168 483840 121.916 56.0005 2990.81 1668.49 4837.41 4837.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 3.2e-05 4096 290 1920 497664 288.781 137.104 3642.37 4007.23 8075.81 8076.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 900 0.000512 2048 240 1376 28080 2.87149 3.4304 59.4971 103.8 169.669 169.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 0.000256 4096 290 2048 72360 13.9857 413.21 418.663 845.904 845.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 0.000128 512 490 544 135680 6.29808 3.51642 80.0288 105.047 195.052 195.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 0.001024 2048 100 192 18080 1.35936 8.47248 52.4225 62.2973 62.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1530 6.4e-05 1024 70 1216 303680 17.5218 13.5148 548.743 419.401 999.288 999.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 0.000256 2048 190 2368 69600 5.83363 7.03453 418.441 209.506 640.889 640.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 290 0.001024 2048 77 3520 2880 2.72794 1.34758 30.2539 51.9053 86.3347 86.4297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 3.2e-05 2048 290 2944 471040 125.578 56.0926 4806.62 1676.99 6665.48 6665.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 3.2e-05 2048 460 3168 488960 121.314 56.0436 5352.02 1679.14 7208.71 7208.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 3.2e-05 4096 290 1920 501760 286.273 137.015 6530.42 4016.43 10970.5 10970.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 900 0.000512 2048 240 1376 28800 2.88768 3.46726 107.702 105.189 219.32 219.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 0.000256 4096 290 2048 72560 13.9854 734.376 419.496 1167.9 1167.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 0.000128 512 490 544 133120 6.51174 3.49552 58.483 103.285 171.947 172.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 0.001024 2048 100 192 17920 1.35718 5.82854 52.1555 59.3844 59.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1530 6.4e-05 1024 70 1216 303360 17.4939 13.5261 368.123 419.115 818.358 818.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1260 0.000256 2048 190 2368 69440 5.80198 7.01645 282.289 209.082 504.261 504.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 290 0.001024 2048 77 3520 2560 2.75165 1.3583 17.9524 52.0709 74.2313 74.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 3.2e-05 2048 290 2944 471040 125.436 55.9943 3227.78 1675.59 5084.99 5085.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 3.2e-05 2048 460 3168 486400 121.705 56.1413 3565.33 1675.87 5419.24 5419.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 3.2e-05 4096 290 1920 501760 285.926 136.913 4392.34 4021.97 8837.47 8837.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 900 0.000512 2048 240 1376 28480 2.87085 3.45568 71.5532 104.404 182.353 182.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 0.000256 4096 290 2048 72480 13.9924 495.114 419.107 928.257 928.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 0.000128 512 490 544 130560 6.68122 3.49597 47.0125 103.321 160.687 160.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 0.001024 2048 100 192 17760 1.35168 5.04534 51.9288 58.369 58.4391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1530 6.4e-05 1024 70 1216 303360 17.5137 13.5134 308.893 418.682 758.705 758.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 0.000256 2048 190 2368 69120 5.82874 7.08237 234.893 209.247 457.127 457.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 290 0.001024 2048 77 3520 2880 2.74362 1.36186 17.2145 52.2714 73.6931 73.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 3.2e-05 2048 290 2944 468480 125.305 55.8911 2690.19 1668.55 4540.13 4540.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 3.2e-05 2048 460 3168 483840 121.69 55.938 2983.86 1668.53 4830.21 4830.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 3.2e-05 4096 290 1920 499200 286.057 136.68 3681.93 3997.27 8102.28 8102.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 900 0.000512 2048 240 1376 28320 2.85875 3.41581 59.923 103.731 170 170.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 0.000256 4096 290 2048 72240 13.9817 415.633 418.142 847.802 847.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 0.000128 512 490 544 133632 6.4665 3.50406 72.5717 104.363 187.07 187.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 0.001024 2048 100 192 18048 1.36397 8.16531 52.372 61.9424 62.0093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1530 6.4e-05 1024 70 1216 303360 17.4801 13.5316 523.635 419.204 973.953 974.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 0.000256 2048 190 2368 69504 5.82451 7.13293 396.907 209.608 619.546 619.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 290 0.001024 2048 77 3520 2688 2.73216 1.35168 27.2242 51.9452 83.3541 83.4475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 3.2e-05 2048 290 2944 470016 125.287 55.9539 4551.33 1674.11 6406.88 6407.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 3.2e-05 2048 460 3168 485376 121.644 55.9573 5039.56 1674.21 6891.57 6891.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 3.2e-05 4096 290 1920 500736 285.5 136.812 6141.1 4008.3 10572.1 10572.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 900 0.000512 2048 240 1376 28608 2.8713 3.46112 101.482 104.488 212.373 212.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 0.000256 4096 290 2048 72480 13.9878 691.16 419.109 1124.3 1124.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 0.000128 512 490 544 132096 6.61997 3.49235 54.1593 103.314 167.764 167.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 0.001024 2048 100 192 17856 1.35674 5.63293 52.073 59.1067 59.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1530 6.4e-05 1024 70 1216 302592 17.513 13.4999 338.47 418.474 788.063 788.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 0.000256 2048 190 2368 69120 5.79994 7.01734 256.343 208.655 477.892 477.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 290 0.001024 2048 77 3520 2304 2.76275 1.36282 15.5708 52.1551 71.9534 72.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 3.2e-05 2048 290 2944 466944 124.93 55.7883 2937.49 1664.74 4783.14 4783.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 3.2e-05 2048 460 3168 479232 121.864 55.7822 3245.65 1665.47 5088.97 5089.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 3.2e-05 4096 290 1920 500736 285.936 136.806 4005.2 4006.01 8434.29 8434.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 900 0.000512 2048 240 1376 28416 2.88464 3.46762 65.7711 109.395 181.593 181.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 0.000256 4096 290 2048 72384 13.9853 451.673 418.824 884.527 884.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 0.000128 512 490 544 129024 6.63923 3.48365 47.4492 102.367 160.107 160.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 0.001024 2048 100 192 17856 1.36256 4.93482 52.3373 58.6767 58.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1530 6.4e-05 1024 70 1216 302976 17.5033 13.527 295.047 419.178 745.361 745.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 0.000256 2048 190 2368 69120 5.80707 7.03795 224.358 209.464 446.739 446.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 290 0.001024 2048 77 3520 1152 2.71306 1.31773 7.96925 50.3707 62.4721 62.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 3.2e-05 2048 290 2944 460800 124.821 55.3021 2515.05 1656.99 4352.35 4352.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 3.2e-05 2048 460 3168 479232 120.707 55.3093 2803.29 1656.97 4636.47 4636.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 3.2e-05 4096 290 1920 497664 287.829 136.904 3446.22 4010.38 7881.67 7881.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 900 0.000512 2048 240 1376 28224 2.87334 3.45702 56.8484 104.419 167.669 167.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 0.000256 4096 290 2048 72288 13.9839 389.572 418.823 822.428 822.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 0.000128 512 490 544 134400 6.49296 3.52259 75.8865 104.413 190.485 190.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 0.001024 2048 100 192 18100 1.3655 7.98461 52.5293 61.9211 61.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1530 6.4e-05 1024 70 1216 303600 17.6137 13.5312 514.102 419.528 964.875 964.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 0.000256 2048 190 2368 69600 5.86064 7.17162 392.19 209.774 615.068 615.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 290 0.001024 2048 77 3520 2800 2.74304 1.35373 28.2562 51.9614 84.4152 84.5087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 3.2e-05 2048 290 2944 470400 125.797 56.1252 4474.39 1675.33 6331.83 6331.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 3.2e-05 2048 460 3168 486400 121.962 56.162 4957.28 1677.32 6812.92 6813.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 3.2e-05 4096 290 1920 500800 287.552 137.224 6059.07 4014.89 10499.1 10499.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 900 0.000512 2048 240 1376 28600 2.89178 3.46931 99.6525 104.549 210.635 210.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 0.000256 4096 290 2048 72500 13.9776 682.538 424.053 1120.61 1120.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 0.000128 512 490 544 131200 6.69555 3.50118 55.1916 103.415 168.983 169.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 0.001024 2048 100 192 18000 1.36954 5.48877 52.5297 59.4306 59.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1530 6.4e-05 1024 70 1216 303200 17.5559 13.5196 355.001 419.133 805.315 805.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 0.000256 2048 190 2368 69200 5.81405 7.02211 270.62 208.968 492.497 492.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 290 0.001024 2048 77 3520 2400 2.77232 1.35891 16.742 52.2257 73.198 73.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 3.2e-05 2048 290 2944 467200 125.333 55.8589 3096.44 1667.01 4944.84 4945.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 3.2e-05 2048 460 3168 480000 122.163 55.805 3430.05 1667.02 5275.24 5275.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 3.2e-05 4096 290 1920 499200 289.549 137.429 4261.67 4026.77 8715.74 8716.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 900 0.000512 2048 240 1376 28400 2.89629 3.47558 69.298 104.821 180.569 180.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 0.000256 4096 290 2048 72400 13.986 479.366 419.298 912.7 912.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 0.000128 512 490 544 129600 6.78237 3.50422 47.7055 103.482 161.658 161.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 0.001024 2048 100 192 17700 1.35517 5.09133 51.9901 58.4791 58.5463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1530 6.4e-05 1024 70 1216 302400 17.6329 13.6311 295.456 419.261 746.089 746.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1260 0.000256 2048 190 2368 69000 5.83696 7.0239 225.279 208.695 446.913 446.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 290 0.001024 2048 77 3520 2400 2.79107 1.36598 14.3498 52.4935 71.0988 71.1914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 3.2e-05 2048 290 2944 470400 126.02 56.2279 2584.87 1685.45 4452.76 4452.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 3.2e-05 2048 460 3168 480000 123.662 56.1464 2839.8 1675.85 4695.66 4695.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 3.2e-05 4096 290 1920 499200 290.908 137.54 3521.5 4023.32 7973.61 7973.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 900 0.000512 2048 240 1376 28200 2.88077 3.43827 58.1134 104.016 168.519 168.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 0.000256 4096 290 2048 72300 13.9871 396.823 419.286 830.144 830.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 0.000128 512 490 544 134400 6.50842 3.51642 73.1317 104.898 188.221 188.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 0.001024 2048 100 192 18032 1.3593 7.94819 52.3808 61.7288 61.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1530 6.4e-05 1024 70 1216 303296 17.5278 14.5569 496.78 419.349 948.32 948.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1260 0.000256 2048 190 2368 69664 5.82915 7.04006 380.595 209.667 603.207 603.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 290 0.001024 2048 77 3520 2688 2.74355 1.35808 24.8499 52.1608 81.2113 81.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 3.2e-05 2048 290 2944 469504 125.675 56.0816 4370.13 1674.38 6226.47 6226.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 3.2e-05 2048 460 3168 487424 121.359 56.0067 4870.85 1692.09 6740.49 6740.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 3.2e-05 4096 290 1920 501760 285.058 136.767 5946.11 4003.43 10371.7 10372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 900 0.000512 2048 240 1376 28672 2.87539 3.45709 97.9788 104.46 208.844 208.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 0.000256 4096 290 2048 72464 13.9749 668.418 419.145 1101.59 1101.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 0.000128 512 490 544 132608 6.62704 3.49875 54.2862 103.753 168.341 168.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 0.001024 2048 100 192 17920 1.3607 5.79741 52.3662 59.57 59.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1530 6.4e-05 1024 70 1216 302848 17.4822 14.0523 346.243 418.832 796.716 796.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1260 0.000256 2048 190 2368 68992 5.79539 6.99987 263.716 208.725 485.311 485.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 290 0.001024 2048 77 3520 1792 2.7367 1.3353 12.2581 51.2524 67.6783 67.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 3.2e-05 2048 290 2944 465920 126.138 55.9956 3023.56 1674.29 4880.18 4880.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 3.2e-05 2048 460 3168 487424 121.175 56.1715 3407.01 1674.4 5258.95 5259.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 3.2e-05 4096 290 1920 501760 284.579 136.645 4162.82 4008.66 8593.03 8593.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 900 0.000512 2048 240 1376 28224 2.86413 3.44326 67.895 104.135 178.409 178.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 0.000256 4096 290 2048 72352 13.9849 467.782 419.069 900.881 900.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 0.000128 512 490 544 134400 6.7273 3.51411 47.044 105.054 162.511 162.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 0.001024 2048 100 192 17808 1.36182 4.65786 52.3782 58.4409 58.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1530 6.4e-05 1024 70 1216 302400 17.5299 13.5086 286.042 419.067 736.251 736.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1260 0.000256 2048 190 2368 68544 5.79616 6.98778 215.83 208.474 437.161 437.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 290 0.001024 2048 77 3520 1344 2.77024 1.34186 9.09523 51.5689 64.8763 64.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 3.2e-05 2048 290 2944 462336 127.124 56.0865 2454.08 1674.95 4312.43 4312.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 3.2e-05 2048 460 3168 483840 122.255 56.0271 2768.46 1674.96 4621.89 4622.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 3.2e-05 4096 290 1920 499968 287.91 137.176 3392.1 4015.53 7833.04 7833.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 900 0.000512 2048 240 1376 28224 2.85475 3.41402 56.0264 103.859 166.225 166.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 0.000256 4096 290 2048 72240 13.9837 381.573 419.158 814.762 814.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 0.000128 512 490 544 134400 6.50563 3.52042 73.2118 104.632 188.039 188.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 0.001024 2048 100 192 18000 1.35987 7.77709 52.3022 61.4837 61.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1530 6.4e-05 1024 70 1216 303360 17.5501 13.5313 483.241 418.951 933.377 933.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 0.000256 2048 190 2368 69600 5.85904 7.06368 371.812 209.781 594.588 594.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 290 0.001024 2048 77 3520 2880 2.74022 1.35578 26.5078 52.0033 82.7033 82.7986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 3.2e-05 2048 290 2944 468480 125.579 55.9555 4264.87 1669.95 6116.54 6116.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 3.2e-05 2048 460 3168 483840 121.911 55.9575 4721.13 1670.01 6569.2 6569.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 3.2e-05 4096 290 1920 501120 287.17 137.084 5856.41 4010.51 10291.5 10291.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 900 0.000512 2048 240 1376 28800 2.89389 3.47642 95.9467 104.804 207.192 207.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 0.000256 4096 290 2048 72480 13.9819 657.352 419.208 1090.59 1090.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 0.000128 512 490 544 130560 6.68029 3.49328 54.3309 103.361 168.036 168.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 0.001024 2048 100 192 17760 1.35347 5.70618 51.9535 59.0566 59.1246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1530 6.4e-05 1024 70 1216 303360 17.5063 13.5128 350.446 418.85 800.42 800.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 0.000256 2048 190 2368 69120 5.8399 7.02874 266.176 209.333 488.453 488.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 290 0.001024 2048 77 3520 2880 2.74234 1.36189 19.9205 52.2931 76.4189 76.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 3.2e-05 2048 290 2944 468480 125.368 55.8768 3044.06 1669.26 4894.76 4894.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 3.2e-05 2048 460 3168 483840 121.737 55.9902 3373.98 1669.34 5221.24 5221.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 3.2e-05 4096 290 1920 499200 286.131 136.704 4122.38 3999.13 8544.68 8544.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 900 0.000512 2048 240 1376 28320 2.85904 3.42208 67.9395 103.775 178.067 178.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 0.000256 4096 290 2048 72240 13.9817 464.106 424.491 902.624 902.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 0.000128 512 490 544 132480 6.80467 3.52262 47.0761 104.812 162.384 162.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 0.001024 2048 100 192 17640 1.35373 5.00106 51.9947 58.3926 58.4561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1530 6.4e-05 1024 70 1216 302400 17.5539 13.5145 288.138 418.058 737.37 737.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1260 0.000256 2048 190 2368 69120 5.85821 7.08006 220.152 209.833 442.996 443.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 290 0.001024 2048 77 3520 1440 2.76669 1.33552 9.66861 51.373 65.2433 65.3352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 3.2e-05 2048 290 2944 460800 127.228 56.0792 2471.65 1670.87 4326.02 4326.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 3.2e-05 2048 460 3168 483840 121.965 55.9603 2802.3 1670.87 4651.28 4651.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 3.2e-05 4096 290 1920 495360 291.846 137.334 3431.2 4023.98 7884.68 7884.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 900 0.000512 2048 240 1376 28080 2.85958 3.40598 56.7863 103.534 166.658 166.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 0.000256 4096 290 2048 72000 13.9628 387.91 418.001 819.917 819.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 0.000128 512 490 544 135168 6.46237 3.51027 72.3751 104.613 187.128 187.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 0.001024 2048 100 192 18048 1.36285 7.88685 52.4011 61.6948 61.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1530 6.4e-05 1024 70 1216 303616 17.5017 14.7886 492.8 418.963 944.161 944.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 0.000256 2048 190 2368 69376 5.82083 7.02054 374.692 209.125 596.735 596.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 290 0.001024 2048 77 3520 2560 2.7103 1.33814 24.1219 51.2867 79.5628 79.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 3.2e-05 2048 290 2944 471040 124.644 56.0043 4305.56 1669.64 6156.05 6156.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 3.2e-05 2048 460 3168 483328 121.963 55.902 4737.94 1671.97 6587.98 6588.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 3.2e-05 4096 290 1920 501760 286.494 136.953 5819.79 4012.11 10255.7 10256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 900 0.000512 2048 240 1376 28672 2.88976 3.4857 96.1416 104.807 207.4 207.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 0.000256 4096 290 2048 72448 13.9796 653.489 423.371 1090.89 1090.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 0.000128 512 490 544 135168 6.63638 3.51517 56.0037 104.822 171.15 171.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 0.001024 2048 100 192 17920 1.36506 5.62381 52.4618 59.4925 59.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1530 6.4e-05 1024 70 1216 302080 17.4935 13.4937 332.927 418.215 782.232 782.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1260 0.000256 2048 190 2368 69120 5.82115 7.03898 252.648 209.696 475.278 475.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 290 0.001024 2048 77 3520 2048 2.67974 1.31277 13.765 50.3091 68.1639 68.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 3.2e-05 2048 290 2944 466944 125.74 55.9124 2889.66 1671.91 4743.41 4743.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 3.2e-05 2048 460 3168 483328 122.01 55.9797 3215.51 1672.06 5065.76 5065.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 3.2e-05 4096 290 1920 499712 285.978 136.649 3936.81 4006.69 8366.46 8366.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 900 0.000512 2048 240 1376 28160 2.86384 3.4263 64.5453 103.886 174.794 174.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 0.000256 4096 290 2048 72192 13.9754 441.887 418.427 874.338 874.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 0.000128 512 490 544 129024 6.75811 3.49446 45.8138 103.444 159.685 159.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 0.001024 2048 100 192 17664 1.35782 5.3673 52.0713 58.838 58.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1530 6.4e-05 1024 70 1216 302592 17.508 13.978 298.068 418.733 748.391 748.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 0.000256 2048 190 2368 69120 5.81018 7.02464 229.795 209.18 451.881 451.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 290 0.001024 2048 77 3520 1536 2.71338 1.32202 10.2137 50.6105 64.9568 65.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 3.2e-05 2048 290 2944 454656 125.47 55.2202 2542.6 1648.78 4372.26 4372.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 3.2e-05 2048 460 3168 466944 122.699 55.0994 2821.91 1648.78 4648.68 4648.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 3.2e-05 4096 290 1920 497664 285.339 136.422 3608.78 3991.83 8022.71 8022.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 900 0.000512 2048 240 1376 27648 2.87539 3.44064 57.6588 104.145 168.189 168.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 0.000256 4096 290 2048 72192 13.9842 407.321 418.765 840.116 840.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 0.000128 512 490 560 136192 6.45805 3.51027 59.9216 104.988 175.046 175.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1210 0.001024 2048 100 200 18112 1.37046 6.20467 52.5126 60.1307 60.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1530 6.4e-05 1024 70 1240 303872 17.489 13.7684 384.901 419.394 835.657 835.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1260 0.000256 2048 190 2400 69632 5.84141 7.03718 294.586 209.743 517.282 517.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 290 0.001024 2048 77 3520 3072 2.74358 1.36982 22.1692 52.4449 78.8265 78.9198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 3.2e-05 2048 290 2960 471040 125.625 56.021 3342.99 1676.4 5201.24 5201.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1380 3.2e-05 2048 460 3160 488448 121.477 55.9653 3706.54 1678.53 5562.71 5562.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1160 3.2e-05 4096 290 1920 498176 291.251 137.467 7613.23 4037.95 12080.2 12080.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 900 0.000512 2048 240 1400 28480 2.8857 3.47382 75.3403 104.814 186.589 186.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 0.000256 4096 290 2080 72512 13.994 515.523 419.388 948.951 948.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1910 0.000128 512 490 560 135168 6.65475 3.5073 40.8436 104.688 155.866 156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1210 0.001024 2048 100 200 18048 1.36154 10.2779 52.4445 64.1268 64.1934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1530 6.4e-05 1024 70 1240 303616 17.5143 13.5014 245.777 419.344 696.238 696.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1260 0.000256 2048 190 2400 69504 5.81971 7.03411 188.372 209.527 410.823 410.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 290 0.001024 2048 77 3520 3072 2.75149 1.37213 14.4537 52.5438 71.2232 71.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1030 3.2e-05 2048 290 2960 471040 125.733 55.9802 2150.25 1676.81 4008.97 4009.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1380 3.2e-05 2048 460 3160 487424 121.722 56.0558 2390.94 1677.48 4246.38 4246.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 3.2e-05 4096 290 1920 497664 292.627 137.587 7236.86 4035.6 11703 11703.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 900 0.000512 2048 240 1400 28416 2.88758 3.46637 48.6332 104.748 159.806 159.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 0.000256 4096 290 2080 72448 13.9788 330.651 419.232 763.903 763.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 0.000128 512 490 560 136320 6.47114 3.52061 66.7373 104.936 181.836 181.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 0.001024 2048 100 200 18080 1.36518 7.08237 52.4227 60.914 60.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1530 6.4e-05 1024 70 1240 303680 17.5746 13.6402 434.065 419.008 884.393 884.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1260 0.000256 2048 190 2400 69600 5.85459 7.06941 336.112 209.655 558.763 558.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 290 0.001024 2048 77 3520 3040 2.74637 1.36397 24.3673 52.181 80.7616 80.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 3.2e-05 2048 290 2960 471040 125.906 56.2293 3789 1675.54 5646.87 5647.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 3.2e-05 2048 460 3160 488960 121.598 56.1539 4209.07 1678.1 6065.11 6065.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1160 3.2e-05 4096 290 1920 498560 291.481 137.723 5346.24 4033.87 9809.65 9809.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 900 0.000512 2048 240 1400 28400 2.89248 3.47213 86.1508 104.739 197.326 197.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 0.000256 4096 290 2080 72480 13.9821 587.991 418.981 1021.01 1021.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 0.000128 512 490 560 135680 6.66464 3.51824 45.6917 105.046 161.092 161.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 0.001024 2048 100 200 18000 1.36397 4.59571 52.3538 58.3584 58.4233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1530 6.4e-05 1024 70 1240 303680 17.5126 13.5188 278.847 419.364 729.346 729.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1260 0.000256 2048 190 2400 69440 5.82864 7.03693 211.981 209.479 434.403 434.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 290 0.001024 2048 77 3520 2880 2.72685 1.35274 15.5307 51.9061 71.6168 71.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 3.2e-05 2048 290 2960 471040 125.596 56.0402 2410.53 1676.9 4269.26 4269.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 3.2e-05 2048 460 3160 488960 121.288 56.0595 2686.74 1676.84 4541.13 4541.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1160 3.2e-05 4096 290 1920 497920 291.638 137.577 3526.92 4041.44 7997.91 7998.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 900 0.000512 2048 240 1400 28320 2.88346 3.46918 54.7116 104.709 165.843 165.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 0.000256 4096 290 2080 72400 13.9796 371.562 419.06 804.661 804.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 0.000128 512 490 560 134400 6.71331 3.51907 37.998 104.565 152.969 153.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1210 0.001024 2048 100 200 18000 1.36602 4.01798 52.4308 57.857 57.9215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1530 6.4e-05 1024 70 1240 303360 17.5639 13.5864 228.424 418.694 678.371 678.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1260 0.000256 2048 190 2400 69360 5.84669 7.05466 174.213 209.652 396.838 396.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 290 0.001024 2048 77 3520 2880 2.74176 1.35494 13.0481 51.9703 69.2162 69.3096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 3.2e-05 2048 290 2960 468480 125.546 55.9482 1959.23 1668.88 3809.8 3809.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1380 3.2e-05 2048 460 3160 483840 121.957 55.9937 2168.76 1668.86 4015.77 4015.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1160 3.2e-05 4096 290 1920 497280 292.312 137.697 8154.94 4032.97 12618.3 12618.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 900 0.000512 2048 240 1400 28320 2.89331 3.4807 44.9419 104.735 156.122 156.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 0.000256 4096 290 2080 72360 13.9919 303.696 418.759 736.492 736.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 0.000128 512 490 560 135936 6.53728 3.5199 62.9388 104.762 177.929 178.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 0.001024 2048 100 200 18096 1.36675 6.45366 52.478 60.3428 60.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1530 6.4e-05 1024 70 1240 303744 17.5342 13.5107 402.986 419.054 853.191 853.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1260 0.000256 2048 190 2400 69600 5.82861 7.05293 308.841 209.564 531.36 531.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 290 0.001024 2048 77 3520 3072 2.74278 1.36522 23.3675 52.2847 79.8591 79.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 3.2e-05 2048 290 2960 470016 125.639 55.9834 3501.68 1672.6 5356.09 5356.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 3.2e-05 2048 460 3160 486912 121.655 56.1307 3882.1 1672.71 5732.8 5732.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 3.2e-05 4096 290 1920 497664 291.438 137.597 4718.14 4031.59 9179.11 9179.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 900 0.000512 2048 240 1400 28416 2.8912 3.47046 78.9036 104.788 190.129 190.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 0.000256 4096 290 2080 72480 13.982 538.616 418.962 971.607 971.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 0.000128 512 490 560 135168 6.58413 3.50554 42.4148 104.354 157.032 157.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 0.001024 2048 100 200 18048 1.36806 4.31254 52.5218 58.2434 58.3099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1530 6.4e-05 1024 70 1240 303360 17.483 13.5004 263.04 419.165 713.291 713.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1260 0.000256 2048 190 2400 69504 5.82339 7.02886 201.948 209.586 424.458 424.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 290 0.001024 2048 77 3520 2688 2.73213 1.35283 13.7152 51.9372 69.8368 69.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 3.2e-05 2048 290 2960 470016 125.295 55.9761 2282.93 1673.96 4138.34 4138.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 3.2e-05 2048 460 3160 485376 121.72 55.9086 2520.9 1673.95 4372.67 4372.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 3.2e-05 4096 290 1920 496128 291.558 137.43 3067.07 4032.74 7529.13 7529.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 900 0.000512 2048 240 1400 28224 2.87187 3.45914 51.8153 104.479 162.697 162.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 0.000256 4096 290 2080 72384 13.9796 351.005 419.015 784.043 784.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 0.000128 512 490 560 133632 6.59763 3.50614 35.125 103.795 149.196 149.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 0.001024 2048 100 200 18000 1.37008 3.79837 52.4841 57.6938 57.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1530 6.4e-05 1024 70 1240 303552 17.5203 13.5127 216.579 418.916 666.624 666.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1260 0.000256 2048 190 2400 69120 5.81475 7.0207 164.725 209.042 386.678 386.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 290 0.001024 2048 77 3520 2304 2.73517 1.34288 9.76826 51.51 65.4537 65.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 3.2e-05 2048 290 2960 465408 125.886 55.9036 1854.46 1668.71 3705.14 3705.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 3.2e-05 2048 460 3160 483840 121.669 56.0927 2070.38 1669.42 3917.76 3917.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1160 3.2e-05 4096 290 1920 497664 291.628 137.649 2766.1 4035.8 7231.49 7231.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 900 0.000512 2048 240 1400 28224 2.89238 3.47802 42.8379 104.788 154.069 154.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 0.000256 4096 290 2080 72288 13.9788 290.469 418.506 723.011 723.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 0.000128 512 490 560 136192 6.30989 3.51734 81.6555 104.768 196.417 196.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 0.001024 2048 100 200 18088 1.36934 9.25632 52.4831 63.1532 63.2197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1530 6.4e-05 1024 70 1240 303520 17.5641 13.5233 584.063 418.899 1034.16 1034.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 0.000256 2048 190 2400 69552 5.85318 7.05933 440.115 209.645 662.748 662.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 290 0.001024 2048 77 3520 2912 2.73885 1.35168 31.5235 51.9646 87.6819 87.7755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 3.2e-05 2048 290 2960 469504 125.927 56.0677 4997.44 1672.64 6852.28 6852.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 3.2e-05 2048 460 3160 487424 121.584 56.1193 5548.39 1672.64 7398.95 7399.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 3.2e-05 4096 290 1920 498176 291.651 137.709 6750.88 4027.95 11208.5 11208.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 900 0.000512 2048 240 1400 28448 2.90592 3.47894 113.323 104.822 224.603 224.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 0.000256 4096 290 2080 72464 13.9798 764.226 418.931 1197.18 1197.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 0.000128 512 490 560 136192 6.57795 3.51242 55.9896 104.901 171.153 171.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 0.001024 2048 100 200 18032 1.36922 5.88131 52.5284 59.8207 59.8898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1530 6.4e-05 1024 70 1240 303296 17.5188 13.5108 365.365 419.356 815.853 815.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 0.000256 2048 190 2400 69440 5.82678 7.09837 277.853 209.681 500.535 500.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 290 0.001024 2048 77 3520 2688 2.74301 1.35782 18.807 52.1602 75.1669 75.2613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 3.2e-05 2048 290 2960 469504 125.649 56.2401 3137.78 1674.36 4994.22 4994.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 3.2e-05 2048 460 3160 487424 121.376 56.0289 3487.23 1675.48 5340.31 5340.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 3.2e-05 4096 290 1920 496384 291.813 137.608 4229.89 4032.34 8691.98 8692.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 900 0.000512 2048 240 1400 28224 2.87949 3.46432 71.046 104.458 181.918 181.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 0.000256 4096 290 2080 72352 13.9755 482.474 419.019 915.513 915.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 0.000128 512 490 560 134400 6.74816 3.51453 47.526 104.857 162.817 162.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 0.001024 2048 100 200 17976 1.36746 4.79776 52.4838 58.6917 58.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1530 6.4e-05 1024 70 1240 303072 17.5698 13.5291 296.696 418.498 746.398 746.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1260 0.000256 2048 190 2400 69216 5.84416 7.05683 225.771 209.656 448.404 448.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 290 0.001024 2048 77 3520 2016 2.72902 1.33264 11.755 51.0702 66.9872 67.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 3.2e-05 2048 290 2960 467712 126.054 56.0581 2538.35 1673.13 4393.79 4393.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 3.2e-05 2048 460 3160 483840 122.413 56.1653 2819.32 1673.14 4671.24 4671.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 3.2e-05 4096 290 1920 497280 291.821 137.609 3467.84 4028.45 7926.06 7926.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 900 0.000512 2048 240 1400 27888 2.87981 3.44835 57.442 104.224 168.068 168.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 0.000256 4096 290 2080 72240 13.9702 393.734 418.37 826.123 826.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 0.000128 512 490 560 135168 6.2719 3.5089 76.9414 104.584 191.463 191.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 0.001024 2048 100 200 18048 1.36416 8.6528 52.3837 62.4448 62.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1530 6.4e-05 1024 70 1240 303616 17.4937 13.5892 542.596 418.922 992.703 992.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 0.000256 2048 190 2400 69504 5.8135 7.02614 410.079 209.32 632.309 632.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 290 0.001024 2048 77 3520 3072 2.74877 1.36954 31.0485 52.4879 87.7548 87.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 3.2e-05 2048 290 2960 471040 125.523 56.3009 4644.04 1675.12 6501.17 6501.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 3.2e-05 2048 460 3160 487424 121.587 56.0733 5130.73 1676.77 6985.35 6985.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 3.2e-05 4096 290 1920 497664 291.83 137.573 6249.55 4033.88 10713.2 10713.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 900 0.000512 2048 240 1400 28416 2.88566 3.47174 105.423 104.653 216.509 216.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 0.000256 4096 290 2080 72448 13.9769 711.609 423.519 1149.15 1149.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 0.000128 512 490 560 135168 6.67603 3.50618 54.7019 104.656 169.71 169.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1210 0.001024 2048 100 200 17920 1.35933 5.80666 52.2276 59.4367 59.5027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1530 6.4e-05 1024 70 1240 303616 17.5107 13.4997 343.806 419.131 794.047 794.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 0.000256 2048 190 2400 69376 5.8167 7.0137 259.3 209.204 481.406 481.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 290 0.001024 2048 77 3520 2560 2.70867 1.33571 16.2776 51.306 71.7296 71.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 3.2e-05 2048 290 2960 466944 125.657 55.9806 2899.09 1670.3 4751.21 4751.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 3.2e-05 2048 460 3160 483328 121.982 55.8654 3204.78 1670.28 5053.09 5053.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 3.2e-05 4096 290 1920 497664 291.927 137.546 4016.7 4037.85 8484.35 8484.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 900 0.000512 2048 240 1400 28416 2.89082 3.48598 67.5113 104.848 178.812 178.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 0.000256 4096 290 2080 72320 13.9809 452.965 418.658 885.645 885.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 0.000128 512 490 560 132096 6.62957 3.49654 43.7942 103.403 157.493 157.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 0.001024 2048 100 200 17856 1.35882 4.51658 52.2636 58.1841 58.2511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1530 6.4e-05 1024 70 1240 302592 17.5217 13.8834 278.292 418.817 728.614 728.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 0.000256 2048 190 2400 69120 5.79789 7.04365 211.475 208.831 433.224 433.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 290 0.001024 2048 77 3520 2304 2.7648 1.3615 12.4296 52.2097 68.8663 68.9616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 3.2e-05 2048 290 2960 466944 124.906 55.7014 2367.84 1666.1 4214.74 4214.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 3.2e-05 2048 460 3160 479232 121.905 55.6401 2597.99 1667.1 4442.82 4442.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 3.2e-05 4096 290 1920 494592 292.924 137.448 3235.08 4042.31 7708.1 7708.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 900 0.000512 2048 240 1400 28032 2.88154 3.46883 54.3456 104.745 165.512 165.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 0.000256 4096 290 2080 72192 13.9746 369.261 418.544 801.823 801.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 0.000128 512 490 560 134784 6.31635 3.52096 78.3964 104.591 192.993 193.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 0.001024 2048 100 200 18072 1.36822 8.90422 52.5148 62.83 62.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1530 6.4e-05 1024 70 1240 303552 17.5719 13.525 555.517 419.128 1005.85 1005.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 0.000256 2048 190 2400 69552 5.85907 7.16787 421.13 209.784 644.014 644.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 290 0.001024 2048 77 3520 2880 2.74643 1.35773 29.9438 52.1279 86.2793 86.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 3.2e-05 2048 290 2960 470016 125.987 56.1091 4775.72 1675.92 6633.94 6634.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 3.2e-05 2048 460 3160 488448 121.603 56.0681 5305.25 1676.02 7159.14 7159.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 3.2e-05 4096 290 1920 497664 292.013 137.753 6404.48 4040.67 10875.3 10875.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 900 0.000512 2048 240 1400 28368 2.89354 3.46765 107.803 104.676 218.915 218.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 0.000256 4096 290 2080 72432 13.998 731.919 419.133 1165.1 1165.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 0.000128 512 490 560 133632 6.59642 3.5048 58.0261 103.865 172.166 172.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 0.001024 2048 100 200 18000 1.36768 6.10179 52.513 60.0243 60.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1530 6.4e-05 1024 70 1240 303552 17.5136 13.8302 360.487 419.224 811.16 811.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 0.000256 2048 190 2400 69120 5.81379 7.09632 273.169 209.193 495.347 495.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 290 0.001024 2048 77 3520 2304 2.7264 1.34083 16.1102 51.5505 71.8289 71.9217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 3.2e-05 2048 290 2960 465408 125.828 55.9964 3064.87 1669.93 4916.81 4916.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 3.2e-05 2048 460 3160 483840 121.688 56.021 3402.04 1670 5249.98 5250.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 3.2e-05 4096 290 1920 497664 291.521 137.617 4154.32 4037.36 8621.14 8621.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 900 0.000512 2048 240 1400 28224 2.89341 3.4711 69.9174 104.864 181.216 181.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 0.000256 4096 290 2080 72288 13.9776 474.325 418.749 907.099 907.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 0.000128 512 490 560 134784 6.71008 3.52077 51.6446 104.596 166.646 166.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 0.001024 2048 100 200 17928 1.36806 5.58106 52.4663 59.4589 59.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1530 6.4e-05 1024 70 1240 303264 17.55 13.5294 316.651 418.529 766.365 766.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 0.000256 2048 190 2400 69120 5.83491 7.03488 241.224 209.191 463.357 463.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 290 0.001024 2048 77 3520 2592 2.74096 1.3465 16.1036 51.6928 71.9833 72.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 3.2e-05 2048 290 2960 463104 126.617 56.0393 2690 1668.48 4541.33 4541.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 3.2e-05 2048 460 3160 483840 121.95 56.0251 3006.72 1668.46 4853.34 4853.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 3.2e-05 4096 290 1920 494208 292.954 137.495 3653.88 4030.66 8115.31 8115.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 900 0.000512 2048 240 1400 27648 2.8753 3.43379 60.7278 103.8 170.906 170.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 0.000256 4096 290 2080 72144 13.9852 419.768 417.955 851.754 851.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 0.000128 512 490 560 129024 6.64787 3.48365 44.2416 102.349 156.902 157.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 0.001024 2048 100 200 17856 1.36906 4.89267 52.4839 58.7882 58.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1530 6.4e-05 1024 70 1240 302976 17.5068 13.5004 281.864 419.116 732.097 732.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1260 0.000256 2048 190 2400 69120 5.82054 7.03488 214.432 209.431 436.794 436.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 290 0.001024 2048 77 3520 1152 2.71309 1.31331 7.44323 50.3673 61.9361 62.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 3.2e-05 2048 290 2960 460800 124.801 55.5834 2384.7 1656.75 4222.04 4222.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 3.2e-05 2048 460 3160 479232 120.739 55.3664 2661.93 1657.55 4495.78 4495.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 3.2e-05 4096 290 1920 493056 292.665 137.259 3262.41 4031.69 7724.36 7724.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 900 0.000512 2048 240 1400 27648 2.87411 3.45907 54.5596 104.403 165.372 165.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 0.000256 4096 290 2080 72000 13.9586 375.245 417.678 806.927 806.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 0.000128 512 490 560 135680 6.29808 3.51846 76.6427 104.944 191.572 191.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 0.001024 2048 100 200 18000 1.36224 8.41165 52.302 62.1196 62.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1530 6.4e-05 1024 70 1240 303680 17.519 13.5148 518.968 418.977 969.083 969.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 0.000256 2048 190 2400 69440 5.82656 7.03248 394.998 209.292 617.222 617.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 290 0.001024 2048 77 3520 2880 2.7279 1.34765 28.7005 51.8496 84.7259 84.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 3.2e-05 2048 290 2960 471040 125.581 56.033 4476.95 1675.3 6334.06 6334.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 3.2e-05 2048 460 3160 488960 121.3 56.0421 4962.84 1675.4 6815.78 6815.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 3.2e-05 4096 290 1920 497920 291.483 137.59 6016.82 4030.64 10476.9 10477.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 900 0.000512 2048 240 1400 28320 2.88253 3.47264 101.02 104.606 212.055 212.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 0.000256 4096 290 2080 72400 13.9808 687.587 418.675 1120.29 1120.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 0.000128 512 490 560 133120 6.55098 3.49309 56.6672 103.303 170.189 170.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 0.001024 2048 100 200 17920 1.3615 5.94118 52.3163 59.6589 59.7255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1530 6.4e-05 1024 70 1240 303360 17.4964 13.7227 352.154 419.186 802.663 802.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 0.000256 2048 190 2400 69120 5.80003 7.01914 267.036 209.122 489.054 489.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 290 0.001024 2048 77 3520 2560 2.74422 1.35779 17.3571 52.0755 73.6346 73.7285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 3.2e-05 2048 290 2960 471040 125.408 56.0415 3051.38 1675.88 4908.9 4909.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 3.2e-05 2048 460 3160 486400 121.651 56.1234 3377.1 1676.07 5231.14 5231.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 3.2e-05 4096 290 1920 496640 291.952 137.519 4110.86 4039.26 8579.93 8580.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 900 0.000512 2048 240 1400 28160 2.8737 3.45757 68.7309 104.412 179.55 179.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 0.000256 4096 290 2080 72320 13.9801 472.066 418.774 904.868 904.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 0.000128 512 490 560 130560 6.6888 3.50208 48.7624 103.318 162.443 162.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 0.001024 2048 100 200 17760 1.36102 5.02534 52.0765 58.5021 58.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1530 6.4e-05 1024 70 1240 303360 17.5145 13.5113 295.903 418.696 745.728 745.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 0.000256 2048 190 2400 69120 5.83389 7.03283 224.542 209.256 446.743 446.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 290 0.001024 2048 77 3520 2880 2.74701 1.36358 16.7365 52.2732 73.2229 73.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 3.2e-05 2048 290 2960 468480 125.347 56.0281 2538.48 1668.56 4388.61 4388.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 3.2e-05 2048 460 3160 483840 121.721 56.0332 2816.64 1668.56 4663.15 4663.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 3.2e-05 4096 290 1920 495360 291.116 137.384 3437.82 4022.17 7888.81 7889.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 900 0.000512 2048 240 1400 27840 2.8657 3.41994 57.0633 103.73 167.154 167.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 0.000256 4096 290 2080 72240 13.9837 395.315 418.604 827.947 827.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 0.000128 512 490 560 133120 6.59024 3.49421 45.3767 103.476 159.111 159.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 0.001024 2048 100 200 17600 1.34746 5.10566 51.9171 58.4127 58.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1530 6.4e-05 1024 70 1240 302080 17.4699 13.5987 285.006 417.914 734.092 734.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1260 0.000256 2048 190 2400 68480 5.80109 7.00621 219.775 208.808 441.46 441.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 290 0.001024 2048 77 3520 2560 2.77616 1.37149 14.3478 52.5469 71.1411 71.2357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 3.2e-05 2048 290 2960 471040 125.527 56.0452 2518.19 1677.23 4377.19 4377.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 3.2e-05 2048 460 3160 481280 123.053 55.9687 2769.5 1677.23 4625.94 4626.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 3.2e-05 4096 290 1920 496640 292.857 137.374 3466.03 4043.22 7939.81 7940.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 900 0.000512 2048 240 1400 27520 2.8631 3.43875 56.9199 104.048 167.34 167.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 0.000256 4096 290 2080 72000 13.9715 397.701 418.148 829.866 829.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 0.000128 512 490 560 135168 6.38506 3.50349 73.3753 104.354 187.783 187.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 0.001024 2048 100 200 18048 1.37216 7.79811 52.5232 61.737 61.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1530 6.4e-05 1024 70 1240 303360 17.4806 13.8404 483.341 419.312 934.08 934.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 0.000256 2048 190 2400 69504 5.81725 7.04922 371.004 209.582 593.528 593.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 290 0.001024 2048 77 3520 2688 2.73347 1.35168 25.0319 51.9374 81.1564 81.2544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 3.2e-05 2048 290 2960 470016 125.257 56.0166 4220.4 1673.9 6075.77 6075.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 3.2e-05 2048 460 3160 485376 121.629 56.0492 4658.05 1674.06 6509.98 6510.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 3.2e-05 4096 290 1920 496128 291.603 137.453 5709.72 4032.75 10171.9 10172.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 900 0.000512 2048 240 1400 28224 2.87859 3.45706 94.7508 104.487 205.644 205.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 0.000256 4096 290 2080 72384 13.9817 656.163 419.009 1089.2 1089.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 0.000128 512 490 560 132096 6.62906 3.49558 54.657 103.32 168.276 168.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 0.001024 2048 100 200 17856 1.35987 5.56595 52.2179 59.186 59.2562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1530 6.4e-05 1024 70 1240 302592 17.5195 13.875 346.583 418.479 796.565 796.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 0.000256 2048 190 2400 69120 5.7897 7.02464 264.358 208.663 485.91 485.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 290 0.001024 2048 77 3520 2304 2.76758 1.36576 15.5175 52.264 72.0191 72.1122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 3.2e-05 2048 290 2960 466944 124.942 55.7711 2985.63 1664.79 4831.33 4831.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 3.2e-05 2048 460 3160 479232 121.904 55.6607 3283.09 1666.32 5127.16 5127.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 3.2e-05 4096 290 1920 494592 292.906 137.452 4030.5 4039.04 8500.23 8500.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 900 0.000512 2048 240 1400 28032 2.8849 3.46134 67.8966 104.66 178.975 179.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 0.000256 4096 290 2080 72192 13.9633 462.336 418.194 894.539 894.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 0.000128 512 490 560 129024 6.64563 3.4816 45.3788 102.432 158.11 158.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 0.001024 2048 100 200 17856 1.36762 4.89302 52.5242 58.827 58.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1530 6.4e-05 1024 70 1240 302976 17.5089 13.5639 287.023 419.469 737.664 737.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 0.000256 2048 190 2400 69120 5.81427 7.02832 217.937 209.606 440.456 440.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 290 0.001024 2048 77 3520 1152 2.70976 1.31363 7.6271 50.4049 62.156 62.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 3.2e-05 2048 290 2960 460800 124.819 55.3411 2424.17 1658.12 4262.64 4262.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 3.2e-05 2048 460 3160 479232 120.752 55.361 2698.41 1658.13 4532.83 4532.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 3.2e-05 4096 290 1920 493056 292.726 137.286 3309.57 4035.22 7775.12 7775.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 900 0.000512 2048 240 1400 27648 2.87619 3.45754 55.3673 104.486 166.258 166.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 0.000256 4096 290 2080 72000 13.9601 380.996 418.027 813.028 813.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 0.000128 512 490 560 129024 6.77475 3.4928 42.5147 103.54 156.493 156.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 0.001024 2048 100 200 17664 1.35987 4.68787 52.2684 58.3582 58.4256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1530 6.4e-05 1024 70 1240 302592 17.5002 15.3605 269.673 419.135 721.774 721.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 0.000256 2048 190 2400 69120 5.82451 7.18838 205.189 209.38 427.655 427.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 290 0.001024 2048 77 3520 1536 2.71414 1.31859 9.41283 50.6652 64.2082 64.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 3.2e-05 2048 290 2960 454656 125.5 55.1485 2246.75 1650.34 4077.93 4078.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 3.2e-05 2048 460 3160 466944 122.692 55.0738 2462.8 1650.34 4291.1 4291.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 3.2e-05 4096 290 1920 491520 292.388 137.033 3084.39 4034.1 7548.23 7548.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 900 0.000512 2048 240 1400 27648 2.8671 3.44819 53.1294 104.246 163.764 163.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 0.000256 4096 290 2080 71808 13.9592 354.013 417.74 785.758 785.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 0.000128 512 490 560 134400 6.48483 3.52051 74.6025 104.406 189.182 189.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 0.001024 2048 100 200 18000 1.3633 8.32128 52.401 62.1261 62.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1530 6.4e-05 1024 70 1240 303600 17.6169 13.8363 507.527 419.495 958.577 958.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 0.000256 2048 190 2400 69400 5.85274 7.05126 385.483 209.744 608.205 608.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 290 0.001024 2048 77 3520 2800 2.74355 1.35152 26.8071 51.9532 82.9534 83.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 3.2e-05 2048 290 2960 470400 125.797 56.2483 4382.54 1675.14 6239.93 6240.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 3.2e-05 2048 460 3160 486400 121.968 56.2197 4844.08 1675.26 6697.73 6697.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 3.2e-05 4096 290 1920 497600 291.916 137.725 5893.04 4031.61 10354.6 10354.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 900 0.000512 2048 240 1400 28200 2.88822 3.46774 98.8483 104.548 209.824 209.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 0.000256 4096 290 2080 72400 13.9773 674.117 439.087 1127.23 1127.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 0.000128 512 490 560 131200 6.65194 3.49894 57.5026 103.396 171.223 171.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 0.001024 2048 100 200 17800 1.3575 5.77699 52.1276 59.3035 59.3733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1530 6.4e-05 1024 70 1240 303200 17.5596 13.5262 345.892 419.054 796.138 796.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 0.000256 2048 190 2400 68800 5.81747 7.02906 261.205 208.916 483.044 483.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 290 0.001024 2048 77 3520 2400 2.76973 1.35757 16.3544 52.2176 72.8001 72.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 3.2e-05 2048 290 2960 467200 125.342 55.9405 2957.32 1666.65 4805.44 4805.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 3.2e-05 2048 460 3160 480000 122.218 55.9476 3248.67 1666.71 5093.74 5093.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 3.2e-05 4096 290 1920 496000 293.144 137.687 3996.11 4044.27 8471.54 8471.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 900 0.000512 2048 240 1400 28000 2.89379 3.47594 67.3709 104.804 178.617 178.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 0.000256 4096 290 2080 72200 13.9776 456.7 418.587 889.309 889.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1910 0.000128 512 490 560 129600 6.78384 3.50208 47.7566 103.377 161.597 161.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 0.001024 2048 100 200 17700 1.36035 5.30611 52.0908 58.7987 58.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1530 6.4e-05 1024 70 1240 302400 17.6193 13.5311 296.751 418.859 746.865 746.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1260 0.000256 2048 190 2400 68400 5.84762 7.02464 224.645 208.492 446.084 446.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 290 0.001024 2048 77 3520 2400 2.79373 1.3679 14.3955 52.4446 71.1007 71.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 3.2e-05 2048 290 2960 470400 126.046 56.2156 2581.68 1674.23 4438.37 4438.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 3.2e-05 2048 460 3160 480000 123.651 56.2422 2833.55 1675.24 4688.87 4689.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 3.2e-05 4096 290 1920 494400 295.484 137.811 3566.69 4045.12 8045.43 8045.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 900 0.000512 2048 240 1400 27600 2.87008 3.43654 57.9748 103.919 168.274 168.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 0.000256 4096 290 2080 72000 13.9674 408.149 423.985 846.144 846.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1910 0.000128 512 490 560 128000 6.76672 3.49254 45.0743 103.551 159.058 159.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 0.001024 2048 100 200 17600 1.3591 5.25926 52.142 58.8035 58.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1530 6.4e-05 1024 70 1240 302400 17.554 13.5229 274.113 419.411 724.701 724.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1260 0.000256 2048 190 2400 68800 5.82864 7.03811 208.459 209.509 430.907 430.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 290 0.001024 2048 77 3520 0 1.26032 0.00464 48.4516 49.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 3.2e-05 2048 290 2960 460800 124.363 56.6321 2319.88 1698.86 4200.01 4150.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 3.2e-05 2048 460 3160 473600 121.085 55.093 2557.62 1651.06 4385.05 4385.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 3.2e-05 4096 290 1920 492800 291.675 137.112 3174.8 4024.73 7628.64 7628.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 900 0.000512 2048 240 1400 27200 2.87094 3.44474 52.274 104.285 162.945 163.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 0.000256 4096 290 2080 72000 13.9734 364.311 421.033 799.36 799.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 0.000128 512 490 576 134656 6.50762 3.51392 65.3884 105.006 180.582 180.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1210 0.001024 2048 100 192 18176 1.36576 6.55178 52.5462 60.5043 60.5713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1530 6.4e-05 1024 70 1248 304128 17.4806 13.835 412.243 419.552 863.216 863.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1260 0.000256 2048 190 2400 69696 5.83229 7.09475 315.415 209.786 538.201 538.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 290 0.001024 2048 77 3504 2816 2.75357 1.37168 21.9395 52.4612 78.6235 78.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 3.2e-05 2048 290 2976 471040 125.544 56.0612 3608.7 1676.72 5467.23 5467.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 3.2e-05 2048 460 3168 488448 121.324 56.0353 4015.78 1676.85 5870.18 5870.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1160 3.2e-05 4096 290 1920 498176 290.677 137.43 5114.67 4034.63 9577.75 9578.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 900 0.000512 2048 240 1392 28800 2.88432 3.46826 80.626 104.837 191.89 191.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 0.000256 4096 290 2064 72544 13.9844 551.575 425.631 991.249 991.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1910 0.000128 512 490 576 134144 6.71328 3.50822 43.5585 104.603 158.559 158.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1210 0.001024 2048 100 192 18112 1.36352 11.6466 52.4172 65.4707 65.5397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1530 6.4e-05 1024 70 1248 303872 17.4969 13.4964 267.73 419.099 717.925 718.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1260 0.000256 2048 190 2400 69504 5.81494 7.02874 203.839 209.344 426.098 426.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 290 0.001024 2048 77 3504 2816 2.75846 1.37264 14.5444 52.51 71.2851 71.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 3.2e-05 2048 290 2976 471040 125.513 56.0364 2317.35 1675.34 4174.43 4174.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1380 3.2e-05 2048 460 3168 487424 121.637 56.0488 2570.06 1675.34 4423.28 4423.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1160 3.2e-05 4096 290 1920 497664 292.248 137.576 8287.49 4032.02 12749.7 12750
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 900 0.000512 2048 240 1392 28672 2.88768 3.46589 52.4783 104.656 163.56 163.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 0.000256 4096 290 2064 72512 13.978 352.818 418.992 785.831 785.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1910 0.000128 512 490 576 133632 6.67258 3.50618 36.2137 104.361 150.927 151.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1210 0.001024 2048 100 192 18048 1.36602 11.6353 52.3735 65.4187 65.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1530 6.4e-05 1024 70 1248 303744 17.4836 13.4944 221.017 419.167 671.272 671.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1260 0.000256 2048 190 2400 69504 5.8184 7.03402 169.211 209.59 391.726 391.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 290 0.001024 2048 77 3504 2304 2.75072 1.3575 9.9073 51.9393 66.0529 66.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1030 3.2e-05 2048 290 2976 470016 125.211 55.9882 1913.92 1673.94 3769.25 3769.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1380 3.2e-05 2048 460 3168 485376 121.698 55.9638 2117.71 1673.96 3969.53 3969.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 3.2e-05 4096 290 1920 496128 291.878 137.439 8146.58 4035.02 12611.2 12611.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 900 0.000512 2048 240 1392 28608 2.876 3.45501 43.5593 104.478 154.439 154.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 0.000256 4096 290 2064 72480 13.9796 292.356 426.029 732.409 732.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 0.000128 512 490 576 135040 6.52803 3.52544 63.451 104.92 178.599 178.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 0.001024 2048 100 192 18160 1.37011 6.21158 52.4785 60.1036 60.1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1530 6.4e-05 1024 70 1248 304000 17.5611 13.5309 402.131 418.954 852.279 852.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1260 0.000256 2048 190 2400 69680 5.86422 7.04922 307.62 209.624 530.234 530.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 290 0.001024 2048 77 3504 2720 2.7552 1.36438 20.3118 52.1747 76.7051 76.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 3.2e-05 2048 290 2976 471040 125.867 56.2534 3509.05 1675.27 5366.63 5366.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 3.2e-05 2048 460 3168 487680 121.979 56.1043 3893.14 1675.4 5746.83 5746.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 3.2e-05 4096 290 1920 497920 292.386 137.773 4704.06 4032.46 9167.02 9167.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 900 0.000512 2048 240 1392 28720 2.89642 3.47136 78.5474 104.721 189.71 189.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 0.000256 4096 290 2064 72560 13.9981 534.1 419.12 967.264 967.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 0.000128 512 490 576 134400 6.72515 3.51712 43.0709 105.043 158.527 158.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 0.001024 2048 100 192 18080 1.35802 4.29053 52.4177 58.1095 58.1736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1530 6.4e-05 1024 70 1248 304000 17.5214 13.5179 263.371 419.366 713.879 713.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1260 0.000256 2048 190 2400 69440 5.82227 7.03904 201.221 209.478 423.632 423.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 290 0.001024 2048 77 3504 2560 2.73728 1.34963 13.1154 51.9008 69.1998 69.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 3.2e-05 2048 290 2976 471040 125.618 56.0962 2289.61 1676.83 4148.35 4148.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 3.2e-05 2048 460 3168 486400 121.964 56.1521 2533.98 1677.57 4389.87 4390.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1160 3.2e-05 4096 290 1920 497920 291.72 137.563 3288.33 4034.47 7752.41 7752.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 900 0.000512 2048 240 1392 28640 2.88419 3.4655 51.5058 104.706 162.636 162.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 0.000256 4096 290 2064 72480 13.981 348.337 421.751 784.13 784.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 0.000128 512 490 576 134400 6.71501 3.51562 36.1241 104.551 151.084 151.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1210 0.001024 2048 100 192 18000 1.3591 3.42835 52.2701 57.0984 57.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1530 6.4e-05 1024 70 1248 303360 17.5759 13.5241 215.101 418.635 664.94 665.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1260 0.000256 2048 190 2400 69600 5.86752 7.10419 164.796 209.631 387.471 387.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 290 0.001024 2048 77 3504 2400 2.76451 1.35357 10.1369 51.9642 66.3185 66.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 3.2e-05 2048 290 2976 468480 125.54 56.0169 1854.82 1668.64 3705.22 3705.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 3.2e-05 2048 460 3168 483840 121.958 56.0406 2061.76 1669.37 3909.33 3909.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1160 3.2e-05 4096 290 1920 497280 292.109 137.673 2754.98 4029.95 7215.05 7215.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 900 0.000512 2048 240 1392 28560 2.89574 3.468 42.3773 104.726 153.54 153.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 0.000256 4096 290 2064 72480 13.9849 284.391 419.251 717.687 717.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 0.000128 512 490 576 134400 6.33568 3.51664 80.1861 104.76 194.96 195.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 0.001024 2048 100 192 18144 1.36422 8.81254 52.4619 62.683 62.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1530 6.4e-05 1024 70 1248 303936 17.5128 13.514 570.241 419.057 1020.43 1020.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 0.000256 2048 190 2400 69600 5.82554 7.04106 428.171 209.574 650.687 650.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 290 0.001024 2048 77 3504 2688 2.75046 1.36262 28.481 52.2826 84.9773 85.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 3.2e-05 2048 290 2976 470016 125.462 56.0542 4879.7 1672.6 6734.02 6734.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 3.2e-05 2048 460 3168 486912 121.481 56.0771 5415.83 1672.79 7266.39 7266.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 3.2e-05 4096 290 1920 497664 291.253 137.556 6498.91 4029.35 10957.4 10957.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 900 0.000512 2048 240 1392 28800 2.88477 3.47002 109.695 104.788 220.912 220.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 0.000256 4096 290 2064 72528 13.9871 737.838 418.995 1170.86 1170.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 0.000128 512 490 576 133632 6.67434 3.50413 55.0927 104.354 169.796 169.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 0.001024 2048 100 192 18048 1.35968 5.7857 52.3672 59.5551 59.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1530 6.4e-05 1024 70 1248 303744 17.471 13.4938 355.354 419.157 805.58 805.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1260 0.000256 2048 190 2400 69504 5.81619 7.06515 269.734 209.584 492.276 492.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 290 0.001024 2048 77 3504 2304 2.75075 1.35373 15.4974 51.9405 71.6452 71.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 3.2e-05 2048 290 2976 470016 125.243 55.9565 3057.42 1673.92 4912.73 4912.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 3.2e-05 2048 460 3168 485376 121.652 55.9665 3388.17 1674.8 5240.78 5240.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 3.2e-05 4096 290 1920 496128 291.518 137.452 4084.86 4032.56 8546.71 8546.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 900 0.000512 2048 240 1392 28608 2.87322 3.46032 69.2854 104.48 180.171 180.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 0.000256 4096 290 2064 72480 13.9737 466.283 419.295 899.595 899.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 0.000128 512 490 576 131328 6.69085 3.50797 46.2567 103.771 160.4 160.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 0.001024 2048 100 192 18000 1.36397 4.67274 52.318 58.3988 58.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1530 6.4e-05 1024 70 1248 303552 17.5174 13.5116 287.158 418.823 737.115 737.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1260 0.000256 2048 190 2400 69120 5.81261 7.02259 216.872 208.995 438.78 438.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 290 0.001024 2048 77 3504 2304 2.72637 1.3399 13.4791 51.5065 69.1535 69.2429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 3.2e-05 2048 290 2976 465408 125.815 55.9076 2445.2 1668.29 4295.42 4295.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 3.2e-05 2048 460 3168 483840 121.634 56.054 2733.1 1668.33 4579.31 4579.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1160 3.2e-05 4096 290 1920 497664 291.559 137.655 3682.06 4033.01 8144.62 8144.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 900 0.000512 2048 240 1392 28512 2.89178 3.4728 55.8289 104.766 167.035 167.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 0.000256 4096 290 2064 72432 13.9723 377.73 418.893 810.658 810.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 0.000128 512 490 576 132096 6.632 3.49344 39.7326 103.403 153.431 153.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 0.001024 2048 100 192 17856 1.35875 3.95069 52.1159 57.4685 57.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1530 6.4e-05 1024 70 1248 303360 17.5043 13.4964 242.326 418.827 692.255 692.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1260 0.000256 2048 190 2400 69120 5.79514 7.00202 183.059 208.839 404.765 404.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 290 0.001024 2048 77 3504 2304 2.76691 1.35987 11.3291 52.2003 67.7527 67.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 3.2e-05 2048 290 2976 466944 124.817 55.6381 2072.03 1666.13 3918.81 3918.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 3.2e-05 2048 460 3168 479232 121.86 55.6388 2283.15 1666.15 4126.98 4127.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1160 3.2e-05 4096 290 1920 494592 292.992 137.447 3182.92 4046.44 7660.12 7660.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 900 0.000512 2048 240 1392 28416 2.87949 3.47312 47.2083 104.752 158.383 158.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 0.000256 4096 290 2064 72384 13.9817 318.165 419.349 751.554 751.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 0.000128 512 490 576 134400 6.46237 3.51859 76.3018 104.77 191.218 191.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 0.001024 2048 100 192 18144 1.36886 8.33126 52.4831 62.2245 62.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1530 6.4e-05 1024 70 1248 303968 17.5554 13.5223 526.988 418.9 977.07 977.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 0.000256 2048 190 2400 69664 5.83629 7.04922 396.33 209.631 618.922 618.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 290 0.001024 2048 77 3504 2464 2.75846 1.35213 24.6936 51.963 80.8672 80.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 3.2e-05 2048 290 2976 469504 125.906 56.074 4505.28 1672.78 6360.24 6360.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 3.2e-05 2048 460 3168 487424 121.573 56.0367 5003.78 1672.75 6854.33 6854.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 3.2e-05 4096 290 1920 498176 291.613 137.715 6019.94 4030.33 10479.9 10480.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 900 0.000512 2048 240 1392 28784 2.90086 3.4816 101.48 104.809 212.741 212.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 0.000256 4096 290 2064 72520 13.9816 679.422 419 1112.45 1112.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 0.000128 512 490 576 134400 6.67078 3.51011 54.0993 104.818 169.273 169.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 0.001024 2048 100 192 18032 1.35987 5.28384 52.3379 59.0241 59.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1530 6.4e-05 1024 70 1248 303744 17.5164 13.5132 331.616 419.012 781.766 781.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1260 0.000256 2048 190 2400 69440 5.83597 7.09392 250.271 209.498 472.774 472.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 290 0.001024 2048 77 3504 2240 2.7648 1.35987 14.2545 52.1176 70.5985 70.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 3.2e-05 2048 290 2976 469504 125.637 56.0117 2841.62 1673.03 4696.5 4696.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 3.2e-05 2048 460 3168 487424 121.394 56.011 3166.58 1673.11 5017.29 5017.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 3.2e-05 4096 290 1920 496384 291.808 137.592 3823.93 4028.91 8282.57 8282.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 900 0.000512 2048 240 1392 28448 2.87091 3.45459 64.0949 104.368 174.864 174.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 0.000256 4096 290 2064 72464 13.9858 433.424 419.035 866.491 866.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 0.000128 512 490 576 134400 6.75693 3.51744 45.2059 104.941 160.594 160.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 0.001024 2048 100 192 17976 1.36384 4.55261 52.3818 58.3406 58.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1530 6.4e-05 1024 70 1248 303072 17.5723 13.6172 270.675 418.835 720.803 720.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1260 0.000256 2048 190 2400 69552 5.85318 7.06355 206.658 209.824 429.472 429.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 290 0.001024 2048 77 3504 2016 2.72963 1.3312 11.0345 51.118 66.3125 66.4052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 3.2e-05 2048 290 2976 467712 126.076 56.0456 2323.94 1674.48 4180.74 4180.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 3.2e-05 2048 460 3168 483840 122.389 56.0578 2581.23 1674.47 4434.35 4434.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 3.2e-05 4096 290 1920 497280 291.823 137.593 3147.47 4028.27 7605.49 7605.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 900 0.000512 2048 240 1392 28224 2.88464 3.45702 52.2736 104.307 162.994 163.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 0.000256 4096 290 2064 72408 13.9837 355.929 419.387 789.345 789.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 0.000128 512 490 576 132608 6.63082 3.49619 39.5286 103.765 153.592 153.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 0.001024 2048 100 192 17920 1.36358 3.93238 52.3778 57.7181 57.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1530 6.4e-05 1024 70 1248 302848 17.4934 13.5107 243.342 418.869 693.32 693.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1260 0.000256 2048 190 2400 68992 5.79766 7.07379 184.876 208.745 406.564 406.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 290 0.001024 2048 77 3504 1792 2.73821 1.3353 9.37213 51.2564 64.8034 64.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 3.2e-05 2048 290 2976 465920 126.074 56.0906 2082.75 1674.46 3939.57 3939.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 3.2e-05 2048 460 3168 487424 121.246 55.9759 2340.34 1674.44 4192.2 4192.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 3.2e-05 4096 290 1920 494592 292.317 137.597 2843.56 4046.13 7319.95 7320.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 900 0.000512 2048 240 1392 28224 2.86909 3.44192 47.362 104.147 157.893 157.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 0.000256 4096 290 2064 72352 13.982 322.819 419.349 756.198 756.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 0.000128 512 490 576 134144 6.50448 3.51437 74.2235 104.687 189.096 189.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 0.001024 2048 100 192 18112 1.36368 7.83558 52.4595 61.7024 61.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1530 6.4e-05 1024 70 1248 303872 17.4925 13.5 508.544 419.34 958.983 959.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1260 0.000256 2048 190 2400 69504 5.81418 7.02733 380.239 209.522 602.676 602.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 290 0.001024 2048 77 3504 2816 2.75923 1.36653 26.7065 52.5427 83.4779 83.5727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 3.2e-05 2048 290 2976 471040 125.532 55.9764 4347.57 1676.85 6206.13 6206.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 3.2e-05 2048 460 3168 487424 121.583 55.958 4809.31 1679.12 6666.17 6666.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 3.2e-05 4096 290 1920 497664 291.894 137.554 5838.96 4042.23 10311 10311.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 900 0.000512 2048 240 1392 28672 2.88432 3.46979 98.1265 104.752 209.305 209.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 0.000256 4096 290 2064 72512 13.9796 657.567 419.41 1091 1091.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 0.000128 512 490 576 133120 6.74899 3.5096 52.6125 104.644 167.688 167.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 0.001024 2048 100 192 18048 1.36602 5.39482 52.4122 59.2145 59.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1530 6.4e-05 1024 70 1248 303616 17.5037 13.7776 328.751 419.074 779.213 779.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1260 0.000256 2048 190 2400 69376 5.81632 7.02557 245.612 209.173 467.698 467.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 290 0.001024 2048 77 3504 2048 2.72765 1.33869 13.4077 51.3026 68.8753 68.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 3.2e-05 2048 290 2976 466944 125.647 55.9019 2772.69 1670.02 4624.46 4624.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 3.2e-05 2048 460 3168 483328 121.94 56.0587 3071.65 1670.86 4920.7 4920.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 3.2e-05 4096 290 1920 497664 291.882 137.538 3794.44 4032.75 8256.93 8257.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 900 0.000512 2048 240 1392 28672 2.89088 3.48291 63.7423 104.829 175.017 175.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 0.000256 4096 290 2064 72448 13.9761 425.38 418.994 858.395 858.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 0.000128 512 490 576 132096 6.63494 3.49942 44.0593 103.287 157.653 157.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 0.001024 2048 100 192 17856 1.35987 4.5385 52.0604 58.001 58.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1530 6.4e-05 1024 70 1248 303360 17.5113 13.496 273.16 418.354 722.63 722.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1260 0.000256 2048 190 2400 69120 5.80416 7.04061 204.965 208.602 426.488 426.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 290 0.001024 2048 77 3504 2304 2.76474 1.36192 12.1566 52.1517 68.5316 68.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 3.2e-05 2048 290 2976 466944 124.838 55.6851 2300.76 1664.28 4145.76 4145.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 3.2e-05 2048 460 3168 479232 121.873 55.7161 2529.09 1664.28 4371.16 4371.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 3.2e-05 4096 290 1920 494592 292.939 137.462 3168.29 4038.04 7637.07 7637.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 900 0.000512 2048 240 1392 28416 2.88534 3.47066 53.3885 104.632 164.449 164.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 0.000256 4096 290 2064 72384 13.9954 357.492 418.886 790.418 790.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1910 0.000128 512 490 576 131072 6.83293 3.51504 39.4883 104.732 154.736 154.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 0.001024 2048 100 192 17920 1.36458 4.38272 52.4173 58.2091 58.2758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1530 6.4e-05 1024 70 1248 302080 17.5013 13.4853 239.547 417.865 688.5 688.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1260 0.000256 2048 190 2400 69120 5.81504 7.04352 180.814 209.515 403.26 403.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 290 0.001024 2048 77 3504 1024 2.71085 1.31709 5.93744 50.2648 60.3281 60.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 3.2e-05 2048 290 2976 466944 125.681 55.9718 2033.24 1670.37 3885.46 3885.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 3.2e-05 2048 460 3168 483328 121.99 55.975 2248.26 1670.37 4096.78 4096.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 3.2e-05 4096 290 1920 495616 290.905 137.314 2798.12 4023.12 7249.79 7250.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 900 0.000512 2048 240 1392 28160 2.86106 3.42784 46.1203 103.799 156.28 156.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 0.000256 4096 290 2064 72192 13.9676 314.223 418.306 746.542 746.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 0.000128 512 490 576 133632 6.34198 3.52378 75.0641 104.531 189.629 189.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 0.001024 2048 100 192 18072 1.36192 7.59859 52.3368 61.3404 61.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1530 6.4e-05 1024 70 1248 303840 17.5491 13.5214 490.235 419.178 940.588 940.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1260 0.000256 2048 190 2400 69552 5.84064 7.05136 375.258 209.657 597.884 597.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 290 0.001024 2048 77 3504 2592 2.75309 1.35754 24.5391 52.0993 80.8524 80.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 3.2e-05 2048 290 2976 470016 125.944 56.0865 4287.51 1674.96 6144.71 6144.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 3.2e-05 2048 460 3168 488448 121.63 56.0722 4771.59 1675.11 6624.6 6624.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 3.2e-05 4096 290 1920 497664 292.079 137.736 5768.62 4030.01 10228.8 10229.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 900 0.000512 2048 240 1392 28656 2.89203 3.47021 96.3678 104.614 207.418 207.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 0.000256 4096 290 2064 72504 13.9786 657.647 419.058 1090.73 1090.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 0.000128 512 490 576 131328 6.69837 3.51005 56.3301 103.791 170.506 170.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 0.001024 2048 100 192 18000 1.36109 5.60742 52.3282 59.337 59.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1530 6.4e-05 1024 70 1248 303552 17.5066 13.7802 344.39 418.924 794.709 794.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1260 0.000256 2048 190 2400 69120 5.81872 7.0265 260.702 209.048 482.67 482.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 290 0.001024 2048 77 3504 2304 2.73021 1.34323 16.0388 51.5089 71.722 71.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 3.2e-05 2048 290 2976 465408 125.844 56.0437 2941.78 1668.84 4792.7 4792.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 3.2e-05 2048 460 3168 483840 121.666 55.8932 3275.55 1669.67 5122.98 5123.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 3.2e-05 4096 290 1920 497664 291.511 137.654 3984.08 4030.19 8443.77 8444.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 900 0.000512 2048 240 1392 28512 2.88973 3.47402 66.6913 104.796 177.923 177.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 0.000256 4096 290 2064 72432 13.9832 452.86 418.992 885.878 885.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 0.000128 512 490 576 131328 6.83744 3.51491 48.558 104.606 163.694 163.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 0.001024 2048 100 192 17928 1.35987 4.51651 52.3253 58.2456 58.3148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1530 6.4e-05 1024 70 1248 303264 17.558 13.5412 291.382 418.595 741.18 741.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1260 0.000256 2048 190 2400 69120 5.83885 7.03283 221.188 209.22 443.351 443.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 290 0.001024 2048 77 3504 1728 2.7735 1.34992 10.7077 51.7121 66.6441 66.7426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 3.2e-05 2048 290 2976 463104 126.632 55.9759 2477.71 1668.78 4329.28 4329.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 3.2e-05 2048 460 3168 483840 121.958 56.0362 2783.35 1668.77 4630.32 4630.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 3.2e-05 4096 290 1920 494208 292.991 137.472 3356.91 4028.01 7815.71 7815.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 900 0.000512 2048 240 1392 28080 2.86717 3.43043 56.0621 103.815 166.244 166.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 0.000256 4096 290 2064 72360 13.9817 385.507 418.953 818.483 818.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1910 0.000128 512 490 576 129024 6.64867 3.48339 45.2685 102.342 157.923 158.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 0.001024 2048 100 192 17856 1.36096 4.85651 52.3282 58.5901 58.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1530 6.4e-05 1024 70 1248 302976 17.5081 13.4963 291.091 419.099 741.3 741.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1260 0.000256 2048 190 2400 69120 5.80832 7.03693 223.147 209.427 445.494 445.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 290 0.001024 2048 77 3504 1152 2.71706 1.31891 7.72979 50.3572 62.2227 62.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 3.2e-05 2048 290 2976 460800 124.798 55.4778 2478.32 1656.67 4315.46 4315.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 3.2e-05 2048 460 3168 479232 120.772 55.407 2768.22 1656.67 4601.28 4601.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 3.2e-05 4096 290 1920 493056 292.687 137.256 3364.74 4035.81 7830.84 7831.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 900 0.000512 2048 240 1392 28224 2.87744 3.45514 57.07 104.406 167.884 167.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 0.000256 4096 290 2064 72288 13.9933 387.207 418.978 820.224 820.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 0.000128 512 490 576 134400 6.34394 3.51696 74.0634 105.047 189.146 189.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 0.001024 2048 100 192 18080 1.36365 7.71619 52.4227 61.5443 61.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1530 6.4e-05 1024 70 1248 304000 17.5029 13.5091 484.083 419.4 934.602 934.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 0.000256 2048 190 2400 69440 5.82141 7.03197 370.876 209.502 593.306 593.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 290 0.001024 2048 77 3504 2560 2.74003 1.34845 24.0751 51.9032 80.1654 80.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 3.2e-05 2048 290 2976 471040 125.552 56.1582 4244.16 1677 6103.07 6103.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 3.2e-05 2048 460 3168 486400 121.937 56.0391 4691.9 1677.17 6547.25 6547.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 3.2e-05 4096 290 1920 497920 291.514 137.589 5726.6 4034.7 10190.7 10191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 900 0.000512 2048 240 1392 28640 2.8856 3.46112 95.0725 104.716 206.208 206.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 0.000256 4096 290 2064 72480 13.9776 650.818 419.313 1084.15 1084.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 0.000128 512 490 576 130560 6.64045 3.49514 55.4675 103.378 169.155 169.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 0.001024 2048 100 192 17920 1.35987 5.61037 52.1935 59.2062 59.2734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1530 6.4e-05 1024 70 1248 304000 17.4736 13.4967 350.231 419.43 800.733 800.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1260 0.000256 2048 190 2400 69120 5.80384 7.02672 265.565 209.243 487.712 487.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 290 0.001024 2048 77 3504 2560 2.74358 1.35834 17.8366 52.1079 74.1467 74.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 3.2e-05 2048 290 2976 471040 125.386 56.0487 3039.76 1676.86 4898.24 4898.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 3.2e-05 2048 460 3168 486400 121.672 56.1524 3366.76 1676.95 5221.72 5221.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 3.2e-05 4096 290 1920 496640 291.948 137.48 4061.91 4041.55 8533.21 8533.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 900 0.000512 2048 240 1392 28480 2.87395 3.45498 67.9594 104.479 178.838 178.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 0.000256 4096 290 2064 72320 13.9756 463.012 418.787 895.818 895.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 0.000128 512 490 576 130560 6.69053 3.49389 47.6777 103.436 161.468 161.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 0.001024 2048 100 192 17760 1.35373 5.00531 51.9917 58.3944 58.4604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1530 6.4e-05 1024 70 1248 303360 17.5101 13.5265 289.52 419.154 739.811 739.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 0.000256 2048 190 2400 69120 5.82246 7.02944 219.676 209.484 442.082 442.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 290 0.001024 2048 77 3504 1920 2.78378 1.35856 11.7516 52.3363 68.3269 68.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 3.2e-05 2048 290 2976 468480 125.319 55.9022 2485.32 1670.4 4337.13 4337.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 3.2e-05 2048 460 3168 483840 121.737 55.9575 2759.16 1670.4 4607.45 4607.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 3.2e-05 4096 290 1920 495360 291.081 137.378 3337.31 4028.91 7795 7795.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 900 0.000512 2048 240 1392 27840 2.85718 3.42157 55.6308 103.844 165.822 165.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 0.000256 4096 290 2064 72240 13.9674 382.707 418.84 815.556 815.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1910 0.000128 512 490 576 128000 6.78563 3.49229 43.6868 103.401 157.54 157.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 0.001024 2048 100 192 17600 1.34899 4.97459 51.7295 58.0969 58.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1530 6.4e-05 1024 70 1248 302080 17.485 13.5117 269.803 417.625 718.521 718.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1260 0.000256 2048 190 2400 68480 5.79805 7.01251 203.88 208.665 425.426 425.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 290 0.001024 2048 77 3504 2560 2.7807 1.37216 14.6155 52.4989 71.3644 71.4564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 3.2e-05 2048 290 2976 471040 125.487 56.0052 2337.4 1676.11 4195.18 4195.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 3.2e-05 2048 460 3168 481280 123.04 56.023 2555.49 1676.1 4410.84 4411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 3.2e-05 4096 290 1920 496640 292.921 137.377 3111.53 4042.69 7584.84 7585.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 900 0.000512 2048 240 1392 28160 2.86749 3.44269 52.0628 103.973 162.418 162.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 0.000256 4096 290 2064 72000 13.9491 353.259 417.637 784.89 784.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1910 0.000128 512 490 550 136192 6.49821 3.51078 66.1069 105.07 181.359 181.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1210 0.001024 2048 100 200 18112 1.37011 7.12362 52.5168 61.0528 61.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1530 6.4e-05 1024 70 1250 303872 17.4894 14.2152 430.693 419.414 881.918 882.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1260 0.000256 2048 190 2400 69632 5.83795 7.09027 333.398 209.748 556.148 556.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 290 0.001024 2048 77 3500 3200 2.73818 1.36877 26.0504 52.4532 82.7095 82.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 3.2e-05 2048 290 2950 471040 125.45 56.0804 3748.98 1676.47 5607.18 5607.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 3.2e-05 2048 460 3200 488448 121.286 56.0286 4234.94 1676.59 6089.04 6089.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1160 3.2e-05 4096 290 1950 498176 290.751 137.462 5396.42 4035.02 9859.98 9860.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 900 0.000512 2048 240 1400 28608 2.88768 3.47226 85.9971 104.816 197.249 197.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 0.000256 4096 290 2050 72576 13.9763 573.95 419.828 1007.81 1007.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1910 0.000128 512 490 550 135168 6.66525 3.51232 45.1786 104.7 160.224 160.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1210 0.001024 2048 100 200 18048 1.36592 11.3265 52.4429 65.1783 65.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1530 6.4e-05 1024 70 1250 303616 17.5037 13.4963 279.767 419.373 730.242 730.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1260 0.000256 2048 190 2400 69504 5.83379 7.03034 211.011 209.542 433.488 433.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 290 0.001024 2048 77 3500 3072 2.75053 1.36982 16.2847 52.5593 73.0613 73.1563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 3.2e-05 2048 290 2950 471040 125.485 55.9867 2387.24 1676.92 4245.82 4245.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1380 3.2e-05 2048 460 3200 487424 121.669 56.0291 2695.5 1677.59 4550.99 4551.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1160 3.2e-05 4096 290 1950 497664 292.312 137.549 8281.3 4035.91 12747.4 12747.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 900 0.000512 2048 240 1400 28544 2.88806 3.47187 54.4567 109.197 170.089 170.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 0.000256 4096 290 2050 72512 13.9811 365.361 419.232 798.62 798.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1910 0.000128 512 490 550 135168 6.59786 3.50554 37.6887 104.367 152.336 152.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1210 0.001024 2048 100 200 18048 1.36912 11.3386 52.5243 65.2745 65.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1530 6.4e-05 1024 70 1250 303360 17.4921 13.5016 228.956 419.199 679.253 679.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1260 0.000256 2048 190 2400 69504 5.80432 7.0999 173.78 209.604 396.362 396.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 290 0.001024 2048 77 3500 2688 2.7361 1.35757 12.045 51.9437 68.1852 68.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1030 3.2e-05 2048 290 2950 470016 125.258 56.0842 1951.64 1674.09 3807.27 3807.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1380 3.2e-05 2048 460 3200 485376 121.701 55.9165 2196.26 1674.66 4048.74 4048.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 3.2e-05 4096 290 1950 496128 291.974 137.46 8150.33 4035.45 12615.5 12615.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 900 0.000512 2048 240 1400 28416 2.87462 3.45382 44.8549 104.486 155.742 155.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 0.000256 4096 290 2050 72480 13.9898 299.344 419.227 732.609 732.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 0.000128 512 490 550 136320 6.5736 3.52256 62.597 104.928 177.789 177.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 0.001024 2048 100 200 18080 1.36755 6.53517 52.4146 60.3603 60.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1530 6.4e-05 1024 70 1250 303840 17.5597 13.5244 408.853 418.958 859.001 859.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1260 0.000256 2048 190 2400 69600 5.8609 7.1633 309.689 209.629 532.418 532.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 290 0.001024 2048 77 3500 3040 2.74483 1.36115 23.0261 52.1765 79.4158 79.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 3.2e-05 2048 290 2950 471040 125.868 56.1572 3508.11 1675.29 5365.62 5365.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 3.2e-05 2048 460 3200 488960 121.659 56.1588 3957.35 1675.58 5810.95 5811.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 3.2e-05 4096 290 1950 498560 291.338 137.671 4803.17 4031.53 9264.05 9264.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 900 0.000512 2048 240 1400 28640 2.89792 3.47136 79.4061 104.728 190.579 190.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 0.000256 4096 290 2050 72560 13.9858 531.827 418.918 964.775 964.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 0.000128 512 490 550 135680 6.67437 3.51642 42.4732 105.053 157.896 158.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 0.001024 2048 100 200 18000 1.36397 4.40758 52.37 58.1858 58.2553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1530 6.4e-05 1024 70 1250 303680 17.5328 13.5183 262.1 419.409 712.673 712.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1260 0.000256 2048 190 2400 69440 5.83469 7.02963 198.689 209.497 421.126 421.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 290 0.001024 2048 77 3500 2880 2.73062 1.35184 14.5013 51.907 70.5911 70.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 3.2e-05 2048 290 2950 471040 125.617 56.0556 2248.81 1677.01 4107.7 4107.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 3.2e-05 2048 460 3200 488960 121.433 56.2186 2539.91 1677.73 4395.49 4395.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1160 3.2e-05 4096 290 1950 497920 291.737 137.617 3298.27 4035.22 7763.18 7763.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 900 0.000512 2048 240 1400 28480 2.87965 3.468 51.105 104.716 162.243 162.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 0.000256 4096 290 2050 72480 13.9782 342.202 419.097 775.341 775.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1910 0.000128 512 490 550 134400 6.71978 3.51853 35.4616 104.55 150.424 150.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1210 0.001024 2048 100 200 18000 1.3657 3.59866 52.4186 57.4259 57.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1530 6.4e-05 1024 70 1250 303360 17.5736 13.5238 218.465 418.629 668.292 668.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1260 0.000256 2048 190 2400 69360 5.85728 7.0537 165.646 209.627 388.259 388.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 290 0.001024 2048 77 3500 2880 2.73546 1.35578 12.1513 51.9625 68.3032 68.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 3.2e-05 2048 290 2950 468480 125.536 55.9739 1858.64 1668.65 3708.99 3709.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 3.2e-05 2048 460 3200 483840 121.973 55.9684 2097.73 1669.32 3945.19 3945.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1160 3.2e-05 4096 290 1950 497280 292.038 137.712 2803.39 4033.4 7266.86 7267.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 900 0.000512 2048 240 1400 28560 2.89587 3.47731 43.3288 104.725 154.497 154.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 0.000256 4096 290 2050 72480 13.9878 284.191 419.131 717.371 717.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1910 0.000128 512 490 550 133120 6.54851 3.49405 30.8873 103.278 144.388 144.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1210 0.001024 2048 100 200 17920 1.36186 3.24515 52.308 56.9568 57.0266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1530 6.4e-05 1024 70 1250 303360 17.4816 13.5023 187.578 419.07 637.742 637.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1260 0.000256 2048 190 2400 69120 5.80403 7.02464 142.106 209.062 364.071 364.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 290 0.001024 2048 77 3500 2560 2.7464 1.36013 9.75027 52.0622 66.0197 66.1141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 3.2e-05 2048 290 2950 471040 125.302 55.9895 1608.11 1675.42 3465.02 3465.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1380 3.2e-05 2048 460 3200 486400 121.703 56.0364 1810.04 1675.56 3663.54 3663.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1160 3.2e-05 4096 290 1950 496640 292.57 137.461 7088.32 4051.42 11570.1 11570.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 900 0.000512 2048 240 1400 28160 2.87277 3.45837 36.5988 104.391 147.396 147.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 0.000256 4096 290 2050 72320 13.9786 245.307 418.232 677.562 677.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 0.000128 512 490 550 135936 6.25786 3.51642 77.306 104.766 192.01 192.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 0.001024 2048 100 200 18096 1.3703 9.02941 52.478 62.92 62.9864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1530 6.4e-05 1024 70 1250 303744 17.5114 13.518 564.891 419.054 1015.08 1015.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 0.000256 2048 190 2400 69600 5.82246 7.03738 422.097 209.57 644.598 644.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 290 0.001024 2048 77 3500 3072 2.73613 1.36086 31.5723 52.2828 88.0498 88.1398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 3.2e-05 2048 290 2950 470016 125.462 56.0179 4774.16 1672.57 6628.4 6628.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 3.2e-05 2048 460 3200 486912 121.482 56.0394 5374.11 1672.87 7224.69 7224.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 3.2e-05 4096 290 1950 497664 291.287 137.574 6502.94 4031.54 10963.7 10964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 900 0.000512 2048 240 1400 28608 2.88771 3.46944 108.442 104.785 219.657 219.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 0.000256 4096 290 2050 72576 13.994 722.446 419.05 1155.54 1155.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 0.000128 512 490 550 135168 6.55686 3.5064 53.1231 104.354 167.716 167.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 0.001024 2048 100 200 18048 1.36822 5.91418 52.5156 59.8391 59.9081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1530 6.4e-05 1024 70 1250 303360 17.4844 13.5188 348.664 419.152 798.926 799.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1260 0.000256 2048 190 2400 69504 5.81594 7.03283 263.731 209.597 486.254 486.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 290 0.001024 2048 77 3500 2688 2.73338 1.35334 17.7429 51.938 73.8679 73.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 3.2e-05 2048 290 2950 470016 125.217 55.9657 2959.1 1673.93 4814.41 4814.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 3.2e-05 2048 460 3200 485376 121.682 55.9493 3320.22 1673.96 5172.02 5172.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 3.2e-05 4096 290 1950 496128 291.586 137.44 4025.58 4038.5 8493.44 8493.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 900 0.000512 2048 240 1400 28416 2.87334 3.45642 67.4055 104.477 178.289 178.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 0.000256 4096 290 2050 72480 13.9836 450.554 419.095 883.68 883.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 0.000128 512 490 550 133632 6.60746 3.50403 44.7845 103.87 158.937 159.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 0.001024 2048 100 200 18000 1.36778 4.79635 52.514 58.7196 58.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1530 6.4e-05 1024 70 1250 303552 17.5079 13.5092 284.393 419.225 734.736 734.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1260 0.000256 2048 190 2400 69120 5.81632 7.02851 213.666 209.197 435.78 435.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 290 0.001024 2048 77 3500 2304 2.73424 1.34064 12.6011 51.5566 68.3306 68.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 3.2e-05 2048 290 2950 465408 125.827 56.013 2390.72 1669.92 4242.68 4242.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 3.2e-05 2048 460 3200 483840 121.668 55.9512 2708.15 1671.01 4556.98 4557.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1160 3.2e-05 4096 290 1950 497664 291.549 137.666 3668.34 4033.25 8131.13 8131.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 900 0.000512 2048 240 1400 28512 2.89107 3.47546 55.2581 104.868 166.563 166.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 0.000256 4096 290 2050 72432 13.9832 368.509 419.087 801.65 801.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 0.000128 512 490 550 132096 6.62806 3.49674 38.2677 103.399 151.968 152.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 0.001024 2048 100 200 17856 1.36192 4.05693 52.2643 57.7252 57.7945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1530 6.4e-05 1024 70 1250 302592 17.5141 13.4961 241.19 418.815 691.115 691.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1260 0.000256 2048 190 2400 69120 5.79901 7.01178 181.828 208.835 403.548 403.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 290 0.001024 2048 77 3500 2304 2.76336 1.36202 11.6144 52.1956 68.0364 68.1326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 3.2e-05 2048 290 2950 466944 124.814 55.7532 2040.6 1666.12 3887.48 3887.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 3.2e-05 2048 460 3200 479232 121.894 55.7322 2281.98 1666.85 4126.64 4126.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1160 3.2e-05 4096 290 1950 494592 292.973 137.467 3177.86 4042.34 7650.97 7651.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 900 0.000512 2048 240 1400 28416 2.88544 3.46899 47.0276 104.746 158.196 158.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 0.000256 4096 290 2050 72384 13.9864 314.263 419.138 747.448 747.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 0.000128 512 490 550 135296 6.30554 3.51872 68.8828 104.85 183.721 183.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 0.001024 2048 100 200 18088 1.3711 8.01072 52.5256 61.951 62.0175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1530 6.4e-05 1024 70 1250 303744 17.551 13.5408 520.399 419.236 970.832 970.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 0.000256 2048 190 2400 69552 5.84909 7.05126 386.23 209.809 609.014 609.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 290 0.001024 2048 77 3500 2912 2.74013 1.35245 27.9694 52.0061 84.1691 84.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 3.2e-05 2048 290 2950 469504 125.943 56.168 4387.35 1674 6243.66 6243.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 3.2e-05 2048 460 3200 487424 121.625 56.1235 4946.22 1674.22 6798.39 6798.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 3.2e-05 4096 290 1950 498176 291.581 137.696 5998.66 4031.27 10459.5 10459.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 900 0.000512 2048 240 1400 28560 2.9009 3.47546 99.0227 104.898 210.369 210.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 0.000256 4096 290 2050 72576 13.9858 661.572 419.451 1095.05 1095.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 0.000128 512 490 550 134400 6.70819 3.5128 52.1477 104.897 167.435 167.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 0.001024 2048 100 200 18032 1.37046 5.40221 52.5269 59.341 59.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1530 6.4e-05 1024 70 1250 303744 17.5111 13.5124 328.541 419.324 778.988 779.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1260 0.000256 2048 190 2400 69440 5.8232 7.04698 245.772 209.654 468.37 468.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 290 0.001024 2048 77 3500 2688 2.74662 1.36192 16.7008 52.1552 73.0637 73.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 3.2e-05 2048 290 2950 469504 125.677 56.1024 2774.55 1674.17 4630.68 4630.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 3.2e-05 2048 460 3200 487424 121.379 56.0226 3136.93 1675.11 4989.63 4989.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 3.2e-05 4096 290 1950 496384 291.843 137.587 3805.5 4032.1 8267.35 8267.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 900 0.000512 2048 240 1400 28224 2.88077 3.45098 62.8531 104.451 173.706 173.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 0.000256 4096 290 2050 72464 13.9826 422.461 425.557 862.046 862.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 0.000128 512 490 550 134400 6.75507 3.51965 43.3664 104.818 158.636 158.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 0.001024 2048 100 200 17976 1.36938 4.63872 52.4677 58.5191 58.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1530 6.4e-05 1024 70 1250 303072 17.5906 13.7748 267.371 418.345 717.188 717.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1260 0.000256 2048 190 2400 69216 5.8528 7.07453 201.759 209.575 424.332 424.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 290 0.001024 2048 77 3500 2016 2.7255 1.3312 11.2448 51.0472 66.4532 66.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 3.2e-05 2048 290 2950 467712 126.006 56.1329 2262.39 1672.52 4117.24 4117.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 3.2e-05 2048 460 3200 483840 122.365 56.0519 2551.26 1673.2 4403.08 4403.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 3.2e-05 4096 290 1950 497280 291.765 137.578 3135.94 4023.44 7589.05 7589.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 900 0.000512 2048 240 1400 28224 2.88269 3.44678 51.866 104.188 162.452 162.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 0.000256 4096 290 2050 72408 13.9837 346.578 421.049 781.657 781.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 0.000128 512 490 550 132608 6.64272 3.49494 37.5805 103.764 151.656 151.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 0.001024 2048 100 200 17920 1.36829 4.01171 52.5211 57.9438 58.0137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1530 6.4e-05 1024 70 1250 302848 17.5063 13.5028 240.504 418.868 690.485 690.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1260 0.000256 2048 190 2400 68992 5.7897 7.04934 181.424 208.755 403.093 403.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 290 0.001024 2048 77 3500 1792 2.73654 1.33536 9.51984 51.2546 64.9407 65.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 3.2e-05 2048 290 2950 465920 126.014 55.9434 2030.86 1674.46 3887.47 3887.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 3.2e-05 2048 460 3200 487424 121.219 55.9739 2313.77 1674.46 4165.62 4165.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 3.2e-05 4096 290 1950 494592 292.398 137.639 2817.23 4042.74 7290.33 7290.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 900 0.000512 2048 240 1400 27776 2.8713 3.44061 46.6475 104.149 157.18 157.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 0.000256 4096 290 2050 72352 13.9837 313.903 419.153 747.084 747.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 0.000128 512 490 550 135168 6.45923 3.50822 72.2987 104.693 187.129 187.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 0.001024 2048 100 200 18048 1.36397 8.1423 52.4405 61.9876 62.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1530 6.4e-05 1024 70 1250 303616 17.4963 13.5146 509.709 419.39 960.218 960.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 0.000256 2048 190 2400 69504 5.81632 7.02259 381.778 209.546 604.239 604.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 290 0.001024 2048 77 3500 3072 2.75149 1.36982 28.9033 52.5545 85.6824 85.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 3.2e-05 2048 290 2950 471040 125.526 56.2213 4317.23 1677 6176.17 6176.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 3.2e-05 2048 460 3200 487424 121.559 56.0464 4847.61 1677.2 6702.62 6702.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 3.2e-05 4096 290 1950 497664 291.92 137.551 5920.59 4036.06 10386.5 10386.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 900 0.000512 2048 240 1400 28544 2.88157 3.47091 98.3556 104.765 209.545 209.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 0.000256 4096 290 2050 72512 13.9831 654.393 419.281 1087.71 1087.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 0.000128 512 490 550 135168 6.67747 3.50883 52.3823 104.648 167.391 167.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1210 0.001024 2048 100 200 17920 1.35834 5.60259 52.2206 59.2246 59.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1530 6.4e-05 1024 70 1250 303616 17.5107 13.5115 330.244 419.075 780.442 780.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 0.000256 2048 190 2400 69376 5.82 7.01722 246.746 209.18 468.838 468.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 290 0.001024 2048 77 3500 2560 2.71306 1.33962 16.0154 51.3003 71.4675 71.5571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 3.2e-05 2048 290 2950 466944 125.691 55.9133 2777.55 1670.05 4629.39 4629.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 3.2e-05 2048 460 3200 483328 121.974 55.9844 3121.94 1670.03 4970.13 4970.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 3.2e-05 4096 290 1950 497664 291.893 137.546 3849.13 4032.98 8311.86 8312.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 900 0.000512 2048 240 1400 28416 2.88934 3.47955 63.806 104.83 175.077 175.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 0.000256 4096 290 2050 72448 13.9751 427.428 418.785 860.235 860.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 0.000128 512 490 550 132096 6.63018 3.49507 44.2706 103.313 157.885 158.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 0.001024 2048 100 200 17856 1.35782 4.80435 52.2205 58.4246 58.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1530 6.4e-05 1024 70 1250 302592 17.5151 14.7583 279.386 418.47 730.233 730.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 0.000256 2048 190 2400 69120 5.79766 7.12771 208.723 208.658 430.379 430.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 290 0.001024 2048 77 3500 2304 2.75968 1.36109 12.9919 52.1621 69.3759 69.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 3.2e-05 2048 290 2950 466944 124.818 55.6585 2323.83 1664.7 4169.2 4169.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 3.2e-05 2048 460 3200 479232 121.844 55.7874 2594.99 1665.39 4438.2 4438.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 3.2e-05 4096 290 1950 494592 292.979 137.432 3255.31 4039 7725.06 7725.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 900 0.000512 2048 240 1400 28416 2.8849 3.46931 54.2904 104.66 165.376 165.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 0.000256 4096 290 2050 72384 13.9807 358.47 418.786 791.283 791.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 0.000128 512 490 550 135168 6.68518 3.51491 40.1158 104.736 155.222 155.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 0.001024 2048 100 200 17664 1.34963 4.61603 51.8802 57.8882 57.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1530 6.4e-05 1024 70 1250 302080 17.5002 13.4881 244.859 417.878 693.824 693.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1260 0.000256 2048 190 2400 69120 5.8225 7.07379 184.126 209.519 406.613 406.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 290 0.001024 2048 77 3500 2048 2.67542 1.31584 10.7305 50.2661 65.0851 65.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 3.2e-05 2048 290 2950 466944 125.638 56.0271 2051.61 1670.41 3903.87 3904.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 3.2e-05 2048 460 3200 483328 121.977 55.9739 2310.73 1671.1 4159.97 4160.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 3.2e-05 4096 290 1950 495616 290.891 137.275 2904.07 4023.28 7355.84 7356.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 900 0.000512 2048 240 1400 27648 2.86086 3.4279 46.9389 103.802 157.102 157.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 0.000256 4096 290 2050 72192 13.9683 319.975 418.107 752.095 752.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 0.000128 512 490 550 134784 6.30256 3.52051 75.6508 104.598 190.235 190.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 0.001024 2048 100 200 18072 1.36989 8.29235 52.5178 62.226 62.2901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1530 6.4e-05 1024 70 1250 303552 17.5602 13.5255 518.554 419.137 968.878 968.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 0.000256 2048 190 2400 69552 5.86224 7.05325 393.646 209.782 616.419 616.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 290 0.001024 2048 77 3500 2880 2.74454 1.35952 28.6735 52.1301 85.009 85.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 3.2e-05 2048 290 2950 470016 125.966 56.1073 4431.81 1675.96 6290.05 6290.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 3.2e-05 2048 460 3200 488448 121.642 56.2345 4998.41 1676.14 6852.62 6852.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 3.2e-05 4096 290 1950 497664 292.078 137.749 6089.33 4032.46 10552 10552.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 900 0.000512 2048 240 1400 28512 2.89389 3.46931 100.703 104.676 211.819 211.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 0.000256 4096 290 2050 72504 13.9835 675.983 419.104 1109.12 1109.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 0.000128 512 490 550 133632 6.54906 3.50822 57.2352 103.882 171.344 171.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 0.001024 2048 100 200 18000 1.36672 6.28669 52.5237 60.2201 60.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1530 6.4e-05 1024 70 1250 303552 17.5131 13.5777 368.832 419.285 819.306 819.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 0.000256 2048 190 2400 69120 5.8224 7.06394 279.192 209.224 501.374 501.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 290 0.001024 2048 77 3500 2304 2.73286 1.34022 16.1611 51.5586 71.8919 71.9831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 3.2e-05 2048 290 2950 465408 125.954 55.9673 3121.27 1670.15 4973.53 4973.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 3.2e-05 2048 460 3200 483840 121.684 55.9573 3526.74 1671.34 5375.91 5376.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 3.2e-05 4096 290 1950 497664 291.443 137.641 4323.31 4033.82 8786.54 8786.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 900 0.000512 2048 240 1400 28512 2.88973 3.4649 71.8256 104.874 183.127 183.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 0.000256 4096 290 2050 72432 13.9813 481.767 419.15 914.941 914.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 0.000128 512 490 550 134784 6.7279 3.52051 49.9704 104.621 165.012 165.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 0.001024 2048 100 200 17928 1.36762 4.86608 52.4772 58.754 58.8211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1530 6.4e-05 1024 70 1250 303264 17.5591 13.5209 304.933 418.645 754.76 754.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1260 0.000256 2048 190 2400 69120 5.83414 7.06522 230.174 209.247 452.395 452.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 290 0.001024 2048 77 3500 2592 2.73507 1.34941 16.1939 51.7145 72.0945 72.1818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 3.2e-05 2048 290 2950 463104 126.638 56.093 2563.06 1668.95 4414.94 4415.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 3.2e-05 2048 460 3200 483840 121.914 56.0807 2920.18 1668.95 4767.32 4767.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 3.2e-05 4096 290 1950 494208 293.015 137.464 3549.93 4031.33 8012.09 8012.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 900 0.000512 2048 240 1400 28080 2.87312 3.42835 58.6472 103.826 168.85 168.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 0.000256 4096 290 2050 72360 13.9816 398.191 418.808 831.023 831.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1910 0.000128 512 490 550 129024 6.63248 3.4857 44.7458 102.351 157.389 157.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 0.001024 2048 100 200 17856 1.36602 4.95002 52.4876 58.846 58.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1530 6.4e-05 1024 70 1250 302976 17.5063 13.5009 289.873 419.14 740.118 740.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 0.000256 2048 190 2400 69120 5.81872 7.0344 219.455 209.445 441.825 441.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 290 0.001024 2048 77 3500 1152 2.71242 1.31482 8.164 50.3662 62.6559 62.7476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 3.2e-05 2048 290 2950 460800 124.799 55.3226 2417.17 1656.86 4254.35 4254.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 3.2e-05 2048 460 3200 479232 120.753 55.3083 2727 1656.87 4560.12 4560.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 3.2e-05 4096 290 1950 493056 292.731 137.267 3335.21 4032 7797.53 7797.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 900 0.000512 2048 240 1400 28224 2.87334 3.45507 56.7709 104.405 167.58 167.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 0.000256 4096 290 2050 72288 13.9844 375.02 418.808 807.858 807.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1910 0.000128 512 490 550 132480 6.79254 3.52256 43.8182 104.814 159.12 159.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 0.001024 2048 100 200 17640 1.35642 4.3049 52.14 57.8449 57.9111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1530 6.4e-05 1024 70 1250 302400 17.5464 13.5177 265.514 418.065 714.745 714.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1260 0.000256 2048 190 2400 69120 5.84496 7.05402 200.633 209.828 423.432 423.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 290 0.001024 2048 77 3500 1440 2.76682 1.33606 9.3303 51.369 64.9023 64.9989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 3.2e-05 2048 290 2950 460800 127.224 55.9573 2214.87 1670.87 4069.13 4069.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 3.2e-05 2048 460 3200 483840 122.012 56.0804 2530.83 1670.92 4380.04 4380.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 3.2e-05 4096 290 1950 495360 291.837 137.346 3077.33 4023.98 7530.83 7531.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 900 0.000512 2048 240 1400 27360 2.85901 3.41133 51.2216 103.538 161.104 161.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 0.000256 4096 290 2050 72000 13.953 343.368 418.026 775.392 775.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 0.000128 512 490 550 135680 6.46032 3.51658 74.1048 104.953 189.204 189.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 0.001024 2048 100 200 18000 1.36422 8.19565 52.3064 61.9131 61.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1530 6.4e-05 1024 70 1250 303680 17.5263 13.5086 505.575 419.009 955.733 955.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 0.000256 2048 190 2400 69440 5.8177 7.02938 380.19 209.305 602.417 602.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 290 0.001024 2048 77 3500 2880 2.72557 1.35168 27.2176 51.8553 83.2533 83.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 3.2e-05 2048 290 2950 471040 125.584 56.1011 4319.11 1675.4 6176.4 6176.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 3.2e-05 2048 460 3200 488960 121.31 56.23 4874.73 1675.55 6728.03 6728.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 3.2e-05 4096 290 1950 497920 291.545 137.591 5896.8 4031.06 10357.3 10357.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 900 0.000512 2048 240 1400 28480 2.88387 3.46726 97.6327 104.619 208.675 208.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 0.000256 4096 290 2050 72480 13.9737 657.327 418.705 1090.05 1090.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 0.000128 512 490 550 133120 6.51267 3.49347 56.6235 103.302 170.101 170.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 0.001024 2048 100 200 17920 1.36269 5.77741 52.3141 59.4982 59.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1530 6.4e-05 1024 70 1250 303360 17.4921 13.4984 347.691 419.185 797.967 798.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1260 0.000256 2048 190 2400 69120 5.80608 7.02054 261.656 209.117 483.674 483.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 290 0.001024 2048 77 3500 2560 2.74496 1.35664 17.1562 52.0798 73.4383 73.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 3.2e-05 2048 290 2950 471040 125.341 56.0415 2964.32 1675.89 4821.78 4821.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 3.2e-05 2048 460 3200 486400 121.71 55.975 3320.81 1677.18 5175.87 5176.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 3.2e-05 4096 290 1950 496640 292.004 137.47 4027.47 4039.45 8496.72 8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 900 0.000512 2048 240 1400 28160 2.8735 3.4593 66.7262 104.416 177.546 177.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 0.000256 4096 290 2050 72320 13.9742 449.239 418.339 881.597 881.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 0.000128 512 490 550 130560 6.6785 3.49594 47.1163 103.348 160.814 160.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 0.001024 2048 100 200 17760 1.35987 5.18144 52.0958 58.6805 58.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1530 6.4e-05 1024 70 1250 303360 17.5018 13.5123 294.299 418.798 744.218 744.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 0.000256 2048 190 2400 69120 5.83066 7.08406 221.897 209.305 444.193 444.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 290 0.001024 2048 77 3500 2880 2.74438 1.36397 17.2341 52.294 73.7384 73.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 3.2e-05 2048 290 2950 468480 125.375 55.8989 2505.5 1668.99 4355.97 4356.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 3.2e-05 2048 460 3200 483840 121.677 55.9043 2819.46 1668.99 4666.23 4666.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 3.2e-05 4096 290 1950 495360 291.115 137.395 3455.35 4024.97 7909.17 7909.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 900 0.000512 2048 240 1400 27840 2.8631 3.41606 56.5388 103.759 166.651 166.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 0.000256 4096 290 2050 72240 13.9694 389.176 418.282 821.474 821.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1910 0.000128 512 490 550 133120 6.58003 3.4952 45.1354 103.497 158.879 159.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 0.001024 2048 100 200 17600 1.35088 5.1272 51.9262 58.4439 58.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1530 6.4e-05 1024 70 1250 302080 17.49 14.3687 271.018 418.004 720.98 721.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1260 0.000256 2048 190 2400 68480 5.80198 7.00006 203.915 208.86 425.651 425.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 290 0.001024 2048 77 3500 2560 2.77504 1.3712 15.2095 52.5568 72.01 72.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 3.2e-05 2048 290 2950 471040 125.52 56.0006 2324.94 1677.74 4184.4 4184.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 3.2e-05 2048 460 3200 481280 123.064 56.0046 2588.11 1677.72 4445.09 4445.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 3.2e-05 4096 290 1950 496640 292.944 137.361 3175.31 4051.02 7656.95 7657.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 900 0.000512 2048 240 1400 27520 2.86403 3.43859 51.7857 104.073 162.233 162.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 0.000256 4096 290 2050 72000 13.9592 353.913 417.808 785.724 785.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1910 0.000128 512 490 550 128000 6.7751 3.49184 43.0284 103.447 156.917 157.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 0.001024 2048 100 200 17600 1.36346 4.69411 52.0922 58.1933 58.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1530 6.4e-05 1024 70 1250 302400 17.5528 13.5229 259.879 419.009 710.064 710.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1260 0.000256 2048 190 2400 68800 5.81872 7.03472 197.194 209.297 419.417 419.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 290 0.001024 2048 77 3500 0 1.26112 0.005792 48.3983 49.7455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 3.2e-05 2048 290 2950 460800 124.426 56.5182 2183.72 1697.17 4062.1 4012.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 3.2e-05 2048 460 3200 473600 121.056 55.26 2447.3 1648.79 4272.59 4272.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 3.2e-05 4096 290 1950 492800 291.63 137.125 3043.32 4027.66 7500.06 7500.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 900 0.000512 2048 240 1400 28000 2.8711 3.44883 51.6183 104.191 162.202 162.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 0.000256 4096 290 2050 72000 13.9657 341.382 417.836 773.229 773.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1910 0.000128 512 490 600 135168 6.48714 3.51027 64.7665 104.918 179.849 179.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1210 0.001024 2048 100 180 18240 1.36461 6.0168 52.4465 59.873 59.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1530 6.4e-05 1024 70 1260 303232 17.5087 13.5054 410.915 419.104 861.138 861.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1260 0.000256 2048 190 2400 69760 5.82413 7.11206 305.883 209.601 528.492 528.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 290 0.001024 2048 77 3540 2944 2.74931 1.37011 22.577 52.416 79.2127 79.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 3.2e-05 2048 290 2940 466944 126.189 55.9695 3442.54 1675.28 5300.19 5300.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 3.2e-05 2048 460 3180 486400 121.813 56.0367 3869.55 1676.55 5724.14 5724.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1160 3.2e-05 4096 290 1920 496128 292.496 137.588 4853.13 4040.15 9323.71 9323.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 900 0.000512 2048 240 1380 28736 2.88563 3.47341 77.9566 104.751 189.139 189.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 0.000256 4096 290 2100 72448 13.9793 539.779 418.993 972.818 972.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1910 0.000128 512 490 600 134144 6.71338 3.51642 43.9387 104.601 158.944 159.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1210 0.001024 2048 100 180 18176 1.3607 4.03107 52.3709 57.8071 57.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1530 6.4e-05 1024 70 1260 303104 17.5353 13.4992 269.31 418.986 719.433 719.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1260 0.000256 2048 190 2400 69632 5.82486 7.06797 200.185 209.341 422.493 422.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 290 0.001024 2048 77 3540 2816 2.76211 1.37091 14.2844 52.5021 71.018 71.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 3.2e-05 2048 290 2940 466944 126.183 56.0005 2245.66 1675.45 4103.49 4103.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1380 3.2e-05 2048 460 3180 485376 122.136 55.9962 2521.23 1675.35 4374.91 4375.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1160 3.2e-05 4096 290 1920 495616 293.653 137.58 7215.61 4047.87 11695.1 11695.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 900 0.000512 2048 240 1380 28672 2.88806 3.46563 51.3512 104.749 162.528 162.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 0.000256 4096 290 2100 72384 13.9776 352.633 418.823 785.477 785.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1910 0.000128 512 490 600 133632 6.66611 3.50208 36.5567 104.382 151.278 151.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1210 0.001024 2048 100 180 18144 1.36931 9.71008 52.4229 63.5451 63.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1530 6.4e-05 1024 70 1260 302976 17.5045 14.0965 218.628 419.258 669.586 669.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1260 0.000256 2048 190 2400 69504 5.81392 7.03472 161.672 209.631 384.222 384.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 290 0.001024 2048 77 3540 2688 2.73219 1.35469 11.5616 51.9533 67.6996 67.7955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1030 3.2e-05 2048 290 2940 463872 126.496 55.9759 1802.82 1674.32 3659.8 3659.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1380 3.2e-05 2048 460 3180 485376 121.687 55.9342 2046.84 1674.33 3898.97 3899.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1160 3.2e-05 4096 290 1920 494592 293.239 137.404 7074.26 4044.2 11549.4 11549.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 900 0.000512 2048 240 1380 28416 2.87546 3.45952 41.5162 104.506 152.429 152.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 0.000256 4096 290 2100 72384 13.9817 286.015 419.404 719.448 719.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1910 0.000128 512 490 600 133120 6.74858 3.51216 32.0569 104.729 147.223 147.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1210 0.001024 2048 100 180 18048 1.35914 9.65616 52.2379 63.2959 63.3597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1530 6.4e-05 1024 70 1260 303104 17.5385 13.5844 189.432 419.385 640.04 640.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1260 0.000256 2048 190 2400 69376 5.8161 7.02259 139.994 209.33 362.235 362.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 290 0.001024 2048 77 3540 2048 2.72938 1.33734 8.00413 51.3356 63.5065 63.6006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1030 3.2e-05 2048 290 2940 462848 126.606 55.9555 1559.55 1671.32 3413.62 3413.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1380 3.2e-05 2048 460 3180 483328 121.967 55.9023 1762.55 1671.31 3611.92 3612.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1160 3.2e-05 4096 290 1920 495616 293.938 137.585 7483.7 4050.42 11966 11966.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 900 0.000512 2048 240 1380 28672 2.89501 3.4815 36.3814 104.912 147.738 147.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 0.000256 4096 290 2100 72320 13.9784 247.906 419.131 681.061 681.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 0.000128 512 490 600 135040 6.33373 3.52083 80.4864 104.896 195.402 195.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 0.001024 2048 100 180 18240 1.36614 8.25754 52.4603 62.125 62.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1530 6.4e-05 1024 70 1260 303040 17.5759 13.5281 575.784 418.848 1025.84 1025.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1260 0.000256 2048 190 2400 69760 5.86061 7.08403 421.84 209.582 644.441 644.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 290 0.001024 2048 77 3540 2880 2.74973 1.35869 30.3733 52.159 86.7397 86.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 3.2e-05 2048 290 2940 467200 126.462 56.1234 4750.18 1674.88 6607.84 6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 3.2e-05 2048 460 3180 486400 122.06 56.2072 5334.49 1676.87 7189.81 7189.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1160 3.2e-05 4096 290 1920 496000 293.46 137.83 6388.11 4042.07 10861.8 10862.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 900 0.000512 2048 240 1380 28720 2.89712 3.47296 107.514 104.702 218.659 218.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 0.000256 4096 290 2100 72440 13.9837 738.479 418.887 1171.39 1171.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 0.000128 512 490 600 134400 6.69917 3.51642 56.3448 104.956 171.69 171.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 0.001024 2048 100 180 18160 1.36192 5.42682 52.3645 59.1949 59.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1530 6.4e-05 1024 70 1260 303040 17.5292 13.716 355.698 419.002 806.047 806.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1260 0.000256 2048 190 2400 69600 5.81699 7.05706 262.915 209.308 485.171 485.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 290 0.001024 2048 77 3540 2560 2.73894 1.34829 16.7935 51.8537 72.833 72.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 3.2e-05 2048 290 2940 465920 126.461 56.0909 2937.93 1675.42 4796.09 4796.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 3.2e-05 2048 460 3180 486400 121.911 56.1219 3307.2 1675.47 5160.89 5161.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1160 3.2e-05 4096 290 1920 495360 293.513 137.672 4281.73 4044.61 8757.85 8758.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 900 0.000512 2048 240 1380 28640 2.88787 3.4633 67.4573 104.617 178.496 178.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 0.000256 4096 290 2100 72400 13.9817 460.577 425.179 899.797 899.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1910 0.000128 512 490 600 134400 6.71907 3.52218 47.3319 104.635 162.379 162.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 0.001024 2048 100 180 18120 1.36058 4.23654 52.4142 58.0532 58.1202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1530 6.4e-05 1024 70 1260 302400 17.5666 13.7912 289.979 419.062 740.5 740.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1260 0.000256 2048 190 2400 69600 5.85478 7.04928 214.25 209.803 437.03 437.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 290 0.001024 2048 77 3540 2400 2.75658 1.35565 13.7948 52.0124 70.0198 70.1134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 3.2e-05 2048 290 2940 464640 126.314 55.9901 2389.53 1670.1 4242.12 4242.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 3.2e-05 2048 460 3180 483840 121.911 55.9882 2692.2 1670.09 4540.38 4540.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1160 3.2e-05 4096 290 1920 495360 293.651 137.831 3601.52 4041.73 8075.06 8075.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 900 0.000512 2048 240 1380 28560 2.89696 3.46995 54.7529 104.815 166.007 166.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 0.000256 4096 290 2100 72360 13.9798 377.266 419.416 810.724 810.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1910 0.000128 512 490 600 130560 6.67216 3.48966 39.9568 103.372 153.666 153.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1210 0.001024 2048 100 180 18080 1.36253 3.39763 52.4052 57.2092 57.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1530 6.4e-05 1024 70 1260 302720 17.5145 13.4963 245.59 419.426 696.138 696.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1260 0.000256 2048 190 2400 69440 5.80678 7.01645 181.335 209.238 403.466 403.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 290 0.001024 2048 77 3540 2560 2.74618 1.35958 12.2747 52.1084 68.5863 68.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 3.2e-05 2048 290 2940 465920 126.266 56.0487 2029.3 1676.83 3888.65 3888.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1380 3.2e-05 2048 460 3180 486400 121.723 55.97 2291.41 1676.88 4146.18 4146.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1160 3.2e-05 4096 290 1920 494080 293.751 137.706 3102.5 4066.22 7600.51 7600.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 900 0.000512 2048 240 1380 28480 2.87744 3.46106 46.5345 104.477 157.421 157.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 0.000256 4096 290 2100 72320 13.9815 320.234 419.295 753.567 753.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 0.000128 512 490 600 135168 6.31523 3.51325 76.7948 104.859 191.646 191.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 0.001024 2048 100 180 18240 1.36397 7.38179 52.5413 61.33 61.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1530 6.4e-05 1024 70 1260 303168 17.5385 13.5118 529.672 419.477 980.3 980.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1260 0.000256 2048 190 2400 69696 5.82861 7.03651 386.599 209.774 609.314 609.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 290 0.001024 2048 77 3540 2880 2.74461 1.35885 28.2675 52.3358 84.8071 84.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 3.2e-05 2048 290 2940 465408 126.406 56.1336 4353.7 1674.18 6210.61 6210.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 3.2e-05 2048 460 3180 485376 121.845 56.0186 4896.14 1676.28 6750.48 6750.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 3.2e-05 4096 290 1920 496128 292.454 137.638 5865.23 4049.96 10345.6 10345.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 900 0.000512 2048 240 1380 28704 2.89382 3.47498 98.5274 104.892 209.86 209.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 0.000256 4096 290 2100 72432 13.9837 677.02 419.398 1110.45 1110.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 0.000128 512 490 600 133632 6.67725 3.50387 54.0412 104.38 168.772 168.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 0.001024 2048 100 180 18144 1.36218 4.92128 52.4145 58.7402 58.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1530 6.4e-05 1024 70 1260 302976 17.492 13.509 331.66 419.257 782.027 782.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1260 0.000256 2048 190 2400 69504 5.81949 7.04525 242.667 209.632 465.239 465.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 290 0.001024 2048 77 3540 2688 2.73267 1.35302 17.0543 51.951 73.1922 73.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 3.2e-05 2048 290 2940 463872 126.503 55.9794 2717.15 1674.29 4574.13 4574.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 3.2e-05 2048 460 3180 485376 121.639 55.9812 3068.23 1674.32 4920.36 4920.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 3.2e-05 4096 290 1920 494592 292.495 137.415 3667.07 4041.84 8139.15 8139.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 900 0.000512 2048 240 1380 28416 2.87174 3.45498 61.7242 104.502 172.624 172.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 0.000256 4096 290 2100 72384 13.982 426.324 419.394 859.744 859.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 0.000128 512 490 600 133632 6.59974 3.50618 44.863 103.88 159.022 159.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 0.001024 2048 100 180 18144 1.36691 4.0208 52.5435 57.9724 58.0417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1530 6.4e-05 1024 70 1260 302976 17.5417 13.509 270.571 419.361 721.089 721.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1260 0.000256 2048 190 2400 69408 5.81222 7.02429 199.45 209.224 421.583 421.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 290 0.001024 2048 77 3540 2304 2.73408 1.3433 12.1125 51.5541 67.8461 67.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 3.2e-05 2048 290 2940 460800 126.867 55.9286 2210.04 1670.13 4063.16 4063.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 3.2e-05 2048 460 3180 483840 121.643 55.8757 2511.9 1670.14 4359.75 4359.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 3.2e-05 4096 290 1920 495360 293.079 137.69 3028.16 4049.55 7508.79 7509.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 900 0.000512 2048 240 1380 28512 2.8905 3.4727 51.029 104.874 162.338 162.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 0.000256 4096 290 2100 72288 13.9715 351.834 419.088 784.937 784.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1910 0.000128 512 490 600 132096 6.63274 3.49184 39.6933 104.305 154.294 154.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 0.001024 2048 100 180 18048 1.3583 4.03645 52.8688 58.3059 58.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1530 6.4e-05 1024 70 1260 302592 17.5132 13.4982 243.314 422.499 696.925 697.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1260 0.000256 2048 190 2400 69120 5.80813 7.00211 178.986 210.673 402.538 402.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 290 0.001024 2048 77 3540 2304 2.76461 1.36022 11.3074 52.6571 68.186 68.2793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 3.2e-05 2048 290 2940 460800 126.315 55.6339 1993.76 1680.77 3856.66 3856.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 3.2e-05 2048 460 3180 479232 121.897 55.6972 2240.04 1680.76 4098.59 4098.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1160 3.2e-05 4096 290 1920 494592 293.028 137.45 3035.26 4077.85 7543.9 7544.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 900 0.000512 2048 240 1380 28416 2.88397 3.46912 46.6109 105.668 158.704 158.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 0.000256 4096 290 2100 72192 13.966 317.122 422.513 753.662 753.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1910 0.000128 512 490 600 130560 6.68755 3.49626 34.4536 103.347 148.156 148.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 0.001024 2048 100 180 18000 1.36198 3.4663 52.3726 57.243 57.3087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1530 6.4e-05 1024 70 1260 302400 17.5328 13.5083 210.864 418.794 660.801 660.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1260 0.000256 2048 190 2400 69120 5.82861 7.03542 155.691 209.304 377.934 378.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 290 0.001024 2048 77 3540 1920 2.78669 1.35949 8.75898 52.2854 65.2889 65.3822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 3.2e-05 2048 290 2940 460800 126.924 55.9102 1729.94 1668.99 3581.96 3582.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 3.2e-05 2048 460 3180 483840 121.755 56.0533 1964.45 1669 3811.45 3811.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1160 3.2e-05 4096 290 1920 491520 294.503 137.612 2664.81 4039.5 7136.76 7137.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 900 0.000512 2048 240 1380 27840 2.85901 3.41402 39.712 103.757 149.812 149.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 0.000256 4096 290 2100 72240 13.9774 275.037 419.002 708.076 708.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 0.000128 512 490 600 134400 6.54432 3.51901 73.4167 104.767 188.408 188.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 0.001024 2048 100 180 18200 1.36291 7.30112 52.4067 61.1145 61.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1530 6.4e-05 1024 70 1260 303072 17.5725 13.5434 502.49 418.892 952.605 952.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1260 0.000256 2048 190 2400 69664 5.85549 7.12499 368.789 209.629 591.471 591.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 290 0.001024 2048 77 3540 2688 2.74778 1.35443 25.2901 51.9606 81.4535 81.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 3.2e-05 2048 290 2940 465920 126.517 56.0364 4151.14 1672.63 6006.53 6006.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 3.2e-05 2048 460 3180 485632 122.036 56.1505 4663.29 1672.78 6514.45 6514.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 3.2e-05 4096 290 1920 495488 293.774 137.873 5603.43 4046.41 10081.8 10082.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 900 0.000512 2048 240 1380 28672 2.89792 3.47574 94.2715 104.813 205.535 205.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 0.000256 4096 290 2100 72408 13.9735 648.182 418.915 1081.12 1081.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 0.000128 512 490 600 134400 6.70563 3.51114 52.4191 104.906 167.716 167.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 0.001024 2048 100 180 18144 1.36589 4.98538 52.4616 58.8552 58.9209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1530 6.4e-05 1024 70 1260 302848 17.5471 13.5189 319.052 419.482 769.702 769.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1260 0.000256 2048 190 2400 69440 5.82554 7.0623 234.699 209.674 457.339 457.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 290 0.001024 2048 77 3540 2688 2.7425 1.3601 16.1696 52.1622 72.5302 72.6241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 3.2e-05 2048 290 2940 465920 126.296 56.0415 2630.42 1674.34 4487.29 4487.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 3.2e-05 2048 460 3180 483840 122.213 56.0197 2940.56 1674.35 4793.34 4793.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 3.2e-05 4096 290 1920 494592 292.998 137.727 3555.55 4047.67 8034.28 8034.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 900 0.000512 2048 240 1380 28448 2.87776 3.46054 59.5854 104.46 170.456 170.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 0.000256 4096 290 2100 72352 13.9788 411.509 419.307 844.841 844.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1910 0.000128 512 490 600 134400 6.75626 3.51642 44.3067 104.946 159.695 159.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 0.001024 2048 100 180 17976 1.35888 3.92413 52.1575 57.4875 57.5554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1530 6.4e-05 1024 70 1260 302400 17.5853 13.5272 266.456 418.845 716.517 716.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1260 0.000256 2048 190 2400 69552 5.8639 7.05178 197.572 209.829 420.391 420.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 290 0.001024 2048 77 3540 2016 2.73008 1.33546 10.8422 51.1106 66.1178 66.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 3.2e-05 2048 290 2940 462336 127.178 56.0622 2185.6 1674.51 4043.55 4043.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 3.2e-05 2048 460 3180 483840 122.396 56.0665 2476.18 1674.49 4329.33 4329.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 3.2e-05 4096 290 1920 494592 294.154 137.659 3009.5 4049.25 7490.89 7491.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 900 0.000512 2048 240 1380 28224 2.88154 3.4489 50.1699 104.313 160.887 160.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 0.000256 4096 290 2100 72240 13.9788 346.802 419.017 779.847 779.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1910 0.000128 512 490 600 132608 6.63184 3.49462 38.6646 103.692 152.652 152.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 0.001024 2048 100 180 17920 1.35782 3.64749 52.1134 57.1615 57.2257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1530 6.4e-05 1024 70 1260 301952 17.5054 14.8541 233.315 418.579 684.354 684.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1260 0.000256 2048 190 2400 68992 5.80016 7.01389 171.977 208.601 393.464 393.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 290 0.001024 2048 77 3540 1792 2.73773 1.33734 8.9823 51.219 64.3748 64.4679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 3.2e-05 2048 290 2940 465920 126.043 55.9808 1937.41 1673.28 3792.9 3793.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 3.2e-05 2048 460 3180 480256 122.928 56.0884 2160.83 1673.28 4013.31 4013.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 3.2e-05 4096 290 1920 494592 292.325 137.609 2645.26 4044.03 7119.54 7119.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 900 0.000512 2048 240 1380 28224 2.86579 3.44499 43.7681 104.072 154.223 154.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 0.000256 4096 290 2100 72128 13.9652 304.445 418.367 736.82 736.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1910 0.000128 512 490 600 129920 6.65802 3.48979 34.1897 102.6 147.108 147.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 0.001024 2048 100 180 17920 1.35872 3.05651 52.308 56.7662 56.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1530 6.4e-05 1024 70 1260 301280 17.5964 13.6137 205.722 418.35 655.383 655.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1260 0.000256 2048 190 2400 69440 5.8647 7.07494 153.077 209.8 375.887 375.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 290 0.001024 2048 77 3540 2240 2.76717 1.35216 10.0177 52.007 66.2448 66.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 3.2e-05 2048 290 2940 456960 126.696 55.5561 1677.71 1660.18 3520.34 3520.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 3.2e-05 2048 460 3180 474880 122.277 55.5172 1886.49 1660.2 3724.68 3724.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1160 3.2e-05 4096 290 1920 492800 294.934 137.693 2353.13 4043.32 6829.39 6829.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 900 0.000512 2048 240 1380 28000 2.89178 3.46493 38.3806 104.601 149.409 149.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 0.000256 4096 290 2100 71960 13.9571 268.473 420.419 702.893 702.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 0.000128 512 490 600 134144 6.51475 3.512 71.2052 104.699 186.096 186.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 0.001024 2048 100 180 18176 1.36355 6.88336 52.4141 60.7044 60.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1530 6.4e-05 1024 70 1260 303104 17.5158 13.4964 478.655 419.381 929.152 929.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1260 0.000256 2048 190 2400 69632 5.82554 7.14221 347.961 209.544 570.55 570.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 290 0.001024 2048 77 3540 2816 2.75837 1.37635 24.3492 52.5511 81.132 81.2278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 3.2e-05 2048 290 2940 466944 126.248 55.9841 3918.07 1676.92 5777.42 5777.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 3.2e-05 2048 460 3180 485376 122.016 56.0787 4385.13 1677.2 6240.63 6240.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 3.2e-05 4096 290 1920 495616 292.905 137.587 5336.57 4046.89 9814.3 9814.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 900 0.000512 2048 240 1380 28672 2.88374 3.47037 89.6063 104.762 200.8 200.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 0.000256 4096 290 2100 72384 13.9776 608.303 419.221 1041.55 1041.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 0.000128 512 490 600 133120 6.73766 3.5079 52.6863 104.743 167.848 167.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 0.001024 2048 100 180 18048 1.35782 4.99302 52.2405 58.6336 58.6998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1530 6.4e-05 1024 70 1260 303104 17.5217 13.504 322.316 419.47 772.913 773.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1260 0.000256 2048 190 2400 69376 5.81584 7.03962 235.872 209.372 458.171 458.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 290 0.001024 2048 77 3540 2048 2.73248 1.33869 12.4515 51.3454 67.9674 68.0592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 3.2e-05 2048 290 2940 462848 126.696 55.8805 2619.4 1671.87 4474.04 4474.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 3.2e-05 2048 460 3180 483328 121.959 55.9084 2948.61 1673.25 4799.91 4800.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 3.2e-05 4096 290 1920 495616 292.827 137.637 3656.3 4047.52 8134.61 8134.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 900 0.000512 2048 240 1380 28672 2.89363 3.48474 61.4463 104.931 172.824 172.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 0.000256 4096 290 2100 72320 13.9718 417.757 425.364 857.141 857.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1910 0.000128 512 490 600 132096 6.63469 3.49405 44.6198 103.334 158.255 158.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 0.001024 2048 100 180 18048 1.36093 4.51094 52.378 58.289 58.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1530 6.4e-05 1024 70 1260 302592 17.5274 13.4992 267.065 418.53 716.727 716.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1260 0.000256 2048 190 2400 69120 5.79722 7.00237 195.203 208.689 416.762 416.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 290 0.001024 2048 77 3540 2304 2.76595 1.35987 11.9941 52.162 68.3807 68.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 3.2e-05 2048 290 2940 460800 126.33 55.72 2160.45 1664.97 4007.67 4007.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 3.2e-05 2048 460 3180 479232 121.902 55.7138 2423.96 1665.52 4267.29 4267.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 3.2e-05 4096 290 1920 494592 292.957 137.432 3026.84 4039.57 7497.13 7497.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 900 0.000512 2048 240 1380 28416 2.88563 3.46522 51.1622 104.689 162.274 162.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 0.000256 4096 290 2100 72192 13.9714 346.347 420.886 781.25 781.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1910 0.000128 512 490 600 131072 6.84227 3.51341 40.0663 104.729 155.322 155.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 0.001024 2048 100 180 17920 1.36138 4.32915 52.1972 57.9295 57.9971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1530 6.4e-05 1024 70 1260 302080 17.499 13.5643 246.727 417.874 695.769 695.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1260 0.000256 2048 190 2400 69120 5.81734 7.03251 179.327 209.513 401.76 401.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 290 0.001024 2048 77 3540 1024 2.71722 1.31478 6.16858 50.2731 60.5737 60.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 3.2e-05 2048 290 2940 458752 127.44 55.8551 1968.33 1670.4 3822.21 3822.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 3.2e-05 2048 460 3180 483328 121.973 55.8308 2234.85 1671.09 4083.93 4084.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 3.2e-05 4096 290 1920 491520 293.926 137.587 2785.75 4045.17 7262.76 7263.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 900 0.000512 2048 240 1380 28160 2.8631 3.42138 47.3952 103.797 157.548 157.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 0.000256 4096 290 2100 72192 13.9735 318.448 418.826 751.291 751.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1910 0.000128 512 490 600 128000 6.79162 3.48922 35.9102 103.483 149.85 149.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 0.001024 2048 100 180 17920 1.36013 3.82499 52.409 57.637 57.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1530 6.4e-05 1024 70 1260 300800 17.5125 13.4861 223.84 417.968 672.907 673.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1260 0.000256 2048 190 2400 69120 5.80624 7.02186 164.979 208.833 386.713 386.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 290 0.001024 2048 77 3540 2560 2.77658 1.37011 11.6907 52.5439 68.481 68.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 3.2e-05 2048 290 2940 460800 127.66 56.0435 1806.66 1677.46 3668.02 3668.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 3.2e-05 2048 460 3180 481280 123.056 55.9849 2033.07 1677.46 3889.76 3889.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 3.2e-05 4096 290 1920 491520 296.398 137.331 2542.18 4078.68 7054.9 7055.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 900 0.000512 2048 240 1380 28160 2.86579 3.44051 43.0817 104.061 153.52 153.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 0.000256 4096 290 2100 72000 13.9588 290.009 418.491 722.503 722.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 0.000128 512 490 576 134144 6.51722 3.51437 61.8891 105.011 177.098 177.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1210 0.001024 2048 100 192 18176 1.36541 6.32874 52.5444 60.282 60.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1530 6.4e-05 1024 70 1216 303360 17.4994 13.5027 391.471 419.478 842.05 842.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1260 0.000256 2048 190 2368 69760 5.82246 7.08403 299.049 209.779 521.808 521.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 290 0.001024 2048 77 3520 2688 2.75706 1.36806 20.1054 52.4647 76.7983 76.8901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 3.2e-05 2048 290 2944 473088 124.752 56.0087 3436.54 1676.72 5294.21 5294.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 3.2e-05 2048 460 3200 488448 121.331 56.0006 3853.35 1678.21 5709.08 5709.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1160 3.2e-05 4096 290 1920 501760 286.113 136.947 4833.55 4013.34 9270.28 9270.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 900 0.000512 2048 240 1408 28416 2.8841 3.47136 77.8518 104.836 189.116 189.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 0.000256 4096 290 2048 72608 13.9919 518.28 419.457 951.786 951.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 0.000128 512 490 576 133120 6.74739 3.50893 42.303 104.699 157.431 157.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1210 0.001024 2048 100 192 18112 1.36579 4.17382 52.4696 58.0526 58.1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1530 6.4e-05 1024 70 1216 303104 17.5326 13.4994 250.681 419.388 701.205 701.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1260 0.000256 2048 190 2368 69632 5.82048 7.06035 191.279 209.545 413.776 413.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 290 0.001024 2048 77 3520 2560 2.76986 1.37178 12.6223 52.5521 69.4167 69.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 3.2e-05 2048 290 2944 473088 124.869 55.9989 2197.29 1677.03 4055.39 4055.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1380 3.2e-05 2048 460 3200 487424 121.594 55.9766 2464.2 1676.97 4318.94 4319.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1160 3.2e-05 4096 290 1920 501760 287.044 136.978 7095.17 4017.98 11537.5 11537.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 900 0.000512 2048 240 1408 28288 2.88621 3.47088 50.1322 104.761 161.32 161.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 0.000256 4096 290 2048 72576 13.9858 333.074 419.504 766.607 766.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1910 0.000128 512 490 576 132096 6.71747 3.50598 35.1676 104.274 149.837 149.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1210 0.001024 2048 100 192 18048 1.3584 9.86906 52.3346 63.6063 63.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1530 6.4e-05 1024 70 1216 302976 17.4839 13.4921 207.071 418.84 656.985 657.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1260 0.000256 2048 190 2368 69504 5.82173 7.07219 157.501 209.426 379.891 379.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 290 0.001024 2048 77 3520 2304 2.74864 1.35264 9.78976 51.8965 65.8881 65.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1030 3.2e-05 2048 290 2944 470016 125.272 55.9432 1800.86 1672.66 3654.93 3655.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1380 3.2e-05 2048 460 3200 485376 121.662 55.9168 2030.14 1672.65 3880.56 3880.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1160 3.2e-05 4096 290 1920 500736 286.246 136.834 6972.62 4008.92 11405 11405.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 900 0.000512 2048 240 1408 28224 2.8753 3.45722 41.6852 104.397 152.486 152.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 0.000256 4096 290 2048 72480 13.9892 275.251 420.906 710.188 710.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1910 0.000128 512 490 576 133120 6.75328 3.51437 31.1281 104.63 146.197 146.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1210 0.001024 2048 100 192 18048 1.36451 9.85702 52.414 63.6787 63.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1530 6.4e-05 1024 70 1216 303104 17.5276 13.5007 178.599 419.018 628.75 628.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1260 0.000256 2048 190 2368 69376 5.82061 7.02083 136.197 209.149 358.259 358.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 290 0.001024 2048 77 3520 2048 2.7321 1.33888 7.92755 51.2942 63.3933 63.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1030 3.2e-05 2048 290 2944 471040 124.607 56.0223 1557.06 1669.84 3407.72 3407.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1380 3.2e-05 2048 460 3200 483328 121.946 55.9534 1740.14 1669.83 3588.05 3588.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1160 3.2e-05 4096 290 1920 501760 287.261 136.969 6900.37 4012.85 11337.8 11338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 900 0.000512 2048 240 1408 28160 2.88989 3.48838 36.3305 104.824 147.607 147.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 0.000256 4096 290 2048 72448 13.9869 237.74 418.71 670.48 670.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 0.000128 512 490 576 133760 6.38099 3.52502 76.6751 104.924 191.668 191.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 0.001024 2048 100 192 18160 1.36806 8.51354 52.4819 62.4051 62.4715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1530 6.4e-05 1024 70 1216 303200 17.5722 13.5387 531.55 418.946 981.708 981.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1260 0.000256 2048 190 2368 69760 5.85507 7.08608 402.092 209.635 624.739 624.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 290 0.001024 2048 77 3520 2560 2.76221 1.36304 26.0367 52.1731 82.4312 82.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 3.2e-05 2048 290 2944 472320 125.241 56.1528 4611.77 1675.31 6468.66 6468.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 3.2e-05 2048 460 3200 487680 121.793 56.1062 5167.08 1675.38 7020.56 7020.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 3.2e-05 4096 290 1920 501760 287.029 137.172 6230.71 4009.85 10665.1 10665.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 900 0.000512 2048 240 1408 28400 2.89382 3.4761 105.021 104.719 216.183 216.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 0.000256 4096 290 2048 72600 13.994 696.898 419.098 1130.03 1130.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 0.000128 512 490 576 133120 6.7655 3.51642 53.8156 105.051 169.326 169.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 0.001024 2048 100 192 18080 1.35987 4.98752 52.4205 58.8111 58.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1530 6.4e-05 1024 70 1216 303040 17.5279 13.5209 325.299 419.412 775.86 775.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1260 0.000256 2048 190 2368 69600 5.82192 7.10781 246.041 209.502 468.546 468.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 290 0.001024 2048 77 3520 2240 2.75322 1.35027 14.5302 51.9054 70.6422 70.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 3.2e-05 2048 290 2944 471040 125.514 56.0394 2802.32 1677.03 4661.1 4661.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 3.2e-05 2048 460 3200 486400 121.885 56.0629 3138.41 1678.18 4994.72 4994.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1160 3.2e-05 4096 290 1920 501760 286.287 137.031 4074.87 4014.16 8512.69 8512.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 900 0.000512 2048 240 1408 28320 2.88493 3.47341 64.3575 104.717 175.503 175.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 0.000256 4096 290 2048 72560 13.9956 423.41 419.51 856.974 857.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 0.000128 512 490 576 132480 6.77571 3.51846 43.9098 104.648 159.02 159.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 0.001024 2048 100 192 18000 1.3593 4.31779 52.3175 58.0375 58.1046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1530 6.4e-05 1024 70 1216 302880 17.5638 13.5253 267.113 419.031 717.332 717.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1260 0.000256 2048 190 2368 69600 5.84701 7.06163 202.958 209.838 425.775 425.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 290 0.001024 2048 77 3520 2400 2.75885 1.35373 12.9489 52.0105 69.1708 69.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 3.2e-05 2048 290 2944 468480 125.524 55.9455 2302.73 1670.24 4154.63 4154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 3.2e-05 2048 460 3200 483840 122.009 55.9677 2581.67 1670.26 4430.09 4430.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1160 3.2e-05 4096 290 1920 501120 287.117 137.125 3467.54 4014.97 7907.08 7907.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 900 0.000512 2048 240 1408 28320 2.90256 3.47504 53.2255 104.829 164.501 164.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 0.000256 4096 290 2048 72480 13.9796 351.875 419.299 785.214 785.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 0.000128 512 490 576 130560 6.67994 3.49408 38.2229 103.296 151.864 151.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1210 0.001024 2048 100 192 17920 1.36093 3.5249 52.1584 57.0872 57.1575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1530 6.4e-05 1024 70 1216 302720 17.5186 13.501 229.27 419.121 679.508 679.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1260 0.000256 2048 190 2368 69440 5.79789 7.06774 173.981 209.092 396.016 396.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 290 0.001024 2048 77 3520 1920 2.77146 1.35987 9.19046 52.0743 65.4984 65.5933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 3.2e-05 2048 290 2944 471040 125.307 55.9824 1987.56 1675.64 3844.68 3844.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 3.2e-05 2048 460 3200 486400 121.687 56.0274 2229.55 1675.62 4083.08 4083.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1160 3.2e-05 4096 290 1920 501760 285.911 136.907 3039.31 4015.26 7477.7 7477.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 900 0.000512 2048 240 1408 28160 2.87686 3.45594 45.4106 104.398 156.211 156.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 0.000256 4096 290 2048 72480 13.9884 301.731 419.115 734.893 734.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1910 0.000128 512 490 576 131200 6.6984 3.49779 34.303 103.405 148.08 148.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1210 0.001024 2048 100 192 18000 1.36771 3.23379 52.5332 57.1783 57.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1530 6.4e-05 1024 70 1216 302400 17.5791 13.5664 208.806 419.088 659.144 659.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1260 0.000256 2048 190 2368 69200 5.82614 7.0663 158.456 208.938 380.357 380.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 290 0.001024 2048 77 3520 2400 2.77347 1.36061 10.3483 52.2213 66.8035 66.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 3.2e-05 2048 290 2944 467200 125.167 55.8432 1801.39 1666.83 3649.42 3649.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1380 3.2e-05 2048 460 3200 480000 122.209 55.7812 2009.58 1666.82 3854.59 3854.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1160 3.2e-05 4096 290 1920 499200 289.826 137.452 9128.12 4025.35 13581.1 13581.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 900 0.000512 2048 240 1408 28000 2.89821 3.46982 42.1868 104.808 153.434 153.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 0.000256 4096 290 2048 72400 13.9858 277.156 419.243 710.428 710.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 0.000128 512 490 576 133632 6.53546 3.51437 72.6918 104.731 187.635 187.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 0.001024 2048 100 192 18144 1.36192 7.60627 52.4459 61.456 61.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1530 6.4e-05 1024 70 1216 303168 17.535 13.5086 492.615 418.949 942.711 942.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1260 0.000256 2048 190 2368 69696 5.83299 7.03344 370.178 209.506 592.624 592.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 290 0.001024 2048 77 3520 2496 2.75907 1.36211 23.7709 52.2678 80.2585 80.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 3.2e-05 2048 290 2944 471552 124.938 56.0579 4254.43 1672.17 6107.79 6107.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 3.2e-05 2048 460 3200 486912 121.467 56.0415 4766.37 1673.74 6617.81 6617.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 3.2e-05 4096 290 1920 501504 285.887 136.919 5725.55 4020.9 10169.6 10169.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 900 0.000512 2048 240 1408 28416 2.88768 3.46522 96.6937 104.761 207.882 207.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 0.000256 4096 290 2048 72576 13.9902 639.504 418.924 1072.46 1072.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 0.000128 512 490 576 132096 6.72432 3.50541 51.6141 104.292 166.31 166.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 0.001024 2048 100 192 18048 1.35987 5.04627 52.3382 58.7885 58.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1530 6.4e-05 1024 70 1216 302976 17.498 13.4988 307.821 418.922 757.845 757.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1260 0.000256 2048 190 2368 69504 5.82246 7.03283 230.45 209.46 452.837 452.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 290 0.001024 2048 77 3520 2304 2.74797 1.35475 14.206 51.9061 70.3134 70.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 3.2e-05 2048 290 2944 470016 125.329 55.8965 2647.7 1672.94 4502.06 4502.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 3.2e-05 2048 460 3200 485376 121.647 55.895 2978.35 1672.94 4829.02 4829.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 3.2e-05 4096 290 1920 500736 285.536 136.79 3584.85 4009.14 8016.66 8016.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 900 0.000512 2048 240 1408 28224 2.86925 3.45498 60.5635 104.415 171.374 171.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 0.000256 4096 290 2048 72480 13.9817 400.612 418.824 833.466 833.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 0.000128 512 490 576 131328 6.70035 3.50666 42.0641 103.774 156.22 156.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 0.001024 2048 100 192 18000 1.36384 4.12179 52.3227 57.8502 57.9154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1530 6.4e-05 1024 70 1216 302976 17.5348 13.6533 250.881 418.852 701.029 701.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1260 0.000256 2048 190 2368 69408 5.81901 7.02518 189.986 209.121 412.023 412.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 290 0.001024 2048 77 3520 1728 2.7601 1.3407 9.01165 51.5034 64.7158 64.8091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 3.2e-05 2048 290 2944 470016 124.729 55.918 2168.86 1668.46 4018.16 4018.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 3.2e-05 2048 460 3200 483840 121.676 56.0064 2432.42 1668.46 4278.75 4278.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 3.2e-05 4096 290 1920 499968 288.429 137.294 2949.52 4024.14 7399.71 7399.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 900 0.000512 2048 240 1408 28224 2.8881 3.46874 50.2311 104.772 161.43 161.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 0.000256 4096 290 2048 72432 13.9893 331.291 418.702 764.03 764.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 0.000128 512 490 576 129024 6.75472 3.4929 36.8498 103.396 150.667 150.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 0.001024 2048 100 192 17856 1.35923 4.12637 52.1134 57.64 57.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1530 6.4e-05 1024 70 1216 302592 17.5329 13.503 223.253 418.784 673.179 673.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1260 0.000256 2048 190 2368 69120 5.80883 7.07379 168.097 208.815 389.872 389.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 290 0.001024 2048 77 3520 2304 2.76749 1.36461 10.7395 52.1917 67.1638 67.2584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 3.2e-05 2048 290 2944 466944 124.857 55.7525 1914.99 1665.97 3761.77 3761.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 3.2e-05 2048 460 3200 479232 121.893 55.6806 2130.78 1665.97 3974.52 3974.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1160 3.2e-05 4096 290 1920 500736 286.012 136.811 2904.6 4012.9 7340.66 7340.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 900 0.000512 2048 240 1408 28032 2.88154 3.46979 44.5514 104.735 155.713 155.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 0.000256 4096 290 2048 72384 13.9912 293.069 419.07 726.193 726.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 0.000128 512 490 576 130560 6.70064 3.49792 32.5235 103.323 146.223 146.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 0.001024 2048 100 192 17760 1.35469 3.56621 51.9378 56.9024 56.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1530 6.4e-05 1024 70 1216 302400 17.5364 13.5141 195.254 418.692 645.102 645.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1260 0.000256 2048 190 2368 69120 5.8327 7.03968 148.118 209.248 370.313 370.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 290 0.001024 2048 77 3520 1920 2.78333 1.36176 8.97552 52.2746 65.4988 65.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 3.2e-05 2048 290 2944 468480 125.343 55.9469 1691.69 1668.56 3541.74 3541.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 3.2e-05 2048 460 3200 483840 121.752 55.9859 1899.88 1668.58 3746.39 3746.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1160 3.2e-05 4096 290 1920 499200 286.204 136.694 2603.09 3997.33 7023.66 7023.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 900 0.000512 2048 240 1408 27840 2.86147 3.42029 38.922 103.731 149.01 149.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 0.000256 4096 290 2048 72240 13.976 258.238 420.506 692.781 692.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 0.000128 512 490 576 133504 6.56205 3.52051 69.6732 104.765 184.693 184.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 0.001024 2048 100 192 18144 1.36816 7.42035 52.4811 61.3157 61.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1530 6.4e-05 1024 70 1216 303072 17.557 13.5351 459.388 418.889 909.473 909.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1260 0.000256 2048 190 2368 69776 5.84704 7.06963 348.864 209.63 571.485 571.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 290 0.001024 2048 77 3520 2464 2.7536 1.35373 21.8084 51.9614 77.9793 78.0718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 3.2e-05 2048 290 2944 471296 125.273 56.0271 3983.82 1672.76 5838.07 5838.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 3.2e-05 2048 460 3200 487424 121.615 56.1193 4466.37 1672.77 6317.07 6317.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 3.2e-05 4096 290 1920 501760 286.91 137.081 5381.97 4008.7 9815.01 9815.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 900 0.000512 2048 240 1408 28336 2.89869 3.48179 90.7091 104.808 201.971 202.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 0.000256 4096 290 2048 72576 13.9943 602.731 419.066 1035.84 1035.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 0.000128 512 490 576 132608 6.72067 3.51251 48.9147 104.897 164.217 164.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 0.001024 2048 100 192 18032 1.36192 5.03808 52.3773 58.82 58.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1530 6.4e-05 1024 70 1216 302848 17.5403 13.5182 290.255 419.361 740.783 740.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1260 0.000256 2048 190 2368 69664 5.83037 7.03965 220.761 209.671 443.377 443.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 290 0.001024 2048 77 3520 2240 2.76339 1.3599 13.2017 52.1606 69.5876 69.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 3.2e-05 2048 290 2944 469504 125.696 56.2318 2516.98 1674.31 4373.41 4373.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 3.2e-05 2048 460 3200 487424 121.397 56.0312 2840.25 1674.29 4692.17 4692.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 3.2e-05 4096 290 1920 499968 287.179 137.001 3439.04 4019.67 7883.23 7883.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 900 0.000512 2048 240 1408 28000 2.87709 3.45952 57.4853 104.457 168.351 168.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 0.000256 4096 290 2048 72464 13.985 383.65 419.156 816.837 816.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 0.000128 512 490 576 131712 6.83443 3.51859 41.3871 104.942 156.862 156.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 0.001024 2048 100 192 17976 1.35987 3.99866 52.3833 57.785 57.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1530 6.4e-05 1024 70 1216 302400 17.5829 13.531 245.516 418.845 695.575 695.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1260 0.000256 2048 190 2368 69552 5.85565 7.0559 187.509 209.829 410.322 410.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 290 0.001024 2048 77 3520 2016 2.72845 1.3312 10.2753 51.1119 65.5483 65.6424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 3.2e-05 2048 290 2944 467712 126.054 56.0746 2119.1 1674.56 3975.97 3976.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 3.2e-05 2048 460 3200 483840 122.414 56.1358 2389.86 1674.54 4243.14 4243.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 3.2e-05 4096 290 1920 499968 288.171 137.202 2916.35 4021.26 7363.3 7363.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 900 0.000512 2048 240 1408 27888 2.88074 3.45744 48.9678 104.315 159.693 159.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 0.000256 4096 290 2048 72408 13.9858 325.927 419.168 759.124 759.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 0.000128 512 490 576 129024 6.77462 3.4969 35.7942 103.762 150.006 150.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 0.001024 2048 100 192 17920 1.36362 3.73302 52.3812 57.5203 57.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1530 6.4e-05 1024 70 1216 301952 17.515 13.5006 215.635 418.871 665.626 665.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1260 0.000256 2048 190 2368 68992 5.79651 7.01235 162.808 208.819 384.511 384.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 290 0.001024 2048 77 3520 1792 2.7375 1.33578 9.18022 51.2556 64.6119 64.7081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 3.2e-05 2048 290 2944 465920 126.02 55.956 1855.11 1674.44 3711.73 3711.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 3.2e-05 2048 460 3200 487424 121.234 56.0093 2110.78 1674.47 3962.7 3962.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 3.2e-05 4096 290 1920 498176 288.899 137.251 2550.92 4028.07 7005.47 7005.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 900 0.000512 2048 240 1408 27776 2.86925 3.44714 42.8999 104.143 153.436 153.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 0.000256 4096 290 2048 72352 13.9816 284.928 419.117 718.075 718.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 0.000128 512 490 576 129920 6.65638 3.48979 32.3109 102.519 145.143 145.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 0.001024 2048 100 192 17920 1.36512 3.13795 52.4881 57.0341 57.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1530 6.4e-05 1024 70 1216 301280 17.5891 13.6491 190.363 417.993 639.696 639.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1260 0.000256 2048 190 2368 69440 5.85523 7.07667 145.372 209.628 368.006 368.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 290 0.001024 2048 77 3520 2240 2.7664 1.35312 10.1463 51.9641 66.3294 66.4229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 3.2e-05 2048 290 2944 465920 124.571 55.6442 1644.48 1658.79 3483.68 3483.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 3.2e-05 2048 460 3200 474880 122.289 55.4844 1824.25 1659.32 3661.54 3661.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 3.2e-05 4096 290 1920 497280 290.181 137.402 2289.28 4016.17 6733.35 6733.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 900 0.000512 2048 240 1408 28000 2.89171 3.46522 38.2709 104.519 149.218 149.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 0.000256 4096 290 2048 72240 13.9776 253.164 418.47 685.654 685.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 0.000128 512 490 576 133120 6.53789 3.50653 70.1283 104.693 185.033 185.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 0.001024 2048 100 192 18112 1.36397 7.22659 52.4669 61.0998 61.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1530 6.4e-05 1024 70 1216 303104 17.5159 13.5004 455.192 419.38 905.69 905.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1260 0.000256 2048 190 2368 69632 5.82675 7.04042 340.879 209.538 563.356 563.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 290 0.001024 2048 77 3520 2560 2.772 1.37274 21.9078 52.5508 78.7021 78.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 3.2e-05 2048 290 2944 473088 124.807 55.9862 3921.71 1676.96 5779.65 5779.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 3.2e-05 2048 460 3200 487424 121.543 55.9663 4378.52 1677.11 6233.34 6233.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 3.2e-05 4096 290 1920 501760 286.36 136.988 5348.2 4016.26 9788.15 9788.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 900 0.000512 2048 240 1408 28288 2.88154 3.46467 90.0273 104.756 201.201 201.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 0.000256 4096 290 2048 72576 13.9957 593.148 419.5 1026.69 1026.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 0.000128 512 490 576 133120 6.75728 3.51107 50.9189 104.641 166.002 166.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 0.001024 2048 100 192 18048 1.3631 5.27046 52.4168 59.0916 59.1621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1530 6.4e-05 1024 70 1216 303104 17.5308 13.5901 303.964 419.047 754.235 754.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1260 0.000256 2048 190 2368 69376 5.81984 7.02464 228.131 209.161 450.211 450.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 290 0.001024 2048 77 3520 2048 2.7337 1.33901 12.2163 51.2936 67.686 67.7824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 3.2e-05 2048 290 2944 471040 124.649 55.8653 2600.48 1669.92 4451.11 4451.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 3.2e-05 2048 460 3200 483328 121.936 55.9912 2893.38 1670.59 4742.1 4742.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 3.2e-05 4096 290 1920 501760 286.465 136.956 3620.16 4010.52 8054.44 8054.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 900 0.000512 2048 240 1408 28160 2.89462 3.48454 60.8369 104.821 172.112 172.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 0.000256 4096 290 2048 72448 13.9845 397.82 418.734 830.585 830.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 0.000128 512 490 576 129024 6.75626 3.4977 41.4756 103.411 155.317 155.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 0.001024 2048 100 192 17856 1.35578 4.60186 52.128 58.1267 58.1937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1530 6.4e-05 1024 70 1216 302592 17.5213 13.4984 250.731 418.874 700.725 700.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1260 0.000256 2048 190 2368 69120 5.80202 7.00262 188.191 208.86 409.935 410.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 290 0.001024 2048 77 3520 2304 2.76589 1.3615 11.4512 52.2057 67.8862 67.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 3.2e-05 2048 290 2944 466944 124.829 55.6257 2128.66 1666.44 3975.75 3975.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 3.2e-05 2048 460 3200 479232 121.881 55.6278 2373.08 1666.38 4217.17 4217.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 3.2e-05 4096 290 1920 500736 285.914 136.848 2996.22 4009.82 7429.14 7429.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 900 0.000512 2048 240 1408 28032 2.88346 3.47136 50.4846 104.761 161.67 161.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 0.000256 4096 290 2048 72384 13.9909 330.238 419.156 763.43 763.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 0.000128 512 490 576 131072 6.8384 3.51437 38.6629 104.818 154.006 154.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 0.001024 2048 100 192 17920 1.36682 4.61942 52.4628 58.4892 58.5579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1530 6.4e-05 1024 70 1216 302080 17.5109 13.5884 230.187 418.231 679.626 679.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1260 0.000256 2048 190 2368 69120 5.83034 7.03078 172.372 209.69 394.995 395.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 290 0.001024 2048 77 3520 1024 2.71651 1.31283 6.33642 50.3079 60.7733 60.8644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 3.2e-05 2048 290 2944 466944 125.628 56.0905 1943.36 1671.77 3797.04 3797.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 3.2e-05 2048 460 3200 483328 121.999 55.8723 2182.23 1671.79 4032.07 4032.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 3.2e-05 4096 290 1920 499712 285.917 136.622 2758.75 4007.55 7189.16 7189.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 900 0.000512 2048 240 1408 27648 2.86118 3.42646 45.0749 103.886 155.319 155.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 0.000256 4096 290 2048 72192 13.9976 301.327 418.425 733.792 733.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 0.000128 512 490 576 128000 6.8073 3.49165 34.9636 103.497 148.93 149.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 0.001024 2048 100 192 17600 1.35066 3.98701 51.787 57.1652 57.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1530 6.4e-05 1024 70 1216 300800 17.5309 13.4897 211.304 418.013 660.435 660.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1260 0.000256 2048 190 2368 69120 5.79715 7.08819 159.471 208.856 381.284 381.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 290 0.001024 2048 77 3520 1280 2.82605 1.37318 7.28365 52.5481 64.1288 64.2243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 3.2e-05 2048 290 2944 471040 125.506 56.0332 1809.42 1677.67 3668.82 3668.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 3.2e-05 2048 460 3200 481280 123.079 56.0371 2005.65 1678.31 3863.26 3863.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 3.2e-05 4096 290 1920 501760 287.393 137.002 2548.16 4016.72 6989.61 6989.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 900 0.000512 2048 240 1408 27520 2.86925 3.43328 42.3916 104.071 152.837 152.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 0.000256 4096 290 2048 72320 13.9899 279.978 419.508 713.52 713.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 0.000128 512 490 576 129024 6.76509 3.49549 33.7698 103.445 147.649 147.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 0.001024 2048 100 192 17664 1.35322 4.30694 52.0724 57.7779 57.8457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1530 6.4e-05 1024 70 1216 302592 17.5084 13.5017 200.663 418.724 650.5 650.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1260 0.000256 2048 190 2368 69120 5.81888 7.03136 149.842 209.171 371.939 372.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 290 0.001024 2048 77 3520 1536 2.71523 1.32141 8.24282 50.6095 62.9956 63.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 3.2e-05 2048 290 2944 454656 125.463 55.0556 1642.22 1648.76 3471.7 3471.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 3.2e-05 2048 460 3200 466944 122.763 55.042 1823.52 1649.42 3650.94 3651.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 3.2e-05 4096 290 1920 497664 285.304 136.443 2403.67 3999.07 6824.82 6825.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 900 0.000512 2048 240 1408 27648 2.8672 3.44038 40.5323 104.145 151.059 151.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 0.000256 4096 290 2048 72192 13.9841 263.382 418.761 696.173 696.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1910 0.000128 512 490 640 131584 6.61334 3.51232 69.4368 104.905 184.637 184.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1210 0.001024 2048 100 256 17744 1.36397 12.2389 52.4821 66.1272 66.1936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1530 6.4e-05 1024 70 1280 301760 17.569 13.5148 423.569 419.094 873.85 873.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1260 0.000256 2048 190 2432 69216 5.82506 7.05536 306.206 209.558 528.719 528.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 290 0.001024 2048 77 3584 2560 2.76224 1.36643 19.3254 52.3725 75.9286 76.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1030 3.2e-05 2048 290 2944 470528 125.883 56.0947 3440.01 1675.22 5297.42 5297.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1380 3.2e-05 2048 460 3200 486912 121.828 56.1687 3854.4 1675.27 5707.87 5708.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 3.2e-05 4096 290 1920 497408 293.451 137.651 8762.75 4037.8 13232 13232.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 900 0.000512 2048 240 1408 27936 2.91053 3.48554 129.214 104.871 240.552 240.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1890 0.000256 4096 290 2048 72624 13.992 517.653 419.099 950.788 950.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1910 0.000128 512 490 640 131584 6.45386 3.51334 69.4733 104.92 184.528 184.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1210 0.001024 2048 100 256 17728 1.36624 9.22384 52.4821 63.1156 63.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1530 6.4e-05 1024 70 1280 301696 17.5403 13.5085 472.093 419.121 922.367 922.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1260 0.000256 2048 190 2432 69184 5.81997 7.19187 343.094 209.611 565.788 565.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 290 0.001024 2048 77 3584 2560 2.76512 1.37318 21.5146 52.4148 78.1654 78.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 3.2e-05 2048 290 2944 470016 125.459 56.0349 3852.52 1675.38 5709.59 5709.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 3.2e-05 2048 460 3200 486400 121.699 56.146 4316.23 1675.47 6169.74 6169.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1160 3.2e-05 4096 290 1920 497152 291.87 137.562 5304.2 4036.66 9770.63 9770.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 900 0.000512 2048 240 1408 27840 2.88173 3.47549 87.5013 110.563 204.495 204.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 0.000256 4096 290 2048 72608 13.9838 576.312 419.118 1009.48 1009.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1910 0.000128 512 490 640 131072 6.82045 3.51619 51.7084 104.615 166.835 166.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1210 0.001024 2048 100 256 17664 1.36435 6.31469 52.4011 60.125 60.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1530 6.4e-05 1024 70 1280 301568 17.5554 13.4984 305.079 419.048 755.288 755.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1260 0.000256 2048 190 2432 68992 5.80198 7.03056 222.222 209.374 444.507 444.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 290 0.001024 2048 77 3584 2560 2.7729 1.3688 14.5133 52.5074 71.2638 71.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 3.2e-05 2048 290 2944 468992 125.813 56.0783 2485.37 1675.62 4343.08 4343.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 3.2e-05 2048 460 3200 485376 122.07 56.0292 2784.9 1675.61 4638.81 4638.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1160 3.2e-05 4096 290 1920 496640 292.7 137.69 3561.05 4043.59 8035.35 8035.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 900 0.000512 2048 240 1408 27776 2.88198 3.46701 57.0225 104.678 168.12 168.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 0.000256 4096 290 2048 72576 13.9899 373.613 419.168 806.828 806.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1910 0.000128 512 490 640 130560 6.78342 3.50822 42.4192 104.376 157.26 157.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1210 0.001024 2048 100 256 17664 1.36723 5.19843 52.5296 59.1371 59.2074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1530 6.4e-05 1024 70 1280 301440 17.5351 13.4929 247.116 419.254 697.5 697.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1260 0.000256 2048 190 2432 68928 5.82243 7.05955 180.799 209.629 403.384 403.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 290 0.001024 2048 77 3584 2304 2.75632 1.35408 10.9496 51.9463 67.1099 67.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 3.2e-05 2048 290 2944 466944 125.85 56.006 2011.62 1674.42 3868.08 3868.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1380 3.2e-05 2048 460 3200 485376 121.654 56.0913 2272.49 1674.3 4124.73 4124.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1160 3.2e-05 4096 290 1920 496128 292.094 137.474 7368.24 4038.59 11836.7 11837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 900 0.000512 2048 240 1408 27648 2.87539 3.46211 46.4277 104.501 157.341 157.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 0.000256 4096 290 2048 72480 13.9898 304.987 419.158 738.179 738.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1910 0.000128 512 490 640 131072 6.82989 3.51069 38.1477 104.746 153.407 153.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1210 0.001024 2048 100 256 17536 1.36189 5.14845 52.273 58.8258 58.8902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1530 6.4e-05 1024 70 1280 301568 17.5596 13.5021 220.77 419.475 671.408 671.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1260 0.000256 2048 190 2432 68864 5.81632 7.08934 161.32 209.369 383.666 383.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 290 0.001024 2048 77 3584 2048 2.72976 1.33616 10.0748 51.3488 65.5874 65.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1030 3.2e-05 2048 290 2944 466944 125.584 55.9547 1799.14 1671.61 3652.48 3652.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1380 3.2e-05 2048 460 3200 483328 121.944 55.9247 2022.96 1671.64 3872.66 3872.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1160 3.2e-05 4096 290 1920 495616 293.537 137.578 7293.75 4049.95 11775.1 11775.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 900 0.000512 2048 240 1408 27648 2.89763 3.48006 40.9012 104.931 152.281 152.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 0.000256 4096 290 2048 72448 13.9823 273.142 419.164 706.333 706.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1910 0.000128 512 490 640 128000 6.77206 3.49443 33.5332 103.264 147.239 147.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1210 0.001024 2048 100 256 17600 1.36806 13.2784 52.4696 67.1588 67.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1530 6.4e-05 1024 70 1280 301440 17.5507 13.5001 202.631 419.009 652.791 652.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1260 0.000256 2048 190 2432 68800 5.8072 7.02259 149.125 209.038 371.065 371.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 290 0.001024 2048 77 3584 1920 2.77546 1.3583 8.08778 52.0546 64.376 64.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1030 3.2e-05 2048 290 2944 465920 126.237 56.0899 1646.89 1675.2 3504.6 3504.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1380 3.2e-05 2048 460 3200 486400 121.729 56.0353 1863.82 1675.89 3717.66 3717.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1160 3.2e-05 4096 290 1920 496640 292.688 137.481 7284.89 4052.44 11767.8 11768.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 900 0.000512 2048 240 1408 27520 2.87472 3.46058 37.5423 104.374 148.32 148.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 0.000256 4096 290 2048 72480 13.9877 250.568 418.997 683.597 683.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1910 0.000128 512 490 640 129024 6.74822 3.49504 32.3098 103.402 146.13 146.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1210 0.001024 2048 100 256 17472 1.35987 13.2292 52.2697 66.901 66.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1530 6.4e-05 1024 70 1280 301056 17.5576 13.4981 186.934 418.827 636.92 637.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1260 0.000256 2048 190 2432 68352 5.81277 7.00323 136.724 208.835 358.451 358.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 290 0.001024 2048 77 3584 2304 2.76858 1.36403 8.94086 52.2049 65.379 65.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1030 3.2e-05 2048 290 2944 460800 126.288 55.6621 1506.89 1666.13 3355.17 3355.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1380 3.2e-05 2048 460 3200 479232 121.936 55.7814 1697.38 1666.13 3541.43 3541.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1160 3.2e-05 4096 290 1920 494592 293.496 137.46 7203.78 4044.56 11679.6 11679.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 900 0.000512 2048 240 1408 27648 2.88154 3.46726 36.2708 104.752 147.443 147.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 0.000256 4096 290 2048 72384 13.9899 231.123 419.125 664.286 664.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1910 0.000128 512 490 640 129024 6.77158 3.49421 31.093 103.757 145.288 145.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1210 0.001024 2048 100 256 17472 1.36134 13.262 52.3511 67.0168 67.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1530 6.4e-05 1024 70 1280 301056 17.5314 13.498 176.026 418.829 625.985 626.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1260 0.000256 2048 190 2432 68544 5.78768 7.13296 128.811 208.731 350.536 350.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 290 0.001024 2048 77 3584 1792 2.73453 1.33888 8.46211 51.2573 63.892 63.9836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1030 3.2e-05 2048 290 2944 465920 126.046 55.9112 1431.83 1674.3 3288.27 3288.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1380 3.2e-05 2048 460 3200 480256 122.937 55.9542 1596.72 1675.34 3451.14 3451.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1160 3.2e-05 4096 290 1920 494592 292.906 137.566 7168.1 4045.54 11644.5 11644.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 900 0.000512 2048 240 1408 27328 2.86925 3.44064 32.6497 104.14 143.17 143.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 0.000256 4096 290 2048 72352 13.9858 216.094 419.078 649.201 649.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1910 0.000128 512 490 640 131072 6.8311 3.51846 28.9462 104.732 144.2 144.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1210 0.001024 2048 100 256 17408 1.36237 13.0441 52.2279 66.6781 66.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1530 6.4e-05 1024 70 1280 300032 17.5171 13.4915 166.294 417.867 615.27 615.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1260 0.000256 2048 190 2432 68608 5.83747 7.03258 121.751 209.512 344.205 344.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 290 0.001024 2048 77 3584 1024 2.71488 1.3136 6.104 50.2662 60.4996 60.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1030 3.2e-05 2048 290 2944 466944 125.659 55.8782 1365.13 1670.48 3217.34 3217.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1380 3.2e-05 2048 460 3200 483328 122.012 56.0005 1530.51 1670.36 3379.08 3379.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1160 3.2e-05 4096 290 1920 491520 294.598 137.593 7625.62 4058.34 12116.5 12116.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 900 0.000512 2048 240 1408 27136 2.85901 3.42749 32.3755 103.795 142.529 142.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 0.000256 4096 290 2048 72192 13.9774 206.829 418.068 638.92 638.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1910 0.000128 512 490 600 132608 6.62358 3.49702 27.065 103.776 141.136 141.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1210 0.001024 2048 100 180 17920 1.35782 9.5785 52.1627 63.1416 63.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1530 6.4e-05 1024 70 1260 301952 17.5164 13.4984 157.293 418.922 607.33 607.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1260 0.000256 2048 190 2400 68992 5.79066 7.00307 116.558 208.774 338.201 338.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 290 0.001024 2048 77 3540 1792 2.7376 1.3327 6.53411 51.2616 61.9649 62.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1030 3.2e-05 2048 290 2940 465920 126.113 55.9221 1307.45 1674.63 3164.31 3164.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1380 3.2e-05 2048 460 3180 480256 122.959 55.9959 1453.79 1675.34 3308.28 3308.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 3.2e-05 4096 290 1920 494592 293.748 137.578 8376.12 4045.54 12853.3 12853.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 900 0.000512 2048 240 1380 28224 2.88845 3.44896 126.661 104.159 237.236 237.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 0.000256 4096 290 2100 72128 13.9689 205.228 418.706 637.95 638.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1910 0.000128 512 490 576 129024 6.75946 3.49587 25.8323 103.775 140.03 140.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1210 0.001024 2048 100 192 17920 1.35837 9.81238 52.3868 63.6027 63.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1530 6.4e-05 1024 70 1216 301952 17.5059 13.4965 147.896 418.91 597.912 598.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1260 0.000256 2048 190 2368 68992 5.79462 7.0144 112.672 208.769 334.321 334.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 290 0.001024 2048 77 3520 1792 2.73376 1.33571 6.84326 51.2616 62.2728 62.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1030 3.2e-05 2048 290 2944 465920 126.035 55.9977 1278.37 1674.64 3135.24 3135.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1380 3.2e-05 2048 460 3200 487424 121.232 55.9455 1453.61 1674.64 3305.61 3305.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 3.2e-05 4096 290 1920 498176 290.003 137.223 8248.78 4027.61 12704 12704.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 900 0.000512 2048 240 1408 27776 2.87997 3.44368 115.826 104.155 226.379 226.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 0.000256 4096 290 2048 72352 13.9841 196.936 419.157 630.122 630.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1910 0.000128 512 490 550 129920 6.64678 3.48998 25.8615 102.506 138.68 138.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1210 0.001024 2048 100 200 17640 1.34963 9.87133 51.8796 63.1442 63.2094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1530 6.4e-05 1024 70 1250 302400 17.566 13.525 154.894 417.963 604.049 604.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1260 0.000256 2048 190 2400 68880 5.8521 7.05344 117.618 209.615 340.211 340.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 290 0.001024 2048 77 3500 2240 2.76333 1.3527 8.14381 51.9598 64.3187 64.4155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1030 3.2e-05 2048 290 2950 456960 126.75 55.5296 1289.18 1658.7 3130.35 3130.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1380 3.2e-05 2048 460 3200 474880 122.264 55.5356 1457.8 1658.68 3294.49 3294.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 3.2e-05 4096 290 1950 492800 296.049 137.698 8485.93 4043.24 12963.3 12963.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 900 0.000512 2048 240 1400 28000 2.89997 3.46682 123.476 104.507 234.426 234.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 0.000256 4096 290 2050 72240 13.9809 202.566 418.468 635.06 635.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1910 0.000128 512 490 576 129920 6.64131 3.49184 25.8323 102.601 138.74 138.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1210 0.001024 2048 100 192 17920 1.36762 9.90205 52.535 63.8483 63.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1530 6.4e-05 1024 70 1248 302400 17.5473 13.5204 152.98 418.335 602.483 602.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1260 0.000256 2048 190 2400 69440 5.8449 7.08262 117.813 210.064 340.877 340.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 290 0.001024 2048 77 3504 2240 2.76586 1.35597 7.77078 52.0062 63.9993 64.0922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1030 3.2e-05 2048 290 2976 456960 126.701 55.5315 1290.38 1660.19 3132.99 3133.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1380 3.2e-05 2048 460 3168 474880 122.248 55.4824 1437.15 1660.94 3276.01 3276.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 3.2e-05 4096 290 1920 492800 296.163 137.69 8371.89 4045.64 12851.7 12852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 900 0.000512 2048 240 1392 28000 2.90138 3.47136 131.944 104.596 242.987 243.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 0.000256 4096 290 2064 72240 13.9695 202.736 419.043 635.792 635.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1910 0.000128 512 490 544 135168 6.67386 3.51235 28.6379 104.617 143.614 143.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1210 0.001024 2048 100 192 18048 1.36445 9.97168 52.4113 63.79 63.8587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1530 6.4e-05 1024 70 1216 303616 17.5044 13.552 172.773 418.986 622.919 623.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1260 0.000256 2048 190 2368 69376 5.82051 7.02182 132.84 209.13 354.886 354.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 290 0.001024 2048 77 3520 2560 2.71181 1.34554 8.94861 51.2851 64.3893 64.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1030 3.2e-05 2048 290 2944 471040 124.704 55.9684 1523.13 1669.7 3373.69 3373.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1380 3.2e-05 2048 460 3168 483328 121.987 55.8781 1680.95 1669.68 3528.69 3528.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 3.2e-05 4096 290 1920 501760 287.853 136.946 8283.85 4014.41 12723.4 12723.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 900 0.000512 2048 240 1376 28672 2.91494 3.47958 128.286 104.812 239.564 239.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1890 0.000256 4096 290 2048 72448 13.9869 232.232 418.669 664.932 664.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1910 0.000128 512 490 544 130560 6.70611 3.49088 40.1048 103.584 154.059 154.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1210 0.001024 2048 100 192 17280 1.33747 14.3823 51.3383 67.1002 67.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1530 6.4e-05 1024 70 1216 301440 17.5099 13.4874 263.027 418.14 712.263 712.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1260 0.000256 2048 190 2368 68160 5.75434 6.9896 199.005 207.528 419.35 419.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 290 0.001024 2048 77 3520 0 1.24669 0.005152 47.7924 49.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1030 3.2e-05 2048 290 2944 460800 124.134 56.4344 2256.58 1698.02 4135.44 4086.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1380 3.2e-05 2048 460 3168 476160 120.374 55.0614 2498.95 1650.23 4324.81 4324.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 3.2e-05 4096 290 1920 499200 286.353 136.616 11684.2 4038.74 16146.3 16146.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 900 0.000512 2048 240 1376 27840 2.8735 3.45907 170.459 104.482 281.346 281.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 0.000256 4096 290 2048 72000 13.9772 349.491 426.621 790.136 790.198
