
          Lattice Mapping Report File for Design Module 'pipeline01'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     pipeline01_pipeline0.ngd -o pipeline01_pipeline0_map.ncd -pr
     pipeline01_pipeline0.prf -mp pipeline01_pipeline0.mrp -lpf C:/Users/migue/O
     neDrive/Documentos/ADC/03-3CM12-3erParcial/01-Practicas/05-pipeline01/pipel
     ine0/pipeline01_pipeline0_synplify.lpf -lpf C:/Users/migue/OneDrive/Documen
     tos/ADC/03-3CM12-3erParcial/01-Practicas/05-pipeline01/pipeline01.lpf -c 0
     -gui -msgset C:/Users/migue/OneDrive/Documentos/ADC/03-3CM12-3erParcial/01-
     Practicas/05-pipeline01/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  06/17/22  02:04:20

Design Summary
--------------

   Number of registers:    148 out of  7209 (2%)
      PFU registers:          136 out of  6864 (2%)
      PIO registers:           12 out of   345 (3%)
   Number of SLICEs:        86 out of  3432 (3%)
      SLICEs as Logic/ROM:     86 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         16 out of  3432 (0%)
   Number of LUT4s:        170 out of  6864 (2%)
      Number used as logic LUTs:        138
      Number used as distributed RAM:     0
      Number used as ripple logic:       32
      Number used as shift registers:     0
   Number of PIO sites used: 40 + 4(JTAG) out of 115 (38%)
   Number of block RAMs:  1 out of 26 (4%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3

                                    Page 1




Design:  pipeline01                                    Date:  06/17/22  02:04:20

Design Summary (cont)
---------------------
     Net clk0_c: 73 loads, 73 rising, 0 falling (Driver: FSM00/C01/oscOut )
     Net FSM03.ps0.un3_instate0s: 4 loads, 4 rising, 0 falling (Driver:
     FSM03/ps0.un3_instate0s )
     Net FSM00/clkaux: 13 loads, 13 rising, 0 falling (Driver:
     FSM00/C00/OSCInst0 )
   Number of Clock Enables:  12
     Net en0_c: 2 loads, 0 LSLICEs
     Net FSM09/un1_outzz_1_sqmuxa_0: 2 loads, 2 LSLICEs
     Net FSM08/un2_instate5s: 5 loads, 5 LSLICEs
     Net FSM07/un2_instate4s: 4 loads, 4 LSLICEs
     Net FSM07/un1_instate4s: 4 loads, 4 LSLICEs
     Net FSM06/un2_instate3s: 4 loads, 4 LSLICEs
     Net FSM06/un1_instate3s: 4 loads, 4 LSLICEs
     Net FSM05/un2_instate2s: 4 loads, 4 LSLICEs
     Net FSM05/un1_instate2s: 4 loads, 4 LSLICEs
     Net FSM04/un1_instate1s: 4 loads, 4 LSLICEs
     Net FSM04/un2_instate1s: 4 loads, 4 LSLICEs
     Net FSM03/un7_en0s: 4 loads, 4 LSLICEs
   Number of local set/reset loads for net FSM03.ps0.un3_instate0s merged into
     GSR:  10
   Number of LSRs:  11
     Net outFlag00_c: 5 loads, 4 LSLICEs
     Net outFlag30_c: 5 loads, 4 LSLICEs
     Net outFlag20_c: 5 loads, 4 LSLICEs
     Net outFlag10_c: 5 loads, 4 LSLICEs
     Net statezz0_c[1]: 2 loads, 2 LSLICEs
     Net statezz0_c[2]: 2 loads, 2 LSLICEs
     Net outr5s_8: 8 loads, 1 LSLICEs
     Net FSM08/outFlag5sc_i: 1 loads, 1 LSLICEs
     Net re0_c: 1 loads, 0 LSLICEs
     Net FSM01/outpc_6: 5 loads, 5 LSLICEs
     Net FSM00/C01/un1_oscout73_3_RNI1L3F1: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outFlag20_c: 24 loads
     Net outFlag00_c: 23 loads
     Net statezz0_c[1]: 23 loads
     Net statezz0_c[2]: 23 loads
     Net outFlag10_c: 22 loads
     Net outFlag30_c: 21 loads
     Net statezz0_c[0]: 21 loads
     Net outFlag40_c: 20 loads
     Net en0_c: 15 loads
     Net FSM00/C01/un1_oscout73_3_RNI1L3F1: 12 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'FSM03.ps0.un3_instate0s' to infer

                                    Page 2




Design:  pipeline01                                    Date:  06/17/22  02:04:20

Design Errors/Warnings (cont)
-----------------------------
     global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| statezz0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| statezz0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| statezz0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr50              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr40              | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outr30              | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outr20              | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outr10              | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outr00              | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outFlag50           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlag40           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlag30           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlag20           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlag10           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlag00           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[6]             | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out0[5]             | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out0[4]             | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out0[3]             | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out0[2]             | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out0[1]             | OUTPUT    | LVCMOS25  | OUT        |

                                    Page 3




Design:  pipeline01                                    Date:  06/17/22  02:04:20

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| out0[0]             | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| in0[7]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[6]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[5]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[4]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rw0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| re0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block FSM00/C01/VCC undriven or does not drive anything - clipped.
Block FSM01/VCC undriven or does not drive anything - clipped.
Block FSM03/VCC undriven or does not drive anything - clipped.
Block FSM03/GND undriven or does not drive anything - clipped.
Block FSM04/GND undriven or does not drive anything - clipped.
Block FSM04/VCC undriven or does not drive anything - clipped.
Block FSM05/GND undriven or does not drive anything - clipped.
Block FSM05/VCC undriven or does not drive anything - clipped.
Block FSM06/GND undriven or does not drive anything - clipped.
Block FSM06/VCC undriven or does not drive anything - clipped.
Block FSM07/GND undriven or does not drive anything - clipped.
Block FSM07/VCC undriven or does not drive anything - clipped.
Block FSM08/GND undriven or does not drive anything - clipped.
Block FSM08/VCC undriven or does not drive anything - clipped.
Block FSM09/GND undriven or does not drive anything - clipped.
Block FSM09/VCC undriven or does not drive anything - clipped.
Signal FSM00/C00/GND undriven or does not drive anything - clipped.

                                    Page 4




Design:  pipeline01                                    Date:  06/17/22  02:04:20

Removed logic (cont)
--------------------
Signal FSM00/C01/GND undriven or does not drive anything - clipped.
Signal FSM01/GND undriven or does not drive anything - clipped.
Signal FSM02/VCC undriven or does not drive anything - clipped.
Signal FSM02/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal FSM00/C00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal FSM00/C01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal FSM00/C01/N_1 undriven or does not drive anything - clipped.
Signal FSM00/C01/un1_sdiv_s_21_0_S1 undriven or does not drive anything -
     clipped.
Signal FSM00/C01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal FSM01/un1_outpc_s_5_0_S1 undriven or does not drive anything - clipped.
Signal FSM01/un1_outpc_s_5_0_COUT undriven or does not drive anything - clipped.
     
Signal FSM01/un1_outpc_cry_0_0_S0 undriven or does not drive anything - clipped.
     
Signal FSM01/N_1 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB8 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB7 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB6 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB5 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB4 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB3 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB2 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB1 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOB0 undriven or does not drive anything - clipped.
Signal FSM02/memEBR00_0_0_0_DOA8 undriven or does not drive anything - clipped.
Block FSM00/C00/GND was optimized away.
Block FSM00/C01/GND was optimized away.
Block FSM01/GND was optimized away.
Block FSM02/VCC was optimized away.
Block FSM02/GND was optimized away.

Memory Usage
------------

/FSM02:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR memEBR00_0_0_0:  TYPE= DP8KC,  Width_A= 8,  Depth_A= 64,
         REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= datapipeline01.mem,  MEM_LPC_FILE=
         memEBR00.lpc

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value

                                    Page 5




Design:  pipeline01                                    Date:  06/17/22  02:04:20

OSC Summary (cont)
------------------
  OSC Instance Name:                                FSM00/C00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     FSM00/clkaux
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: FSM02/memEBR00_0_0_0
         Type: DP8KC
Instance Name: FSM00/C00/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'FSM03.ps0.un3_instate0s' of the design has been
        inferred as Global Set Reset (GSR). The reset signal used for GSR
        control is 'FSM03.ps0.un3_instate0s'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components on inferred reset domain with GSR Property disabled
--------------------------------------------------------------

     These components have the GSR property set to DISABLED and are on the
     inferred reset domain. The components will respond to the reset signal
     'FSM03.ps0.un3_instate0s' via the local reset on the component and not the
     GSR component.

     Type and number of components of the type: 
   Register = 8 

     Type and instance name of component: 
   Register : FSM03/soutr0s[6]
   Register : FSM03/soutr0s[5]
   Register : FSM03/soutr0s[4]
   Register : FSM03/soutr0s[3]
   Register : FSM03/soutr0s[2]
   Register : FSM03/soutr0s[1]
   Register : FSM03/soutr0s[0]
   Register : FSM03/soutr0s[7]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB

                                    Page 6




Design:  pipeline01                                    Date:  06/17/22  02:04:20

Run Time and Memory Usage (cont)
--------------------------------
        
























































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
