#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x26a3850 .scope module, "test_cpu" "test_cpu" 2 3;
 .timescale -9 -9;
v0x26fb910_0 .var "clk", 0 0;
S_0x26cc180 .scope module, "cpu" "cpu" 2 6, 3 16 0, S_0x26a3850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
L_0x26fbd40 .functor AND 1, v0x26e69c0_0, L_0x26fbca0, C4<1>, C4<1>;
L_0x26fc1d0 .functor AND 1, v0x26e69c0_0, L_0x26fc130, C4<1>, C4<1>;
v0x26f7850_0 .net "ALUControlD", 2 0, v0x26e68e0_0;  1 drivers
v0x26f7980_0 .net "ALUControlE", 2 0, L_0x26fcc30;  1 drivers
v0x26f7a90_0 .net "ALUOutE", 31 0, v0x26e60d0_0;  1 drivers
v0x26f7b80_0 .net "ALUOutM", 31 0, v0x26f04e0_0;  1 drivers
v0x26f7c40_0 .net "ALUOutW", 31 0, L_0x270dc70;  1 drivers
v0x26f7da0_0 .net "ALUSrcD", 0 0, v0x26e6800_0;  1 drivers
v0x26f7e90_0 .net "ALUSrcE", 0 0, L_0x26fcb50;  1 drivers
v0x26f7f80_0 .net "BranchD", 0 0, v0x26e69c0_0;  1 drivers
v0x26f8020_0 .net "EqualD1", 31 0, v0x26f3990_0;  1 drivers
v0x26f8170_0 .net "EqualD2", 31 0, v0x26f4050_0;  1 drivers
v0x26f8210_0 .net "FlushE", 0 0, v0x26eb780_0;  1 drivers
v0x26f82b0_0 .net "ForwardAD", 0 0, v0x26eb840_0;  1 drivers
v0x26f83a0_0 .net "ForwardAE", 1 0, v0x26eb910_0;  1 drivers
v0x26f8490_0 .net "ForwardBD", 0 0, v0x26eb9b0_0;  1 drivers
v0x26f8580_0 .net "ForwardBE", 1 0, v0x26ebac0_0;  1 drivers
v0x26f8690_0 .net "Jump", 0 0, v0x26e6a90_0;  1 drivers
v0x26f8730_0 .net "MemRead", 0 0, v0x26e6b50_0;  1 drivers
v0x26f88e0_0 .net "MemWriteD", 0 0, v0x26e6d20_0;  1 drivers
v0x26f89d0_0 .net "MemWriteE", 0 0, L_0x26fcae0;  1 drivers
v0x26f8ac0_0 .net "MemWriteM", 0 0, v0x26f0b10_0;  1 drivers
v0x26f8bb0_0 .net "MemtoRegD", 0 0, v0x26e6c60_0;  1 drivers
v0x26f8ca0_0 .net "MemtoRegE", 0 0, L_0x26fc9e0;  1 drivers
v0x26f8d40_0 .net "MemtoRegM", 0 0, L_0x26fd140;  1 drivers
v0x26f8de0_0 .net "MemtoRegW", 0 0, L_0x270dc00;  1 drivers
v0x26f8ed0_0 .net "PC", 31 0, v0x26f4750_0;  1 drivers
v0x26f8fc0_0 .net "PCBranchD", 31 0, v0x26e5a70_0;  1 drivers
v0x26f90b0_0 .net "PCF", 31 0, v0x26ede10_0;  1 drivers
v0x26f91a0_0 .net "PCPlus4D", 31 0, L_0x26fc0c0;  1 drivers
v0x26f92b0_0 .net "PCPlus4F", 31 0, v0x26e5390_0;  1 drivers
v0x26f9370_0 .net "RD1_D", 31 0, L_0x26f0850;  1 drivers
v0x26f9430_0 .net "RD1_E", 31 0, L_0x26fcca0;  1 drivers
v0x26f9540_0 .net "RD2_D", 31 0, L_0x26fc520;  1 drivers
v0x26f9600_0 .net "RD2_E", 31 0, L_0x26fcd10;  1 drivers
v0x26f8840_0 .net "RdD", 4 0, L_0x26fbac0;  1 drivers
v0x26f98d0_0 .net "RdE", 4 0, L_0x26fcf60;  1 drivers
v0x26f99c0_0 .net "ReadDataM", 31 0, L_0x270d720;  1 drivers
v0x26f9ad0_0 .net "ReadDataW", 31 0, L_0x270dce0;  1 drivers
v0x26f9be0_0 .net "RegDstD", 0 0, v0x26e6de0_0;  1 drivers
v0x26f9cd0_0 .net "RegDstE", 0 0, L_0x26fcbc0;  1 drivers
v0x26f9dc0_0 .net "RegWriteD", 0 0, v0x26e6ea0_0;  1 drivers
v0x26f9eb0_0 .net "RegWriteE", 0 0, L_0x26fc8e0;  1 drivers
v0x26f9f50_0 .net "RegWriteM", 0 0, L_0x26fd040;  1 drivers
v0x26f9ff0_0 .net "RegWriteW", 0 0, L_0x270db00;  1 drivers
v0x26fa090_0 .net "ResultW", 31 0, v0x26f4e20_0;  1 drivers
v0x26fa1e0_0 .net "RsD", 4 0, L_0x26fbb60;  1 drivers
v0x26fa2a0_0 .net "RsE", 4 0, L_0x26fcdf0;  1 drivers
v0x26fa3b0_0 .net "RtD", 4 0, L_0x26fbc00;  1 drivers
v0x26fa4c0_0 .net "RtE", 4 0, L_0x26fce60;  1 drivers
v0x26fa580_0 .net "SignImmD", 31 0, v0x26e5b50_0;  1 drivers
v0x26fa690_0 .net "SignImmE", 31 0, L_0x26fcd80;  1 drivers
v0x26fa7a0_0 .net "SrcAE", 31 0, v0x26f2340_0;  1 drivers
v0x26fa8b0_0 .net "SrcBE", 31 0, v0x26f3250_0;  1 drivers
v0x26fa9c0_0 .net "StallD", 0 0, v0x26ec300_0;  1 drivers
v0x26faab0_0 .net "StallF", 0 0, v0x26ec3a0_0;  1 drivers
v0x26faba0_0 .net "Std_Out", 31 0, L_0x270d6b0;  1 drivers
v0x26f5b60_4 .array/port v0x26f5b60, 4;
v0x26facb0_0 .net "Std_Out_Address", 31 0, v0x26f5b60_4;  1 drivers
v0x26fadc0_0 .net "Syscall_Info", 31 0, L_0x26fc620;  1 drivers
v0x26faed0_0 .net "WriteDataE", 31 0, v0x26f2b30_0;  1 drivers
v0x26faf90_0 .net "WriteDataM", 31 0, v0x26f0f90_0;  1 drivers
v0x26fb0a0_0 .net "WriteRegE", 4 0, v0x26f1b40_0;  1 drivers
v0x26fb160_0 .net "WriteRegM", 4 0, L_0x26fd430;  1 drivers
v0x26fb220_0 .net "WriteRegW", 4 0, L_0x270dd50;  1 drivers
v0x26fb2e0_0 .net *"_s12", 0 0, L_0x26fc130;  1 drivers
v0x26fb3a0_0 .net *"_s6", 0 0, L_0x26fbca0;  1 drivers
v0x26fb460_0 .net "clk", 0 0, v0x26fb910_0;  1 drivers
v0x26f96a0_0 .net "instrD", 31 0, v0x26ed150_0;  1 drivers
v0x26f97b0_0 .net "instrF", 31 0, L_0x26fbeb0;  1 drivers
L_0x26fbac0 .part v0x26ed150_0, 11, 5;
L_0x26fbb60 .part v0x26ed150_0, 21, 5;
L_0x26fbc00 .part v0x26ed150_0, 16, 5;
L_0x26fbca0 .cmp/eq 32, v0x26f3990_0, v0x26f4050_0;
L_0x26fbf20 .part v0x26ede10_0, 2, 30;
L_0x26fc130 .cmp/eq 32, v0x26f3990_0, v0x26f4050_0;
L_0x26fc700 .part v0x26ed150_0, 21, 5;
L_0x26fc7a0 .part v0x26ed150_0, 16, 5;
L_0x26fc840 .part v0x26ed150_0, 0, 16;
S_0x26cbd90 .scope module, "add4" "add4" 3 126, 4 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x26c20a0_0 .net "inval", 31 0, v0x26ede10_0;  alias, 1 drivers
v0x26e5390_0 .var "outval", 31 0;
E_0x26ca3b0 .event edge, v0x26c20a0_0;
S_0x26e54d0 .scope module, "adder" "idmultipurpose" 3 169, 4 6 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /INPUT 16 "inval2"
    .port_info 2 /OUTPUT 32 "outval"
    .port_info 3 /OUTPUT 32 "signextended"
v0x26e57a0_0 .var "extended", 31 0;
v0x26e58a0_0 .net "inval", 31 0, L_0x26fc0c0;  alias, 1 drivers
v0x26e5980_0 .net "inval2", 15 0, L_0x26fc840;  1 drivers
v0x26e5a70_0 .var "outval", 31 0;
v0x26e5b50_0 .var "signextended", 31 0;
E_0x26e5740 .event edge, v0x26e5980_0, v0x26e57a0_0, v0x26e58a0_0;
S_0x26e5d00 .scope module, "alu" "ALU" 3 221, 5 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x26e5fd0_0 .net "ALU_control", 2 0, L_0x26fcc30;  alias, 1 drivers
v0x26e60d0_0 .var "ALU_result", 31 0;
v0x26e61b0_0 .net "read_data_1", 31 0, v0x26f2340_0;  alias, 1 drivers
v0x26e62a0_0 .net "read_data_2_or_immediate", 31 0, v0x26f3250_0;  alias, 1 drivers
E_0x26e5f70 .event edge, v0x26e5fd0_0, v0x26e61b0_0, v0x26e62a0_0;
S_0x26e6430 .scope module, "control" "control" 3 138, 6 3 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 1 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
v0x26e6800_0 .var "ALUSrc", 0 0;
v0x26e68e0_0 .var "ALUop", 2 0;
v0x26e69c0_0 .var "Branch", 0 0;
v0x26e6a90_0 .var "Jump", 0 0;
v0x26e6b50_0 .var "MemRead", 0 0;
v0x26e6c60_0 .var "MemToReg", 0 0;
v0x26e6d20_0 .var "MemWrite", 0 0;
v0x26e6de0_0 .var "RegDst", 0 0;
v0x26e6ea0_0 .var "RegWrite", 0 0;
v0x26e6ff0_0 .net "funct", 5 0, L_0x26fc2e0;  1 drivers
v0x26e70d0_0 .net "instr", 31 0, v0x26ed150_0;  alias, 1 drivers
v0x26e71b0_0 .net "opcode", 5 0, L_0x26fc240;  1 drivers
v0x26e7290_0 .net "str", 31 0, L_0x270d6b0;  alias, 1 drivers
v0x26e7370_0 .net "vreg", 31 0, L_0x26fc620;  alias, 1 drivers
E_0x26e67a0/0 .event edge, v0x26e71b0_0, v0x26e70d0_0, v0x26e6ff0_0, v0x26e7370_0;
E_0x26e67a0/1 .event edge, v0x26e7290_0;
E_0x26e67a0 .event/or E_0x26e67a0/0, E_0x26e67a0/1;
L_0x26fc240 .part v0x26ed150_0, 26, 6;
L_0x26fc2e0 .part v0x26ed150_0, 0, 6;
S_0x26e7640 .scope module, "dm" "data_memory" 3 242, 7 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0x270d6b0 .functor BUFZ 32, L_0x270d8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26e79b0_0 .net *"_s0", 31 0, L_0x26fd530;  1 drivers
L_0x7ffbdc7d9060 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e7ab0_0 .net/2s *"_s10", 31 0, L_0x7ffbdc7d9060;  1 drivers
v0x26e7b90_0 .net *"_s12", 31 0, L_0x270d980;  1 drivers
L_0x7ffbdc7d9018 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e7c50_0 .net/2s *"_s2", 31 0, L_0x7ffbdc7d9018;  1 drivers
v0x26e7d30_0 .net *"_s4", 31 0, L_0x270d610;  1 drivers
v0x26e7e60_0 .net *"_s8", 31 0, L_0x270d8e0;  1 drivers
v0x26e7f40_0 .net "address", 31 0, v0x26f04e0_0;  alias, 1 drivers
v0x26e8020_0 .net "clk", 0 0, v0x26fb910_0;  alias, 1 drivers
v0x26e80e0_0 .net "mem_read", 0 0, v0x26e6b50_0;  alias, 1 drivers
v0x26e8210_0 .net "mem_write", 0 0, v0x26f0b10_0;  alias, 1 drivers
v0x26e82b0 .array "mymem", 4195328 4194304, 31 0;
v0x26e8370_0 .net "read_data", 31 0, L_0x270d720;  alias, 1 drivers
v0x26e8450_0 .net "std_out", 31 0, L_0x270d6b0;  alias, 1 drivers
v0x26e8510_0 .net "std_out_address", 31 0, v0x26f5b60_4;  alias, 1 drivers
v0x26e85d0_0 .net "write_data", 31 0, v0x26f0f90_0;  alias, 1 drivers
E_0x26e7930 .event posedge, v0x26e8020_0;
L_0x26fd530 .array/port v0x26e82b0, L_0x270d610;
L_0x270d610 .arith/sub 32, v0x26f04e0_0, L_0x7ffbdc7d9018;
L_0x270d720 .functor MUXZ 32, L_0x26fd530, v0x26f0f90_0, v0x26f0b10_0, C4<>;
L_0x270d8e0 .array/port v0x26e82b0, L_0x270d980;
L_0x270d980 .arith/sub 32, v0x26f5b60_4, L_0x7ffbdc7d9060;
S_0x26e87b0 .scope module, "ex_reg" "ex_reg" 3 176, 8 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "regdstd"
    .port_info 10 /INPUT 1 "branchd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /OUTPUT 1 "regwritee"
    .port_info 16 /OUTPUT 1 "memtorege"
    .port_info 17 /OUTPUT 1 "memwritee"
    .port_info 18 /OUTPUT 1 "alusrce"
    .port_info 19 /OUTPUT 1 "regdste"
    .port_info 20 /OUTPUT 3 "alucontrole"
    .port_info 21 /OUTPUT 32 "rd1e"
    .port_info 22 /OUTPUT 32 "rd2e"
    .port_info 23 /OUTPUT 32 "signimme"
    .port_info 24 /OUTPUT 5 "rse"
    .port_info 25 /OUTPUT 5 "rte"
    .port_info 26 /OUTPUT 5 "rde"
L_0x26fc8e0 .functor BUFZ 1, v0x26ea2e0_0, C4<0>, C4<0>, C4<0>;
L_0x26fc9e0 .functor BUFZ 1, v0x26e9440_0, C4<0>, C4<0>, C4<0>;
L_0x26fcae0 .functor BUFZ 1, v0x26e9650_0, C4<0>, C4<0>, C4<0>;
L_0x26fcb50 .functor BUFZ 1, v0x26e8f90_0, C4<0>, C4<0>, C4<0>;
L_0x26fcbc0 .functor BUFZ 1, v0x26ea0b0_0, C4<0>, C4<0>, C4<0>;
L_0x26fcc30 .functor BUFZ 3, v0x26e8ca0_0, C4<000>, C4<000>, C4<000>;
L_0x26fcca0 .functor BUFZ 32, v0x26e9920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x26fcd10 .functor BUFZ 32, v0x26e9c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x26fcd80 .functor BUFZ 32, v0x26eab60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x26fcdf0 .functor BUFZ 5, v0x26ea510_0, C4<00000>, C4<00000>, C4<00000>;
L_0x26fce60 .functor BUFZ 5, v0x26e9a00_0, C4<00000>, C4<00000>, C4<00000>;
L_0x26fcf60 .functor BUFZ 5, v0x26e9860_0, C4<00000>, C4<00000>, C4<00000>;
v0x26e8ca0_0 .var "alucontrol", 2 0;
v0x26e8da0_0 .net "alucontrold", 2 0, v0x26e68e0_0;  alias, 1 drivers
v0x26e8e90_0 .net "alucontrole", 2 0, L_0x26fcc30;  alias, 1 drivers
v0x26e8f90_0 .var "alusrc", 0 0;
v0x26e9030_0 .net "alusrcd", 0 0, v0x26e6800_0;  alias, 1 drivers
v0x26e90d0_0 .net "alusrce", 0 0, L_0x26fcb50;  alias, 1 drivers
v0x26e9170_0 .net "branchd", 0 0, v0x26e69c0_0;  alias, 1 drivers
v0x26e9240_0 .net "clk", 0 0, v0x26fb910_0;  alias, 1 drivers
v0x26e9310_0 .net "flushe", 0 0, v0x26eb780_0;  alias, 1 drivers
v0x26e9440_0 .var "memtoreg", 0 0;
v0x26e94e0_0 .net "memtoregd", 0 0, v0x26e6c60_0;  alias, 1 drivers
v0x26e95b0_0 .net "memtorege", 0 0, L_0x26fc9e0;  alias, 1 drivers
v0x26e9650_0 .var "memwrite", 0 0;
v0x26e96f0_0 .net "memwrited", 0 0, v0x26e6d20_0;  alias, 1 drivers
v0x26e97c0_0 .net "memwritee", 0 0, L_0x26fcae0;  alias, 1 drivers
v0x26e9860_0 .var "rd", 4 0;
v0x26e9920_0 .var "rd1", 31 0;
v0x26e9ad0_0 .net "rd1d", 31 0, L_0x26f0850;  alias, 1 drivers
v0x26e9b70_0 .net "rd1e", 31 0, L_0x26fcca0;  alias, 1 drivers
v0x26e9c50_0 .var "rd2", 31 0;
v0x26e9d30_0 .net "rd2d", 31 0, L_0x26fc520;  alias, 1 drivers
v0x26e9e10_0 .net "rd2e", 31 0, L_0x26fcd10;  alias, 1 drivers
v0x26e9ef0_0 .net "rdd", 4 0, L_0x26fbac0;  alias, 1 drivers
v0x26e9fd0_0 .net "rde", 4 0, L_0x26fcf60;  alias, 1 drivers
v0x26ea0b0_0 .var "regdst", 0 0;
v0x26ea170_0 .net "regdstd", 0 0, v0x26e6de0_0;  alias, 1 drivers
v0x26ea240_0 .net "regdste", 0 0, L_0x26fcbc0;  alias, 1 drivers
v0x26ea2e0_0 .var "regwrite", 0 0;
v0x26ea3a0_0 .net "regwrited", 0 0, v0x26e6ea0_0;  alias, 1 drivers
v0x26ea470_0 .net "regwritee", 0 0, L_0x26fc8e0;  alias, 1 drivers
v0x26ea510_0 .var "rs", 4 0;
v0x26ea5f0_0 .net "rsd", 4 0, L_0x26fbb60;  alias, 1 drivers
v0x26ea6d0_0 .net "rse", 4 0, L_0x26fcdf0;  alias, 1 drivers
v0x26e9a00_0 .var "rt", 4 0;
v0x26ea9a0_0 .net "rtd", 4 0, L_0x26fbc00;  alias, 1 drivers
v0x26eaa80_0 .net "rte", 4 0, L_0x26fce60;  alias, 1 drivers
v0x26eab60_0 .var "signimm", 31 0;
v0x26eac40_0 .net "signimmd", 31 0, v0x26e5b50_0;  alias, 1 drivers
v0x26ead30_0 .net "signimme", 31 0, L_0x26fcd80;  alias, 1 drivers
S_0x26eb230 .scope module, "hazard" "hazard" 3 271, 9 4 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /OUTPUT 1 "StallF"
    .port_info 14 /OUTPUT 1 "StallD"
    .port_info 15 /OUTPUT 1 "ForwardAD"
    .port_info 16 /OUTPUT 1 "ForwardBD"
    .port_info 17 /OUTPUT 1 "FlushE"
    .port_info 18 /OUTPUT 2 "ForwardAE"
    .port_info 19 /OUTPUT 2 "ForwardBE"
v0x26eb670_0 .net "BranchD", 0 0, v0x26e69c0_0;  alias, 1 drivers
v0x26eb780_0 .var "FlushE", 0 0;
v0x26eb840_0 .var "ForwardAD", 0 0;
v0x26eb910_0 .var "ForwardAE", 1 0;
v0x26eb9b0_0 .var "ForwardBD", 0 0;
v0x26ebac0_0 .var "ForwardBE", 1 0;
v0x26ebba0_0 .net "MemtoRegE", 0 0, L_0x26fc9e0;  alias, 1 drivers
v0x26ebc40_0 .net "MemtoRegM", 0 0, L_0x26fd140;  alias, 1 drivers
v0x26ebce0_0 .net "RegWriteE", 0 0, L_0x26fc8e0;  alias, 1 drivers
v0x26ebe40_0 .net "RegWriteM", 0 0, L_0x26fd040;  alias, 1 drivers
v0x26ebee0_0 .net "RegWriteW", 0 0, L_0x270db00;  alias, 1 drivers
v0x26ebfa0_0 .net "RsD", 4 0, L_0x26fbb60;  alias, 1 drivers
v0x26ec090_0 .net "RsE", 4 0, L_0x26fcdf0;  alias, 1 drivers
v0x26ec160_0 .net "RtD", 4 0, L_0x26fbc00;  alias, 1 drivers
v0x26ec230_0 .net "RtE", 4 0, L_0x26fce60;  alias, 1 drivers
v0x26ec300_0 .var "StallD", 0 0;
v0x26ec3a0_0 .var "StallF", 0 0;
v0x26ec550_0 .net "WriteRegE", 4 0, v0x26f1b40_0;  alias, 1 drivers
v0x26ec5f0_0 .net "WriteRegM", 4 0, L_0x26fd430;  alias, 1 drivers
v0x26ec6b0_0 .net "WriteRegW", 4 0, L_0x270dd50;  alias, 1 drivers
v0x26ec790_0 .var "branchstall", 0 0;
v0x26ec850_0 .var "branchstall_1", 0 0;
v0x26ec910_0 .var "branchstall_2", 0 0;
v0x26ec9d0_0 .var "lwstall", 0 0;
E_0x26eb5a0/0 .event edge, v0x26eaa80_0, v0x26ea5f0_0, v0x26ea9a0_0, v0x26e95b0_0;
E_0x26eb5a0/1 .event edge, v0x26e69c0_0, v0x26ea470_0, v0x26ec550_0, v0x26ebc40_0;
E_0x26eb5a0/2 .event edge, v0x26ec5f0_0, v0x26ec850_0, v0x26ec910_0, v0x26ec9d0_0;
E_0x26eb5a0/3 .event edge, v0x26ec790_0, v0x26ebe40_0, v0x26ea6d0_0, v0x26ec6b0_0;
E_0x26eb5a0/4 .event edge, v0x26ebee0_0;
E_0x26eb5a0 .event/or E_0x26eb5a0/0, E_0x26eb5a0/1, E_0x26eb5a0/2, E_0x26eb5a0/3, E_0x26eb5a0/4;
S_0x26ecdc0 .scope module, "id_reg" "id_reg" 3 131, 10 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instrD"
    .port_info 6 /OUTPUT 32 "pcp4D"
L_0x26fc0c0 .functor BUFZ 32, v0x26ed300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26ecff0_0 .net "clk", 0 0, v0x26fb910_0;  alias, 1 drivers
v0x26ed090_0 .net "clr", 0 0, L_0x26fc1d0;  1 drivers
v0x26ed150_0 .var "instr", 31 0;
v0x26ed210_0 .net "instrD", 31 0, v0x26ed150_0;  alias, 1 drivers
v0x26ed300_0 .var "pcp4", 31 0;
v0x26ed410_0 .net "pcp4D", 31 0, L_0x26fc0c0;  alias, 1 drivers
v0x26ed4d0_0 .net "pcp4f", 31 0, v0x26e5390_0;  alias, 1 drivers
v0x26ed5a0_0 .net "rd", 31 0, L_0x26fbeb0;  alias, 1 drivers
v0x26ed660_0 .net "stalld", 0 0, v0x26ec300_0;  alias, 1 drivers
S_0x26ed8c0 .scope module, "if_reg" "if_reg" 3 119, 11 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcfetch"
v0x26edb70_0 .net "clk", 0 0, v0x26fb910_0;  alias, 1 drivers
v0x26edc30_0 .net "pcadd", 31 0, v0x26f4750_0;  alias, 1 drivers
v0x26edd10_0 .net "pcfetch", 31 0, v0x26ede10_0;  alias, 1 drivers
v0x26ede10_0 .var "pcreg", 31 0;
v0x26eded0_0 .net "stallf", 0 0, v0x26ec3a0_0;  alias, 1 drivers
S_0x26ee000 .scope module, "im" "inst_memory" 3 123, 12 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x26fbeb0 .functor BUFZ 32, v0x26f0020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26ee6f0_0 .net "memout", 31 0, L_0x26fbeb0;  alias, 1 drivers
v0x26ee7e0 .array "mymem", 1048720 1048576, 31 0;
v0x26eff30_0 .net "read_addr", 29 0, L_0x26fbf20;  1 drivers
v0x26f0020_0 .var "regout", 31 0;
v0x26ee7e0_0 .array/port v0x26ee7e0, 0;
v0x26ee7e0_1 .array/port v0x26ee7e0, 1;
v0x26ee7e0_2 .array/port v0x26ee7e0, 2;
E_0x26ee1f0/0 .event edge, v0x26eff30_0, v0x26ee7e0_0, v0x26ee7e0_1, v0x26ee7e0_2;
v0x26ee7e0_3 .array/port v0x26ee7e0, 3;
v0x26ee7e0_4 .array/port v0x26ee7e0, 4;
v0x26ee7e0_5 .array/port v0x26ee7e0, 5;
v0x26ee7e0_6 .array/port v0x26ee7e0, 6;
E_0x26ee1f0/1 .event edge, v0x26ee7e0_3, v0x26ee7e0_4, v0x26ee7e0_5, v0x26ee7e0_6;
v0x26ee7e0_7 .array/port v0x26ee7e0, 7;
v0x26ee7e0_8 .array/port v0x26ee7e0, 8;
v0x26ee7e0_9 .array/port v0x26ee7e0, 9;
v0x26ee7e0_10 .array/port v0x26ee7e0, 10;
E_0x26ee1f0/2 .event edge, v0x26ee7e0_7, v0x26ee7e0_8, v0x26ee7e0_9, v0x26ee7e0_10;
v0x26ee7e0_11 .array/port v0x26ee7e0, 11;
v0x26ee7e0_12 .array/port v0x26ee7e0, 12;
v0x26ee7e0_13 .array/port v0x26ee7e0, 13;
v0x26ee7e0_14 .array/port v0x26ee7e0, 14;
E_0x26ee1f0/3 .event edge, v0x26ee7e0_11, v0x26ee7e0_12, v0x26ee7e0_13, v0x26ee7e0_14;
v0x26ee7e0_15 .array/port v0x26ee7e0, 15;
v0x26ee7e0_16 .array/port v0x26ee7e0, 16;
v0x26ee7e0_17 .array/port v0x26ee7e0, 17;
v0x26ee7e0_18 .array/port v0x26ee7e0, 18;
E_0x26ee1f0/4 .event edge, v0x26ee7e0_15, v0x26ee7e0_16, v0x26ee7e0_17, v0x26ee7e0_18;
v0x26ee7e0_19 .array/port v0x26ee7e0, 19;
v0x26ee7e0_20 .array/port v0x26ee7e0, 20;
v0x26ee7e0_21 .array/port v0x26ee7e0, 21;
v0x26ee7e0_22 .array/port v0x26ee7e0, 22;
E_0x26ee1f0/5 .event edge, v0x26ee7e0_19, v0x26ee7e0_20, v0x26ee7e0_21, v0x26ee7e0_22;
v0x26ee7e0_23 .array/port v0x26ee7e0, 23;
v0x26ee7e0_24 .array/port v0x26ee7e0, 24;
v0x26ee7e0_25 .array/port v0x26ee7e0, 25;
v0x26ee7e0_26 .array/port v0x26ee7e0, 26;
E_0x26ee1f0/6 .event edge, v0x26ee7e0_23, v0x26ee7e0_24, v0x26ee7e0_25, v0x26ee7e0_26;
v0x26ee7e0_27 .array/port v0x26ee7e0, 27;
v0x26ee7e0_28 .array/port v0x26ee7e0, 28;
v0x26ee7e0_29 .array/port v0x26ee7e0, 29;
v0x26ee7e0_30 .array/port v0x26ee7e0, 30;
E_0x26ee1f0/7 .event edge, v0x26ee7e0_27, v0x26ee7e0_28, v0x26ee7e0_29, v0x26ee7e0_30;
v0x26ee7e0_31 .array/port v0x26ee7e0, 31;
v0x26ee7e0_32 .array/port v0x26ee7e0, 32;
v0x26ee7e0_33 .array/port v0x26ee7e0, 33;
v0x26ee7e0_34 .array/port v0x26ee7e0, 34;
E_0x26ee1f0/8 .event edge, v0x26ee7e0_31, v0x26ee7e0_32, v0x26ee7e0_33, v0x26ee7e0_34;
v0x26ee7e0_35 .array/port v0x26ee7e0, 35;
v0x26ee7e0_36 .array/port v0x26ee7e0, 36;
v0x26ee7e0_37 .array/port v0x26ee7e0, 37;
v0x26ee7e0_38 .array/port v0x26ee7e0, 38;
E_0x26ee1f0/9 .event edge, v0x26ee7e0_35, v0x26ee7e0_36, v0x26ee7e0_37, v0x26ee7e0_38;
v0x26ee7e0_39 .array/port v0x26ee7e0, 39;
v0x26ee7e0_40 .array/port v0x26ee7e0, 40;
v0x26ee7e0_41 .array/port v0x26ee7e0, 41;
v0x26ee7e0_42 .array/port v0x26ee7e0, 42;
E_0x26ee1f0/10 .event edge, v0x26ee7e0_39, v0x26ee7e0_40, v0x26ee7e0_41, v0x26ee7e0_42;
v0x26ee7e0_43 .array/port v0x26ee7e0, 43;
v0x26ee7e0_44 .array/port v0x26ee7e0, 44;
v0x26ee7e0_45 .array/port v0x26ee7e0, 45;
v0x26ee7e0_46 .array/port v0x26ee7e0, 46;
E_0x26ee1f0/11 .event edge, v0x26ee7e0_43, v0x26ee7e0_44, v0x26ee7e0_45, v0x26ee7e0_46;
v0x26ee7e0_47 .array/port v0x26ee7e0, 47;
v0x26ee7e0_48 .array/port v0x26ee7e0, 48;
v0x26ee7e0_49 .array/port v0x26ee7e0, 49;
v0x26ee7e0_50 .array/port v0x26ee7e0, 50;
E_0x26ee1f0/12 .event edge, v0x26ee7e0_47, v0x26ee7e0_48, v0x26ee7e0_49, v0x26ee7e0_50;
v0x26ee7e0_51 .array/port v0x26ee7e0, 51;
v0x26ee7e0_52 .array/port v0x26ee7e0, 52;
v0x26ee7e0_53 .array/port v0x26ee7e0, 53;
v0x26ee7e0_54 .array/port v0x26ee7e0, 54;
E_0x26ee1f0/13 .event edge, v0x26ee7e0_51, v0x26ee7e0_52, v0x26ee7e0_53, v0x26ee7e0_54;
v0x26ee7e0_55 .array/port v0x26ee7e0, 55;
v0x26ee7e0_56 .array/port v0x26ee7e0, 56;
v0x26ee7e0_57 .array/port v0x26ee7e0, 57;
v0x26ee7e0_58 .array/port v0x26ee7e0, 58;
E_0x26ee1f0/14 .event edge, v0x26ee7e0_55, v0x26ee7e0_56, v0x26ee7e0_57, v0x26ee7e0_58;
v0x26ee7e0_59 .array/port v0x26ee7e0, 59;
v0x26ee7e0_60 .array/port v0x26ee7e0, 60;
v0x26ee7e0_61 .array/port v0x26ee7e0, 61;
v0x26ee7e0_62 .array/port v0x26ee7e0, 62;
E_0x26ee1f0/15 .event edge, v0x26ee7e0_59, v0x26ee7e0_60, v0x26ee7e0_61, v0x26ee7e0_62;
v0x26ee7e0_63 .array/port v0x26ee7e0, 63;
v0x26ee7e0_64 .array/port v0x26ee7e0, 64;
v0x26ee7e0_65 .array/port v0x26ee7e0, 65;
v0x26ee7e0_66 .array/port v0x26ee7e0, 66;
E_0x26ee1f0/16 .event edge, v0x26ee7e0_63, v0x26ee7e0_64, v0x26ee7e0_65, v0x26ee7e0_66;
v0x26ee7e0_67 .array/port v0x26ee7e0, 67;
v0x26ee7e0_68 .array/port v0x26ee7e0, 68;
v0x26ee7e0_69 .array/port v0x26ee7e0, 69;
v0x26ee7e0_70 .array/port v0x26ee7e0, 70;
E_0x26ee1f0/17 .event edge, v0x26ee7e0_67, v0x26ee7e0_68, v0x26ee7e0_69, v0x26ee7e0_70;
v0x26ee7e0_71 .array/port v0x26ee7e0, 71;
v0x26ee7e0_72 .array/port v0x26ee7e0, 72;
v0x26ee7e0_73 .array/port v0x26ee7e0, 73;
v0x26ee7e0_74 .array/port v0x26ee7e0, 74;
E_0x26ee1f0/18 .event edge, v0x26ee7e0_71, v0x26ee7e0_72, v0x26ee7e0_73, v0x26ee7e0_74;
v0x26ee7e0_75 .array/port v0x26ee7e0, 75;
v0x26ee7e0_76 .array/port v0x26ee7e0, 76;
v0x26ee7e0_77 .array/port v0x26ee7e0, 77;
v0x26ee7e0_78 .array/port v0x26ee7e0, 78;
E_0x26ee1f0/19 .event edge, v0x26ee7e0_75, v0x26ee7e0_76, v0x26ee7e0_77, v0x26ee7e0_78;
v0x26ee7e0_79 .array/port v0x26ee7e0, 79;
v0x26ee7e0_80 .array/port v0x26ee7e0, 80;
v0x26ee7e0_81 .array/port v0x26ee7e0, 81;
v0x26ee7e0_82 .array/port v0x26ee7e0, 82;
E_0x26ee1f0/20 .event edge, v0x26ee7e0_79, v0x26ee7e0_80, v0x26ee7e0_81, v0x26ee7e0_82;
v0x26ee7e0_83 .array/port v0x26ee7e0, 83;
v0x26ee7e0_84 .array/port v0x26ee7e0, 84;
v0x26ee7e0_85 .array/port v0x26ee7e0, 85;
v0x26ee7e0_86 .array/port v0x26ee7e0, 86;
E_0x26ee1f0/21 .event edge, v0x26ee7e0_83, v0x26ee7e0_84, v0x26ee7e0_85, v0x26ee7e0_86;
v0x26ee7e0_87 .array/port v0x26ee7e0, 87;
v0x26ee7e0_88 .array/port v0x26ee7e0, 88;
v0x26ee7e0_89 .array/port v0x26ee7e0, 89;
v0x26ee7e0_90 .array/port v0x26ee7e0, 90;
E_0x26ee1f0/22 .event edge, v0x26ee7e0_87, v0x26ee7e0_88, v0x26ee7e0_89, v0x26ee7e0_90;
v0x26ee7e0_91 .array/port v0x26ee7e0, 91;
v0x26ee7e0_92 .array/port v0x26ee7e0, 92;
v0x26ee7e0_93 .array/port v0x26ee7e0, 93;
v0x26ee7e0_94 .array/port v0x26ee7e0, 94;
E_0x26ee1f0/23 .event edge, v0x26ee7e0_91, v0x26ee7e0_92, v0x26ee7e0_93, v0x26ee7e0_94;
v0x26ee7e0_95 .array/port v0x26ee7e0, 95;
v0x26ee7e0_96 .array/port v0x26ee7e0, 96;
v0x26ee7e0_97 .array/port v0x26ee7e0, 97;
v0x26ee7e0_98 .array/port v0x26ee7e0, 98;
E_0x26ee1f0/24 .event edge, v0x26ee7e0_95, v0x26ee7e0_96, v0x26ee7e0_97, v0x26ee7e0_98;
v0x26ee7e0_99 .array/port v0x26ee7e0, 99;
v0x26ee7e0_100 .array/port v0x26ee7e0, 100;
v0x26ee7e0_101 .array/port v0x26ee7e0, 101;
v0x26ee7e0_102 .array/port v0x26ee7e0, 102;
E_0x26ee1f0/25 .event edge, v0x26ee7e0_99, v0x26ee7e0_100, v0x26ee7e0_101, v0x26ee7e0_102;
v0x26ee7e0_103 .array/port v0x26ee7e0, 103;
v0x26ee7e0_104 .array/port v0x26ee7e0, 104;
v0x26ee7e0_105 .array/port v0x26ee7e0, 105;
v0x26ee7e0_106 .array/port v0x26ee7e0, 106;
E_0x26ee1f0/26 .event edge, v0x26ee7e0_103, v0x26ee7e0_104, v0x26ee7e0_105, v0x26ee7e0_106;
v0x26ee7e0_107 .array/port v0x26ee7e0, 107;
v0x26ee7e0_108 .array/port v0x26ee7e0, 108;
v0x26ee7e0_109 .array/port v0x26ee7e0, 109;
v0x26ee7e0_110 .array/port v0x26ee7e0, 110;
E_0x26ee1f0/27 .event edge, v0x26ee7e0_107, v0x26ee7e0_108, v0x26ee7e0_109, v0x26ee7e0_110;
v0x26ee7e0_111 .array/port v0x26ee7e0, 111;
v0x26ee7e0_112 .array/port v0x26ee7e0, 112;
v0x26ee7e0_113 .array/port v0x26ee7e0, 113;
v0x26ee7e0_114 .array/port v0x26ee7e0, 114;
E_0x26ee1f0/28 .event edge, v0x26ee7e0_111, v0x26ee7e0_112, v0x26ee7e0_113, v0x26ee7e0_114;
v0x26ee7e0_115 .array/port v0x26ee7e0, 115;
v0x26ee7e0_116 .array/port v0x26ee7e0, 116;
v0x26ee7e0_117 .array/port v0x26ee7e0, 117;
v0x26ee7e0_118 .array/port v0x26ee7e0, 118;
E_0x26ee1f0/29 .event edge, v0x26ee7e0_115, v0x26ee7e0_116, v0x26ee7e0_117, v0x26ee7e0_118;
v0x26ee7e0_119 .array/port v0x26ee7e0, 119;
v0x26ee7e0_120 .array/port v0x26ee7e0, 120;
v0x26ee7e0_121 .array/port v0x26ee7e0, 121;
v0x26ee7e0_122 .array/port v0x26ee7e0, 122;
E_0x26ee1f0/30 .event edge, v0x26ee7e0_119, v0x26ee7e0_120, v0x26ee7e0_121, v0x26ee7e0_122;
v0x26ee7e0_123 .array/port v0x26ee7e0, 123;
v0x26ee7e0_124 .array/port v0x26ee7e0, 124;
v0x26ee7e0_125 .array/port v0x26ee7e0, 125;
v0x26ee7e0_126 .array/port v0x26ee7e0, 126;
E_0x26ee1f0/31 .event edge, v0x26ee7e0_123, v0x26ee7e0_124, v0x26ee7e0_125, v0x26ee7e0_126;
v0x26ee7e0_127 .array/port v0x26ee7e0, 127;
v0x26ee7e0_128 .array/port v0x26ee7e0, 128;
v0x26ee7e0_129 .array/port v0x26ee7e0, 129;
v0x26ee7e0_130 .array/port v0x26ee7e0, 130;
E_0x26ee1f0/32 .event edge, v0x26ee7e0_127, v0x26ee7e0_128, v0x26ee7e0_129, v0x26ee7e0_130;
v0x26ee7e0_131 .array/port v0x26ee7e0, 131;
v0x26ee7e0_132 .array/port v0x26ee7e0, 132;
v0x26ee7e0_133 .array/port v0x26ee7e0, 133;
v0x26ee7e0_134 .array/port v0x26ee7e0, 134;
E_0x26ee1f0/33 .event edge, v0x26ee7e0_131, v0x26ee7e0_132, v0x26ee7e0_133, v0x26ee7e0_134;
v0x26ee7e0_135 .array/port v0x26ee7e0, 135;
v0x26ee7e0_136 .array/port v0x26ee7e0, 136;
v0x26ee7e0_137 .array/port v0x26ee7e0, 137;
v0x26ee7e0_138 .array/port v0x26ee7e0, 138;
E_0x26ee1f0/34 .event edge, v0x26ee7e0_135, v0x26ee7e0_136, v0x26ee7e0_137, v0x26ee7e0_138;
v0x26ee7e0_139 .array/port v0x26ee7e0, 139;
v0x26ee7e0_140 .array/port v0x26ee7e0, 140;
v0x26ee7e0_141 .array/port v0x26ee7e0, 141;
v0x26ee7e0_142 .array/port v0x26ee7e0, 142;
E_0x26ee1f0/35 .event edge, v0x26ee7e0_139, v0x26ee7e0_140, v0x26ee7e0_141, v0x26ee7e0_142;
v0x26ee7e0_143 .array/port v0x26ee7e0, 143;
v0x26ee7e0_144 .array/port v0x26ee7e0, 144;
E_0x26ee1f0/36 .event edge, v0x26ee7e0_143, v0x26ee7e0_144;
E_0x26ee1f0 .event/or E_0x26ee1f0/0, E_0x26ee1f0/1, E_0x26ee1f0/2, E_0x26ee1f0/3, E_0x26ee1f0/4, E_0x26ee1f0/5, E_0x26ee1f0/6, E_0x26ee1f0/7, E_0x26ee1f0/8, E_0x26ee1f0/9, E_0x26ee1f0/10, E_0x26ee1f0/11, E_0x26ee1f0/12, E_0x26ee1f0/13, E_0x26ee1f0/14, E_0x26ee1f0/15, E_0x26ee1f0/16, E_0x26ee1f0/17, E_0x26ee1f0/18, E_0x26ee1f0/19, E_0x26ee1f0/20, E_0x26ee1f0/21, E_0x26ee1f0/22, E_0x26ee1f0/23, E_0x26ee1f0/24, E_0x26ee1f0/25, E_0x26ee1f0/26, E_0x26ee1f0/27, E_0x26ee1f0/28, E_0x26ee1f0/29, E_0x26ee1f0/30, E_0x26ee1f0/31, E_0x26ee1f0/32, E_0x26ee1f0/33, E_0x26ee1f0/34, E_0x26ee1f0/35, E_0x26ee1f0/36;
S_0x26f0160 .scope module, "mem_reg" "mem_reg" 3 228, 13 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /OUTPUT 1 "regwritem"
    .port_info 8 /OUTPUT 1 "memtoregm"
    .port_info 9 /OUTPUT 1 "memwritem"
    .port_info 10 /OUTPUT 32 "aluoutm"
    .port_info 11 /OUTPUT 32 "writedatam"
    .port_info 12 /OUTPUT 5 "writeregm"
L_0x26fd040 .functor BUFZ 1, v0x26f0db0_0, C4<0>, C4<0>, C4<0>;
L_0x26fd140 .functor BUFZ 1, v0x26f08e0_0, C4<0>, C4<0>, C4<0>;
L_0x26fd430 .functor BUFZ 5, v0x26f11e0_0, C4<00000>, C4<00000>, C4<00000>;
v0x26f04e0_0 .var "aluout", 31 0;
v0x26f05c0_0 .net "aluoute", 31 0, v0x26e60d0_0;  alias, 1 drivers
v0x26f06b0_0 .net "aluoutm", 31 0, v0x26f04e0_0;  alias, 1 drivers
v0x26f07b0_0 .net "clk", 0 0, v0x26fb910_0;  alias, 1 drivers
v0x26f08e0_0 .var "memtoreg", 0 0;
v0x26f0980_0 .net "memtorege", 0 0, L_0x26fc9e0;  alias, 1 drivers
v0x26f0a70_0 .net "memtoregm", 0 0, L_0x26fd140;  alias, 1 drivers
v0x26f0b10_0 .var "memwrite", 0 0;
v0x26f0bb0_0 .net "memwritee", 0 0, L_0x26fcae0;  alias, 1 drivers
v0x26f0ce0_0 .net "memwritem", 0 0, v0x26f0b10_0;  alias, 1 drivers
v0x26f0db0_0 .var "regwrite", 0 0;
v0x26f0e50_0 .net "regwritee", 0 0, L_0x26fc8e0;  alias, 1 drivers
v0x26f0ef0_0 .net "regwritem", 0 0, L_0x26fd040;  alias, 1 drivers
v0x26f0f90_0 .var "writedata", 31 0;
v0x26f1030_0 .net "writedatae", 31 0, v0x26f2b30_0;  alias, 1 drivers
v0x26f10f0_0 .net "writedatam", 31 0, v0x26f0f90_0;  alias, 1 drivers
v0x26f11e0_0 .var "writereg", 4 0;
v0x26f1390_0 .net "writerege", 4 0, v0x26f1b40_0;  alias, 1 drivers
v0x26f1430_0 .net "writeregm", 4 0, L_0x26fd430;  alias, 1 drivers
S_0x26f16d0 .scope module, "mux_ex1" "mux_5" 3 203, 14 21 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
v0x26f1950_0 .net "in1", 4 0, L_0x26fce60;  alias, 1 drivers
v0x26f1a80_0 .net "in2", 4 0, L_0x26fcf60;  alias, 1 drivers
v0x26f1b40_0 .var "out", 4 0;
v0x26f1c60_0 .net "select", 0 0, L_0x26fcbc0;  alias, 1 drivers
E_0x26f18d0 .event edge, v0x26ea240_0, v0x26eaa80_0, v0x26e9fd0_0;
S_0x26f1d70 .scope module, "mux_ex2" "threemux" 3 207, 14 29 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x26f2050_0 .net "in1", 31 0, L_0x26fcca0;  alias, 1 drivers
v0x26f2160_0 .net "in2", 31 0, v0x26f4e20_0;  alias, 1 drivers
v0x26f2220_0 .net "in3", 31 0, v0x26f04e0_0;  alias, 1 drivers
v0x26f2340_0 .var "out", 31 0;
v0x26f2400_0 .net "select", 1 0, v0x26eb910_0;  alias, 1 drivers
E_0x26f1fc0 .event edge, v0x26eb910_0, v0x26e9b70_0, v0x26f2160_0, v0x26e7f40_0;
S_0x26f25a0 .scope module, "mux_ex3" "threemux" 3 212, 14 29 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x26f2880_0 .net "in1", 31 0, L_0x26fcd10;  alias, 1 drivers
v0x26f2990_0 .net "in2", 31 0, v0x26f4e20_0;  alias, 1 drivers
v0x26f2a60_0 .net "in3", 31 0, v0x26f04e0_0;  alias, 1 drivers
v0x26f2b30_0 .var "out", 31 0;
v0x26f2c00_0 .net "select", 1 0, v0x26ebac0_0;  alias, 1 drivers
E_0x26f27f0 .event edge, v0x26ebac0_0, v0x26e9e10_0, v0x26f2160_0, v0x26e7f40_0;
S_0x26f2da0 .scope module, "mux_ex4" "mux" 3 217, 14 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x26f3060_0 .net "in1", 31 0, v0x26f2b30_0;  alias, 1 drivers
v0x26f3190_0 .net "in2", 31 0, L_0x26fcd80;  alias, 1 drivers
v0x26f3250_0 .var "out", 31 0;
v0x26f3350_0 .net "select", 0 0, L_0x26fcb50;  alias, 1 drivers
E_0x26f2fe0 .event edge, v0x26e90d0_0, v0x26f1030_0, v0x26ead30_0;
S_0x26f3470 .scope module, "mux_id1" "mux" 3 161, 14 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x26f3730_0 .net "in1", 31 0, L_0x26f0850;  alias, 1 drivers
v0x26f3840_0 .net "in2", 31 0, v0x26f04e0_0;  alias, 1 drivers
v0x26f3990_0 .var "out", 31 0;
v0x26f3a50_0 .net "select", 0 0, v0x26eb840_0;  alias, 1 drivers
E_0x26f36b0 .event edge, v0x26eb840_0, v0x26e9ad0_0, v0x26e7f40_0;
S_0x26f3bb0 .scope module, "mux_id2" "mux" 3 165, 14 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x26f3ea0_0 .net "in1", 31 0, L_0x26fc520;  alias, 1 drivers
v0x26f3fb0_0 .net "in2", 31 0, v0x26f04e0_0;  alias, 1 drivers
v0x26f4050_0 .var "out", 31 0;
v0x26f4140_0 .net "select", 0 0, v0x26eb9b0_0;  alias, 1 drivers
E_0x26f3e40 .event edge, v0x26eb9b0_0, v0x26e9d30_0, v0x26e7f40_0;
S_0x26f42a0 .scope module, "mux_if" "mux_ini" 3 115, 14 9 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x26f4560_0 .net "in1", 31 0, v0x26e5390_0;  alias, 1 drivers
v0x26f4690_0 .net "in2", 31 0, v0x26e5a70_0;  alias, 1 drivers
v0x26f4750_0 .var "out", 31 0;
v0x26f4850_0 .net "select", 0 0, L_0x26fbd40;  1 drivers
E_0x26f44e0 .event edge, v0x26f4850_0, v0x26e5390_0, v0x26e5a70_0;
S_0x26f4980 .scope module, "mux_wb" "mux" 3 264, 14 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x26f4c40_0 .net "in1", 31 0, L_0x270dce0;  alias, 1 drivers
v0x26f4d40_0 .net "in2", 31 0, L_0x270dc70;  alias, 1 drivers
v0x26f4e20_0 .var "out", 31 0;
v0x26f4f40_0 .net "select", 0 0, L_0x270dc00;  alias, 1 drivers
E_0x26f4bc0 .event edge, v0x26f4f40_0, v0x26f4c40_0, v0x26f4d40_0;
S_0x26f5080 .scope module, "registers" "registers" 3 150, 15 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "reg_write"
    .port_info 6 /OUTPUT 32 "read_data_1"
    .port_info 7 /OUTPUT 32 "read_data_2"
    .port_info 8 /OUTPUT 32 "sys_call_reg"
    .port_info 9 /OUTPUT 32 "std_out_address"
L_0x26f0850 .functor BUFZ 32, v0x26f54f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x26fc520 .functor BUFZ 32, v0x26f55d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26f5b60_2 .array/port v0x26f5b60, 2;
L_0x26fc620 .functor BUFZ 32, v0x26f5b60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26f5430_0 .net "clk", 0 0, v0x26fb910_0;  alias, 1 drivers
v0x26f54f0_0 .var "data1", 31 0;
v0x26f55d0_0 .var "data2", 31 0;
v0x26f5690_0 .net "read_data_1", 31 0, L_0x26f0850;  alias, 1 drivers
v0x26f57a0_0 .net "read_data_2", 31 0, L_0x26fc520;  alias, 1 drivers
v0x26f5900_0 .net "read_reg_1", 4 0, L_0x26fc700;  1 drivers
v0x26f59e0_0 .net "read_reg_2", 4 0, L_0x26fc7a0;  1 drivers
v0x26f5ac0_0 .net "reg_write", 0 0, L_0x270db00;  alias, 1 drivers
v0x26f5b60 .array "register_file", 0 31, 31 0;
v0x26f61a0_0 .net "std_out_address", 31 0, v0x26f5b60_4;  alias, 1 drivers
v0x26f6260_0 .net "sys_call_reg", 31 0, L_0x26fc620;  alias, 1 drivers
v0x26f6300_0 .net "write_data", 31 0, v0x26f4e20_0;  alias, 1 drivers
v0x26f63a0_0 .net "write_reg", 4 0, L_0x270dd50;  alias, 1 drivers
E_0x26f53b0 .event negedge, v0x26e8020_0;
S_0x26f6610 .scope module, "wb" "wb_reg" 3 253, 16 1 0, S_0x26cc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /OUTPUT 1 "regwritew"
    .port_info 7 /OUTPUT 1 "memtoregw"
    .port_info 8 /OUTPUT 32 "rdw"
    .port_info 9 /OUTPUT 32 "aluoutw"
    .port_info 10 /OUTPUT 5 "writeregw"
L_0x270db00 .functor BUFZ 1, v0x26f7160_0, C4<0>, C4<0>, C4<0>;
L_0x270dc00 .functor BUFZ 1, v0x26f6c00_0, C4<0>, C4<0>, C4<0>;
L_0x270dc70 .functor BUFZ 32, v0x26f68a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x270dce0 .functor BUFZ 32, v0x26f6e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x270dd50 .functor BUFZ 5, v0x26f7390_0, C4<00000>, C4<00000>, C4<00000>;
v0x26f68a0_0 .var "aluout", 31 0;
v0x26f69a0_0 .net "aluoutm", 31 0, v0x26f04e0_0;  alias, 1 drivers
v0x26f6a60_0 .net "aluoutw", 31 0, L_0x270dc70;  alias, 1 drivers
v0x26f6b60_0 .net "clk", 0 0, v0x26fb910_0;  alias, 1 drivers
v0x26f6c00_0 .var "memtoreg", 0 0;
v0x26f6cf0_0 .net "memtoregm", 0 0, L_0x26fd140;  alias, 1 drivers
v0x26f6de0_0 .net "memtoregw", 0 0, L_0x270dc00;  alias, 1 drivers
v0x26f6e80_0 .var "rd", 31 0;
v0x26f6f40_0 .net "rdm", 31 0, L_0x270d720;  alias, 1 drivers
v0x26f7090_0 .net "rdw", 31 0, L_0x270dce0;  alias, 1 drivers
v0x26f7160_0 .var "regwrite", 0 0;
v0x26f7200_0 .net "regwritem", 0 0, L_0x26fd040;  alias, 1 drivers
v0x26f72a0_0 .net "regwritew", 0 0, L_0x270db00;  alias, 1 drivers
v0x26f7390_0 .var "writereg", 4 0;
v0x26f7470_0 .net "writeregm", 4 0, L_0x26fd430;  alias, 1 drivers
v0x26f7580_0 .net "writeregw", 4 0, L_0x270dd50;  alias, 1 drivers
    .scope S_0x26f42a0;
T_0 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x26f4750_0, 0;
    %end;
    .thread T_0;
    .scope S_0x26f42a0;
T_1 ;
    %wait E_0x26f44e0;
    %load/vec4 v0x26f4850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x26f4560_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x26f4690_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x26f4750_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x26ed8c0;
T_2 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x26ede10_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x26ed8c0;
T_3 ;
    %wait E_0x26e7930;
    %load/vec4 v0x26eded0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x26edc30_0;
    %store/vec4 v0x26ede10_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x26ee000;
T_4 ;
    %vpi_call 12 11 "$readmemh", "hello.v", v0x26ee7e0 {0 0 0};
    %vpi_call 12 13 "$display", "this is %x", &A<v0x26ee7e0, 0> {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26ee000;
T_5 ;
    %wait E_0x26ee1f0;
    %load/vec4 v0x26eff30_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x26ee7e0, 4;
    %store/vec4 v0x26f0020_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26cbd90;
T_6 ;
    %wait E_0x26ca3b0;
    %load/vec4 v0x26c20a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x26e5390_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x26ecdc0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ed150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ed300_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x26ecdc0;
T_8 ;
    %wait E_0x26e7930;
    %load/vec4 v0x26ed660_0;
    %nor/r;
    %load/vec4 v0x26ed090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26ed5a0_0;
    %assign/vec4 v0x26ed150_0, 0;
    %load/vec4 v0x26ed4d0_0;
    %assign/vec4 v0x26ed300_0, 0;
T_8.0 ;
    %load/vec4 v0x26ed090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26ed150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26ed300_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x26e6430;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e69c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6c60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26e68e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6d20_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x26e6430;
T_10 ;
    %wait E_0x26e67a0;
    %load/vec4 v0x26e71b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %vpi_call 6 146 "$display", "%b: That's not a supported instruction!", v0x26e71b0_0 {0 0 0};
    %jmp T_10.13;
T_10.0 ;
    %vpi_call 6 34 "$display", "%b: ADDI", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6800_0, 0;
    %jmp T_10.13;
T_10.1 ;
    %vpi_call 6 40 "$display", "%b: ORI", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6800_0, 0;
    %jmp T_10.13;
T_10.2 ;
    %vpi_call 6 46 "$display", "%b: LW", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6c60_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6800_0, 0;
    %jmp T_10.13;
T_10.3 ;
    %vpi_call 6 54 "$display", "%b: SW", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6d20_0, 0;
    %jmp T_10.13;
T_10.4 ;
    %vpi_call 6 60 "$display", "%b: BEQ", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e69c0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %jmp T_10.13;
T_10.5 ;
    %vpi_call 6 65 "$display", "%b: BNE", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e69c0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %jmp T_10.13;
T_10.6 ;
    %vpi_call 6 70 "$display", "%b: J", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6a90_0, 0;
    %jmp T_10.13;
T_10.7 ;
    %vpi_call 6 74 "$display", "%b: JAL", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6a90_0, 0;
    %jmp T_10.13;
T_10.8 ;
    %vpi_call 6 78 "$display", "%b: ADDIU", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6800_0, 0;
    %jmp T_10.13;
T_10.9 ;
    %vpi_call 6 84 "$display", "%b: SLTIU", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6800_0, 0;
    %jmp T_10.13;
T_10.10 ;
    %vpi_call 6 90 "$display", "%b: LUI", v0x26e71b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6800_0, 0;
    %jmp T_10.13;
T_10.11 ;
    %vpi_call 6 98 "$display", "%b, %x: SPECIAL", v0x26e71b0_0, v0x26e70d0_0 {0 0 0};
    %load/vec4 v0x26e6ff0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %vpi_call 6 142 "$display", "funct: %b: That's not a supported funct!", v0x26e6ff0_0 {0 0 0};
    %jmp T_10.22;
T_10.14 ;
    %vpi_call 6 101 "$display", "%b: ADD", v0x26e6ff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6de0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %jmp T_10.22;
T_10.15 ;
    %vpi_call 6 107 "$display", "%b: SUB", v0x26e6ff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6de0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %jmp T_10.22;
T_10.16 ;
    %vpi_call 6 113 "$display", "%b: AND", v0x26e6ff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %jmp T_10.22;
T_10.17 ;
    %vpi_call 6 119 "$display", "%b: OR", v0x26e6ff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6de0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %jmp T_10.22;
T_10.18 ;
    %vpi_call 6 125 "$display", "%b: SLT", v0x26e6ff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6de0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x26e68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6ea0_0, 0;
    %jmp T_10.22;
T_10.19 ;
    %vpi_call 6 131 "$display", "funct: %b: JR", v0x26e6ff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6a90_0, 0;
    %jmp T_10.22;
T_10.20 ;
    %load/vec4 v0x26e7370_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %vpi_call 6 138 "$display", "Syscall, but not a supported one!" {0 0 0};
    %jmp T_10.26;
T_10.23 ;
    %vpi_call 6 136 "$display", "%s", v0x26e7290_0 {0 0 0};
    %jmp T_10.26;
T_10.24 ;
    %vpi_call 6 137 "$finish" {0 0 0};
    %jmp T_10.26;
T_10.26 ;
    %pop/vec4 1;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x26f5080;
T_11 ;
    %vpi_call 15 19 "$monitor", "registerfile: sp = %x %x %x", &A<v0x26f5b60, 29>, v0x26f6300_0, v0x26f63a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26f5b60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f54f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f55d0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x26f5080;
T_12 ;
    %wait E_0x26e7930;
    %load/vec4 v0x26f5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x26f6300_0;
    %load/vec4 v0x26f63a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x26f5b60, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x26f5080;
T_13 ;
    %wait E_0x26f53b0;
    %load/vec4 v0x26f5900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x26f5b60, 4;
    %store/vec4 v0x26f54f0_0, 0, 32;
    %load/vec4 v0x26f59e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x26f5b60, 4;
    %store/vec4 v0x26f55d0_0, 0, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0x26f3470;
T_14 ;
    %wait E_0x26f36b0;
    %load/vec4 v0x26f3a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x26f3730_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x26f3840_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x26f3990_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x26f3bb0;
T_15 ;
    %wait E_0x26f3e40;
    %load/vec4 v0x26f4140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x26f3ea0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x26f3fb0_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x26f4050_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x26e54d0;
T_16 ;
    %end;
    .thread T_16;
    .scope S_0x26e54d0;
T_17 ;
    %wait E_0x26e5740;
    %load/vec4 v0x26e5980_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x26e5980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x26e57a0_0, 0, 32;
    %load/vec4 v0x26e57a0_0;
    %store/vec4 v0x26e5b50_0, 0, 32;
    %load/vec4 v0x26e57a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x26e57a0_0, 0, 32;
    %load/vec4 v0x26e57a0_0;
    %load/vec4 v0x26e58a0_0;
    %add;
    %store/vec4 v0x26e5a70_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x26e87b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e9920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e9c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26eab60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ea2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e8f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ea0b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26e8ca0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26ea510_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26e9a00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26e9860_0, 0, 5;
    %end;
    .thread T_18;
    .scope S_0x26e87b0;
T_19 ;
    %wait E_0x26e7930;
    %load/vec4 v0x26e9310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x26ea3a0_0;
    %store/vec4 v0x26ea2e0_0, 0, 1;
    %load/vec4 v0x26e94e0_0;
    %store/vec4 v0x26e9440_0, 0, 1;
    %load/vec4 v0x26e96f0_0;
    %store/vec4 v0x26e9650_0, 0, 1;
    %load/vec4 v0x26e9030_0;
    %store/vec4 v0x26e8f90_0, 0, 1;
    %load/vec4 v0x26ea170_0;
    %store/vec4 v0x26ea0b0_0, 0, 1;
    %load/vec4 v0x26e8da0_0;
    %store/vec4 v0x26e8ca0_0, 0, 3;
    %load/vec4 v0x26e9ad0_0;
    %store/vec4 v0x26e9920_0, 0, 32;
    %load/vec4 v0x26e9d30_0;
    %store/vec4 v0x26e9c50_0, 0, 32;
    %load/vec4 v0x26eac40_0;
    %store/vec4 v0x26eab60_0, 0, 32;
    %load/vec4 v0x26ea5f0_0;
    %store/vec4 v0x26ea510_0, 0, 5;
    %load/vec4 v0x26ea9a0_0;
    %store/vec4 v0x26e9a00_0, 0, 5;
    %load/vec4 v0x26e9ef0_0;
    %store/vec4 v0x26e9860_0, 0, 5;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ea2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e8f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ea0b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26e8ca0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e9920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e9c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26eab60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26ea510_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26e9a00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26e9860_0, 0, 5;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x26f16d0;
T_20 ;
    %wait E_0x26f18d0;
    %load/vec4 v0x26f1c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0x26f1950_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x26f1a80_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x26f1b40_0, 0, 5;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x26f1d70;
T_21 ;
    %wait E_0x26f1fc0;
    %load/vec4 v0x26f2400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %vpi_call 14 39 "$display", "Error in threemux" {0 0 0};
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x26f2050_0;
    %store/vec4 v0x26f2340_0, 0, 32;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x26f2160_0;
    %store/vec4 v0x26f2340_0, 0, 32;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x26f2220_0;
    %store/vec4 v0x26f2340_0, 0, 32;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x26f25a0;
T_22 ;
    %wait E_0x26f27f0;
    %load/vec4 v0x26f2c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %vpi_call 14 39 "$display", "Error in threemux" {0 0 0};
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x26f2880_0;
    %store/vec4 v0x26f2b30_0, 0, 32;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x26f2990_0;
    %store/vec4 v0x26f2b30_0, 0, 32;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x26f2a60_0;
    %store/vec4 v0x26f2b30_0, 0, 32;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x26f2da0;
T_23 ;
    %wait E_0x26f2fe0;
    %load/vec4 v0x26f3350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0x26f3060_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x26f3190_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x26f3250_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x26e5d00;
T_24 ;
    %wait E_0x26e5f70;
    %load/vec4 v0x26e5fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %vpi_call 5 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x26e61b0_0;
    %load/vec4 v0x26e62a0_0;
    %and;
    %store/vec4 v0x26e60d0_0, 0, 32;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0x26e61b0_0;
    %load/vec4 v0x26e62a0_0;
    %or;
    %store/vec4 v0x26e60d0_0, 0, 32;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x26e61b0_0;
    %load/vec4 v0x26e62a0_0;
    %add;
    %store/vec4 v0x26e60d0_0, 0, 32;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x26e61b0_0;
    %load/vec4 v0x26e62a0_0;
    %sub;
    %store/vec4 v0x26e60d0_0, 0, 32;
    %jmp T_24.6;
T_24.4 ;
    %load/vec4 v0x26e61b0_0;
    %load/vec4 v0x26e62a0_0;
    %cmp/u;
    %jmp/0xz  T_24.7, 5;
    %load/vec4 v0x26e61b0_0;
    %store/vec4 v0x26e60d0_0, 0, 32;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x26e62a0_0;
    %store/vec4 v0x26e60d0_0, 0, 32;
T_24.8 ;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x26f0160;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f04e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26f11e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f0db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f08e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f0b10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26f11e0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x26f0160;
T_26 ;
    %wait E_0x26e7930;
    %load/vec4 v0x26f0e50_0;
    %store/vec4 v0x26f0db0_0, 0, 1;
    %load/vec4 v0x26f0980_0;
    %store/vec4 v0x26f08e0_0, 0, 1;
    %load/vec4 v0x26f0bb0_0;
    %store/vec4 v0x26f0b10_0, 0, 1;
    %load/vec4 v0x26f05c0_0;
    %store/vec4 v0x26f04e0_0, 0, 32;
    %load/vec4 v0x26f1030_0;
    %store/vec4 v0x26f0f90_0, 0, 32;
    %load/vec4 v0x26f1390_0;
    %store/vec4 v0x26f11e0_0, 0, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x26e7640;
T_27 ;
    %vpi_call 7 14 "$readmemh", "hello.s", v0x26e82b0 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x26e7640;
T_28 ;
    %wait E_0x26e7930;
    %load/vec4 v0x26e8210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x26e85d0_0;
    %load/vec4 v0x26e7f40_0;
    %subi 4194304, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26e82b0, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x26f6610;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f68a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f6e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f7160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6c00_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26f7390_0, 0, 5;
    %end;
    .thread T_29;
    .scope S_0x26f6610;
T_30 ;
    %wait E_0x26e7930;
    %load/vec4 v0x26f7200_0;
    %store/vec4 v0x26f7160_0, 0, 1;
    %load/vec4 v0x26f6cf0_0;
    %store/vec4 v0x26f6c00_0, 0, 1;
    %load/vec4 v0x26f69a0_0;
    %store/vec4 v0x26f68a0_0, 0, 32;
    %load/vec4 v0x26f6f40_0;
    %store/vec4 v0x26f6e80_0, 0, 32;
    %load/vec4 v0x26f7470_0;
    %store/vec4 v0x26f7390_0, 0, 5;
    %jmp T_30;
    .thread T_30;
    .scope S_0x26f4980;
T_31 ;
    %wait E_0x26f4bc0;
    %load/vec4 v0x26f4f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x26f4c40_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x26f4d40_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x26f4e20_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x26eb230;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec9d0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x26eb230;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec790_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x26eb230;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec850_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x26eb230;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec910_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x26eb230;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eb9b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26eb910_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26ebac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eb780_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x26eb230;
T_37 ;
    %wait E_0x26eb5a0;
    %load/vec4 v0x26ec230_0;
    %load/vec4 v0x26ebfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26ec230_0;
    %load/vec4 v0x26ec160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x26ebba0_0;
    %and;
    %store/vec4 v0x26ec9d0_0, 0, 1;
    %load/vec4 v0x26eb670_0;
    %load/vec4 v0x26ebce0_0;
    %and;
    %load/vec4 v0x26ec550_0;
    %load/vec4 v0x26ebfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26ec550_0;
    %load/vec4 v0x26ec160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x26ec850_0, 0, 1;
    %load/vec4 v0x26eb670_0;
    %load/vec4 v0x26ebc40_0;
    %and;
    %load/vec4 v0x26ec5f0_0;
    %load/vec4 v0x26ebfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26ec5f0_0;
    %load/vec4 v0x26ec160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x26ec910_0, 0, 1;
    %load/vec4 v0x26ec850_0;
    %load/vec4 v0x26ec910_0;
    %or;
    %store/vec4 v0x26ec790_0, 0, 1;
    %load/vec4 v0x26ec9d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x26ec790_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ec3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ec300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26eb780_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eb780_0, 0, 1;
T_37.1 ;
    %load/vec4 v0x26ebfa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x26ebfa0_0;
    %load/vec4 v0x26ec5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26ebe40_0;
    %and;
    %store/vec4 v0x26eb840_0, 0, 1;
    %load/vec4 v0x26ec160_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x26ec160_0;
    %load/vec4 v0x26ec5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26ebe40_0;
    %and;
    %store/vec4 v0x26eb9b0_0, 0, 1;
    %load/vec4 v0x26ec090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x26ec090_0;
    %load/vec4 v0x26ec5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26ebe40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26eb910_0, 0, 2;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x26ec090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x26ec090_0;
    %load/vec4 v0x26ec6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26ebee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26eb910_0, 0, 2;
    %jmp T_37.5;
T_37.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26eb910_0, 0, 2;
T_37.5 ;
T_37.3 ;
    %load/vec4 v0x26ec230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x26ec230_0;
    %load/vec4 v0x26ec5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26ebe40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26ebac0_0, 0, 2;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x26ec230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x26ec230_0;
    %load/vec4 v0x26ec6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26ebee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26ebac0_0, 0, 2;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26ebac0_0, 0, 2;
T_37.9 ;
T_37.7 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x26cc180;
T_38 ;
    %vpi_call 3 102 "$monitor", $time, "instrD= %x", v0x26f96a0_0 {0 0 0};
    %end;
    .thread T_38;
    .scope S_0x26a3850;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fb910_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x26a3850;
T_40 ;
    %load/vec4 v0x26fb910_0;
    %inv;
    %assign/vec4 v0x26fb910_0, 0;
    %delay 5, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x26a3850;
T_41 ;
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./mux.v";
    "./registers.v";
    "./wb_reg.v";
