
  // First 4-input NAND gate
  assign p1y = ~(p1a & p1b & p1c & p1d);
  
  // Second 4-input NAND gate
  assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule