\doxysection{C\+:/\+Users/miche/\+Documents/\+Repositories/23.24-\/D-\/\+Softwareontwikkeling/\+VGA\+\_\+\+Driver/\+Core/\+Inc/stm32f4xx\+\_\+dma.h File Reference}
\hypertarget{stm32f4xx__dma_8h}{}\label{stm32f4xx__dma_8h}\index{C:/Users/miche/Documents/Repositories/23.24-\/D-\/Softwareontwikkeling/VGA\_Driver/Core/Inc/stm32f4xx\_dma.h@{C:/Users/miche/Documents/Repositories/23.24-\/D-\/Softwareontwikkeling/VGA\_Driver/Core/Inc/stm32f4xx\_dma.h}}


This file contains all the functions prototypes for the DMA firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___constants_gabcab9fa1c48b148703a8f41c1d99e0c8}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___constants_gaad08400369c8c129927cdb9cf1baae29}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+CONTROLLER}}(CONTROLLER)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_ga4979fc18bd59701dec52c8fa89b5edb2}{DMA\+\_\+\+Channel\+\_\+0}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_gacad41f71e3a940abd495b0aab3b4e8cb}{DMA\+\_\+\+Channel\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_ga6b5d9fcfd72335777ce2796af6300574}{DMA\+\_\+\+Channel\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_gaf835103c99f21d1b1c04d5c98471c1d5}{DMA\+\_\+\+Channel\+\_\+3}}~((uint32\+\_\+t)0x06000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_gac8a40bf3a421b434177e988263a3d787}{DMA\+\_\+\+Channel\+\_\+4}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_gae3dd5d28def40846aea8e3013d63311b}{DMA\+\_\+\+Channel\+\_\+5}}~((uint32\+\_\+t)0x0\+A000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_ga141e89570dabba4f778e8e8df80e7812}{DMA\+\_\+\+Channel\+\_\+6}}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_ga14f1265827ce49dad5075986118cc542}{DMA\+\_\+\+Channel\+\_\+7}}~((uint32\+\_\+t)0x0\+E000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__channel_gac7f4709d9244f25b853789d888a74d46}{IS\+\_\+\+DMA\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___d_m_a__data__transfer__direction_ga4d7847b57371eef92ec5da34511416a7}{DMA\+\_\+\+DIR\+\_\+\+Peripheral\+To\+Memory}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__data__transfer__direction_gae1e6aa2722beb09b5be7140205244986}{DMA\+\_\+\+DIR\+\_\+\+Memory\+To\+Peripheral}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__data__transfer__direction_gafb7d5b786f2fb56a903936cdc6d5e89a}{DMA\+\_\+\+DIR\+\_\+\+Memory\+To\+Memory}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__data__transfer__direction_gae2b02e8e823854bcd7c5746cdd29e70d}{IS\+\_\+\+DMA\+\_\+\+DIRECTION}}(DIRECTION)
\item 
\#define \mbox{\hyperlink{group___d_m_a__data__buffer__size_ga72ef4033bb3bc2cdfdbe579083b05e32}{IS\+\_\+\+DMA\+\_\+\+BUFFER\+\_\+\+SIZE}}(SIZE)~(((SIZE) $>$= 0x1) \&\& ((SIZE) $<$ 0x10000))
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}{DMA\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}{DMA\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}{IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+INC\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__incremented__mode_ga4e8cb23d039c74bbbf365d7678835bbb}{DMA\+\_\+\+Memory\+Inc\+\_\+\+Enable}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__incremented__mode_ga795a277c997048783a383b026f19a5ab}{DMA\+\_\+\+Memory\+Inc\+\_\+\+Disable}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__incremented__mode_gaa880f39d499d1e80449cf80381e4eb67}{IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INC\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__data__size_ga7577035ae4ff413164000227a8cea346}{DMA\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Byte}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__data__size_gab1988e5005ee65c261018f62866e4585}{DMA\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Half\+Word}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__data__size_ga516ea7a40945d8325fe73e079b245ea1}{DMA\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Word}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__data__size_gad7916e0ae55cdf5efdfa68a09a028037}{IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+DATA\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__data__size_gad6093bccb60ff9adf81e21c73c58ba17}{DMA\+\_\+\+Memory\+Data\+Size\+\_\+\+Byte}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__data__size_ga74c9b4e547f5eaaf35d4fd3d01ed5741}{DMA\+\_\+\+Memory\+Data\+Size\+\_\+\+Half\+Word}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__data__size_gaff403722a6f82d4b34c9ef306507bb98}{DMA\+\_\+\+Memory\+Data\+Size\+\_\+\+Word}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__data__size_gac9e3748cebcb16d4ae4206d562bc804c}{IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+DATA\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__circular__normal__mode_ga36400f5b5095f1102ede4760d7a5959c}{DMA\+\_\+\+Mode\+\_\+\+Normal}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__circular__normal__mode_ga36327b14c302098fbc5823ac3f1ae020}{DMA\+\_\+\+Mode\+\_\+\+Circular}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__circular__normal__mode_gad88ee5030574d6a573904378fb62c7ac}{IS\+\_\+\+DMA\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_gaf414e0aa8dd42aee6f83f88ab6175179}{DMA\+\_\+\+Priority\+\_\+\+Low}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_ga8e0d4a958f4288c6c759945789490f38}{DMA\+\_\+\+Priority\+\_\+\+Medium}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_gae2441c0b4d4ba9945a6f4f7d08045a8e}{DMA\+\_\+\+Priority\+\_\+\+High}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_gadccd2f8b2ac24ba4fd485dd5b9b48671}{DMA\+\_\+\+Priority\+\_\+\+Very\+High}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_gaa1cae2ab458948511596467c87cd02b6}{IS\+\_\+\+DMA\+\_\+\+PRIORITY}}(PRIORITY)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__direct__mode_gadad9e503fa9867a981e3090d333483d7}{DMA\+\_\+\+FIFOMode\+\_\+\+Disable}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__direct__mode_ga482bc2af420602d1a8c2aa35049a3857}{DMA\+\_\+\+FIFOMode\+\_\+\+Enable}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__direct__mode_gadb90a893aeb49fd4bc14af750af3837c}{IS\+\_\+\+DMA\+\_\+\+FIFO\+\_\+\+MODE\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__threshold__level_gacc98384bbba43a9c4f70b448518acfe4}{DMA\+\_\+\+FIFOThreshold\+\_\+1\+Quarter\+Full}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__threshold__level_ga626b546865960343fdcfdf33ac8ceb03}{DMA\+\_\+\+FIFOThreshold\+\_\+\+Half\+Full}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__threshold__level_ga6f041008fce4bb341f9a518d803a308b}{DMA\+\_\+\+FIFOThreshold\+\_\+3\+Quarters\+Full}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__threshold__level_ga9f1008e0df7d41d910ed89d7e0872e69}{DMA\+\_\+\+FIFOThreshold\+\_\+\+Full}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__threshold__level_gaeafc0d9e327d6e5b26cd37f6744b232f}{IS\+\_\+\+DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD}}(THRESHOLD)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__burst_gab3353b3a85b555f826fe567ce68c3fc3}{DMA\+\_\+\+Memory\+Burst\+\_\+\+Single}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__burst_gacf7f57731c663fdc6ca8a6fb18ff31b0}{DMA\+\_\+\+Memory\+Burst\+\_\+\+INC4}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__burst_ga33aca825c5a81e83753ff6fadb3634c0}{DMA\+\_\+\+Memory\+Burst\+\_\+\+INC8}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__burst_ga4ffd4960f794b187229fac1cea3d81c9}{DMA\+\_\+\+Memory\+Burst\+\_\+\+INC16}}~((uint32\+\_\+t)0x01800000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__burst_ga921ebf06447dc036180fff50b7e4846a}{IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+BURST}}(BURST)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__burst_ga524cdc5efb8978b586637f35e38a850b}{DMA\+\_\+\+Peripheral\+Burst\+\_\+\+Single}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__burst_gaa8eba5161b3927f1ffb81157f3e39b71}{DMA\+\_\+\+Peripheral\+Burst\+\_\+\+INC4}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__burst_gaf04ba122268e0f54085ca8e45410fe69}{DMA\+\_\+\+Peripheral\+Burst\+\_\+\+INC8}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__burst_ga04ff56ff0a2a5470fc2c4817be4213c2}{DMA\+\_\+\+Peripheral\+Burst\+\_\+\+INC16}}~((uint32\+\_\+t)0x00600000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__burst_ga7c60961178e2a32e9e364a220a8aca88}{IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+BURST}}(BURST)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_gace4b567c96b1c95618a4894875d8123b}{DMA\+\_\+\+FIFOStatus\+\_\+\+Less1\+Quarter\+Full}}~((uint32\+\_\+t)0x00000000 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga258d41ce51005eea1c5a69fcf07d8e42}{DMA\+\_\+\+FIFOStatus\+\_\+1\+Quarter\+Full}}~((uint32\+\_\+t)0x00000001 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4}{DMA\+\_\+\+FIFOStatus\+\_\+\+Half\+Full}}~((uint32\+\_\+t)0x00000002 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga418c64b77f903c558471d22eeabde439}{DMA\+\_\+\+FIFOStatus\+\_\+3\+Quarters\+Full}}~((uint32\+\_\+t)0x00000003 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_gaacba9ad22e39ed92d2b4ae9ebece654c}{DMA\+\_\+\+FIFOStatus\+\_\+\+Empty}}~((uint32\+\_\+t)0x00000004 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_gaf7ea7373a08730e773cbc048c9965dc2}{DMA\+\_\+\+FIFOStatus\+\_\+\+Full}}~((uint32\+\_\+t)0x00000005 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga6980114eab3b3eea701f3802dd97dc12}{IS\+\_\+\+DMA\+\_\+\+FIFO\+\_\+\+STATUS}}(STATUS)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga4e09c71ab9d85493fba241fa90f60eff}{DMA\+\_\+\+FLAG\+\_\+\+FEIF0}}~((uint32\+\_\+t)0x10800001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaf309e18b8d4113c51de6d23794bdaaab}{DMA\+\_\+\+FLAG\+\_\+\+DMEIF0}}~((uint32\+\_\+t)0x10800004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga8a1b602ca53eca06597284af6edd4eca}{DMA\+\_\+\+FLAG\+\_\+\+TEIF0}}~((uint32\+\_\+t)0x10000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa76090f6351c3feb8e844460820236c6}{DMA\+\_\+\+FLAG\+\_\+\+HTIF0}}~((uint32\+\_\+t)0x10000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gae5220ac32b929e3ffce6d6239cc2a39c}{DMA\+\_\+\+FLAG\+\_\+\+TCIF0}}~((uint32\+\_\+t)0x10000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga13a9f5ad620803b1f59c329ea291cdce}{DMA\+\_\+\+FLAG\+\_\+\+FEIF1}}~((uint32\+\_\+t)0x10000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga1f52407d92d389200727d1731ed2bf41}{DMA\+\_\+\+FLAG\+\_\+\+DMEIF1}}~((uint32\+\_\+t)0x10000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaebca425399650686931b35d650ec9872}{DMA\+\_\+\+FLAG\+\_\+\+TEIF1}}~((uint32\+\_\+t)0x10000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga5e00b692cb6654c1e09f091e4dba807c}{DMA\+\_\+\+FLAG\+\_\+\+HTIF1}}~((uint32\+\_\+t)0x10000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga4ec37900b79b667829eced7b442f2c9d}{DMA\+\_\+\+FLAG\+\_\+\+TCIF1}}~((uint32\+\_\+t)0x10000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga3e7dfaf220ad350a2b0a3d307ba8896e}{DMA\+\_\+\+FLAG\+\_\+\+FEIF2}}~((uint32\+\_\+t)0x10010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga69b110e9d83d45faf6e88719cff8f721}{DMA\+\_\+\+FLAG\+\_\+\+DMEIF2}}~((uint32\+\_\+t)0x10040000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa3e1e5d2a043496524107ecc1ddfe934}{DMA\+\_\+\+FLAG\+\_\+\+TEIF2}}~((uint32\+\_\+t)0x10080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gae960d87b7770ec11820df758fecf28db}{DMA\+\_\+\+FLAG\+\_\+\+HTIF2}}~((uint32\+\_\+t)0x10100000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga26c60c0cd9f24112eb082c7bbba1eff7}{DMA\+\_\+\+FLAG\+\_\+\+TCIF2}}~((uint32\+\_\+t)0x10200000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga7d551a54c46071ea3629d38768cd8638}{DMA\+\_\+\+FLAG\+\_\+\+FEIF3}}~((uint32\+\_\+t)0x10400000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gacb835761b58d15662b0e631697bbf0a4}{DMA\+\_\+\+FLAG\+\_\+\+DMEIF3}}~((uint32\+\_\+t)0x11000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga36854c526eb41566bcf1c4505265433c}{DMA\+\_\+\+FLAG\+\_\+\+TEIF3}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga10e669df50c5a5fe93b698f75f0574d6}{DMA\+\_\+\+FLAG\+\_\+\+HTIF3}}~((uint32\+\_\+t)0x14000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gae8dde773a36a6d211d718bace2438def}{DMA\+\_\+\+FLAG\+\_\+\+TCIF3}}~((uint32\+\_\+t)0x18000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga81f626454f81551dffa17619f459b99b}{DMA\+\_\+\+FLAG\+\_\+\+FEIF4}}~((uint32\+\_\+t)0x20000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gae47ce0553cd8c561d0c5a903accf3411}{DMA\+\_\+\+FLAG\+\_\+\+DMEIF4}}~((uint32\+\_\+t)0x20000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga0216244c5386117a965ef6833b86984e}{DMA\+\_\+\+FLAG\+\_\+\+TEIF4}}~((uint32\+\_\+t)0x20000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gac1f371142dd0c1a5a19d8ad2cf1d2f2a}{DMA\+\_\+\+FLAG\+\_\+\+HTIF4}}~((uint32\+\_\+t)0x20000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa2a470b95dc9084de45009c600e8cf1d}{DMA\+\_\+\+FLAG\+\_\+\+TCIF4}}~((uint32\+\_\+t)0x20000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga40621c1df90e9e1ebfb4815df09a2469}{DMA\+\_\+\+FLAG\+\_\+\+FEIF5}}~((uint32\+\_\+t)0x20000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga70a0d9684bfd6e6ef2cce31fc8e33512}{DMA\+\_\+\+FLAG\+\_\+\+DMEIF5}}~((uint32\+\_\+t)0x20000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga64ee170cb2d0fbe5daa6d3166c65190d}{DMA\+\_\+\+FLAG\+\_\+\+TEIF5}}~((uint32\+\_\+t)0x20000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga005ff333f9f114f5966f35b90df0ff9a}{DMA\+\_\+\+FLAG\+\_\+\+HTIF5}}~((uint32\+\_\+t)0x20000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga50cb345a0bb8bde37228b0a1d5becc4c}{DMA\+\_\+\+FLAG\+\_\+\+TCIF5}}~((uint32\+\_\+t)0x20000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gafc0383aab975f70507f76e983c32b8c0}{DMA\+\_\+\+FLAG\+\_\+\+FEIF6}}~((uint32\+\_\+t)0x20010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga1d85ff6756ffbd8284ac435f3781eb4a}{DMA\+\_\+\+FLAG\+\_\+\+DMEIF6}}~((uint32\+\_\+t)0x20040000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga2900d2ad700dffbb058b238162018be0}{DMA\+\_\+\+FLAG\+\_\+\+TEIF6}}~((uint32\+\_\+t)0x20080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa2e5cb8680883513cf8fccef6c39c78e}{DMA\+\_\+\+FLAG\+\_\+\+HTIF6}}~((uint32\+\_\+t)0x20100000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga7b16e37ffcf292fcab6745af7de1e50c}{DMA\+\_\+\+FLAG\+\_\+\+TCIF6}}~((uint32\+\_\+t)0x20200000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga4c75ab8fa2339bad9413f133ec9b92d3}{DMA\+\_\+\+FLAG\+\_\+\+FEIF7}}~((uint32\+\_\+t)0x20400000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gae8b9016059eef77580e3845d30c1f42f}{DMA\+\_\+\+FLAG\+\_\+\+DMEIF7}}~((uint32\+\_\+t)0x21000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga4f4acb7f0b6c46a1af27733852ef4fc7}{DMA\+\_\+\+FLAG\+\_\+\+TEIF7}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa59fb75c0964ea148a2218baba8de255}{DMA\+\_\+\+FLAG\+\_\+\+HTIF7}}~((uint32\+\_\+t)0x24000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga5a68888ca361abf00d552bdd70304ea9}{DMA\+\_\+\+FLAG\+\_\+\+TCIF7}}~((uint32\+\_\+t)0x28000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga4b33e418489c9a3c9adcbdbaca93e4a3}{IS\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+FLAG}}(FLAG)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga98e421aa0a15fbeecb4cab3612985676}{IS\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FLAG}}(FLAG)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\+\_\+\+IT\+\_\+\+TC}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\+\_\+\+IT\+\_\+\+HT}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\+\_\+\+IT\+\_\+\+TE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\+\_\+\+IT\+\_\+\+DME}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\+\_\+\+IT\+\_\+\+FE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga47f6af7da302c19aba24516037d305e7}{IS\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+IT}}(IT)~((((IT) \& 0x\+FFFFFF61) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga5202cf7ab467fe1a61c725d1f98f0689}{DMA\+\_\+\+IT\+\_\+\+FEIF0}}~((uint32\+\_\+t)0x90000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga8427aa66491c87a653f94f812b31cb17}{DMA\+\_\+\+IT\+\_\+\+DMEIF0}}~((uint32\+\_\+t)0x10001004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga7f47bb08f22556f9a655adbce3d6982a}{DMA\+\_\+\+IT\+\_\+\+TEIF0}}~((uint32\+\_\+t)0x10002008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gaabb2f6093a51f4f25ac67a21125a8bc2}{DMA\+\_\+\+IT\+\_\+\+HTIF0}}~((uint32\+\_\+t)0x10004010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga9de4a37c4fb35a2d3566d8060a8145be}{DMA\+\_\+\+IT\+\_\+\+TCIF0}}~((uint32\+\_\+t)0x10008020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gaa93c3fc1826e8bf9063ab64734277ca3}{DMA\+\_\+\+IT\+\_\+\+FEIF1}}~((uint32\+\_\+t)0x90000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gabdbf66e3cbe14fe1f45c42635127e927}{DMA\+\_\+\+IT\+\_\+\+DMEIF1}}~((uint32\+\_\+t)0x10001100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gaeacbd5c206cc6026d3c03f8182b16aeb}{DMA\+\_\+\+IT\+\_\+\+TEIF1}}~((uint32\+\_\+t)0x10002200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga22e9fbbe3bd5539bf4c087c9ba2735da}{DMA\+\_\+\+IT\+\_\+\+HTIF1}}~((uint32\+\_\+t)0x10004400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gae4eb128c7b47473cf984c4d91878d879}{DMA\+\_\+\+IT\+\_\+\+TCIF1}}~((uint32\+\_\+t)0x10008800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gaeae384e9af7db044cf93e7f270eddd7c}{DMA\+\_\+\+IT\+\_\+\+FEIF2}}~((uint32\+\_\+t)0x90010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga56f547c35fcac83518aec320f0e38000}{DMA\+\_\+\+IT\+\_\+\+DMEIF2}}~((uint32\+\_\+t)0x10041000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga8faa8c4705525ad1cd90290c5a04c589}{DMA\+\_\+\+IT\+\_\+\+TEIF2}}~((uint32\+\_\+t)0x10082000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga759d12e1158b37391b31a79f3a54339c}{DMA\+\_\+\+IT\+\_\+\+HTIF2}}~((uint32\+\_\+t)0x10104000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga04ed284cd063df3e1e72a189bc6d9d86}{DMA\+\_\+\+IT\+\_\+\+TCIF2}}~((uint32\+\_\+t)0x10208000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga93483a72ed43feb6e5f4392bb2ac9851}{DMA\+\_\+\+IT\+\_\+\+FEIF3}}~((uint32\+\_\+t)0x90400000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga8b3786da4bdd693eb198b7a3a51faf12}{DMA\+\_\+\+IT\+\_\+\+DMEIF3}}~((uint32\+\_\+t)0x11001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga2d9d67487f27667a88f98f28d83fb8ee}{DMA\+\_\+\+IT\+\_\+\+TEIF3}}~((uint32\+\_\+t)0x12002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gaba176f6d831b4d30fdeddcb2f301f329}{DMA\+\_\+\+IT\+\_\+\+HTIF3}}~((uint32\+\_\+t)0x14004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gafc40a792a31cfc0d2fbc937e0796533d}{DMA\+\_\+\+IT\+\_\+\+TCIF3}}~((uint32\+\_\+t)0x18008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga8921cc2ba7936c50aee13913cfaedddf}{DMA\+\_\+\+IT\+\_\+\+FEIF4}}~((uint32\+\_\+t)0x\+A0000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gab4456201506a52115a5b7938484bcec1}{DMA\+\_\+\+IT\+\_\+\+DMEIF4}}~((uint32\+\_\+t)0x20001004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga6b91d27a13175cc8e08ac8d58c8bdf19}{DMA\+\_\+\+IT\+\_\+\+TEIF4}}~((uint32\+\_\+t)0x20002008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gafda7db2d283c4a71dcad96dc4972799d}{DMA\+\_\+\+IT\+\_\+\+HTIF4}}~((uint32\+\_\+t)0x20004010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga36a29ac345571fad0b1c98f36c59d4c5}{DMA\+\_\+\+IT\+\_\+\+TCIF4}}~((uint32\+\_\+t)0x20008020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga8b63b126eedeeed93051abfe943c7a4a}{DMA\+\_\+\+IT\+\_\+\+FEIF5}}~((uint32\+\_\+t)0x\+A0000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga03c884977c9eac6b98c33707df72f1de}{DMA\+\_\+\+IT\+\_\+\+DMEIF5}}~((uint32\+\_\+t)0x20001100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga954167a7b1f01653ca891a1e2f5fc2ef}{DMA\+\_\+\+IT\+\_\+\+TEIF5}}~((uint32\+\_\+t)0x20002200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gab67a2a189e63786b23e37febcd9aaad1}{DMA\+\_\+\+IT\+\_\+\+HTIF5}}~((uint32\+\_\+t)0x20004400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gaf4a7f8f3d5914858c59b12fc36e9a176}{DMA\+\_\+\+IT\+\_\+\+TCIF5}}~((uint32\+\_\+t)0x20008800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gad023ccedd5283ace18de6d0bcac06e0a}{DMA\+\_\+\+IT\+\_\+\+FEIF6}}~((uint32\+\_\+t)0x\+A0010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga154421000068d646b9403303aeae09e8}{DMA\+\_\+\+IT\+\_\+\+DMEIF6}}~((uint32\+\_\+t)0x20041000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gab1c3b881dd5493dee96b49f4ddbb7204}{DMA\+\_\+\+IT\+\_\+\+TEIF6}}~((uint32\+\_\+t)0x20082000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gae43cd288bb0b6f1cbb313dc5690f174f}{DMA\+\_\+\+IT\+\_\+\+HTIF6}}~((uint32\+\_\+t)0x20104000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga895e7dfd7ddf4879181e475eb322f1b4}{DMA\+\_\+\+IT\+\_\+\+TCIF6}}~((uint32\+\_\+t)0x20208000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga742d0f7f8437ab5fa4f1ad0c7fb0112b}{DMA\+\_\+\+IT\+\_\+\+FEIF7}}~((uint32\+\_\+t)0x\+A0400000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gaed099553b36827c2978208d288f9a848}{DMA\+\_\+\+IT\+\_\+\+DMEIF7}}~((uint32\+\_\+t)0x21001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga4d25902b63630db383fd3983581fb8ee}{DMA\+\_\+\+IT\+\_\+\+TEIF7}}~((uint32\+\_\+t)0x22002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gae95460193a9f02e03a6aaf01ecb9a501}{DMA\+\_\+\+IT\+\_\+\+HTIF7}}~((uint32\+\_\+t)0x24004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga2761f6621db0231ddc8294a8eb1c8e42}{DMA\+\_\+\+IT\+\_\+\+TCIF7}}~((uint32\+\_\+t)0x28008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_ga390481b083355ed774b04f70a42f0dfb}{IS\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definitions_gaaafa1bd74bc5e78e276c731faa8eed22}{IS\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__increment__offset_ga939053c42e486b82963b8eecc809bce0}{DMA\+\_\+\+PINCOS\+\_\+\+Psize}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__increment__offset_gaae8184971db13b62cd9f4dc5aecf9c22}{DMA\+\_\+\+PINCOS\+\_\+\+Word\+Aligned}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__increment__offset_ga2fcfea7f5dedb658358f1220773fb2f2}{IS\+\_\+\+DMA\+\_\+\+PINCOS\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flow__controller__definitions_gafe69109789c2c285f98193f4b598cbc1}{DMA\+\_\+\+Flow\+Ctrl\+\_\+\+Memory}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flow__controller__definitions_ga33a735d51a2b790a25c579753edddd46}{DMA\+\_\+\+Flow\+Ctrl\+\_\+\+Peripheral}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flow__controller__definitions_ga78c0f18c0a86c67510f540a4210aadb7}{IS\+\_\+\+DMA\+\_\+\+FLOW\+\_\+\+CTRL}}(CTRL)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__targets__definitions_gadb576bccef5f2fc65fe9b451033bdc95}{DMA\+\_\+\+Memory\+\_\+0}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__targets__definitions_ga6d1e13631e4ef9a013d078e613fd7fd5}{DMA\+\_\+\+Memory\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__targets__definitions_ga87d6abab18d2b4bb86db909854cc1f02}{IS\+\_\+\+DMA\+\_\+\+CURRENT\+\_\+\+MEM}}(MEM)~(((MEM) == \mbox{\hyperlink{group___d_m_a__memory__targets__definitions_gadb576bccef5f2fc65fe9b451033bdc95}{DMA\+\_\+\+Memory\+\_\+0}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((MEM) == \mbox{\hyperlink{group___d_m_a__memory__targets__definitions_ga6d1e13631e4ef9a013d078e613fd7fd5}{DMA\+\_\+\+Memory\+\_\+1}}))
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___d_m_a_ga38d4a4ab8990299f8a6cf064e1e811d0}{DMA\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Deinitialize the DMAy Streamx registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_gaced8a4149acfb0a50b50e63273a87148}{DMA\+\_\+\+Init}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMA\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the DMAy Streamx according to the specified parameters in the DMA\+\_\+\+Init\+Struct structure. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_ga0f7f95f750a90a6824f4e9b6f58adc7e}{DMA\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMA\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each DMA\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_gab2bea22f9f6dc62fdd7afb385a0c1f73}{DMA\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMAy Streamx. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_ga210a9861460b3c9b3fa14fdc1a949744}{DMA\+\_\+\+Periph\+Inc\+Offset\+Size\+Config}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+Pincos)
\begin{DoxyCompactList}\small\item\em Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-\/bit aligned addresses). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_ga77f7628f6be9d6d088127eceb090b8b2}{DMA\+\_\+\+Flow\+Controller\+Config}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+Flow\+Ctrl)
\begin{DoxyCompactList}\small\item\em Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_ga6a11a2c951cff59b125ba8857d44e3f3}{DMA\+\_\+\+Set\+Curr\+Data\+Counter}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint16\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Writes the number of data units to be transferred on the DMAy Streamx. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___d_m_a_ga4a76444a92423f5f15a4328738d6dc46}{DMA\+\_\+\+Get\+Curr\+Data\+Counter}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current DMAy Streamx transfer. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_ga8d0957e50302efaf48a16c62d14c9ca8}{DMA\+\_\+\+Double\+Buffer\+Mode\+Config}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t Memory1\+Base\+Addr, uint32\+\_\+t DMA\+\_\+\+Current\+Memory)
\begin{DoxyCompactList}\small\item\em Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_ga7fe09e62ea3125db384829dab59ebe3e}{DMA\+\_\+\+Double\+Buffer\+Mode\+Cmd}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the double buffer mode for the selected DMA stream. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_ga4ebcffd32eb6968ac61cfb64a6bae258}{DMA\+\_\+\+Memory\+Target\+Config}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t Memory\+Base\+Addr, uint32\+\_\+t DMA\+\_\+\+Memory\+Target)
\begin{DoxyCompactList}\small\item\em Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing. ~\newline
 \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___d_m_a_ga74b6624f9faa2f43c9369ddbdeab241c}{DMA\+\_\+\+Get\+Current\+Memory\+Target}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the current memory target used by double buffer transfer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} \mbox{\hyperlink{group___d_m_a_gaa4d631cdd6cd020106435f30c0c6fb15}{DMA\+\_\+\+Get\+Cmd\+Status}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the status of EN bit for the specified DMAy Streamx. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___d_m_a_ga9893809a7067861ec111f7d712ebf28d}{DMA\+\_\+\+Get\+FIFOStatus}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the current DMAy Streamx FIFO filled level. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___d_m_a_ga10cfc0fe31d64a1fd8fb3efb4ae2a411}{DMA\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMAy Streamx flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_ga510d62b4051f5a5de164e84b266b851d}{DMA\+\_\+\+Clear\+Flag}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the DMAy Streamx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_gab9c469a3f5d4aca5c97dee798ffc2f05}{DMA\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMAy Streamx interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___d_m_a_gad0ccf5f6548bd7cf8f2cae30393bb716}{DMA\+\_\+\+Get\+ITStatus}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMAy Streamx interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a_gad5433018889cd36140d98bb380c4e76e}{DMA\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the DMAy Streamx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the DMA firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }