<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="contatore_modulo_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RippleCarryAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RippleCarryAdder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RippleCarryAdder.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="contatore_modulo_4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="contatore_modulo_4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="contatore_modulo_4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="contatore_modulo_4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="contatore_modulo_4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="contatore_modulo_4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="contatore_modulo_4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="contatore_modulo_4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="contatore_modulo_4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="contatore_modulo_4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="contatore_modulo_4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="contatore_modulo_4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="contatore_modulo_4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contatore_modulo_4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="contatore_modulo_4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="contatore_modulo_4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="contatore_modulo_4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="contatore_modulo_4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="contatore_modulo_4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="contatore_modulo_4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="contatore_modulo_4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="contatore_modulo_4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="contatore_modulo_4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="contatore_modulo_4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="contatore_modulo_4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="contatore_modulo_4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="contatore_modulo_4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="contatore_modulo_4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="contatore_modulo_4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="contatore_modulo_4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="contatore_modulo_4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="contatore_modulo_4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="contatore_modulo_4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="contatore_modulo_4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="contatore_modulo_4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="contatore_modulo_4_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contatore_modulo_4_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="contatore_modulo_4_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="contatore_modulo_4_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contatore_modulo_4_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="contatore_modulo_4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="contatore_modulo_4_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="flip_flop_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flip_flop_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/contatore_modulo_4_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/contatore_modulo_4_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1510090962" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1510090962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510248714" xil_pn:in_ck="-5346007935902054302" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1510248714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../full_adder_half/full_adder_half.vhdl"/>
      <outfile xil_pn:name="../../full_adder_half/half_adder.vhdl"/>
      <outfile xil_pn:name="../RippleCarryAdder/RippleCarryAdder.vhd"/>
      <outfile xil_pn:name="../registro/flip_flop_rising_edge.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4_testbench.vhd"/>
      <outfile xil_pn:name="flip_flop_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1510166213" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2046404835404452038" xil_pn:start_ts="1510166213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510166213" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5608999697582052424" xil_pn:start_ts="1510166213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510166213" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7333616891433796367" xil_pn:start_ts="1510166213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510248714" xil_pn:in_ck="-5346007935902054302" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1510248714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../full_adder_half/full_adder_half.vhdl"/>
      <outfile xil_pn:name="../../full_adder_half/half_adder.vhdl"/>
      <outfile xil_pn:name="../RippleCarryAdder/RippleCarryAdder.vhd"/>
      <outfile xil_pn:name="../registro/flip_flop_rising_edge.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4_testbench.vhd"/>
      <outfile xil_pn:name="flip_flop_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1510248716" xil_pn:in_ck="-5346007935902054302" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2558443596875868626" xil_pn:start_ts="1510248714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="contatore_modulo_4_testbench_beh.prj"/>
      <outfile xil_pn:name="contatore_modulo_4_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1510248716" xil_pn:in_ck="8946607410024999112" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="671728640840822779" xil_pn:start_ts="1510248716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="contatore_modulo_4_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1510175218" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1510175218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510175218" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3181769136719034194" xil_pn:start_ts="1510175218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510175218" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7333616891433796367" xil_pn:start_ts="1510175218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510175218" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1510175218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510175218" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5554696957011871216" xil_pn:start_ts="1510175218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510175218" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1510175218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510175218" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1054896219498407941" xil_pn:start_ts="1510175218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510175229" xil_pn:in_ck="-1184748149291810920" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4753936316175359538" xil_pn:start_ts="1510175218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="contatore_modulo_4.lso"/>
      <outfile xil_pn:name="contatore_modulo_4.ngc"/>
      <outfile xil_pn:name="contatore_modulo_4.ngr"/>
      <outfile xil_pn:name="contatore_modulo_4.prj"/>
      <outfile xil_pn:name="contatore_modulo_4.stx"/>
      <outfile xil_pn:name="contatore_modulo_4.syr"/>
      <outfile xil_pn:name="contatore_modulo_4.xst"/>
      <outfile xil_pn:name="contatore_modulo_4_testbench_beh.prj"/>
      <outfile xil_pn:name="contatore_modulo_4_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="contatore_modulo_4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1510174796" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3953589092823742533" xil_pn:start_ts="1510174796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510175111" xil_pn:in_ck="2326805290086474647" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9190604303568173826" xil_pn:start_ts="1510175106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="contatore_modulo_4.bld"/>
      <outfile xil_pn:name="contatore_modulo_4.ngd"/>
      <outfile xil_pn:name="contatore_modulo_4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1510175116" xil_pn:in_ck="2326805290086474648" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1510175111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="contatore_modulo_4.pcf"/>
      <outfile xil_pn:name="contatore_modulo_4_map.map"/>
      <outfile xil_pn:name="contatore_modulo_4_map.mrp"/>
      <outfile xil_pn:name="contatore_modulo_4_map.ncd"/>
      <outfile xil_pn:name="contatore_modulo_4_map.ngm"/>
      <outfile xil_pn:name="contatore_modulo_4_map.xrpt"/>
      <outfile xil_pn:name="contatore_modulo_4_summary.xml"/>
      <outfile xil_pn:name="contatore_modulo_4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510175126" xil_pn:in_ck="-4296071335512670543" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1510175116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="contatore_modulo_4.ncd"/>
      <outfile xil_pn:name="contatore_modulo_4.pad"/>
      <outfile xil_pn:name="contatore_modulo_4.par"/>
      <outfile xil_pn:name="contatore_modulo_4.ptwx"/>
      <outfile xil_pn:name="contatore_modulo_4.unroutes"/>
      <outfile xil_pn:name="contatore_modulo_4.xpi"/>
      <outfile xil_pn:name="contatore_modulo_4_pad.csv"/>
      <outfile xil_pn:name="contatore_modulo_4_pad.txt"/>
      <outfile xil_pn:name="contatore_modulo_4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1510175131" xil_pn:in_ck="2326805290086474516" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1510175126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="contatore_modulo_4.bgn"/>
      <outfile xil_pn:name="contatore_modulo_4.bit"/>
      <outfile xil_pn:name="contatore_modulo_4.drc"/>
      <outfile xil_pn:name="contatore_modulo_4.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510175126" xil_pn:in_ck="2326805290086474516" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1510175123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="contatore_modulo_4.twr"/>
      <outfile xil_pn:name="contatore_modulo_4.twx"/>
    </transform>
    <transform xil_pn:end_ts="1510175424" xil_pn:in_ck="2326805290086474647" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="7344287139192612286" xil_pn:start_ts="1510175421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/contatore_modulo_4_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/contatore_modulo_4_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
