INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
