// Seed: 68471327
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7,
    input supply1 id_8,
    output supply1 id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12
);
endmodule
module module_1 (
    output tri id_0#(
        .id_7(1),
        .id_8(-1'h0),
        .id_9(1 - 1)
    ),
    input tri0 id_1,
    output wand id_2,
    input wand id_3,
    output uwire id_4,
    input supply1 id_5
);
  logic id_10;
  and primCall (id_2, id_5, id_10, id_9, id_3, id_7, id_1, id_8);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_5,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
