
*** Running vivado
    with args -log snake_game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source snake_game.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source snake_game.tcl -notrace
Command: synth_design -top snake_game -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.719 ; gain = 98.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'snake_game' [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:23]
	Parameter TILE_WIDTH bound to: 60 - type: integer 
	Parameter TILE_HEIGHT bound to: 60 - type: integer 
	Parameter VBUF_W bound to: 640 - type: integer 
	Parameter VBUF_H bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/vga_sync.v:19]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (1#1) [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/vga_sync.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/clk_divider.v:21]
	Parameter divider bound to: 2 - type: integer 
	Parameter half_divider bound to: 1 - type: integer 
	Parameter divider_minus_one bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (2#1) [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/clk_divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'sram' [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 3600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/sram.v:16]
INFO: [Synth 8-3876] $readmem data file 'assets-mem/all_in_one.mem' is read successfully [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram' (3#1) [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/sram.v:8]
WARNING: [Synth 8-689] width (17) of port connection 'addr' does not match port width (18) of module 'sram' [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:96]
WARNING: [Synth 8-3848] Net usr_led in module/entity snake_game does not have driver. [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:27]
WARNING: [Synth 8-3848] Net sram_we in module/entity snake_game does not have driver. [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:60]
INFO: [Synth 8-6155] done synthesizing module 'snake_game' (4#1) [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:23]
WARNING: [Synth 8-3331] design sram has unconnected port addr[17]
WARNING: [Synth 8-3331] design sram has unconnected port addr[16]
WARNING: [Synth 8-3331] design sram has unconnected port addr[15]
WARNING: [Synth 8-3331] design sram has unconnected port addr[14]
WARNING: [Synth 8-3331] design sram has unconnected port addr[13]
WARNING: [Synth 8-3331] design sram has unconnected port addr[12]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_led[3]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_led[2]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_led[1]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_led[0]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_btn[3]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_btn[2]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_btn[1]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.879 ; gain = 161.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ram1:we to constant 0 [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:95]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.879 ; gain = 161.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.879 ; gain = 161.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/constrs_1/new/snake_game.xdc]
Finished Parsing XDC File [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/constrs_1/new/snake_game.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/constrs_1/new/snake_game.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/snake_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/snake_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 742.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 742.789 ; gain = 484.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 742.789 ; gain = 484.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 742.789 ; gain = 484.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 742.789 ; gain = 484.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              42K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module snake_game 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              42K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:131]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:102]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.srcs/sources_1/new/snake_game.v:102]
DSP Report: Generating DSP pixel_addr2, operation Mode is: (A:0x280)*B2.
DSP Report: register B is absorbed into DSP pixel_addr2.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr_reg, operation Mode is: PCIN+(A:0x0):B+(C:0x44c0).
DSP Report: register pixel_addr_reg is absorbed into DSP pixel_addr_reg.
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr_reg.
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_led[3]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_led[2]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_led[1]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_led[0]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_btn[3]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_btn[2]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_btn[1]
WARNING: [Synth 8-3331] design snake_game has unconnected port usr_btn[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 742.789 ; gain = 484.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|snake_game  | ram1/RAM_reg | 4 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 1      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|snake_game  | (A:0x280)*B2              | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|snake_game  | PCIN+(A:0x0):B+(C:0x44c0) | 30     | 9      | 15     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.707 ; gain = 525.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 784.250 ; gain = 526.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|snake_game  | ram1/RAM_reg | 4 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 1      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (clk_divider0/counter_reg[7]) is unused and will be removed from module snake_game.
WARNING: [Synth 8-3332] Sequential element (clk_divider0/counter_reg[6]) is unused and will be removed from module snake_game.
WARNING: [Synth 8-3332] Sequential element (clk_divider0/counter_reg[5]) is unused and will be removed from module snake_game.
WARNING: [Synth 8-3332] Sequential element (clk_divider0/counter_reg[4]) is unused and will be removed from module snake_game.
WARNING: [Synth 8-3332] Sequential element (clk_divider0/counter_reg[3]) is unused and will be removed from module snake_game.
WARNING: [Synth 8-3332] Sequential element (clk_divider0/counter_reg[2]) is unused and will be removed from module snake_game.
WARNING: [Synth 8-3332] Sequential element (clk_divider0/counter_reg[1]) is unused and will be removed from module snake_game.
INFO: [Synth 8-3886] merging instance 'clk_divider0/counter_reg[0]' (FDR) to 'clk_divider0/clk_out_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 803.344 ; gain = 545.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 803.344 ; gain = 545.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 803.344 ; gain = 545.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 803.344 ; gain = 545.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 803.344 ; gain = 545.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 803.344 ; gain = 545.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 803.344 ; gain = 545.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |     3|
|5     |LUT2       |     6|
|6     |LUT3       |     5|
|7     |LUT4       |     4|
|8     |LUT5       |     9|
|9     |LUT6       |    10|
|10    |RAMB18E1_1 |     1|
|11    |RAMB36E1_1 |     1|
|12    |FDRE       |    24|
|13    |IBUF       |     2|
|14    |OBUF       |    14|
|15    |OBUFT      |     4|
+------+-----------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |    86|
|2     |  clk_divider0 |clk_divider |     2|
|3     |  ram1         |sram        |     2|
|4     |  vs0          |vga_sync    |    59|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 803.344 ; gain = 545.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 803.344 ; gain = 222.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 803.344 ; gain = 545.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 803.344 ; gain = 557.992
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab58/Desktop/DCL_Final_Project/dcl_final_project/snake_game/snake_game.runs/synth_1/snake_game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file snake_game_utilization_synth.rpt -pb snake_game_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 803.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 19:01:44 2021...
