// Clock divider

module clk_divider #(parameter DIV=1000)(
	input clk,
	input rst,
	output reg clk_div
);

reg [31:0] count;

always @(posedge(clk) or posedge(rst))
begin
	if(rst==1)
		count <= 32'b0;
	else if (count == DIV -1)
		count <= 32'b0;
	else
		count <= count + 1;
end

always @(posedge(clk) or posedge(rst))
begin
	if(rst == 1'b1)
		clk_div <= 1'b0;
	else if (count == DIV -1)
		clk_div <= ~clk_div;
	else
		clk_div = clk_div
end
