; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused_pixel_shuffle_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #5, !dbg !10
  %10 = shl i32 %9, 6, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 2, !dbg !12
  %14 = and i32 %12, 62, !dbg !12
  %15 = lshr i32 %11, 1, !dbg !12
  %16 = and i32 %15, 63, !dbg !12
  %17 = or disjoint i32 %10, %14, !dbg !13
  %18 = or disjoint i32 %10, %16, !dbg !13
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !14
  %20 = shl i32 %19, 2, !dbg !15
  %21 = lshr i32 %11, 5, !dbg !16
  %22 = and i32 %21, 3, !dbg !16
  %23 = or disjoint i32 %20, %22, !dbg !17
  %24 = or disjoint i32 %20, %13, !dbg !17
  %25 = icmp slt i32 %23, 4, !dbg !18
  %26 = icmp slt i32 %24, 4, !dbg !18
  %27 = srem i32 %17, 4, !dbg !19
  %28 = sdiv i32 %18, 4, !dbg !20
  %29 = srem i32 %28, 4, !dbg !21
  %30 = sdiv i32 %17, 64, !dbg !22
  %31 = sdiv i32 %18, 64, !dbg !22
  %32 = srem i32 %31, 4, !dbg !23
  %33 = insertelement <2 x i32> poison, i32 %17, i64 0, !dbg !24
  %34 = shufflevector <2 x i32> %33, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !24
  %35 = sdiv <2 x i32> %34, <i32 16, i32 4>, !dbg !24
  %36 = srem <2 x i32> %35, splat (i32 4), !dbg !25
  %37 = insertelement <4 x i32> poison, i32 %23, i64 0, !dbg !26
  %38 = insertelement <4 x i32> %37, i32 %30, i64 1, !dbg !26
  %39 = shufflevector <2 x i32> %36, <2 x i32> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !26
  %40 = shufflevector <4 x i32> %38, <4 x i32> %39, <4 x i32> <i32 0, i32 1, i32 4, i32 5>, !dbg !26
  %41 = shl <4 x i32> %40, <i32 4, i32 8, i32 2, i32 6>, !dbg !26
  %42 = tail call i32 @llvm.vector.reduce.add.v4i32(<4 x i32> %41), !dbg !27
  %op.rdx = add i32 %42, %27, !dbg !28
  %43 = sext i32 %op.rdx to i64, !dbg !29
  %44 = getelementptr float, ptr addrspace(1) %0, i64 %43, !dbg !29
  %45 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %44, i1 %25) #5, !dbg !30
  %46 = extractvalue { i32, i32 } %45, 0, !dbg !30
  %47 = extractvalue { i32, i32 } %45, 1, !dbg !30
  %48 = shl i32 %11, 3, !dbg !30
  %49 = and i32 %48, 248, !dbg !30
  %50 = or disjoint i32 %49, %22, !dbg !30
  %51 = and i32 %12, 254, !dbg !30
  %52 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %49, !dbg !30
  %53 = getelementptr inbounds float, ptr addrspace(3) %52, i32 %50, !dbg !30
  %54 = insertelement <1 x i32> poison, i32 %46, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %53, <1 x i32> %54, i1 true) #5, !dbg !30
  %55 = or disjoint i32 %50, 4, !dbg !30
  %56 = lshr i32 %55, 2, !dbg !30
  %57 = getelementptr float, ptr addrspace(3) @global_smem, i32 %56, !dbg !30
  %58 = getelementptr float, ptr addrspace(3) %57, i32 %55, !dbg !30
  %59 = insertelement <1 x i32> poison, i32 %47, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %58, <1 x i32> %59, i1 true) #5, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %60 = lshr i32 %51, 2, !dbg !30
  %61 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %60, !dbg !30
  %62 = getelementptr inbounds float, ptr addrspace(3) %61, i32 %51, !dbg !30
  %63 = load float, ptr addrspace(3) %62, align 4, !dbg !30
  %64 = or disjoint i32 %51, 1, !dbg !30
  %65 = getelementptr inbounds float, ptr addrspace(3) %61, i32 %64, !dbg !30
  %66 = load float, ptr addrspace(3) %65, align 4, !dbg !30
  %67 = shl nsw i32 %29, 2, !dbg !31
  %68 = add i32 %67, %24, !dbg !32
  %69 = shl nsw i32 %32, 4, !dbg !33
  %70 = add i32 %68, %69, !dbg !34
  %71 = sext i32 %70 to i64, !dbg !35
  %72 = getelementptr float, ptr addrspace(1) %1, i64 %71, !dbg !35
  %73 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %72, i1 %26) #5, !dbg !36
  %74 = getelementptr float, ptr addrspace(1) %2, i64 %71, !dbg !37
  %75 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %74, i1 %26) #5, !dbg !38
  %76 = extractvalue { i32, i32 } %75, 0, !dbg !38
  %77 = extractvalue { i32, i32 } %75, 1, !dbg !38
  %78 = bitcast i32 %76 to float, !dbg !38
  %79 = bitcast i32 %77 to float, !dbg !38
  %80 = getelementptr float, ptr addrspace(1) %3, i64 %71, !dbg !39
  %81 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %80, i1 %26) #5, !dbg !40
  %82 = getelementptr float, ptr addrspace(1) %4, i64 %71, !dbg !41
  %83 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %82, i1 %26) #5, !dbg !42
  %84 = fadd float %78, 0x3EE4F8B580000000, !dbg !43
  %85 = fadd float %79, 0x3EE4F8B580000000, !dbg !43
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !44
  %.not.i = icmp eq i32 %86, 0, !dbg !44
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !44
  %.not1.i = icmp eq i32 %87, 0, !dbg !44
  br i1 %.not.i, label %93, label %88, !dbg !44

88:                                               ; preds = %8
  br i1 %.not1.i, label %91, label %89, !dbg !44

89:                                               ; preds = %88
  %90 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %84) #5, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

91:                                               ; preds = %88
  %92 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %84) #5, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

93:                                               ; preds = %8
  br i1 %.not1.i, label %96, label %94, !dbg !44

94:                                               ; preds = %93
  %95 = tail call float @llvm.nvvm.sqrt.rn.f(float %84) #5, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

96:                                               ; preds = %93
  %97 = tail call float @llvm.nvvm.sqrt.approx.f(float %84) #5, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

__nv_sqrtf.exit:                                  ; preds = %89, %91, %94, %96
  %.0.i = phi float [ %90, %89 ], [ %92, %91 ], [ %95, %94 ], [ %97, %96 ], !dbg !44
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !44
  %.not.i3 = icmp eq i32 %98, 0, !dbg !44
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !44
  %.not1.i6 = icmp eq i32 %99, 0, !dbg !44
  br i1 %.not.i3, label %105, label %100, !dbg !44

100:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %103, label %101, !dbg !44

101:                                              ; preds = %100
  %102 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %85) #5, !dbg !44
  br label %__nv_sqrtf.exit7, !dbg !44

103:                                              ; preds = %100
  %104 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %85) #5, !dbg !44
  br label %__nv_sqrtf.exit7, !dbg !44

105:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %108, label %106, !dbg !44

106:                                              ; preds = %105
  %107 = tail call float @llvm.nvvm.sqrt.rn.f(float %85) #5, !dbg !44
  br label %__nv_sqrtf.exit7, !dbg !44

108:                                              ; preds = %105
  %109 = tail call float @llvm.nvvm.sqrt.approx.f(float %85) #5, !dbg !44
  br label %__nv_sqrtf.exit7, !dbg !44

__nv_sqrtf.exit7:                                 ; preds = %101, %103, %106, %108
  %.0.i5 = phi float [ %102, %101 ], [ %104, %103 ], [ %107, %106 ], [ %109, %108 ], !dbg !44
  %110 = extractvalue { i32, i32 } %73, 1, !dbg !36
  %111 = bitcast i32 %110 to float, !dbg !36
  %112 = fsub float %66, %111, !dbg !45
  %113 = extractvalue { i32, i32 } %73, 0, !dbg !36
  %114 = bitcast i32 %113 to float, !dbg !36
  %115 = fsub float %63, %114, !dbg !45
  %116 = extractvalue { i32, i32 } %83, 1, !dbg !42
  %117 = bitcast i32 %116 to float, !dbg !42
  %118 = extractvalue { i32, i32 } %83, 0, !dbg !42
  %119 = bitcast i32 %118 to float, !dbg !42
  %120 = extractvalue { i32, i32 } %81, 1, !dbg !40
  %121 = bitcast i32 %120 to float, !dbg !40
  %122 = extractvalue { i32, i32 } %81, 0, !dbg !40
  %123 = bitcast i32 %122 to float, !dbg !40
  %124 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #5, !dbg !46
  %125 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i5) #5, !dbg !46
  %126 = fmul float %115, %124, !dbg !47
  %127 = fmul float %112, %125, !dbg !47
  %128 = fmul float %126, %123, !dbg !48
  %129 = fmul float %127, %121, !dbg !48
  %130 = fadd float %128, %119, !dbg !49
  %131 = fadd float %129, %117, !dbg !49
  %132 = fcmp olt float %130, 0.000000e+00, !dbg !50
  %133 = fcmp olt float %131, 0.000000e+00, !dbg !50
  %134 = select i1 %132, float 0.000000e+00, float %130, !dbg !54
  %135 = select i1 %133, float 0.000000e+00, float %131, !dbg !54
  %136 = shl i32 %18, 2, !dbg !55
  %137 = add i32 %24, %136, !dbg !56
  %138 = sext i32 %137 to i64, !dbg !57
  %139 = getelementptr float, ptr addrspace(1) %5, i64 %138, !dbg !57
  %140 = bitcast float %134 to i32, !dbg !58
  %141 = bitcast float %135 to i32, !dbg !58
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %140, i32 %141, ptr addrspace(1) %139, i1 %26) #5, !dbg !58
  ret void, !dbg !59
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.vector.reduce.add.v4i32(<4 x i32>) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cx4d6ph6lzbqwywgddzob6sa7s4d3y5o5jyjehzyrpohb6m3rtio.py", directory: "inductor_cache/x4")
!4 = !{ptr @triton_poi_fused_pixel_shuffle_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_pixel_shuffle_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_pixel_shuffle_1", linkageName: "triton_poi_fused_pixel_shuffle_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 29, column: 19, scope: !7)
!20 = !DILocation(line: 30, column: 21, scope: !7)
!21 = !DILocation(line: 30, column: 26, scope: !7)
!22 = !DILocation(line: 32, column: 19, scope: !7)
!23 = !DILocation(line: 33, column: 27, scope: !7)
!24 = !DILocation(line: 31, column: 21, scope: !7)
!25 = !DILocation(line: 31, column: 27, scope: !7)
!26 = !DILocation(line: 35, column: 45, scope: !7)
!27 = !DILocation(line: 35, column: 58, scope: !7)
!28 = !DILocation(line: 35, column: 35, scope: !7)
!29 = !DILocation(line: 35, column: 30, scope: !7)
!30 = !DILocation(line: 35, column: 67, scope: !7)
!31 = !DILocation(line: 36, column: 37, scope: !7)
!32 = !DILocation(line: 36, column: 35, scope: !7)
!33 = !DILocation(line: 36, column: 45, scope: !7)
!34 = !DILocation(line: 36, column: 42, scope: !7)
!35 = !DILocation(line: 36, column: 30, scope: !7)
!36 = !DILocation(line: 36, column: 50, scope: !7)
!37 = !DILocation(line: 37, column: 30, scope: !7)
!38 = !DILocation(line: 37, column: 50, scope: !7)
!39 = !DILocation(line: 38, column: 31, scope: !7)
!40 = !DILocation(line: 38, column: 51, scope: !7)
!41 = !DILocation(line: 39, column: 31, scope: !7)
!42 = !DILocation(line: 39, column: 51, scope: !7)
!43 = !DILocation(line: 42, column: 18, scope: !7)
!44 = !DILocation(line: 43, column: 26, scope: !7)
!45 = !DILocation(line: 40, column: 18, scope: !7)
!46 = !DILocation(line: 45, column: 18, scope: !7)
!47 = !DILocation(line: 48, column: 19, scope: !7)
!48 = !DILocation(line: 49, column: 20, scope: !7)
!49 = !DILocation(line: 50, column: 20, scope: !7)
!50 = !DILocation(line: 118, column: 15, scope: !51, inlinedAt: !53)
!51 = distinct !DILexicalBlockFile(scope: !7, file: !52, discriminator: 0)
!52 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!53 = !DILocation(line: 52, column: 42, scope: !7)
!54 = !DILocation(line: 121, column: 29, scope: !51, inlinedAt: !53)
!55 = !DILocation(line: 53, column: 32, scope: !7)
!56 = !DILocation(line: 53, column: 30, scope: !7)
!57 = !DILocation(line: 53, column: 25, scope: !7)
!58 = !DILocation(line: 53, column: 44, scope: !7)
!59 = !DILocation(line: 53, column: 4, scope: !7)
