|topLevelDE2
CLOCK_50 => audio_and_video_config:avIntf.CLOCK_50
CLOCK_50 => audio_codec:audio.CLOCK_50
CLOCK_50 => copy_machine:processing.clk
AUD_DACLRCK => audio_codec:audio.AUD_DACLRCK
AUD_ADCLRCK => audio_codec:audio.AUD_ADCLRCK
AUD_BCLK => audio_codec:audio.AUD_BCLK
AUD_ADCDAT => audio_codec:audio.AUD_ADCDAT
CLOCK2_50 => clock_generator:cgen.CLOCK2_50
KEY[0] => clock_generator:cgen.reset
KEY[0] => audio_and_video_config:avIntf.reset
KEY[0] => audio_codec:audio.reset
KEY[0] => copy_machine:processing.reset
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
SW[18] => ~NO_FANOUT~
SW[19] => ~NO_FANOUT~
LEDR[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR[17].DB_MAX_OUTPUT_PORT_TYPE
LEDR[18] <= LEDR[18].DB_MAX_OUTPUT_PORT_TYPE
LEDR[19] <= LEDR[19].DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> audio_and_video_config:avIntf.I2C_SDAT
I2C_SCLK <= audio_and_video_config:avIntf.I2C_SCLK
AUD_DACDAT <= audio_codec:audio.AUD_DACDAT
AUD_XCK <= clock_generator:cgen.AUD_XCK


|topLevelDE2|clock_generator:cgen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|topLevelDE2|clock_generator:cgen|altpll:DE_Clock_Generator_Audio
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|topLevelDE2|audio_and_video_config:avIntf
CLOCK_50 => CLOCK_50.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|topLevelDE2|audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|audio_codec:audio
CLOCK_50 => CLOCK_50.IN5
reset => reset.IN5
read_s => comb.IN1
read_s => comb.IN1
write_s => comb.IN1
write_s => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|topLevelDE2|audio_codec:audio|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|audio_codec:audio|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_fh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fh81:FIFOram.data_a[0]
data[1] => altsyncram_fh81:FIFOram.data_a[1]
data[2] => altsyncram_fh81:FIFOram.data_a[2]
data[3] => altsyncram_fh81:FIFOram.data_a[3]
data[4] => altsyncram_fh81:FIFOram.data_a[4]
data[5] => altsyncram_fh81:FIFOram.data_a[5]
data[6] => altsyncram_fh81:FIFOram.data_a[6]
data[7] => altsyncram_fh81:FIFOram.data_a[7]
data[8] => altsyncram_fh81:FIFOram.data_a[8]
data[9] => altsyncram_fh81:FIFOram.data_a[9]
data[10] => altsyncram_fh81:FIFOram.data_a[10]
data[11] => altsyncram_fh81:FIFOram.data_a[11]
data[12] => altsyncram_fh81:FIFOram.data_a[12]
data[13] => altsyncram_fh81:FIFOram.data_a[13]
data[14] => altsyncram_fh81:FIFOram.data_a[14]
data[15] => altsyncram_fh81:FIFOram.data_a[15]
data[16] => altsyncram_fh81:FIFOram.data_a[16]
data[17] => altsyncram_fh81:FIFOram.data_a[17]
data[18] => altsyncram_fh81:FIFOram.data_a[18]
data[19] => altsyncram_fh81:FIFOram.data_a[19]
data[20] => altsyncram_fh81:FIFOram.data_a[20]
data[21] => altsyncram_fh81:FIFOram.data_a[21]
data[22] => altsyncram_fh81:FIFOram.data_a[22]
data[23] => altsyncram_fh81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fh81:FIFOram.q_b[0]
q[1] <= altsyncram_fh81:FIFOram.q_b[1]
q[2] <= altsyncram_fh81:FIFOram.q_b[2]
q[3] <= altsyncram_fh81:FIFOram.q_b[3]
q[4] <= altsyncram_fh81:FIFOram.q_b[4]
q[5] <= altsyncram_fh81:FIFOram.q_b[5]
q[6] <= altsyncram_fh81:FIFOram.q_b[6]
q[7] <= altsyncram_fh81:FIFOram.q_b[7]
q[8] <= altsyncram_fh81:FIFOram.q_b[8]
q[9] <= altsyncram_fh81:FIFOram.q_b[9]
q[10] <= altsyncram_fh81:FIFOram.q_b[10]
q[11] <= altsyncram_fh81:FIFOram.q_b[11]
q[12] <= altsyncram_fh81:FIFOram.q_b[12]
q[13] <= altsyncram_fh81:FIFOram.q_b[13]
q[14] <= altsyncram_fh81:FIFOram.q_b[14]
q[15] <= altsyncram_fh81:FIFOram.q_b[15]
q[16] <= altsyncram_fh81:FIFOram.q_b[16]
q[17] <= altsyncram_fh81:FIFOram.q_b[17]
q[18] <= altsyncram_fh81:FIFOram.q_b[18]
q[19] <= altsyncram_fh81:FIFOram.q_b[19]
q[20] <= altsyncram_fh81:FIFOram.q_b[20]
q[21] <= altsyncram_fh81:FIFOram.q_b[21]
q[22] <= altsyncram_fh81:FIFOram.q_b[22]
q[23] <= altsyncram_fh81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_fh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_fh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fh81:FIFOram.data_a[0]
data[1] => altsyncram_fh81:FIFOram.data_a[1]
data[2] => altsyncram_fh81:FIFOram.data_a[2]
data[3] => altsyncram_fh81:FIFOram.data_a[3]
data[4] => altsyncram_fh81:FIFOram.data_a[4]
data[5] => altsyncram_fh81:FIFOram.data_a[5]
data[6] => altsyncram_fh81:FIFOram.data_a[6]
data[7] => altsyncram_fh81:FIFOram.data_a[7]
data[8] => altsyncram_fh81:FIFOram.data_a[8]
data[9] => altsyncram_fh81:FIFOram.data_a[9]
data[10] => altsyncram_fh81:FIFOram.data_a[10]
data[11] => altsyncram_fh81:FIFOram.data_a[11]
data[12] => altsyncram_fh81:FIFOram.data_a[12]
data[13] => altsyncram_fh81:FIFOram.data_a[13]
data[14] => altsyncram_fh81:FIFOram.data_a[14]
data[15] => altsyncram_fh81:FIFOram.data_a[15]
data[16] => altsyncram_fh81:FIFOram.data_a[16]
data[17] => altsyncram_fh81:FIFOram.data_a[17]
data[18] => altsyncram_fh81:FIFOram.data_a[18]
data[19] => altsyncram_fh81:FIFOram.data_a[19]
data[20] => altsyncram_fh81:FIFOram.data_a[20]
data[21] => altsyncram_fh81:FIFOram.data_a[21]
data[22] => altsyncram_fh81:FIFOram.data_a[22]
data[23] => altsyncram_fh81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fh81:FIFOram.q_b[0]
q[1] <= altsyncram_fh81:FIFOram.q_b[1]
q[2] <= altsyncram_fh81:FIFOram.q_b[2]
q[3] <= altsyncram_fh81:FIFOram.q_b[3]
q[4] <= altsyncram_fh81:FIFOram.q_b[4]
q[5] <= altsyncram_fh81:FIFOram.q_b[5]
q[6] <= altsyncram_fh81:FIFOram.q_b[6]
q[7] <= altsyncram_fh81:FIFOram.q_b[7]
q[8] <= altsyncram_fh81:FIFOram.q_b[8]
q[9] <= altsyncram_fh81:FIFOram.q_b[9]
q[10] <= altsyncram_fh81:FIFOram.q_b[10]
q[11] <= altsyncram_fh81:FIFOram.q_b[11]
q[12] <= altsyncram_fh81:FIFOram.q_b[12]
q[13] <= altsyncram_fh81:FIFOram.q_b[13]
q[14] <= altsyncram_fh81:FIFOram.q_b[14]
q[15] <= altsyncram_fh81:FIFOram.q_b[15]
q[16] <= altsyncram_fh81:FIFOram.q_b[16]
q[17] <= altsyncram_fh81:FIFOram.q_b[17]
q[18] <= altsyncram_fh81:FIFOram.q_b[18]
q[19] <= altsyncram_fh81:FIFOram.q_b[19]
q[20] <= altsyncram_fh81:FIFOram.q_b[20]
q[21] <= altsyncram_fh81:FIFOram.q_b[21]
q[22] <= altsyncram_fh81:FIFOram.q_b[22]
q[23] <= altsyncram_fh81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_fh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_fh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fh81:FIFOram.data_a[0]
data[1] => altsyncram_fh81:FIFOram.data_a[1]
data[2] => altsyncram_fh81:FIFOram.data_a[2]
data[3] => altsyncram_fh81:FIFOram.data_a[3]
data[4] => altsyncram_fh81:FIFOram.data_a[4]
data[5] => altsyncram_fh81:FIFOram.data_a[5]
data[6] => altsyncram_fh81:FIFOram.data_a[6]
data[7] => altsyncram_fh81:FIFOram.data_a[7]
data[8] => altsyncram_fh81:FIFOram.data_a[8]
data[9] => altsyncram_fh81:FIFOram.data_a[9]
data[10] => altsyncram_fh81:FIFOram.data_a[10]
data[11] => altsyncram_fh81:FIFOram.data_a[11]
data[12] => altsyncram_fh81:FIFOram.data_a[12]
data[13] => altsyncram_fh81:FIFOram.data_a[13]
data[14] => altsyncram_fh81:FIFOram.data_a[14]
data[15] => altsyncram_fh81:FIFOram.data_a[15]
data[16] => altsyncram_fh81:FIFOram.data_a[16]
data[17] => altsyncram_fh81:FIFOram.data_a[17]
data[18] => altsyncram_fh81:FIFOram.data_a[18]
data[19] => altsyncram_fh81:FIFOram.data_a[19]
data[20] => altsyncram_fh81:FIFOram.data_a[20]
data[21] => altsyncram_fh81:FIFOram.data_a[21]
data[22] => altsyncram_fh81:FIFOram.data_a[22]
data[23] => altsyncram_fh81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fh81:FIFOram.q_b[0]
q[1] <= altsyncram_fh81:FIFOram.q_b[1]
q[2] <= altsyncram_fh81:FIFOram.q_b[2]
q[3] <= altsyncram_fh81:FIFOram.q_b[3]
q[4] <= altsyncram_fh81:FIFOram.q_b[4]
q[5] <= altsyncram_fh81:FIFOram.q_b[5]
q[6] <= altsyncram_fh81:FIFOram.q_b[6]
q[7] <= altsyncram_fh81:FIFOram.q_b[7]
q[8] <= altsyncram_fh81:FIFOram.q_b[8]
q[9] <= altsyncram_fh81:FIFOram.q_b[9]
q[10] <= altsyncram_fh81:FIFOram.q_b[10]
q[11] <= altsyncram_fh81:FIFOram.q_b[11]
q[12] <= altsyncram_fh81:FIFOram.q_b[12]
q[13] <= altsyncram_fh81:FIFOram.q_b[13]
q[14] <= altsyncram_fh81:FIFOram.q_b[14]
q[15] <= altsyncram_fh81:FIFOram.q_b[15]
q[16] <= altsyncram_fh81:FIFOram.q_b[16]
q[17] <= altsyncram_fh81:FIFOram.q_b[17]
q[18] <= altsyncram_fh81:FIFOram.q_b[18]
q[19] <= altsyncram_fh81:FIFOram.q_b[19]
q[20] <= altsyncram_fh81:FIFOram.q_b[20]
q[21] <= altsyncram_fh81:FIFOram.q_b[21]
q[22] <= altsyncram_fh81:FIFOram.q_b[22]
q[23] <= altsyncram_fh81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_fh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_fh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fh81:FIFOram.data_a[0]
data[1] => altsyncram_fh81:FIFOram.data_a[1]
data[2] => altsyncram_fh81:FIFOram.data_a[2]
data[3] => altsyncram_fh81:FIFOram.data_a[3]
data[4] => altsyncram_fh81:FIFOram.data_a[4]
data[5] => altsyncram_fh81:FIFOram.data_a[5]
data[6] => altsyncram_fh81:FIFOram.data_a[6]
data[7] => altsyncram_fh81:FIFOram.data_a[7]
data[8] => altsyncram_fh81:FIFOram.data_a[8]
data[9] => altsyncram_fh81:FIFOram.data_a[9]
data[10] => altsyncram_fh81:FIFOram.data_a[10]
data[11] => altsyncram_fh81:FIFOram.data_a[11]
data[12] => altsyncram_fh81:FIFOram.data_a[12]
data[13] => altsyncram_fh81:FIFOram.data_a[13]
data[14] => altsyncram_fh81:FIFOram.data_a[14]
data[15] => altsyncram_fh81:FIFOram.data_a[15]
data[16] => altsyncram_fh81:FIFOram.data_a[16]
data[17] => altsyncram_fh81:FIFOram.data_a[17]
data[18] => altsyncram_fh81:FIFOram.data_a[18]
data[19] => altsyncram_fh81:FIFOram.data_a[19]
data[20] => altsyncram_fh81:FIFOram.data_a[20]
data[21] => altsyncram_fh81:FIFOram.data_a[21]
data[22] => altsyncram_fh81:FIFOram.data_a[22]
data[23] => altsyncram_fh81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fh81:FIFOram.q_b[0]
q[1] <= altsyncram_fh81:FIFOram.q_b[1]
q[2] <= altsyncram_fh81:FIFOram.q_b[2]
q[3] <= altsyncram_fh81:FIFOram.q_b[3]
q[4] <= altsyncram_fh81:FIFOram.q_b[4]
q[5] <= altsyncram_fh81:FIFOram.q_b[5]
q[6] <= altsyncram_fh81:FIFOram.q_b[6]
q[7] <= altsyncram_fh81:FIFOram.q_b[7]
q[8] <= altsyncram_fh81:FIFOram.q_b[8]
q[9] <= altsyncram_fh81:FIFOram.q_b[9]
q[10] <= altsyncram_fh81:FIFOram.q_b[10]
q[11] <= altsyncram_fh81:FIFOram.q_b[11]
q[12] <= altsyncram_fh81:FIFOram.q_b[12]
q[13] <= altsyncram_fh81:FIFOram.q_b[13]
q[14] <= altsyncram_fh81:FIFOram.q_b[14]
q[15] <= altsyncram_fh81:FIFOram.q_b[15]
q[16] <= altsyncram_fh81:FIFOram.q_b[16]
q[17] <= altsyncram_fh81:FIFOram.q_b[17]
q[18] <= altsyncram_fh81:FIFOram.q_b[18]
q[19] <= altsyncram_fh81:FIFOram.q_b[19]
q[20] <= altsyncram_fh81:FIFOram.q_b[20]
q[21] <= altsyncram_fh81:FIFOram.q_b[21]
q[22] <= altsyncram_fh81:FIFOram.q_b[22]
q[23] <= altsyncram_fh81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_fh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|topLevelDE2|copy_machine:processing
clk => copy_machine_control_unit:control_unit.CLK
clk => buffer_register:input_register.CLK
clk => buffer_register:output_register.CLK
clk => denoising_auto_encoder:denoising_AutoEncoder.CLK
reset => copy_machine_control_unit:control_unit.RESET
reset => buffer_register:input_register.RESET
reset => buffer_register:output_register.RESET
reset => denoising_auto_encoder:denoising_AutoEncoder.RESET
read_ready => copy_machine_control_unit:control_unit.READ_READY
write_ready => copy_machine_control_unit:control_unit.WRITE_READY
readdata_left[0] => buffer_register:input_register.readdata_left[0]
readdata_left[1] => buffer_register:input_register.readdata_left[1]
readdata_left[2] => buffer_register:input_register.readdata_left[2]
readdata_left[3] => buffer_register:input_register.readdata_left[3]
readdata_left[4] => buffer_register:input_register.readdata_left[4]
readdata_left[5] => buffer_register:input_register.readdata_left[5]
readdata_left[6] => buffer_register:input_register.readdata_left[6]
readdata_left[7] => buffer_register:input_register.readdata_left[7]
readdata_left[8] => buffer_register:input_register.readdata_left[8]
readdata_left[9] => buffer_register:input_register.readdata_left[9]
readdata_left[10] => buffer_register:input_register.readdata_left[10]
readdata_left[11] => buffer_register:input_register.readdata_left[11]
readdata_left[12] => buffer_register:input_register.readdata_left[12]
readdata_left[13] => buffer_register:input_register.readdata_left[13]
readdata_left[14] => buffer_register:input_register.readdata_left[14]
readdata_left[15] => buffer_register:input_register.readdata_left[15]
readdata_left[16] => buffer_register:input_register.readdata_left[16]
readdata_left[17] => buffer_register:input_register.readdata_left[17]
readdata_left[18] => buffer_register:input_register.readdata_left[18]
readdata_left[19] => buffer_register:input_register.readdata_left[19]
readdata_left[20] => buffer_register:input_register.readdata_left[20]
readdata_left[21] => buffer_register:input_register.readdata_left[21]
readdata_left[22] => buffer_register:input_register.readdata_left[22]
readdata_left[23] => buffer_register:input_register.readdata_left[23]
readdata_right[0] => buffer_register:input_register.readdata_right[0]
readdata_right[1] => buffer_register:input_register.readdata_right[1]
readdata_right[2] => buffer_register:input_register.readdata_right[2]
readdata_right[3] => buffer_register:input_register.readdata_right[3]
readdata_right[4] => buffer_register:input_register.readdata_right[4]
readdata_right[5] => buffer_register:input_register.readdata_right[5]
readdata_right[6] => buffer_register:input_register.readdata_right[6]
readdata_right[7] => buffer_register:input_register.readdata_right[7]
readdata_right[8] => buffer_register:input_register.readdata_right[8]
readdata_right[9] => buffer_register:input_register.readdata_right[9]
readdata_right[10] => buffer_register:input_register.readdata_right[10]
readdata_right[11] => buffer_register:input_register.readdata_right[11]
readdata_right[12] => buffer_register:input_register.readdata_right[12]
readdata_right[13] => buffer_register:input_register.readdata_right[13]
readdata_right[14] => buffer_register:input_register.readdata_right[14]
readdata_right[15] => buffer_register:input_register.readdata_right[15]
readdata_right[16] => buffer_register:input_register.readdata_right[16]
readdata_right[17] => buffer_register:input_register.readdata_right[17]
readdata_right[18] => buffer_register:input_register.readdata_right[18]
readdata_right[19] => buffer_register:input_register.readdata_right[19]
readdata_right[20] => buffer_register:input_register.readdata_right[20]
readdata_right[21] => buffer_register:input_register.readdata_right[21]
readdata_right[22] => buffer_register:input_register.readdata_right[22]
readdata_right[23] => buffer_register:input_register.readdata_right[23]
writedata_left[0] <= buffer_register:output_register.writedata_left[0]
writedata_left[1] <= buffer_register:output_register.writedata_left[1]
writedata_left[2] <= buffer_register:output_register.writedata_left[2]
writedata_left[3] <= buffer_register:output_register.writedata_left[3]
writedata_left[4] <= buffer_register:output_register.writedata_left[4]
writedata_left[5] <= buffer_register:output_register.writedata_left[5]
writedata_left[6] <= buffer_register:output_register.writedata_left[6]
writedata_left[7] <= buffer_register:output_register.writedata_left[7]
writedata_left[8] <= buffer_register:output_register.writedata_left[8]
writedata_left[9] <= buffer_register:output_register.writedata_left[9]
writedata_left[10] <= buffer_register:output_register.writedata_left[10]
writedata_left[11] <= buffer_register:output_register.writedata_left[11]
writedata_left[12] <= buffer_register:output_register.writedata_left[12]
writedata_left[13] <= buffer_register:output_register.writedata_left[13]
writedata_left[14] <= buffer_register:output_register.writedata_left[14]
writedata_left[15] <= buffer_register:output_register.writedata_left[15]
writedata_left[16] <= buffer_register:output_register.writedata_left[16]
writedata_left[17] <= buffer_register:output_register.writedata_left[17]
writedata_left[18] <= buffer_register:output_register.writedata_left[18]
writedata_left[19] <= buffer_register:output_register.writedata_left[19]
writedata_left[20] <= buffer_register:output_register.writedata_left[20]
writedata_left[21] <= buffer_register:output_register.writedata_left[21]
writedata_left[22] <= buffer_register:output_register.writedata_left[22]
writedata_left[23] <= buffer_register:output_register.writedata_left[23]
writedata_right[0] <= buffer_register:output_register.writedata_right[0]
writedata_right[1] <= buffer_register:output_register.writedata_right[1]
writedata_right[2] <= buffer_register:output_register.writedata_right[2]
writedata_right[3] <= buffer_register:output_register.writedata_right[3]
writedata_right[4] <= buffer_register:output_register.writedata_right[4]
writedata_right[5] <= buffer_register:output_register.writedata_right[5]
writedata_right[6] <= buffer_register:output_register.writedata_right[6]
writedata_right[7] <= buffer_register:output_register.writedata_right[7]
writedata_right[8] <= buffer_register:output_register.writedata_right[8]
writedata_right[9] <= buffer_register:output_register.writedata_right[9]
writedata_right[10] <= buffer_register:output_register.writedata_right[10]
writedata_right[11] <= buffer_register:output_register.writedata_right[11]
writedata_right[12] <= buffer_register:output_register.writedata_right[12]
writedata_right[13] <= buffer_register:output_register.writedata_right[13]
writedata_right[14] <= buffer_register:output_register.writedata_right[14]
writedata_right[15] <= buffer_register:output_register.writedata_right[15]
writedata_right[16] <= buffer_register:output_register.writedata_right[16]
writedata_right[17] <= buffer_register:output_register.writedata_right[17]
writedata_right[18] <= buffer_register:output_register.writedata_right[18]
writedata_right[19] <= buffer_register:output_register.writedata_right[19]
writedata_right[20] <= buffer_register:output_register.writedata_right[20]
writedata_right[21] <= buffer_register:output_register.writedata_right[21]
writedata_right[22] <= buffer_register:output_register.writedata_right[22]
writedata_right[23] <= buffer_register:output_register.writedata_right[23]
read_s <= copy_machine_control_unit:control_unit.READ_FROM_CODEC
write_s <= copy_machine_control_unit:control_unit.WRITE_TO_CODEC


|topLevelDE2|copy_machine:processing|COPY_MACHINE_CONTROL_UNIT:control_unit
CLK => STATE~5.DATAIN
RESET => STATE~7.DATAIN
READ_READY => STATE.OUTPUTSELECT
READ_READY => STATE.OUTPUTSELECT
READ_READY => STATE.OUTPUTSELECT
READ_READY => STATE.OUTPUTSELECT
READ_READY => STATE.OUTPUTSELECT
READ_READY => STATE.OUTPUTSELECT
READ_READY => STATE.OUTPUTSELECT
READ_READY => STATE.OUTPUTSELECT
WRITE_READY => Selector3.IN3
WRITE_READY => Selector2.IN3
READ_S_IN_BUF <= READ_S_IN_BUF.DB_MAX_OUTPUT_PORT_TYPE
READ_S_OUT_BUF <= READ_S_OUT_BUF.DB_MAX_OUTPUT_PORT_TYPE
READ_FROM_CODEC <= READ_FROM_CODEC.DB_MAX_OUTPUT_PORT_TYPE
WRITE_TO_CODEC <= WRITE_TO_CODEC.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|copy_machine:processing|buffer_register:input_register
CLK => writedata_right[0]~reg0.CLK
CLK => writedata_right[1]~reg0.CLK
CLK => writedata_right[2]~reg0.CLK
CLK => writedata_right[3]~reg0.CLK
CLK => writedata_right[4]~reg0.CLK
CLK => writedata_right[5]~reg0.CLK
CLK => writedata_right[6]~reg0.CLK
CLK => writedata_right[7]~reg0.CLK
CLK => writedata_right[8]~reg0.CLK
CLK => writedata_right[9]~reg0.CLK
CLK => writedata_right[10]~reg0.CLK
CLK => writedata_right[11]~reg0.CLK
CLK => writedata_right[12]~reg0.CLK
CLK => writedata_right[13]~reg0.CLK
CLK => writedata_right[14]~reg0.CLK
CLK => writedata_right[15]~reg0.CLK
CLK => writedata_right[16]~reg0.CLK
CLK => writedata_right[17]~reg0.CLK
CLK => writedata_right[18]~reg0.CLK
CLK => writedata_right[19]~reg0.CLK
CLK => writedata_right[20]~reg0.CLK
CLK => writedata_right[21]~reg0.CLK
CLK => writedata_right[22]~reg0.CLK
CLK => writedata_right[23]~reg0.CLK
CLK => writedata_left[0]~reg0.CLK
CLK => writedata_left[1]~reg0.CLK
CLK => writedata_left[2]~reg0.CLK
CLK => writedata_left[3]~reg0.CLK
CLK => writedata_left[4]~reg0.CLK
CLK => writedata_left[5]~reg0.CLK
CLK => writedata_left[6]~reg0.CLK
CLK => writedata_left[7]~reg0.CLK
CLK => writedata_left[8]~reg0.CLK
CLK => writedata_left[9]~reg0.CLK
CLK => writedata_left[10]~reg0.CLK
CLK => writedata_left[11]~reg0.CLK
CLK => writedata_left[12]~reg0.CLK
CLK => writedata_left[13]~reg0.CLK
CLK => writedata_left[14]~reg0.CLK
CLK => writedata_left[15]~reg0.CLK
CLK => writedata_left[16]~reg0.CLK
CLK => writedata_left[17]~reg0.CLK
CLK => writedata_left[18]~reg0.CLK
CLK => writedata_left[19]~reg0.CLK
CLK => writedata_left[20]~reg0.CLK
CLK => writedata_left[21]~reg0.CLK
CLK => writedata_left[22]~reg0.CLK
CLK => writedata_left[23]~reg0.CLK
CLK => s_current_value_right[0].CLK
CLK => s_current_value_right[1].CLK
CLK => s_current_value_right[2].CLK
CLK => s_current_value_right[3].CLK
CLK => s_current_value_right[4].CLK
CLK => s_current_value_right[5].CLK
CLK => s_current_value_right[6].CLK
CLK => s_current_value_right[7].CLK
CLK => s_current_value_right[8].CLK
CLK => s_current_value_right[9].CLK
CLK => s_current_value_right[10].CLK
CLK => s_current_value_right[11].CLK
CLK => s_current_value_right[12].CLK
CLK => s_current_value_right[13].CLK
CLK => s_current_value_right[14].CLK
CLK => s_current_value_right[15].CLK
CLK => s_current_value_right[16].CLK
CLK => s_current_value_right[17].CLK
CLK => s_current_value_right[18].CLK
CLK => s_current_value_right[19].CLK
CLK => s_current_value_right[20].CLK
CLK => s_current_value_right[21].CLK
CLK => s_current_value_right[22].CLK
CLK => s_current_value_right[23].CLK
CLK => s_current_value_left[0].CLK
CLK => s_current_value_left[1].CLK
CLK => s_current_value_left[2].CLK
CLK => s_current_value_left[3].CLK
CLK => s_current_value_left[4].CLK
CLK => s_current_value_left[5].CLK
CLK => s_current_value_left[6].CLK
CLK => s_current_value_left[7].CLK
CLK => s_current_value_left[8].CLK
CLK => s_current_value_left[9].CLK
CLK => s_current_value_left[10].CLK
CLK => s_current_value_left[11].CLK
CLK => s_current_value_left[12].CLK
CLK => s_current_value_left[13].CLK
CLK => s_current_value_left[14].CLK
CLK => s_current_value_left[15].CLK
CLK => s_current_value_left[16].CLK
CLK => s_current_value_left[17].CLK
CLK => s_current_value_left[18].CLK
CLK => s_current_value_left[19].CLK
CLK => s_current_value_left[20].CLK
CLK => s_current_value_left[21].CLK
CLK => s_current_value_left[22].CLK
CLK => s_current_value_left[23].CLK
RESET => s_current_value_right[0].ACLR
RESET => s_current_value_right[1].ACLR
RESET => s_current_value_right[2].ACLR
RESET => s_current_value_right[3].ACLR
RESET => s_current_value_right[4].ACLR
RESET => s_current_value_right[5].ACLR
RESET => s_current_value_right[6].ACLR
RESET => s_current_value_right[7].ACLR
RESET => s_current_value_right[8].ACLR
RESET => s_current_value_right[9].ACLR
RESET => s_current_value_right[10].ACLR
RESET => s_current_value_right[11].ACLR
RESET => s_current_value_right[12].ACLR
RESET => s_current_value_right[13].ACLR
RESET => s_current_value_right[14].ACLR
RESET => s_current_value_right[15].ACLR
RESET => s_current_value_right[16].ACLR
RESET => s_current_value_right[17].ACLR
RESET => s_current_value_right[18].ACLR
RESET => s_current_value_right[19].ACLR
RESET => s_current_value_right[20].ACLR
RESET => s_current_value_right[21].ACLR
RESET => s_current_value_right[22].ACLR
RESET => s_current_value_right[23].ACLR
RESET => s_current_value_left[0].ACLR
RESET => s_current_value_left[1].ACLR
RESET => s_current_value_left[2].ACLR
RESET => s_current_value_left[3].ACLR
RESET => s_current_value_left[4].ACLR
RESET => s_current_value_left[5].ACLR
RESET => s_current_value_left[6].ACLR
RESET => s_current_value_left[7].ACLR
RESET => s_current_value_left[8].ACLR
RESET => s_current_value_left[9].ACLR
RESET => s_current_value_left[10].ACLR
RESET => s_current_value_left[11].ACLR
RESET => s_current_value_left[12].ACLR
RESET => s_current_value_left[13].ACLR
RESET => s_current_value_left[14].ACLR
RESET => s_current_value_left[15].ACLR
RESET => s_current_value_left[16].ACLR
RESET => s_current_value_left[17].ACLR
RESET => s_current_value_left[18].ACLR
RESET => s_current_value_left[19].ACLR
RESET => s_current_value_left[20].ACLR
RESET => s_current_value_left[21].ACLR
RESET => s_current_value_left[22].ACLR
RESET => s_current_value_left[23].ACLR
RESET => writedata_right[0]~reg0.ENA
RESET => writedata_left[23]~reg0.ENA
RESET => writedata_left[22]~reg0.ENA
RESET => writedata_left[21]~reg0.ENA
RESET => writedata_left[20]~reg0.ENA
RESET => writedata_left[19]~reg0.ENA
RESET => writedata_left[18]~reg0.ENA
RESET => writedata_left[17]~reg0.ENA
RESET => writedata_left[16]~reg0.ENA
RESET => writedata_left[15]~reg0.ENA
RESET => writedata_left[14]~reg0.ENA
RESET => writedata_left[13]~reg0.ENA
RESET => writedata_left[12]~reg0.ENA
RESET => writedata_left[11]~reg0.ENA
RESET => writedata_left[10]~reg0.ENA
RESET => writedata_left[9]~reg0.ENA
RESET => writedata_left[8]~reg0.ENA
RESET => writedata_left[7]~reg0.ENA
RESET => writedata_left[6]~reg0.ENA
RESET => writedata_left[5]~reg0.ENA
RESET => writedata_left[4]~reg0.ENA
RESET => writedata_left[3]~reg0.ENA
RESET => writedata_left[2]~reg0.ENA
RESET => writedata_left[1]~reg0.ENA
RESET => writedata_left[0]~reg0.ENA
RESET => writedata_right[23]~reg0.ENA
RESET => writedata_right[22]~reg0.ENA
RESET => writedata_right[21]~reg0.ENA
RESET => writedata_right[20]~reg0.ENA
RESET => writedata_right[19]~reg0.ENA
RESET => writedata_right[18]~reg0.ENA
RESET => writedata_right[17]~reg0.ENA
RESET => writedata_right[16]~reg0.ENA
RESET => writedata_right[15]~reg0.ENA
RESET => writedata_right[14]~reg0.ENA
RESET => writedata_right[13]~reg0.ENA
RESET => writedata_right[12]~reg0.ENA
RESET => writedata_right[11]~reg0.ENA
RESET => writedata_right[10]~reg0.ENA
RESET => writedata_right[9]~reg0.ENA
RESET => writedata_right[8]~reg0.ENA
RESET => writedata_right[7]~reg0.ENA
RESET => writedata_right[6]~reg0.ENA
RESET => writedata_right[5]~reg0.ENA
RESET => writedata_right[4]~reg0.ENA
RESET => writedata_right[3]~reg0.ENA
RESET => writedata_right[2]~reg0.ENA
RESET => writedata_right[1]~reg0.ENA
READ_S => ~NO_FANOUT~
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
readdata_left[0] => s_current_value_left[0].DATAIN
readdata_left[1] => s_current_value_left[1].DATAIN
readdata_left[2] => s_current_value_left[2].DATAIN
readdata_left[3] => s_current_value_left[3].DATAIN
readdata_left[4] => s_current_value_left[4].DATAIN
readdata_left[5] => s_current_value_left[5].DATAIN
readdata_left[6] => s_current_value_left[6].DATAIN
readdata_left[7] => s_current_value_left[7].DATAIN
readdata_left[8] => s_current_value_left[8].DATAIN
readdata_left[9] => s_current_value_left[9].DATAIN
readdata_left[10] => s_current_value_left[10].DATAIN
readdata_left[11] => s_current_value_left[11].DATAIN
readdata_left[12] => s_current_value_left[12].DATAIN
readdata_left[13] => s_current_value_left[13].DATAIN
readdata_left[14] => s_current_value_left[14].DATAIN
readdata_left[15] => s_current_value_left[15].DATAIN
readdata_left[16] => s_current_value_left[16].DATAIN
readdata_left[17] => s_current_value_left[17].DATAIN
readdata_left[18] => s_current_value_left[18].DATAIN
readdata_left[19] => s_current_value_left[19].DATAIN
readdata_left[20] => s_current_value_left[20].DATAIN
readdata_left[21] => s_current_value_left[21].DATAIN
readdata_left[22] => s_current_value_left[22].DATAIN
readdata_left[23] => s_current_value_left[23].DATAIN
readdata_right[0] => s_current_value_right[0].DATAIN
readdata_right[1] => s_current_value_right[1].DATAIN
readdata_right[2] => s_current_value_right[2].DATAIN
readdata_right[3] => s_current_value_right[3].DATAIN
readdata_right[4] => s_current_value_right[4].DATAIN
readdata_right[5] => s_current_value_right[5].DATAIN
readdata_right[6] => s_current_value_right[6].DATAIN
readdata_right[7] => s_current_value_right[7].DATAIN
readdata_right[8] => s_current_value_right[8].DATAIN
readdata_right[9] => s_current_value_right[9].DATAIN
readdata_right[10] => s_current_value_right[10].DATAIN
readdata_right[11] => s_current_value_right[11].DATAIN
readdata_right[12] => s_current_value_right[12].DATAIN
readdata_right[13] => s_current_value_right[13].DATAIN
readdata_right[14] => s_current_value_right[14].DATAIN
readdata_right[15] => s_current_value_right[15].DATAIN
readdata_right[16] => s_current_value_right[16].DATAIN
readdata_right[17] => s_current_value_right[17].DATAIN
readdata_right[18] => s_current_value_right[18].DATAIN
readdata_right[19] => s_current_value_right[19].DATAIN
readdata_right[20] => s_current_value_right[20].DATAIN
readdata_right[21] => s_current_value_right[21].DATAIN
readdata_right[22] => s_current_value_right[22].DATAIN
readdata_right[23] => s_current_value_right[23].DATAIN
writedata_left[0] <= writedata_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[1] <= writedata_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[2] <= writedata_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[3] <= writedata_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[4] <= writedata_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[5] <= writedata_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[6] <= writedata_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[7] <= writedata_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[8] <= writedata_left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[9] <= writedata_left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[10] <= writedata_left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[11] <= writedata_left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[12] <= writedata_left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[13] <= writedata_left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[14] <= writedata_left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[15] <= writedata_left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[16] <= writedata_left[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[17] <= writedata_left[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[18] <= writedata_left[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[19] <= writedata_left[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[20] <= writedata_left[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[21] <= writedata_left[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[22] <= writedata_left[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[23] <= writedata_left[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[0] <= writedata_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[1] <= writedata_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[2] <= writedata_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[3] <= writedata_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[4] <= writedata_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[5] <= writedata_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[6] <= writedata_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[7] <= writedata_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[8] <= writedata_right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[9] <= writedata_right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[10] <= writedata_right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[11] <= writedata_right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[12] <= writedata_right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[13] <= writedata_right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[14] <= writedata_right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[15] <= writedata_right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[16] <= writedata_right[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[17] <= writedata_right[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[18] <= writedata_right[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[19] <= writedata_right[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[20] <= writedata_right[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[21] <= writedata_right[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[22] <= writedata_right[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[23] <= writedata_right[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|copy_machine:processing|buffer_register:output_register
CLK => writedata_right[0]~reg0.CLK
CLK => writedata_right[1]~reg0.CLK
CLK => writedata_right[2]~reg0.CLK
CLK => writedata_right[3]~reg0.CLK
CLK => writedata_right[4]~reg0.CLK
CLK => writedata_right[5]~reg0.CLK
CLK => writedata_right[6]~reg0.CLK
CLK => writedata_right[7]~reg0.CLK
CLK => writedata_right[8]~reg0.CLK
CLK => writedata_right[9]~reg0.CLK
CLK => writedata_right[10]~reg0.CLK
CLK => writedata_right[11]~reg0.CLK
CLK => writedata_right[12]~reg0.CLK
CLK => writedata_right[13]~reg0.CLK
CLK => writedata_right[14]~reg0.CLK
CLK => writedata_right[15]~reg0.CLK
CLK => writedata_right[16]~reg0.CLK
CLK => writedata_right[17]~reg0.CLK
CLK => writedata_right[18]~reg0.CLK
CLK => writedata_right[19]~reg0.CLK
CLK => writedata_right[20]~reg0.CLK
CLK => writedata_right[21]~reg0.CLK
CLK => writedata_right[22]~reg0.CLK
CLK => writedata_right[23]~reg0.CLK
CLK => writedata_left[0]~reg0.CLK
CLK => writedata_left[1]~reg0.CLK
CLK => writedata_left[2]~reg0.CLK
CLK => writedata_left[3]~reg0.CLK
CLK => writedata_left[4]~reg0.CLK
CLK => writedata_left[5]~reg0.CLK
CLK => writedata_left[6]~reg0.CLK
CLK => writedata_left[7]~reg0.CLK
CLK => writedata_left[8]~reg0.CLK
CLK => writedata_left[9]~reg0.CLK
CLK => writedata_left[10]~reg0.CLK
CLK => writedata_left[11]~reg0.CLK
CLK => writedata_left[12]~reg0.CLK
CLK => writedata_left[13]~reg0.CLK
CLK => writedata_left[14]~reg0.CLK
CLK => writedata_left[15]~reg0.CLK
CLK => writedata_left[16]~reg0.CLK
CLK => writedata_left[17]~reg0.CLK
CLK => writedata_left[18]~reg0.CLK
CLK => writedata_left[19]~reg0.CLK
CLK => writedata_left[20]~reg0.CLK
CLK => writedata_left[21]~reg0.CLK
CLK => writedata_left[22]~reg0.CLK
CLK => writedata_left[23]~reg0.CLK
CLK => s_current_value_right[0].CLK
CLK => s_current_value_right[1].CLK
CLK => s_current_value_right[2].CLK
CLK => s_current_value_right[3].CLK
CLK => s_current_value_right[4].CLK
CLK => s_current_value_right[5].CLK
CLK => s_current_value_right[6].CLK
CLK => s_current_value_right[7].CLK
CLK => s_current_value_right[8].CLK
CLK => s_current_value_right[9].CLK
CLK => s_current_value_right[10].CLK
CLK => s_current_value_right[11].CLK
CLK => s_current_value_right[12].CLK
CLK => s_current_value_right[13].CLK
CLK => s_current_value_right[14].CLK
CLK => s_current_value_right[15].CLK
CLK => s_current_value_right[16].CLK
CLK => s_current_value_right[17].CLK
CLK => s_current_value_right[18].CLK
CLK => s_current_value_right[19].CLK
CLK => s_current_value_right[20].CLK
CLK => s_current_value_right[21].CLK
CLK => s_current_value_right[22].CLK
CLK => s_current_value_right[23].CLK
CLK => s_current_value_left[0].CLK
CLK => s_current_value_left[1].CLK
CLK => s_current_value_left[2].CLK
CLK => s_current_value_left[3].CLK
CLK => s_current_value_left[4].CLK
CLK => s_current_value_left[5].CLK
CLK => s_current_value_left[6].CLK
CLK => s_current_value_left[7].CLK
CLK => s_current_value_left[8].CLK
CLK => s_current_value_left[9].CLK
CLK => s_current_value_left[10].CLK
CLK => s_current_value_left[11].CLK
CLK => s_current_value_left[12].CLK
CLK => s_current_value_left[13].CLK
CLK => s_current_value_left[14].CLK
CLK => s_current_value_left[15].CLK
CLK => s_current_value_left[16].CLK
CLK => s_current_value_left[17].CLK
CLK => s_current_value_left[18].CLK
CLK => s_current_value_left[19].CLK
CLK => s_current_value_left[20].CLK
CLK => s_current_value_left[21].CLK
CLK => s_current_value_left[22].CLK
CLK => s_current_value_left[23].CLK
RESET => s_current_value_right[0].ACLR
RESET => s_current_value_right[1].ACLR
RESET => s_current_value_right[2].ACLR
RESET => s_current_value_right[3].ACLR
RESET => s_current_value_right[4].ACLR
RESET => s_current_value_right[5].ACLR
RESET => s_current_value_right[6].ACLR
RESET => s_current_value_right[7].ACLR
RESET => s_current_value_right[8].ACLR
RESET => s_current_value_right[9].ACLR
RESET => s_current_value_right[10].ACLR
RESET => s_current_value_right[11].ACLR
RESET => s_current_value_right[12].ACLR
RESET => s_current_value_right[13].ACLR
RESET => s_current_value_right[14].ACLR
RESET => s_current_value_right[15].ACLR
RESET => s_current_value_right[16].ACLR
RESET => s_current_value_right[17].ACLR
RESET => s_current_value_right[18].ACLR
RESET => s_current_value_right[19].ACLR
RESET => s_current_value_right[20].ACLR
RESET => s_current_value_right[21].ACLR
RESET => s_current_value_right[22].ACLR
RESET => s_current_value_right[23].ACLR
RESET => s_current_value_left[0].ACLR
RESET => s_current_value_left[1].ACLR
RESET => s_current_value_left[2].ACLR
RESET => s_current_value_left[3].ACLR
RESET => s_current_value_left[4].ACLR
RESET => s_current_value_left[5].ACLR
RESET => s_current_value_left[6].ACLR
RESET => s_current_value_left[7].ACLR
RESET => s_current_value_left[8].ACLR
RESET => s_current_value_left[9].ACLR
RESET => s_current_value_left[10].ACLR
RESET => s_current_value_left[11].ACLR
RESET => s_current_value_left[12].ACLR
RESET => s_current_value_left[13].ACLR
RESET => s_current_value_left[14].ACLR
RESET => s_current_value_left[15].ACLR
RESET => s_current_value_left[16].ACLR
RESET => s_current_value_left[17].ACLR
RESET => s_current_value_left[18].ACLR
RESET => s_current_value_left[19].ACLR
RESET => s_current_value_left[20].ACLR
RESET => s_current_value_left[21].ACLR
RESET => s_current_value_left[22].ACLR
RESET => s_current_value_left[23].ACLR
RESET => writedata_right[0]~reg0.ENA
RESET => writedata_left[23]~reg0.ENA
RESET => writedata_left[22]~reg0.ENA
RESET => writedata_left[21]~reg0.ENA
RESET => writedata_left[20]~reg0.ENA
RESET => writedata_left[19]~reg0.ENA
RESET => writedata_left[18]~reg0.ENA
RESET => writedata_left[17]~reg0.ENA
RESET => writedata_left[16]~reg0.ENA
RESET => writedata_left[15]~reg0.ENA
RESET => writedata_left[14]~reg0.ENA
RESET => writedata_left[13]~reg0.ENA
RESET => writedata_left[12]~reg0.ENA
RESET => writedata_left[11]~reg0.ENA
RESET => writedata_left[10]~reg0.ENA
RESET => writedata_left[9]~reg0.ENA
RESET => writedata_left[8]~reg0.ENA
RESET => writedata_left[7]~reg0.ENA
RESET => writedata_left[6]~reg0.ENA
RESET => writedata_left[5]~reg0.ENA
RESET => writedata_left[4]~reg0.ENA
RESET => writedata_left[3]~reg0.ENA
RESET => writedata_left[2]~reg0.ENA
RESET => writedata_left[1]~reg0.ENA
RESET => writedata_left[0]~reg0.ENA
RESET => writedata_right[23]~reg0.ENA
RESET => writedata_right[22]~reg0.ENA
RESET => writedata_right[21]~reg0.ENA
RESET => writedata_right[20]~reg0.ENA
RESET => writedata_right[19]~reg0.ENA
RESET => writedata_right[18]~reg0.ENA
RESET => writedata_right[17]~reg0.ENA
RESET => writedata_right[16]~reg0.ENA
RESET => writedata_right[15]~reg0.ENA
RESET => writedata_right[14]~reg0.ENA
RESET => writedata_right[13]~reg0.ENA
RESET => writedata_right[12]~reg0.ENA
RESET => writedata_right[11]~reg0.ENA
RESET => writedata_right[10]~reg0.ENA
RESET => writedata_right[9]~reg0.ENA
RESET => writedata_right[8]~reg0.ENA
RESET => writedata_right[7]~reg0.ENA
RESET => writedata_right[6]~reg0.ENA
RESET => writedata_right[5]~reg0.ENA
RESET => writedata_right[4]~reg0.ENA
RESET => writedata_right[3]~reg0.ENA
RESET => writedata_right[2]~reg0.ENA
RESET => writedata_right[1]~reg0.ENA
READ_S => ~NO_FANOUT~
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_left.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
s_enable => writedata_right.OUTPUTSELECT
readdata_left[0] => s_current_value_left[0].DATAIN
readdata_left[1] => s_current_value_left[1].DATAIN
readdata_left[2] => s_current_value_left[2].DATAIN
readdata_left[3] => s_current_value_left[3].DATAIN
readdata_left[4] => s_current_value_left[4].DATAIN
readdata_left[5] => s_current_value_left[5].DATAIN
readdata_left[6] => s_current_value_left[6].DATAIN
readdata_left[7] => s_current_value_left[7].DATAIN
readdata_left[8] => s_current_value_left[8].DATAIN
readdata_left[9] => s_current_value_left[9].DATAIN
readdata_left[10] => s_current_value_left[10].DATAIN
readdata_left[11] => s_current_value_left[11].DATAIN
readdata_left[12] => s_current_value_left[12].DATAIN
readdata_left[13] => s_current_value_left[13].DATAIN
readdata_left[14] => s_current_value_left[14].DATAIN
readdata_left[15] => s_current_value_left[15].DATAIN
readdata_left[16] => s_current_value_left[16].DATAIN
readdata_left[17] => s_current_value_left[17].DATAIN
readdata_left[18] => s_current_value_left[18].DATAIN
readdata_left[19] => s_current_value_left[19].DATAIN
readdata_left[20] => s_current_value_left[20].DATAIN
readdata_left[21] => s_current_value_left[21].DATAIN
readdata_left[22] => s_current_value_left[22].DATAIN
readdata_left[23] => s_current_value_left[23].DATAIN
readdata_right[0] => s_current_value_right[0].DATAIN
readdata_right[1] => s_current_value_right[1].DATAIN
readdata_right[2] => s_current_value_right[2].DATAIN
readdata_right[3] => s_current_value_right[3].DATAIN
readdata_right[4] => s_current_value_right[4].DATAIN
readdata_right[5] => s_current_value_right[5].DATAIN
readdata_right[6] => s_current_value_right[6].DATAIN
readdata_right[7] => s_current_value_right[7].DATAIN
readdata_right[8] => s_current_value_right[8].DATAIN
readdata_right[9] => s_current_value_right[9].DATAIN
readdata_right[10] => s_current_value_right[10].DATAIN
readdata_right[11] => s_current_value_right[11].DATAIN
readdata_right[12] => s_current_value_right[12].DATAIN
readdata_right[13] => s_current_value_right[13].DATAIN
readdata_right[14] => s_current_value_right[14].DATAIN
readdata_right[15] => s_current_value_right[15].DATAIN
readdata_right[16] => s_current_value_right[16].DATAIN
readdata_right[17] => s_current_value_right[17].DATAIN
readdata_right[18] => s_current_value_right[18].DATAIN
readdata_right[19] => s_current_value_right[19].DATAIN
readdata_right[20] => s_current_value_right[20].DATAIN
readdata_right[21] => s_current_value_right[21].DATAIN
readdata_right[22] => s_current_value_right[22].DATAIN
readdata_right[23] => s_current_value_right[23].DATAIN
writedata_left[0] <= writedata_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[1] <= writedata_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[2] <= writedata_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[3] <= writedata_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[4] <= writedata_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[5] <= writedata_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[6] <= writedata_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[7] <= writedata_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[8] <= writedata_left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[9] <= writedata_left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[10] <= writedata_left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[11] <= writedata_left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[12] <= writedata_left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[13] <= writedata_left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[14] <= writedata_left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[15] <= writedata_left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[16] <= writedata_left[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[17] <= writedata_left[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[18] <= writedata_left[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[19] <= writedata_left[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[20] <= writedata_left[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[21] <= writedata_left[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[22] <= writedata_left[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[23] <= writedata_left[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[0] <= writedata_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[1] <= writedata_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[2] <= writedata_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[3] <= writedata_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[4] <= writedata_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[5] <= writedata_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[6] <= writedata_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[7] <= writedata_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[8] <= writedata_right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[9] <= writedata_right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[10] <= writedata_right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[11] <= writedata_right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[12] <= writedata_right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[13] <= writedata_right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[14] <= writedata_right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[15] <= writedata_right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[16] <= writedata_right[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[17] <= writedata_right[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[18] <= writedata_right[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[19] <= writedata_right[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[20] <= writedata_right[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[21] <= writedata_right[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[22] <= writedata_right[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[23] <= writedata_right[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topLevelDE2|copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder
CLK => full_signal[0]~reg0.CLK
CLK => full_signal[1]~reg0.CLK
CLK => full_signal[2]~reg0.CLK
CLK => full_signal[3]~reg0.CLK
CLK => full_signal[4]~reg0.CLK
CLK => full_signal[5]~reg0.CLK
CLK => full_signal[6]~reg0.CLK
CLK => full_signal[7]~reg0.CLK
CLK => full_signal[8]~reg0.CLK
CLK => full_signal[9]~reg0.CLK
CLK => full_signal[10]~reg0.CLK
CLK => full_signal[11]~reg0.CLK
CLK => full_signal[12]~reg0.CLK
CLK => full_signal[13]~reg0.CLK
CLK => full_signal[14]~reg0.CLK
CLK => full_signal[15]~reg0.CLK
CLK => full_signal[16]~reg0.CLK
CLK => full_signal[17]~reg0.CLK
CLK => full_signal[18]~reg0.CLK
CLK => full_signal[19]~reg0.CLK
CLK => full_signal[20]~reg0.CLK
CLK => full_signal[21]~reg0.CLK
CLK => full_signal[22]~reg0.CLK
CLK => full_signal[23]~reg0.CLK
CLK => full_signal[24]~reg0.CLK
CLK => full_signal[25]~reg0.CLK
CLK => full_signal[26]~reg0.CLK
CLK => full_signal[27]~reg0.CLK
CLK => full_signal[28]~reg0.CLK
CLK => full_signal[29]~reg0.CLK
CLK => full_signal[30]~reg0.CLK
CLK => full_signal[31]~reg0.CLK
CLK => full_signal[32]~reg0.CLK
CLK => full_signal[33]~reg0.CLK
CLK => full_signal[34]~reg0.CLK
CLK => full_signal[35]~reg0.CLK
CLK => full_signal[36]~reg0.CLK
CLK => full_signal[37]~reg0.CLK
CLK => full_signal[38]~reg0.CLK
CLK => full_signal[39]~reg0.CLK
CLK => full_signal[40]~reg0.CLK
CLK => full_signal[41]~reg0.CLK
CLK => full_signal[42]~reg0.CLK
CLK => full_signal[43]~reg0.CLK
CLK => full_signal[44]~reg0.CLK
CLK => full_signal[45]~reg0.CLK
CLK => full_signal[46]~reg0.CLK
CLK => full_signal[47]~reg0.CLK
CLK => s_current_value_right[0].CLK
CLK => s_current_value_right[1].CLK
CLK => s_current_value_right[2].CLK
CLK => s_current_value_right[3].CLK
CLK => s_current_value_right[4].CLK
CLK => s_current_value_right[5].CLK
CLK => s_current_value_right[6].CLK
CLK => s_current_value_right[7].CLK
CLK => s_current_value_right[8].CLK
CLK => s_current_value_right[9].CLK
CLK => s_current_value_right[10].CLK
CLK => s_current_value_right[11].CLK
CLK => s_current_value_right[12].CLK
CLK => s_current_value_right[13].CLK
CLK => s_current_value_right[14].CLK
CLK => s_current_value_right[15].CLK
CLK => s_current_value_right[16].CLK
CLK => s_current_value_right[17].CLK
CLK => s_current_value_right[18].CLK
CLK => s_current_value_right[19].CLK
CLK => s_current_value_right[20].CLK
CLK => s_current_value_right[21].CLK
CLK => s_current_value_right[22].CLK
CLK => s_current_value_right[23].CLK
CLK => s_current_value_left[0].CLK
CLK => s_current_value_left[1].CLK
CLK => s_current_value_left[2].CLK
CLK => s_current_value_left[3].CLK
CLK => s_current_value_left[4].CLK
CLK => s_current_value_left[5].CLK
CLK => s_current_value_left[6].CLK
CLK => s_current_value_left[7].CLK
CLK => s_current_value_left[8].CLK
CLK => s_current_value_left[9].CLK
CLK => s_current_value_left[10].CLK
CLK => s_current_value_left[11].CLK
CLK => s_current_value_left[12].CLK
CLK => s_current_value_left[13].CLK
CLK => s_current_value_left[14].CLK
CLK => s_current_value_left[15].CLK
CLK => s_current_value_left[16].CLK
CLK => s_current_value_left[17].CLK
CLK => s_current_value_left[18].CLK
CLK => s_current_value_left[19].CLK
CLK => s_current_value_left[20].CLK
CLK => s_current_value_left[21].CLK
CLK => s_current_value_left[22].CLK
CLK => s_current_value_left[23].CLK
RESET => s_current_value_right[0].ACLR
RESET => s_current_value_right[1].ACLR
RESET => s_current_value_right[2].ACLR
RESET => s_current_value_right[3].ACLR
RESET => s_current_value_right[4].ACLR
RESET => s_current_value_right[5].ACLR
RESET => s_current_value_right[6].ACLR
RESET => s_current_value_right[7].ACLR
RESET => s_current_value_right[8].ACLR
RESET => s_current_value_right[9].ACLR
RESET => s_current_value_right[10].ACLR
RESET => s_current_value_right[11].ACLR
RESET => s_current_value_right[12].ACLR
RESET => s_current_value_right[13].ACLR
RESET => s_current_value_right[14].ACLR
RESET => s_current_value_right[15].ACLR
RESET => s_current_value_right[16].ACLR
RESET => s_current_value_right[17].ACLR
RESET => s_current_value_right[18].ACLR
RESET => s_current_value_right[19].ACLR
RESET => s_current_value_right[20].ACLR
RESET => s_current_value_right[21].ACLR
RESET => s_current_value_right[22].ACLR
RESET => s_current_value_right[23].ACLR
RESET => s_current_value_left[0].ACLR
RESET => s_current_value_left[1].ACLR
RESET => s_current_value_left[2].ACLR
RESET => s_current_value_left[3].ACLR
RESET => s_current_value_left[4].ACLR
RESET => s_current_value_left[5].ACLR
RESET => s_current_value_left[6].ACLR
RESET => s_current_value_left[7].ACLR
RESET => s_current_value_left[8].ACLR
RESET => s_current_value_left[9].ACLR
RESET => s_current_value_left[10].ACLR
RESET => s_current_value_left[11].ACLR
RESET => s_current_value_left[12].ACLR
RESET => s_current_value_left[13].ACLR
RESET => s_current_value_left[14].ACLR
RESET => s_current_value_left[15].ACLR
RESET => s_current_value_left[16].ACLR
RESET => s_current_value_left[17].ACLR
RESET => s_current_value_left[18].ACLR
RESET => s_current_value_left[19].ACLR
RESET => s_current_value_left[20].ACLR
RESET => s_current_value_left[21].ACLR
RESET => s_current_value_left[22].ACLR
RESET => s_current_value_left[23].ACLR
RESET => full_signal[47]~reg0.ENA
RESET => full_signal[46]~reg0.ENA
RESET => full_signal[45]~reg0.ENA
RESET => full_signal[44]~reg0.ENA
RESET => full_signal[43]~reg0.ENA
RESET => full_signal[42]~reg0.ENA
RESET => full_signal[41]~reg0.ENA
RESET => full_signal[40]~reg0.ENA
RESET => full_signal[39]~reg0.ENA
RESET => full_signal[38]~reg0.ENA
RESET => full_signal[37]~reg0.ENA
RESET => full_signal[36]~reg0.ENA
RESET => full_signal[35]~reg0.ENA
RESET => full_signal[34]~reg0.ENA
RESET => full_signal[33]~reg0.ENA
RESET => full_signal[32]~reg0.ENA
RESET => full_signal[31]~reg0.ENA
RESET => full_signal[30]~reg0.ENA
RESET => full_signal[29]~reg0.ENA
RESET => full_signal[28]~reg0.ENA
RESET => full_signal[27]~reg0.ENA
RESET => full_signal[26]~reg0.ENA
RESET => full_signal[25]~reg0.ENA
RESET => full_signal[24]~reg0.ENA
RESET => full_signal[23]~reg0.ENA
RESET => full_signal[22]~reg0.ENA
RESET => full_signal[21]~reg0.ENA
RESET => full_signal[20]~reg0.ENA
RESET => full_signal[19]~reg0.ENA
RESET => full_signal[18]~reg0.ENA
RESET => full_signal[17]~reg0.ENA
RESET => full_signal[16]~reg0.ENA
RESET => full_signal[15]~reg0.ENA
RESET => full_signal[14]~reg0.ENA
RESET => full_signal[13]~reg0.ENA
RESET => full_signal[12]~reg0.ENA
RESET => full_signal[11]~reg0.ENA
RESET => full_signal[10]~reg0.ENA
RESET => full_signal[9]~reg0.ENA
RESET => full_signal[8]~reg0.ENA
RESET => full_signal[7]~reg0.ENA
RESET => full_signal[6]~reg0.ENA
RESET => full_signal[5]~reg0.ENA
RESET => full_signal[4]~reg0.ENA
RESET => full_signal[3]~reg0.ENA
RESET => full_signal[2]~reg0.ENA
RESET => full_signal[1]~reg0.ENA
RESET => full_signal[0]~reg0.ENA
READ_S => ~NO_FANOUT~
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
s_enable => full_signal.OUTPUTSELECT
readdata_left[0] => s_current_value_left[0].DATAIN
readdata_left[1] => s_current_value_left[1].DATAIN
readdata_left[2] => s_current_value_left[2].DATAIN
readdata_left[3] => s_current_value_left[3].DATAIN
readdata_left[4] => s_current_value_left[4].DATAIN
readdata_left[5] => s_current_value_left[5].DATAIN
readdata_left[6] => s_current_value_left[6].DATAIN
readdata_left[7] => s_current_value_left[7].DATAIN
readdata_left[8] => s_current_value_left[8].DATAIN
readdata_left[9] => s_current_value_left[9].DATAIN
readdata_left[10] => s_current_value_left[10].DATAIN
readdata_left[11] => s_current_value_left[11].DATAIN
readdata_left[12] => s_current_value_left[12].DATAIN
readdata_left[13] => s_current_value_left[13].DATAIN
readdata_left[14] => s_current_value_left[14].DATAIN
readdata_left[15] => s_current_value_left[15].DATAIN
readdata_left[16] => s_current_value_left[16].DATAIN
readdata_left[17] => s_current_value_left[17].DATAIN
readdata_left[18] => s_current_value_left[18].DATAIN
readdata_left[19] => s_current_value_left[19].DATAIN
readdata_left[20] => s_current_value_left[20].DATAIN
readdata_left[21] => s_current_value_left[21].DATAIN
readdata_left[22] => s_current_value_left[22].DATAIN
readdata_left[23] => s_current_value_left[23].DATAIN
readdata_right[0] => s_current_value_right[0].DATAIN
readdata_right[1] => s_current_value_right[1].DATAIN
readdata_right[2] => s_current_value_right[2].DATAIN
readdata_right[3] => s_current_value_right[3].DATAIN
readdata_right[4] => s_current_value_right[4].DATAIN
readdata_right[5] => s_current_value_right[5].DATAIN
readdata_right[6] => s_current_value_right[6].DATAIN
readdata_right[7] => s_current_value_right[7].DATAIN
readdata_right[8] => s_current_value_right[8].DATAIN
readdata_right[9] => s_current_value_right[9].DATAIN
readdata_right[10] => s_current_value_right[10].DATAIN
readdata_right[11] => s_current_value_right[11].DATAIN
readdata_right[12] => s_current_value_right[12].DATAIN
readdata_right[13] => s_current_value_right[13].DATAIN
readdata_right[14] => s_current_value_right[14].DATAIN
readdata_right[15] => s_current_value_right[15].DATAIN
readdata_right[16] => s_current_value_right[16].DATAIN
readdata_right[17] => s_current_value_right[17].DATAIN
readdata_right[18] => s_current_value_right[18].DATAIN
readdata_right[19] => s_current_value_right[19].DATAIN
readdata_right[20] => s_current_value_right[20].DATAIN
readdata_right[21] => s_current_value_right[21].DATAIN
readdata_right[22] => s_current_value_right[22].DATAIN
readdata_right[23] => s_current_value_right[23].DATAIN
full_signal[0] <= full_signal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[1] <= full_signal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[2] <= full_signal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[3] <= full_signal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[4] <= full_signal[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[5] <= full_signal[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[6] <= full_signal[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[7] <= full_signal[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[8] <= full_signal[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[9] <= full_signal[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[10] <= full_signal[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[11] <= full_signal[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[12] <= full_signal[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[13] <= full_signal[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[14] <= full_signal[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[15] <= full_signal[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[16] <= full_signal[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[17] <= full_signal[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[18] <= full_signal[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[19] <= full_signal[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[20] <= full_signal[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[21] <= full_signal[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[22] <= full_signal[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[23] <= full_signal[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[24] <= full_signal[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[25] <= full_signal[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[26] <= full_signal[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[27] <= full_signal[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[28] <= full_signal[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[29] <= full_signal[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[30] <= full_signal[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[31] <= full_signal[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[32] <= full_signal[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[33] <= full_signal[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[34] <= full_signal[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[35] <= full_signal[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[36] <= full_signal[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[37] <= full_signal[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[38] <= full_signal[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[39] <= full_signal[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[40] <= full_signal[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[41] <= full_signal[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[42] <= full_signal[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[43] <= full_signal[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[44] <= full_signal[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[45] <= full_signal[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[46] <= full_signal[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[47] <= full_signal[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_signal[48] <= <GND>
full_signal[49] <= <GND>
full_signal[50] <= <GND>
full_signal[51] <= <GND>
full_signal[52] <= <GND>
full_signal[53] <= <GND>
full_signal[54] <= <GND>
full_signal[55] <= <GND>
full_signal[56] <= <GND>
full_signal[57] <= <GND>
full_signal[58] <= <GND>
full_signal[59] <= <GND>
full_signal[60] <= <GND>
full_signal[61] <= <GND>
full_signal[62] <= <GND>
full_signal[63] <= <GND>
full_signal[64] <= <GND>
full_signal[65] <= <GND>
full_signal[66] <= <GND>
full_signal[67] <= <GND>
full_signal[68] <= <GND>
full_signal[69] <= <GND>
full_signal[70] <= <GND>
full_signal[71] <= <GND>
full_signal[72] <= <GND>
full_signal[73] <= <GND>
full_signal[74] <= <GND>
full_signal[75] <= <GND>
full_signal[76] <= <GND>
full_signal[77] <= <GND>
full_signal[78] <= <GND>
full_signal[79] <= <GND>
full_signal[80] <= <GND>
full_signal[81] <= <GND>
full_signal[82] <= <GND>
full_signal[83] <= <GND>
full_signal[84] <= <GND>
full_signal[85] <= <GND>
full_signal[86] <= <GND>
full_signal[87] <= <GND>
full_signal[88] <= <GND>
full_signal[89] <= <GND>
full_signal[90] <= <GND>
full_signal[91] <= <GND>
full_signal[92] <= <GND>
full_signal[93] <= <GND>
full_signal[94] <= <GND>
full_signal[95] <= <GND>
full_signal[96] <= <GND>
full_signal[97] <= <GND>
full_signal[98] <= <GND>
full_signal[99] <= <GND>
full_signal[100] <= <GND>
full_signal[101] <= <GND>
full_signal[102] <= <GND>
full_signal[103] <= <GND>
full_signal[104] <= <GND>
full_signal[105] <= <GND>
full_signal[106] <= <GND>
full_signal[107] <= <GND>
full_signal[108] <= <GND>
full_signal[109] <= <GND>
full_signal[110] <= <GND>
full_signal[111] <= <GND>
full_signal[112] <= <GND>
full_signal[113] <= <GND>
full_signal[114] <= <GND>
full_signal[115] <= <GND>
full_signal[116] <= <GND>
full_signal[117] <= <GND>
full_signal[118] <= <GND>
full_signal[119] <= <GND>
full_signal[120] <= <GND>
full_signal[121] <= <GND>
full_signal[122] <= <GND>
full_signal[123] <= <GND>
full_signal[124] <= <GND>
full_signal[125] <= <GND>
full_signal[126] <= <GND>
full_signal[127] <= <GND>
full_signal[128] <= <GND>
full_signal[129] <= <GND>
full_signal[130] <= <GND>
full_signal[131] <= <GND>
full_signal[132] <= <GND>
full_signal[133] <= <GND>
full_signal[134] <= <GND>
full_signal[135] <= <GND>
full_signal[136] <= <GND>
full_signal[137] <= <GND>
full_signal[138] <= <GND>
full_signal[139] <= <GND>
full_signal[140] <= <GND>
full_signal[141] <= <GND>
full_signal[142] <= <GND>
full_signal[143] <= <GND>
full_signal[144] <= <GND>
full_signal[145] <= <GND>
full_signal[146] <= <GND>
full_signal[147] <= <GND>
full_signal[148] <= <GND>
full_signal[149] <= <GND>
full_signal[150] <= <GND>
full_signal[151] <= <GND>
full_signal[152] <= <GND>
full_signal[153] <= <GND>
full_signal[154] <= <GND>
full_signal[155] <= <GND>
full_signal[156] <= <GND>
full_signal[157] <= <GND>
full_signal[158] <= <GND>
full_signal[159] <= <GND>
full_signal[160] <= <GND>
full_signal[161] <= <GND>
full_signal[162] <= <GND>
full_signal[163] <= <GND>
full_signal[164] <= <GND>
full_signal[165] <= <GND>
full_signal[166] <= <GND>
full_signal[167] <= <GND>
full_signal[168] <= <GND>
full_signal[169] <= <GND>
full_signal[170] <= <GND>
full_signal[171] <= <GND>
full_signal[172] <= <GND>
full_signal[173] <= <GND>
full_signal[174] <= <GND>
full_signal[175] <= <GND>
full_signal[176] <= <GND>
full_signal[177] <= <GND>
full_signal[178] <= <GND>
full_signal[179] <= <GND>
full_signal[180] <= <GND>
full_signal[181] <= <GND>
full_signal[182] <= <GND>
full_signal[183] <= <GND>
full_signal[184] <= <GND>
full_signal[185] <= <GND>
full_signal[186] <= <GND>
full_signal[187] <= <GND>
full_signal[188] <= <GND>
full_signal[189] <= <GND>
full_signal[190] <= <GND>
full_signal[191] <= <GND>
full_signal[192] <= <GND>
full_signal[193] <= <GND>
full_signal[194] <= <GND>
full_signal[195] <= <GND>
full_signal[196] <= <GND>
full_signal[197] <= <GND>
full_signal[198] <= <GND>
full_signal[199] <= <GND>
full_signal[200] <= <GND>
full_signal[201] <= <GND>
full_signal[202] <= <GND>
full_signal[203] <= <GND>
full_signal[204] <= <GND>
full_signal[205] <= <GND>
full_signal[206] <= <GND>
full_signal[207] <= <GND>
full_signal[208] <= <GND>
full_signal[209] <= <GND>
full_signal[210] <= <GND>
full_signal[211] <= <GND>
full_signal[212] <= <GND>
full_signal[213] <= <GND>
full_signal[214] <= <GND>
full_signal[215] <= <GND>
full_signal[216] <= <GND>
full_signal[217] <= <GND>
full_signal[218] <= <GND>
full_signal[219] <= <GND>
full_signal[220] <= <GND>
full_signal[221] <= <GND>
full_signal[222] <= <GND>
full_signal[223] <= <GND>
full_signal[224] <= <GND>
full_signal[225] <= <GND>
full_signal[226] <= <GND>
full_signal[227] <= <GND>
full_signal[228] <= <GND>
full_signal[229] <= <GND>
full_signal[230] <= <GND>
full_signal[231] <= <GND>
full_signal[232] <= <GND>
full_signal[233] <= <GND>
full_signal[234] <= <GND>
full_signal[235] <= <GND>
full_signal[236] <= <GND>
full_signal[237] <= <GND>
full_signal[238] <= <GND>
full_signal[239] <= <GND>
full_signal[240] <= <GND>
full_signal[241] <= <GND>
full_signal[242] <= <GND>
full_signal[243] <= <GND>
full_signal[244] <= <GND>
full_signal[245] <= <GND>
full_signal[246] <= <GND>
full_signal[247] <= <GND>
full_signal[248] <= <GND>
full_signal[249] <= <GND>
full_signal[250] <= <GND>
full_signal[251] <= <GND>
full_signal[252] <= <GND>
full_signal[253] <= <GND>
full_signal[254] <= <GND>
full_signal[255] <= <GND>
full_signal[256] <= <GND>
full_signal[257] <= <GND>
full_signal[258] <= <GND>
full_signal[259] <= <GND>
full_signal[260] <= <GND>
full_signal[261] <= <GND>
full_signal[262] <= <GND>
full_signal[263] <= <GND>
full_signal[264] <= <GND>
full_signal[265] <= <GND>
full_signal[266] <= <GND>
full_signal[267] <= <GND>
full_signal[268] <= <GND>
full_signal[269] <= <GND>
full_signal[270] <= <GND>
full_signal[271] <= <GND>
full_signal[272] <= <GND>
full_signal[273] <= <GND>
full_signal[274] <= <GND>
full_signal[275] <= <GND>
full_signal[276] <= <GND>
full_signal[277] <= <GND>
full_signal[278] <= <GND>
full_signal[279] <= <GND>
full_signal[280] <= <GND>
full_signal[281] <= <GND>
full_signal[282] <= <GND>
full_signal[283] <= <GND>
full_signal[284] <= <GND>
full_signal[285] <= <GND>
full_signal[286] <= <GND>
full_signal[287] <= <GND>
full_signal[288] <= <GND>
full_signal[289] <= <GND>
full_signal[290] <= <GND>
full_signal[291] <= <GND>
full_signal[292] <= <GND>
full_signal[293] <= <GND>
full_signal[294] <= <GND>
full_signal[295] <= <GND>
full_signal[296] <= <GND>
full_signal[297] <= <GND>
full_signal[298] <= <GND>
full_signal[299] <= <GND>
full_signal[300] <= <GND>
full_signal[301] <= <GND>
full_signal[302] <= <GND>
full_signal[303] <= <GND>
full_signal[304] <= <GND>
full_signal[305] <= <GND>
full_signal[306] <= <GND>
full_signal[307] <= <GND>
full_signal[308] <= <GND>
full_signal[309] <= <GND>
full_signal[310] <= <GND>
full_signal[311] <= <GND>
full_signal[312] <= <GND>
full_signal[313] <= <GND>
full_signal[314] <= <GND>
full_signal[315] <= <GND>
full_signal[316] <= <GND>
full_signal[317] <= <GND>
full_signal[318] <= <GND>
full_signal[319] <= <GND>
full_signal[320] <= <GND>
full_signal[321] <= <GND>
full_signal[322] <= <GND>
full_signal[323] <= <GND>
full_signal[324] <= <GND>
full_signal[325] <= <GND>
full_signal[326] <= <GND>
full_signal[327] <= <GND>
full_signal[328] <= <GND>
full_signal[329] <= <GND>
full_signal[330] <= <GND>
full_signal[331] <= <GND>
full_signal[332] <= <GND>
full_signal[333] <= <GND>
full_signal[334] <= <GND>
full_signal[335] <= <GND>
full_signal[336] <= <GND>
full_signal[337] <= <GND>
full_signal[338] <= <GND>
full_signal[339] <= <GND>
full_signal[340] <= <GND>
full_signal[341] <= <GND>
full_signal[342] <= <GND>
full_signal[343] <= <GND>
full_signal[344] <= <GND>
full_signal[345] <= <GND>
full_signal[346] <= <GND>
full_signal[347] <= <GND>
full_signal[348] <= <GND>
full_signal[349] <= <GND>
full_signal[350] <= <GND>
full_signal[351] <= <GND>
full_signal[352] <= <GND>
full_signal[353] <= <GND>
full_signal[354] <= <GND>
full_signal[355] <= <GND>
full_signal[356] <= <GND>
full_signal[357] <= <GND>
full_signal[358] <= <GND>
full_signal[359] <= <GND>
full_signal[360] <= <GND>
full_signal[361] <= <GND>
full_signal[362] <= <GND>
full_signal[363] <= <GND>
full_signal[364] <= <GND>
full_signal[365] <= <GND>
full_signal[366] <= <GND>
full_signal[367] <= <GND>
full_signal[368] <= <GND>
full_signal[369] <= <GND>
full_signal[370] <= <GND>
full_signal[371] <= <GND>
full_signal[372] <= <GND>
full_signal[373] <= <GND>
full_signal[374] <= <GND>
full_signal[375] <= <GND>
full_signal[376] <= <GND>
full_signal[377] <= <GND>
full_signal[378] <= <GND>
full_signal[379] <= <GND>
full_signal[380] <= <GND>
full_signal[381] <= <GND>
full_signal[382] <= <GND>
full_signal[383] <= <GND>
full_signal[384] <= <GND>
full_signal[385] <= <GND>
full_signal[386] <= <GND>
full_signal[387] <= <GND>
full_signal[388] <= <GND>
full_signal[389] <= <GND>
full_signal[390] <= <GND>
full_signal[391] <= <GND>
full_signal[392] <= <GND>
full_signal[393] <= <GND>
full_signal[394] <= <GND>
full_signal[395] <= <GND>
full_signal[396] <= <GND>
full_signal[397] <= <GND>
full_signal[398] <= <GND>
full_signal[399] <= <GND>
full_signal[400] <= <GND>
full_signal[401] <= <GND>
full_signal[402] <= <GND>
full_signal[403] <= <GND>
full_signal[404] <= <GND>
full_signal[405] <= <GND>
full_signal[406] <= <GND>
full_signal[407] <= <GND>
full_signal[408] <= <GND>
full_signal[409] <= <GND>
full_signal[410] <= <GND>
full_signal[411] <= <GND>
full_signal[412] <= <GND>
full_signal[413] <= <GND>
full_signal[414] <= <GND>
full_signal[415] <= <GND>
full_signal[416] <= <GND>
full_signal[417] <= <GND>
full_signal[418] <= <GND>
full_signal[419] <= <GND>
full_signal[420] <= <GND>
full_signal[421] <= <GND>
full_signal[422] <= <GND>
full_signal[423] <= <GND>
full_signal[424] <= <GND>
full_signal[425] <= <GND>
full_signal[426] <= <GND>
full_signal[427] <= <GND>
full_signal[428] <= <GND>
full_signal[429] <= <GND>
full_signal[430] <= <GND>
full_signal[431] <= <GND>
full_signal[432] <= <GND>
full_signal[433] <= <GND>
full_signal[434] <= <GND>
full_signal[435] <= <GND>
full_signal[436] <= <GND>
full_signal[437] <= <GND>
full_signal[438] <= <GND>
full_signal[439] <= <GND>
full_signal[440] <= <GND>
full_signal[441] <= <GND>
full_signal[442] <= <GND>
full_signal[443] <= <GND>
full_signal[444] <= <GND>
full_signal[445] <= <GND>
full_signal[446] <= <GND>
full_signal[447] <= <GND>
full_signal[448] <= <GND>
full_signal[449] <= <GND>
full_signal[450] <= <GND>
full_signal[451] <= <GND>
full_signal[452] <= <GND>
full_signal[453] <= <GND>
full_signal[454] <= <GND>
full_signal[455] <= <GND>
full_signal[456] <= <GND>
full_signal[457] <= <GND>
full_signal[458] <= <GND>
full_signal[459] <= <GND>
full_signal[460] <= <GND>
full_signal[461] <= <GND>
full_signal[462] <= <GND>
full_signal[463] <= <GND>
full_signal[464] <= <GND>
full_signal[465] <= <GND>
full_signal[466] <= <GND>
full_signal[467] <= <GND>
full_signal[468] <= <GND>
full_signal[469] <= <GND>
full_signal[470] <= <GND>
full_signal[471] <= <GND>
full_signal[472] <= <GND>
full_signal[473] <= <GND>
full_signal[474] <= <GND>
full_signal[475] <= <GND>
full_signal[476] <= <GND>
full_signal[477] <= <GND>
full_signal[478] <= <GND>
full_signal[479] <= <GND>
full_signal[480] <= <GND>
full_signal[481] <= <GND>
full_signal[482] <= <GND>
full_signal[483] <= <GND>
full_signal[484] <= <GND>
full_signal[485] <= <GND>
full_signal[486] <= <GND>
full_signal[487] <= <GND>
full_signal[488] <= <GND>
full_signal[489] <= <GND>
full_signal[490] <= <GND>
full_signal[491] <= <GND>
full_signal[492] <= <GND>
full_signal[493] <= <GND>
full_signal[494] <= <GND>
full_signal[495] <= <GND>
full_signal[496] <= <GND>
full_signal[497] <= <GND>
full_signal[498] <= <GND>
full_signal[499] <= <GND>
full_signal[500] <= <GND>
full_signal[501] <= <GND>
full_signal[502] <= <GND>
full_signal[503] <= <GND>
full_signal[504] <= <GND>
full_signal[505] <= <GND>
full_signal[506] <= <GND>
full_signal[507] <= <GND>
full_signal[508] <= <GND>
full_signal[509] <= <GND>
full_signal[510] <= <GND>
full_signal[511] <= <GND>
full_signal[512] <= <GND>
full_signal[513] <= <GND>
full_signal[514] <= <GND>
full_signal[515] <= <GND>
full_signal[516] <= <GND>
full_signal[517] <= <GND>
full_signal[518] <= <GND>
full_signal[519] <= <GND>
full_signal[520] <= <GND>
full_signal[521] <= <GND>
full_signal[522] <= <GND>
full_signal[523] <= <GND>
full_signal[524] <= <GND>
full_signal[525] <= <GND>
full_signal[526] <= <GND>
full_signal[527] <= <GND>
full_signal[528] <= <GND>
full_signal[529] <= <GND>
full_signal[530] <= <GND>
full_signal[531] <= <GND>
full_signal[532] <= <GND>
full_signal[533] <= <GND>
full_signal[534] <= <GND>
full_signal[535] <= <GND>
full_signal[536] <= <GND>
full_signal[537] <= <GND>
full_signal[538] <= <GND>
full_signal[539] <= <GND>
full_signal[540] <= <GND>
full_signal[541] <= <GND>
full_signal[542] <= <GND>
full_signal[543] <= <GND>
full_signal[544] <= <GND>
full_signal[545] <= <GND>
full_signal[546] <= <GND>
full_signal[547] <= <GND>
full_signal[548] <= <GND>
full_signal[549] <= <GND>
full_signal[550] <= <GND>
full_signal[551] <= <GND>
full_signal[552] <= <GND>
full_signal[553] <= <GND>
full_signal[554] <= <GND>
full_signal[555] <= <GND>
full_signal[556] <= <GND>
full_signal[557] <= <GND>
full_signal[558] <= <GND>
full_signal[559] <= <GND>
full_signal[560] <= <GND>
full_signal[561] <= <GND>
full_signal[562] <= <GND>
full_signal[563] <= <GND>
full_signal[564] <= <GND>
full_signal[565] <= <GND>
full_signal[566] <= <GND>
full_signal[567] <= <GND>
full_signal[568] <= <GND>
full_signal[569] <= <GND>
full_signal[570] <= <GND>
full_signal[571] <= <GND>
full_signal[572] <= <GND>
full_signal[573] <= <GND>
full_signal[574] <= <GND>
full_signal[575] <= <GND>
full_signal[576] <= <GND>
full_signal[577] <= <GND>
full_signal[578] <= <GND>
full_signal[579] <= <GND>
full_signal[580] <= <GND>
full_signal[581] <= <GND>
full_signal[582] <= <GND>
full_signal[583] <= <GND>
full_signal[584] <= <GND>
full_signal[585] <= <GND>
full_signal[586] <= <GND>
full_signal[587] <= <GND>
full_signal[588] <= <GND>
full_signal[589] <= <GND>
full_signal[590] <= <GND>
full_signal[591] <= <GND>
full_signal[592] <= <GND>
full_signal[593] <= <GND>
full_signal[594] <= <GND>
full_signal[595] <= <GND>
full_signal[596] <= <GND>
full_signal[597] <= <GND>
full_signal[598] <= <GND>
full_signal[599] <= <GND>
full_signal[600] <= <GND>
full_signal[601] <= <GND>
full_signal[602] <= <GND>
full_signal[603] <= <GND>
full_signal[604] <= <GND>
full_signal[605] <= <GND>
full_signal[606] <= <GND>
full_signal[607] <= <GND>
full_signal[608] <= <GND>
full_signal[609] <= <GND>
full_signal[610] <= <GND>
full_signal[611] <= <GND>
full_signal[612] <= <GND>
full_signal[613] <= <GND>
full_signal[614] <= <GND>
full_signal[615] <= <GND>
full_signal[616] <= <GND>
full_signal[617] <= <GND>
full_signal[618] <= <GND>
full_signal[619] <= <GND>
full_signal[620] <= <GND>
full_signal[621] <= <GND>
full_signal[622] <= <GND>
full_signal[623] <= <GND>
full_signal[624] <= <GND>
full_signal[625] <= <GND>
full_signal[626] <= <GND>
full_signal[627] <= <GND>
full_signal[628] <= <GND>
full_signal[629] <= <GND>
full_signal[630] <= <GND>
full_signal[631] <= <GND>
full_signal[632] <= <GND>
full_signal[633] <= <GND>
full_signal[634] <= <GND>
full_signal[635] <= <GND>
full_signal[636] <= <GND>
full_signal[637] <= <GND>
full_signal[638] <= <GND>
full_signal[639] <= <GND>
full_signal[640] <= <GND>
full_signal[641] <= <GND>
full_signal[642] <= <GND>
full_signal[643] <= <GND>
full_signal[644] <= <GND>
full_signal[645] <= <GND>
full_signal[646] <= <GND>
full_signal[647] <= <GND>
full_signal[648] <= <GND>
full_signal[649] <= <GND>
full_signal[650] <= <GND>
full_signal[651] <= <GND>
full_signal[652] <= <GND>
full_signal[653] <= <GND>
full_signal[654] <= <GND>
full_signal[655] <= <GND>
full_signal[656] <= <GND>
full_signal[657] <= <GND>
full_signal[658] <= <GND>
full_signal[659] <= <GND>
full_signal[660] <= <GND>
full_signal[661] <= <GND>
full_signal[662] <= <GND>
full_signal[663] <= <GND>
full_signal[664] <= <GND>
full_signal[665] <= <GND>
full_signal[666] <= <GND>
full_signal[667] <= <GND>
full_signal[668] <= <GND>
full_signal[669] <= <GND>
full_signal[670] <= <GND>
full_signal[671] <= <GND>
full_signal[672] <= <GND>
full_signal[673] <= <GND>
full_signal[674] <= <GND>
full_signal[675] <= <GND>
full_signal[676] <= <GND>
full_signal[677] <= <GND>
full_signal[678] <= <GND>
full_signal[679] <= <GND>
full_signal[680] <= <GND>
full_signal[681] <= <GND>
full_signal[682] <= <GND>
full_signal[683] <= <GND>
full_signal[684] <= <GND>
full_signal[685] <= <GND>
full_signal[686] <= <GND>
full_signal[687] <= <GND>
full_signal[688] <= <GND>
full_signal[689] <= <GND>
full_signal[690] <= <GND>
full_signal[691] <= <GND>
full_signal[692] <= <GND>
full_signal[693] <= <GND>
full_signal[694] <= <GND>
full_signal[695] <= <GND>
full_signal[696] <= <GND>
full_signal[697] <= <GND>
full_signal[698] <= <GND>
full_signal[699] <= <GND>
full_signal[700] <= <GND>
full_signal[701] <= <GND>
full_signal[702] <= <GND>
full_signal[703] <= <GND>
full_signal[704] <= <GND>
full_signal[705] <= <GND>
full_signal[706] <= <GND>
full_signal[707] <= <GND>
full_signal[708] <= <GND>
full_signal[709] <= <GND>
full_signal[710] <= <GND>
full_signal[711] <= <GND>
full_signal[712] <= <GND>
full_signal[713] <= <GND>
full_signal[714] <= <GND>
full_signal[715] <= <GND>
full_signal[716] <= <GND>
full_signal[717] <= <GND>
full_signal[718] <= <GND>
full_signal[719] <= <GND>
full_signal[720] <= <GND>
full_signal[721] <= <GND>
full_signal[722] <= <GND>
full_signal[723] <= <GND>
full_signal[724] <= <GND>
full_signal[725] <= <GND>
full_signal[726] <= <GND>
full_signal[727] <= <GND>
full_signal[728] <= <GND>
full_signal[729] <= <GND>
full_signal[730] <= <GND>
full_signal[731] <= <GND>
full_signal[732] <= <GND>
full_signal[733] <= <GND>
full_signal[734] <= <GND>
full_signal[735] <= <GND>
full_signal[736] <= <GND>
full_signal[737] <= <GND>
full_signal[738] <= <GND>
full_signal[739] <= <GND>
full_signal[740] <= <GND>
full_signal[741] <= <GND>
full_signal[742] <= <GND>
full_signal[743] <= <GND>
full_signal[744] <= <GND>
full_signal[745] <= <GND>
full_signal[746] <= <GND>
full_signal[747] <= <GND>
full_signal[748] <= <GND>
full_signal[749] <= <GND>
full_signal[750] <= <GND>
full_signal[751] <= <GND>
full_signal[752] <= <GND>
full_signal[753] <= <GND>
full_signal[754] <= <GND>
full_signal[755] <= <GND>
full_signal[756] <= <GND>
full_signal[757] <= <GND>
full_signal[758] <= <GND>
full_signal[759] <= <GND>
full_signal[760] <= <GND>
full_signal[761] <= <GND>
full_signal[762] <= <GND>
full_signal[763] <= <GND>
full_signal[764] <= <GND>
full_signal[765] <= <GND>
full_signal[766] <= <GND>
full_signal[767] <= <GND>
full_signal[768] <= <GND>
full_signal[769] <= <GND>
full_signal[770] <= <GND>
full_signal[771] <= <GND>
full_signal[772] <= <GND>
full_signal[773] <= <GND>
full_signal[774] <= <GND>
full_signal[775] <= <GND>
full_signal[776] <= <GND>
full_signal[777] <= <GND>
full_signal[778] <= <GND>
full_signal[779] <= <GND>
full_signal[780] <= <GND>
full_signal[781] <= <GND>
full_signal[782] <= <GND>
full_signal[783] <= <GND>
full_signal[784] <= <GND>
full_signal[785] <= <GND>
full_signal[786] <= <GND>
full_signal[787] <= <GND>
full_signal[788] <= <GND>
full_signal[789] <= <GND>
full_signal[790] <= <GND>
full_signal[791] <= <GND>
full_signal[792] <= <GND>
full_signal[793] <= <GND>
full_signal[794] <= <GND>
full_signal[795] <= <GND>
full_signal[796] <= <GND>
full_signal[797] <= <GND>
full_signal[798] <= <GND>
full_signal[799] <= <GND>
full_signal[800] <= <GND>
full_signal[801] <= <GND>
full_signal[802] <= <GND>
full_signal[803] <= <GND>
full_signal[804] <= <GND>
full_signal[805] <= <GND>
full_signal[806] <= <GND>
full_signal[807] <= <GND>
full_signal[808] <= <GND>
full_signal[809] <= <GND>
full_signal[810] <= <GND>
full_signal[811] <= <GND>
full_signal[812] <= <GND>
full_signal[813] <= <GND>
full_signal[814] <= <GND>
full_signal[815] <= <GND>
full_signal[816] <= <GND>
full_signal[817] <= <GND>
full_signal[818] <= <GND>
full_signal[819] <= <GND>
full_signal[820] <= <GND>
full_signal[821] <= <GND>
full_signal[822] <= <GND>
full_signal[823] <= <GND>
full_signal[824] <= <GND>
full_signal[825] <= <GND>
full_signal[826] <= <GND>
full_signal[827] <= <GND>
full_signal[828] <= <GND>
full_signal[829] <= <GND>
full_signal[830] <= <GND>
full_signal[831] <= <GND>
full_signal[832] <= <GND>
full_signal[833] <= <GND>
full_signal[834] <= <GND>
full_signal[835] <= <GND>
full_signal[836] <= <GND>
full_signal[837] <= <GND>
full_signal[838] <= <GND>
full_signal[839] <= <GND>
full_signal[840] <= <GND>
full_signal[841] <= <GND>
full_signal[842] <= <GND>
full_signal[843] <= <GND>
full_signal[844] <= <GND>
full_signal[845] <= <GND>
full_signal[846] <= <GND>
full_signal[847] <= <GND>
full_signal[848] <= <GND>
full_signal[849] <= <GND>
full_signal[850] <= <GND>
full_signal[851] <= <GND>
full_signal[852] <= <GND>
full_signal[853] <= <GND>
full_signal[854] <= <GND>
full_signal[855] <= <GND>
full_signal[856] <= <GND>
full_signal[857] <= <GND>
full_signal[858] <= <GND>
full_signal[859] <= <GND>
full_signal[860] <= <GND>
full_signal[861] <= <GND>
full_signal[862] <= <GND>
full_signal[863] <= <GND>
full_signal[864] <= <GND>
full_signal[865] <= <GND>
full_signal[866] <= <GND>
full_signal[867] <= <GND>
full_signal[868] <= <GND>
full_signal[869] <= <GND>
full_signal[870] <= <GND>
full_signal[871] <= <GND>
full_signal[872] <= <GND>
full_signal[873] <= <GND>
full_signal[874] <= <GND>
full_signal[875] <= <GND>
full_signal[876] <= <GND>
full_signal[877] <= <GND>
full_signal[878] <= <GND>
full_signal[879] <= <GND>
full_signal[880] <= <GND>
full_signal[881] <= <GND>
full_signal[882] <= <GND>
full_signal[883] <= <GND>
full_signal[884] <= <GND>
full_signal[885] <= <GND>
full_signal[886] <= <GND>
full_signal[887] <= <GND>
full_signal[888] <= <GND>
full_signal[889] <= <GND>
full_signal[890] <= <GND>
full_signal[891] <= <GND>
full_signal[892] <= <GND>
full_signal[893] <= <GND>
full_signal[894] <= <GND>
full_signal[895] <= <GND>
full_signal[896] <= <GND>
full_signal[897] <= <GND>
full_signal[898] <= <GND>
full_signal[899] <= <GND>
full_signal[900] <= <GND>
full_signal[901] <= <GND>
full_signal[902] <= <GND>
full_signal[903] <= <GND>
full_signal[904] <= <GND>
full_signal[905] <= <GND>
full_signal[906] <= <GND>
full_signal[907] <= <GND>
full_signal[908] <= <GND>
full_signal[909] <= <GND>
full_signal[910] <= <GND>
full_signal[911] <= <GND>
full_signal[912] <= <GND>
full_signal[913] <= <GND>
full_signal[914] <= <GND>
full_signal[915] <= <GND>
full_signal[916] <= <GND>
full_signal[917] <= <GND>
full_signal[918] <= <GND>
full_signal[919] <= <GND>
full_signal[920] <= <GND>
full_signal[921] <= <GND>
full_signal[922] <= <GND>
full_signal[923] <= <GND>
full_signal[924] <= <GND>
full_signal[925] <= <GND>
full_signal[926] <= <GND>
full_signal[927] <= <GND>
full_signal[928] <= <GND>
full_signal[929] <= <GND>
full_signal[930] <= <GND>
full_signal[931] <= <GND>
full_signal[932] <= <GND>
full_signal[933] <= <GND>
full_signal[934] <= <GND>
full_signal[935] <= <GND>
full_signal[936] <= <GND>
full_signal[937] <= <GND>
full_signal[938] <= <GND>
full_signal[939] <= <GND>
full_signal[940] <= <GND>
full_signal[941] <= <GND>
full_signal[942] <= <GND>
full_signal[943] <= <GND>
full_signal[944] <= <GND>
full_signal[945] <= <GND>
full_signal[946] <= <GND>
full_signal[947] <= <GND>
full_signal[948] <= <GND>
full_signal[949] <= <GND>
full_signal[950] <= <GND>
full_signal[951] <= <GND>
full_signal[952] <= <GND>
full_signal[953] <= <GND>
full_signal[954] <= <GND>
full_signal[955] <= <GND>
full_signal[956] <= <GND>
full_signal[957] <= <GND>
full_signal[958] <= <GND>
full_signal[959] <= <GND>
full_signal[960] <= <GND>
full_signal[961] <= <GND>
full_signal[962] <= <GND>
full_signal[963] <= <GND>
full_signal[964] <= <GND>
full_signal[965] <= <GND>
full_signal[966] <= <GND>
full_signal[967] <= <GND>
full_signal[968] <= <GND>
full_signal[969] <= <GND>
full_signal[970] <= <GND>
full_signal[971] <= <GND>
full_signal[972] <= <GND>
full_signal[973] <= <GND>
full_signal[974] <= <GND>
full_signal[975] <= <GND>
full_signal[976] <= <GND>
full_signal[977] <= <GND>
full_signal[978] <= <GND>
full_signal[979] <= <GND>
full_signal[980] <= <GND>
full_signal[981] <= <GND>
full_signal[982] <= <GND>
full_signal[983] <= <GND>
full_signal[984] <= <GND>
full_signal[985] <= <GND>
full_signal[986] <= <GND>
full_signal[987] <= <GND>
full_signal[988] <= <GND>
full_signal[989] <= <GND>
full_signal[990] <= <GND>
full_signal[991] <= <GND>
full_signal[992] <= <GND>
full_signal[993] <= <GND>
full_signal[994] <= <GND>
full_signal[995] <= <GND>
full_signal[996] <= <GND>
full_signal[997] <= <GND>
full_signal[998] <= <GND>
full_signal[999] <= <GND>
full_signal[1000] <= <GND>
full_signal[1001] <= <GND>
full_signal[1002] <= <GND>
full_signal[1003] <= <GND>
full_signal[1004] <= <GND>
full_signal[1005] <= <GND>
full_signal[1006] <= <GND>
full_signal[1007] <= <GND>
full_signal[1008] <= <GND>
full_signal[1009] <= <GND>
full_signal[1010] <= <GND>
full_signal[1011] <= <GND>
full_signal[1012] <= <GND>
full_signal[1013] <= <GND>
full_signal[1014] <= <GND>
full_signal[1015] <= <GND>
full_signal[1016] <= <GND>
full_signal[1017] <= <GND>
full_signal[1018] <= <GND>
full_signal[1019] <= <GND>
full_signal[1020] <= <GND>
full_signal[1021] <= <GND>
full_signal[1022] <= <GND>
full_signal[1023] <= <GND>


