From de4c9f4f8413227e103c4b7de2f95d7c93a39728 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Tue, 21 Sep 2021 15:06:22 +0300
Subject: [PATCH 08/19] dt-bindings/clock: Run DDR at 800MHz for all S32GEN1
 platforms

Issue: ALB-7737
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 include/dt-bindings/clock/s32gen1-clock-freq.h | 11 ++---------
 1 file changed, 2 insertions(+), 9 deletions(-)

diff --git a/include/dt-bindings/clock/s32gen1-clock-freq.h b/include/dt-bindings/clock/s32gen1-clock-freq.h
index e814a43002..be31a77ff3 100644
--- a/include/dt-bindings/clock/s32gen1-clock-freq.h
+++ b/include/dt-bindings/clock/s32gen1-clock-freq.h
@@ -14,6 +14,8 @@
 #define S32GEN1_FXOSC_FREQ			(40 * MHZ)
 #define S32GEN1_FIRC_FREQ			(48 * MHZ)
 #define S32GEN1_LIN_BAUD_CLK_FREQ		(125 * MHZ)
+#define S32GEN1_DDR_PLL_VCO_FREQ		(1600 * MHZ)
+#define S32GEN1_DDR_FREQ			(800 * MHZ)
 
 #if defined(CONFIG_NXP_S32G2XX)
 #define S32GEN1_A53_MAX_FREQ			(1000 * MHZ)
@@ -23,11 +25,6 @@
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(40 * MHZ)
 #define S32GEN1_CLK_ARM_PLL_DFS1_FREQ		(800 * MHZ)
 #define S32GEN1_QSPI_MAX_FREQ			(200 * MHZ)
-#define S32G274A_REV1_QSPI_MAX_FREQ		(133333333UL)
-#define S32GEN1_DDR_PLL_VCO_FREQ		(1333333333UL)
-#define S32GEN1_DDR_FREQ			(666666666)
-#define S32G274A_REV2_DDR_PLL_VCO_FREQ		(1600 * MHZ)
-#define S32G274A_REV2_DDR_FREQ			(800 * MHZ)
 #define S32GEN1_XBAR_2X_FREQ			(800 * MHZ)
 
 #elif defined(CONFIG_NXP_S32R45)
@@ -38,8 +35,6 @@
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(0 * MHZ)
 #define S32GEN1_CLK_ARM_PLL_DFS1_FREQ		(800 * MHZ)
 #define S32GEN1_QSPI_MAX_FREQ			(133333333)
-#define S32GEN1_DDR_PLL_VCO_FREQ		(1600 * MHZ)
-#define S32GEN1_DDR_FREQ			(800 * MHZ)
 #define S32GEN1_XBAR_2X_FREQ			(800 * MHZ)
 
 #elif defined(CONFIG_NXP_S32G3XX)
@@ -50,8 +45,6 @@
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(40 * MHZ)
 #define S32GEN1_CLK_ARM_PLL_DFS1_FREQ		(793220338UL)
 #define S32GEN1_QSPI_MAX_FREQ			(200 * MHZ)
-#define S32GEN1_DDR_PLL_VCO_FREQ		(1600 * MHZ)
-#define S32GEN1_DDR_FREQ			(800 * MHZ)
 #define S32GEN1_XBAR_2X_FREQ			(793220338UL)
 #else
 #error Undefined platform
-- 
2.17.1

