{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720133029676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720133029676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 19:43:49 2024 " "Processing started: Thu Jul 04 19:43:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720133029676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720133029676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius -c genius " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius -c genius" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720133029676 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720133030055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/buttonsync.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/buttonsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "../src/ButtonSync.v" "" { Text "C:/GitHub/HDLGenius/src/ButtonSync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/reg_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/reg_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_User " "Found entity 1: REG_User" {  } { { "../src/REG_User.v" "" { Text "C:/GitHub/HDLGenius/src/REG_User.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/reg_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/reg_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FPGA " "Found entity 1: REG_FPGA" {  } { { "../src/REG_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/REG_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/reg_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/reg_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_setup " "Found entity 1: REG_setup" {  } { { "../src/REG_setup.v" "" { Text "C:/GitHub/HDLGenius/src/REG_setup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "datapath.v(219) " "Verilog HDL Module Instantiation warning at datapath.v(219): ignored dangling comma in List of Port Connections" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 219 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "end_User END_User datapath.v(39) " "Verilog HDL Declaration information at datapath.v(39): object \"end_User\" differs only in case from object \"END_User\" in the same scope" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controle.v(22) " "Verilog HDL information at controle.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../src/controle.v" "" { Text "C:/GitHub/HDLGenius/src/controle.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "../src/controle.v" "" { Text "C:/GitHub/HDLGenius/src/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../src/mux2x1.v" "" { Text "C:/GitHub/HDLGenius/src/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "../src/Counter_time.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_clock.v(18) " "Verilog HDL information at FSM_clock.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1720133030121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "../src/dec7seg.v" "" { Text "C:/GitHub/HDLGenius/src/dec7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/counter__round.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/counter__round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "../src/Counter__round.v" "" { Text "C:/GitHub/HDLGenius/src/Counter__round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/counter_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/counter_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_FPGA " "Found entity 1: Counter_FPGA" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/seq_00.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/seq_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_00 " "Found entity 1: seq_00" {  } { { "../src/seq_00.v" "" { Text "C:/GitHub/HDLGenius/src/seq_00.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/seq_01.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/seq_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_01 " "Found entity 1: seq_01" {  } { { "../src/seq_01.v" "" { Text "C:/GitHub/HDLGenius/src/seq_01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/seq_02.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/seq_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_02 " "Found entity 1: seq_02" {  } { { "../src/seq_02.v" "" { Text "C:/GitHub/HDLGenius/src/seq_02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/seq_03.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/seq_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_03 " "Found entity 1: seq_03" {  } { { "../src/seq_03.v" "" { Text "C:/GitHub/HDLGenius/src/seq_03.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/mux4x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/mux4x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_1bit " "Found entity 1: mux4x1_1bit" {  } { { "../src/mux4x1_1bit.v" "" { Text "C:/GitHub/HDLGenius/src/mux4x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/mux4x1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/mux4x1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "../src/mux4x1_4bits.v" "" { Text "C:/GitHub/HDLGenius/src/mux4x1_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/hdlgenius/src/counter_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/hdlgenius/src/counter_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_User " "Found entity 1: Counter_User" {  } { { "../src/Counter_User.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_User.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720133030134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_sel top.v(40) " "Verilog HDL Implicit Net warning at top.v(40): created implicit net for \"w_sel\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133030150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_c05 datapath.v(275) " "Verilog HDL Implicit Net warning at datapath.v(275): created implicit net for \"w_c05\"" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133030150 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.v(49) " "Verilog HDL Instantiation warning at datapath.v(49): instance has no name" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1720133030150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720133030181 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..0\] top.v(23) " "Output port \"LEDR\[5..0\]\" at top.v(23) has no driver" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720133030181 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u00 " "Elaborating entity \"datapath\" for hierarchy \"datapath:u00\"" {  } { { "../src/top.v" "u00" { Text "C:/GitHub/HDLGenius/src/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030181 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "END_User datapath.v(291) " "Verilog HDL warning at datapath.v(291): object END_User used but never assigned" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 291 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1720133030198 "|top|datapath:u00"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 datapath.v(51) " "Verilog HDL warning at datapath.v(51): actual bit length 4 differs from formal bit length 1" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1720133030198 "|top|datapath:u00"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 datapath.v(296) " "Verilog HDL warning at datapath.v(296): actual bit length 4 differs from formal bit length 1" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 296 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1720133030198 "|top|datapath:u00"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "END_User 0 datapath.v(291) " "Net \"END_User\" at datapath.v(291) has no driver or initial value, using a default initial value '0'" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 291 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720133030198 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds datapath.v(37) " "Output port \"leds\" at datapath.v(37) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720133030198 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "end_FPGA datapath.v(39) " "Output port \"end_FPGA\" at datapath.v(39) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720133030198 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "end_time datapath.v(39) " "Output port \"end_time\" at datapath.v(39) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/GitHub/HDLGenius/src/datapath.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720133030198 "|top|datapath:u00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync datapath:u00\|ButtonSync:comb_3 " "Elaborating entity \"ButtonSync\" for hierarchy \"datapath:u00\|ButtonSync:comb_3\"" {  } { { "../src/datapath.v" "comb_3" { Text "C:/GitHub/HDLGenius/src/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:u00\|mux2x1:Uhex05 " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:u00\|mux2x1:Uhex05\"" {  } { { "../src/datapath.v" "Uhex05" { Text "C:/GitHub/HDLGenius/src/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg datapath:u00\|dec7seg:hex4_D4 " "Elaborating entity \"dec7seg\" for hierarchy \"datapath:u00\|dec7seg:hex4_D4\"" {  } { { "../src/datapath.v" "hex4_D4" { Text "C:/GitHub/HDLGenius/src/datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time datapath:u00\|Counter_time:U02 " "Elaborating entity \"Counter_time\" for hierarchy \"datapath:u00\|Counter_time:U02\"" {  } { { "../src/datapath.v" "U02" { Text "C:/GitHub/HDLGenius/src/datapath.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round datapath:u00\|Counter_round:U01 " "Elaborating entity \"Counter_round\" for hierarchy \"datapath:u00\|Counter_round:U01\"" {  } { { "../src/datapath.v" "U01" { Text "C:/GitHub/HDLGenius/src/datapath.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_FPGA datapath:u00\|Counter_FPGA:U03 " "Elaborating entity \"Counter_FPGA\" for hierarchy \"datapath:u00\|Counter_FPGA:U03\"" {  } { { "../src/datapath.v" "U03" { Text "C:/GitHub/HDLGenius/src/datapath.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030244 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "SEQFPGA Counter_FPGA.v(17) " "Verilog HDL Event Control warning at Counter_FPGA.v(17): posedge or negedge of vector \"SEQFPGA\" depends solely on its least-significant bit" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "data Counter_FPGA.v(17) " "Verilog HDL Event Control warning at Counter_FPGA.v(17): posedge or negedge of vector \"data\" depends solely on its least-significant bit" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Counter_FPGA.v(29) " "Verilog HDL assignment warning at Counter_FPGA.v(29): truncated value with size 4 to match size of target (1)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEQFPGA Counter_FPGA.v(17) " "Verilog HDL Always Construct warning at Counter_FPGA.v(17): inferring latch(es) for variable \"SEQFPGA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "end_FPGA Counter_FPGA.v(17) " "Verilog HDL Always Construct warning at Counter_FPGA.v(17): inferring latch(es) for variable \"end_FPGA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "end_FPGA Counter_FPGA.v(17) " "Inferred latch for \"end_FPGA\" at Counter_FPGA.v(17)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[0\] Counter_FPGA.v(17) " "Inferred latch for \"SEQFPGA\[0\]\" at Counter_FPGA.v(17)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[1\] Counter_FPGA.v(17) " "Inferred latch for \"SEQFPGA\[1\]\" at Counter_FPGA.v(17)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[2\] Counter_FPGA.v(17) " "Inferred latch for \"SEQFPGA\[2\]\" at Counter_FPGA.v(17)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[3\] Counter_FPGA.v(17) " "Inferred latch for \"SEQFPGA\[3\]\" at Counter_FPGA.v(17)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/Counter_FPGA.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030244 "|top|datapath:u00|Counter_FPGA:U03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_User datapath:u00\|Counter_User:U04 " "Elaborating entity \"Counter_User\" for hierarchy \"datapath:u00\|Counter_User:U04\"" {  } { { "../src/datapath.v" "U04" { Text "C:/GitHub/HDLGenius/src/datapath.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_4bits datapath:u00\|mux4x1_4bits:M02 " "Elaborating entity \"mux4x1_4bits\" for hierarchy \"datapath:u00\|mux4x1_4bits:M02\"" {  } { { "../src/datapath.v" "M02" { Text "C:/GitHub/HDLGenius/src/datapath.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_User datapath:u00\|REG_User:R01 " "Elaborating entity \"REG_User\" for hierarchy \"datapath:u00\|REG_User:R01\"" {  } { { "../src/datapath.v" "R01" { Text "C:/GitHub/HDLGenius/src/datapath.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FPGA datapath:u00\|REG_FPGA:R02 " "Elaborating entity \"REG_FPGA\" for hierarchy \"datapath:u00\|REG_FPGA:R02\"" {  } { { "../src/datapath.v" "R02" { Text "C:/GitHub/HDLGenius/src/datapath.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030262 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_FPGA.v(33) " "Verilog HDL warning at REG_FPGA.v(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../src/REG_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/REG_FPGA.v" 33 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1720133030262 "|top|datapath:u00|REG_FPGA:comb_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q3 REG_FPGA.v(16) " "Output port \"q3\" at REG_FPGA.v(16) has no driver" {  } { { "../src/REG_FPGA.v" "" { Text "C:/GitHub/HDLGenius/src/REG_FPGA.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720133030262 "|top|datapath:u00|REG_FPGA:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_setup datapath:u00\|REG_setup:R03 " "Elaborating entity \"REG_setup\" for hierarchy \"datapath:u00\|REG_setup:R03\"" {  } { { "../src/datapath.v" "R03" { Text "C:/GitHub/HDLGenius/src/datapath.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock datapath:u00\|FSM_clock:fsm_c " "Elaborating entity \"FSM_clock\" for hierarchy \"datapath:u00\|FSM_clock:fsm_c\"" {  } { { "../src/datapath.v" "fsm_c" { Text "C:/GitHub/HDLGenius/src/datapath.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 FSM_clock.v(27) " "Verilog HDL assignment warning at FSM_clock.v(27): truncated value with size 32 to match size of target (28)" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C025Hz FSM_clock.v(18) " "Verilog HDL Always Construct warning at FSM_clock.v(18): inferring latch(es) for variable \"C025Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 FSM_clock.v(47) " "Verilog HDL assignment warning at FSM_clock.v(47): truncated value with size 32 to match size of target (28)" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C2Hz FSM_clock.v(38) " "Verilog HDL Always Construct warning at FSM_clock.v(38): inferring latch(es) for variable \"C2Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 FSM_clock.v(67) " "Verilog HDL assignment warning at FSM_clock.v(67): truncated value with size 32 to match size of target (28)" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C1Hz FSM_clock.v(58) " "Verilog HDL Always Construct warning at FSM_clock.v(58): inferring latch(es) for variable \"C1Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 FSM_clock.v(87) " "Verilog HDL assignment warning at FSM_clock.v(87): truncated value with size 32 to match size of target (28)" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C05Hz FSM_clock.v(78) " "Verilog HDL Always Construct warning at FSM_clock.v(78): inferring latch(es) for variable \"C05Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C05Hz FSM_clock.v(78) " "Inferred latch for \"C05Hz\" at FSM_clock.v(78)" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1Hz FSM_clock.v(58) " "Inferred latch for \"C1Hz\" at FSM_clock.v(58)" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2Hz FSM_clock.v(38) " "Inferred latch for \"C2Hz\" at FSM_clock.v(38)" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C025Hz FSM_clock.v(18) " "Inferred latch for \"C025Hz\" at FSM_clock.v(18)" {  } { { "../src/FSM_clock.v" "" { Text "C:/GitHub/HDLGenius/src/FSM_clock.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720133030276 "|top|datapath:u00|FSM_clock:fsm_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_1bit datapath:u00\|mux4x1_1bit:M01 " "Elaborating entity \"mux4x1_1bit\" for hierarchy \"datapath:u00\|mux4x1_1bit:M01\"" {  } { { "../src/datapath.v" "M01" { Text "C:/GitHub/HDLGenius/src/datapath.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:U01 " "Elaborating entity \"controle\" for hierarchy \"controle:U01\"" {  } { { "../src/top.v" "U01" { Text "C:/GitHub/HDLGenius/src/top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720133030282 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_win " "Net \"datapath:u00\|w_win\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_win" { Text "C:/GitHub/HDLGenius/src/datapath.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex5\[6\] " "Net \"datapath:u00\|w_mux2x1_hex5\[6\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex5\[6\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex5\[5\] " "Net \"datapath:u00\|w_mux2x1_hex5\[5\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex5\[5\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex5\[4\] " "Net \"datapath:u00\|w_mux2x1_hex5\[4\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex5\[4\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex5\[3\] " "Net \"datapath:u00\|w_mux2x1_hex5\[3\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex5\[3\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex5\[2\] " "Net \"datapath:u00\|w_mux2x1_hex5\[2\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex5\[2\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex5\[1\] " "Net \"datapath:u00\|w_mux2x1_hex5\[1\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex5\[1\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex4\[6\] " "Net \"datapath:u00\|w_mux2x1_hex4\[6\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex4\[6\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex4\[5\] " "Net \"datapath:u00\|w_mux2x1_hex4\[5\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex4\[5\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex4\[4\] " "Net \"datapath:u00\|w_mux2x1_hex4\[4\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex4\[4\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex4\[3\] " "Net \"datapath:u00\|w_mux2x1_hex4\[3\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex4\[3\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex4\[2\] " "Net \"datapath:u00\|w_mux2x1_hex4\[2\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex4\[2\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex4\[1\] " "Net \"datapath:u00\|w_mux2x1_hex4\[1\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex4\[1\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex3\[6\] " "Net \"datapath:u00\|w_mux2x1_hex3\[6\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex3\[6\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex3\[5\] " "Net \"datapath:u00\|w_mux2x1_hex3\[5\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex3\[5\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex3\[4\] " "Net \"datapath:u00\|w_mux2x1_hex3\[4\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex3\[4\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex3\[3\] " "Net \"datapath:u00\|w_mux2x1_hex3\[3\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex3\[3\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex3\[2\] " "Net \"datapath:u00\|w_mux2x1_hex3\[2\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex3\[2\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex3\[1\] " "Net \"datapath:u00\|w_mux2x1_hex3\[1\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex3\[1\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex2\[6\] " "Net \"datapath:u00\|w_mux2x1_hex2\[6\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex2\[6\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex2\[5\] " "Net \"datapath:u00\|w_mux2x1_hex2\[5\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex2\[5\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex2\[4\] " "Net \"datapath:u00\|w_mux2x1_hex2\[4\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex2\[4\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex2\[3\] " "Net \"datapath:u00\|w_mux2x1_hex2\[3\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex2\[3\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex2\[2\] " "Net \"datapath:u00\|w_mux2x1_hex2\[2\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex2\[2\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_mux2x1_hex2\[1\] " "Net \"datapath:u00\|w_mux2x1_hex2\[1\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_mux2x1_hex2\[1\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|ROUND\[3\] " "Net \"datapath:u00\|ROUND\[3\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "ROUND\[3\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|ROUND\[2\] " "Net \"datapath:u00\|ROUND\[2\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "ROUND\[2\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|ROUND\[1\] " "Net \"datapath:u00\|ROUND\[1\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "ROUND\[1\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|ROUND\[0\] " "Net \"datapath:u00\|ROUND\[0\]\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "ROUND\[0\]" { Text "C:/GitHub/HDLGenius/src/datapath.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720133030324 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1720133030722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720133030734 "|top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720133030734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1720133030846 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1720133030960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/HDLGenius/prj/output_files/genius.map.smsg " "Generated suppressed messages file C:/GitHub/HDLGenius/prj/output_files/genius.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1720133031052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720133031368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031368 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../src/top.v" "" { Text "C:/GitHub/HDLGenius/src/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720133031413 "|top|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1720133031413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720133031415 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720133031415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720133031415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720133031415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720133031446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 19:43:51 2024 " "Processing ended: Thu Jul 04 19:43:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720133031446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720133031446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720133031446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720133031446 ""}
