

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Oct  4 16:05:46 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Pool_Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    20.184|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  33345|  33345|  33345|  33345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  33344|  33344|      1042|          -|          -|    32|    no    |
        | + Row_Loop           |   1040|   1040|        80|          -|          -|    13|    no    |
        |  ++ Col_Loop         |     78|     78|         6|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 11 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.42ns)   --->   "%icmp_ln10 = icmp eq i6 %f_0, -32" [pool/pooling.cpp:10]   --->   Operation 12 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 14 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %5, label %Filter_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 17 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %f_0 to i16" [pool/pooling.cpp:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i6 %f_0 to i14" [pool/pooling.cpp:13]   --->   Operation 19 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 20 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 21 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 22 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [pool/pooling.cpp:13]   --->   Operation 24 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 26 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [pool/pooling.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [pool/pooling.cpp:13]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 30 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 32 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pool/pooling.cpp:38]   --->   Operation 33 'specregionend' 'empty_11' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 34 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 36 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [pool/pooling.cpp:16]   --->   Operation 38 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [pool/pooling.cpp:16]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [pool/pooling.cpp:26]   --->   Operation 42 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %shl_ln1 to i10" [pool/pooling.cpp:26]   --->   Operation 43 'zext' 'zext_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln1, 1" [pool/pooling.cpp:26]   --->   Operation 44 'or' 'or_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %or_ln26 to i10" [pool/pooling.cpp:20]   --->   Operation 45 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %4" [pool/pooling.cpp:20]   --->   Operation 46 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [pool/pooling.cpp:37]   --->   Operation 47 'specregionend' 'empty_10' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 48 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 12.4>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %select_ln28_1, %._crit_edge.0 ]" [pool/pooling.cpp:28]   --->   Operation 49 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %._crit_edge.0 ]"   --->   Operation 50 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [pool/pooling.cpp:20]   --->   Operation 51 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pool/pooling.cpp:20]   --->   Operation 52 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 53 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [pool/pooling.cpp:20]   --->   Operation 54 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %._crit_edge.0" [pool/pooling.cpp:20]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.78ns)   --->   "%i = add i5 %shl_ln, %zext_ln20" [pool/pooling.cpp:25]   --->   Operation 56 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i to i10" [pool/pooling.cpp:28]   --->   Operation 57 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 26, %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 58 'mul' 'mul_ln28' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln26, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 59 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i10 %add_ln28 to i1" [pool/pooling.cpp:28]   --->   Operation 60 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.97ns)   --->   "%or_ln28_4 = or i6 %tmp_s, %f_0" [pool/pooling.cpp:28]   --->   Operation 62 'or' 'or_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28, i32 1, i32 9)" [pool/pooling.cpp:28]   --->   Operation 63 'partselect' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_10, i6 %or_ln28_4)" [pool/pooling.cpp:28]   --->   Operation 64 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i15 %tmp_11 to i64" [pool/pooling.cpp:28]   --->   Operation 65 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 66 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i10 %zext_ln20_1, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 67 'add' 'add_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_1, i5 0)" [pool/pooling.cpp:28]   --->   Operation 68 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i15 %tmp_12 to i16" [pool/pooling.cpp:28]   --->   Operation 69 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.94ns)   --->   "%add_ln28_2 = add i16 %zext_ln13, %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 70 'add' 'add_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i16 %add_ln28_2 to i64" [pool/pooling.cpp:28]   --->   Operation 71 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 72 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 73 'load' 'conv_1_out_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 74 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i8" [pool/pooling.cpp:35]   --->   Operation 75 'zext' 'zext_ln35' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %phi_mul, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 76 'add' 'add_ln35' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 77 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %tmp_9 to i14" [pool/pooling.cpp:35]   --->   Operation 78 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln35_1, %zext_ln13_1" [pool/pooling.cpp:35]   --->   Operation 79 'add' 'add_ln35_1' <Predicate = (icmp_ln20)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 80 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 81 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 82 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [pool/pooling.cpp:36]   --->   Operation 83 'specregionend' 'empty_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 84 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 20.1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [pool/pooling.cpp:21]   --->   Operation 85 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 86 'load' 'conv_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pool/pooling.cpp:28]   --->   Operation 87 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 88 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 89 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_0 to i32" [pool/pooling.cpp:28]   --->   Operation 90 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 91 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 92 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pool/pooling.cpp:28]   --->   Operation 93 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 94 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 95 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_4, -1" [pool/pooling.cpp:28]   --->   Operation 96 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 97 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 98 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pool/pooling.cpp:28]   --->   Operation 99 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %conv_1_out_load, %max_0" [pool/pooling.cpp:28]   --->   Operation 100 'fcmp' 'tmp_5' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_5" [pool/pooling.cpp:28]   --->   Operation 101 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_0" [pool/pooling.cpp:28]   --->   Operation 102 'select' 'select_ln28' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 103 'load' 'conv_1_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 104 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 105 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 106 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 107 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 108 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 109 'trunc' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 110 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 111 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 112 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 113 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 114 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 115 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pool/pooling.cpp:28]   --->   Operation 116 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (6.78ns)   --->   "%tmp_8 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 117 'fcmp' 'tmp_8' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_8" [pool/pooling.cpp:28]   --->   Operation 118 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 119 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "br label %4" [pool/pooling.cpp:20]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000]
br_ln10             (br               ) [ 0111111]
f_0                 (phi              ) [ 0010111]
icmp_ln10           (icmp             ) [ 0011111]
empty               (speclooptripcount) [ 0000000]
f                   (add              ) [ 0111111]
br_ln10             (br               ) [ 0000000]
specloopname_ln11   (specloopname     ) [ 0000000]
tmp                 (specregionbegin  ) [ 0001111]
zext_ln13           (zext             ) [ 0001111]
zext_ln13_1         (zext             ) [ 0001111]
br_ln13             (br               ) [ 0011111]
ret_ln39            (ret              ) [ 0000000]
r_0                 (phi              ) [ 0001000]
phi_mul             (phi              ) [ 0001011]
add_ln13            (add              ) [ 0011111]
icmp_ln13           (icmp             ) [ 0011111]
empty_6             (speclooptripcount) [ 0000000]
r                   (add              ) [ 0011111]
br_ln13             (br               ) [ 0000000]
specloopname_ln14   (specloopname     ) [ 0000000]
tmp_2               (specregionbegin  ) [ 0000111]
shl_ln              (bitconcatenate   ) [ 0000111]
br_ln16             (br               ) [ 0011111]
empty_11            (specregionend    ) [ 0000000]
br_ln10             (br               ) [ 0111111]
c_0                 (phi              ) [ 0000111]
icmp_ln16           (icmp             ) [ 0011111]
empty_7             (speclooptripcount) [ 0000000]
c                   (add              ) [ 0011111]
br_ln16             (br               ) [ 0000000]
specloopname_ln17   (specloopname     ) [ 0000000]
tmp_3               (specregionbegin  ) [ 0000011]
shl_ln1             (bitconcatenate   ) [ 0000000]
zext_ln26           (zext             ) [ 0000011]
or_ln26             (or               ) [ 0000000]
zext_ln20_1         (zext             ) [ 0000011]
br_ln20             (br               ) [ 0011111]
empty_10            (specregionend    ) [ 0000000]
br_ln13             (br               ) [ 0011111]
max_0               (phi              ) [ 0000011]
mpr_0               (phi              ) [ 0000010]
zext_ln20           (zext             ) [ 0000000]
icmp_ln20           (icmp             ) [ 0011111]
empty_8             (speclooptripcount) [ 0000000]
mpr                 (add              ) [ 0011111]
br_ln20             (br               ) [ 0000000]
i                   (add              ) [ 0000000]
zext_ln28           (zext             ) [ 0000000]
mul_ln28            (mul              ) [ 0000000]
add_ln28            (add              ) [ 0000000]
trunc_ln28          (trunc            ) [ 0000000]
tmp_s               (bitconcatenate   ) [ 0000000]
or_ln28_4           (or               ) [ 0000000]
tmp_10              (partselect       ) [ 0000000]
tmp_11              (bitconcatenate   ) [ 0000000]
zext_ln28_1         (zext             ) [ 0000000]
conv_1_out_addr     (getelementptr    ) [ 0000001]
add_ln28_1          (add              ) [ 0000000]
tmp_12              (bitconcatenate   ) [ 0000000]
zext_ln28_2         (zext             ) [ 0000000]
add_ln28_2          (add              ) [ 0000000]
zext_ln28_3         (zext             ) [ 0000000]
conv_1_out_addr_1   (getelementptr    ) [ 0000001]
zext_ln35           (zext             ) [ 0000000]
add_ln35            (add              ) [ 0000000]
tmp_9               (bitconcatenate   ) [ 0000000]
zext_ln35_1         (zext             ) [ 0000000]
add_ln35_1          (add              ) [ 0000000]
zext_ln35_2         (zext             ) [ 0000000]
max_pool_1_out_addr (getelementptr    ) [ 0000000]
store_ln35          (store            ) [ 0000000]
empty_9             (specregionend    ) [ 0000000]
br_ln16             (br               ) [ 0011111]
specloopname_ln21   (specloopname     ) [ 0000000]
conv_1_out_load     (load             ) [ 0000000]
bitcast_ln28        (bitcast          ) [ 0000000]
tmp_1               (partselect       ) [ 0000000]
trunc_ln28_1        (trunc            ) [ 0000000]
bitcast_ln28_1      (bitcast          ) [ 0000000]
tmp_4               (partselect       ) [ 0000000]
trunc_ln28_2        (trunc            ) [ 0000000]
icmp_ln28           (icmp             ) [ 0000000]
icmp_ln28_1         (icmp             ) [ 0000000]
or_ln28             (or               ) [ 0000000]
icmp_ln28_2         (icmp             ) [ 0000000]
icmp_ln28_3         (icmp             ) [ 0000000]
or_ln28_1           (or               ) [ 0000000]
and_ln28            (and              ) [ 0000000]
tmp_5               (fcmp             ) [ 0000000]
and_ln28_1          (and              ) [ 0000000]
select_ln28         (select           ) [ 0000000]
conv_1_out_load_1   (load             ) [ 0000000]
bitcast_ln28_2      (bitcast          ) [ 0000000]
tmp_6               (partselect       ) [ 0000000]
trunc_ln28_3        (trunc            ) [ 0000000]
bitcast_ln28_3      (bitcast          ) [ 0000000]
tmp_7               (partselect       ) [ 0000000]
trunc_ln28_4        (trunc            ) [ 0000000]
icmp_ln28_4         (icmp             ) [ 0000000]
icmp_ln28_5         (icmp             ) [ 0000000]
or_ln28_2           (or               ) [ 0000000]
icmp_ln28_6         (icmp             ) [ 0000000]
icmp_ln28_7         (icmp             ) [ 0000000]
or_ln28_3           (or               ) [ 0000000]
and_ln28_2          (and              ) [ 0000000]
tmp_8               (fcmp             ) [ 0000000]
and_ln28_3          (and              ) [ 0000000]
select_ln28_1       (select           ) [ 0011111]
br_ln20             (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="conv_1_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv_1_out_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="16" slack="0"/>
<pin id="103" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
<pin id="115" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/5 conv_1_out_load_1/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="max_pool_1_out_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln35_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="f_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="1"/>
<pin id="132" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="f_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="r_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="r_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_mul_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="phi_mul_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="c_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="c_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="max_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="max_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="mpr_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="mpr_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_5_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_8_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln10_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="f_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln13_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln13_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln13_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="5" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln13_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="r_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="shl_ln_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln16_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="c_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="shl_ln1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln26_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln26_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln20_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln20_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln20_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="mpr_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="2"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln28_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="mul_ln28_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln28_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="1"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln28_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln28_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="3"/>
<pin id="343" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_10_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="0" index="3" bw="5" slack="0"/>
<pin id="351" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_11_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="15" slack="0"/>
<pin id="358" dir="0" index="1" bw="9" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln28_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="15" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln28_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="1"/>
<pin id="371" dir="0" index="1" bw="10" slack="0"/>
<pin id="372" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_12_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="15" slack="0"/>
<pin id="376" dir="0" index="1" bw="10" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln28_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="15" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln28_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="3"/>
<pin id="388" dir="0" index="1" bw="15" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln28_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln35_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln35_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_9_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="13" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln35_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="0"/>
<pin id="416" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln35_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="0" index="1" bw="6" slack="3"/>
<pin id="421" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln35_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="bitcast_ln28_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln28_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="bitcast_ln28_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln28_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln28_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln28_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="23" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln28_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln28_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln28_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="23" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="or_ln28_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln28_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="and_ln28_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln28_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="32" slack="1"/>
<pin id="516" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="bitcast_ln28_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln28_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="bitcast_ln28_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln28_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln28_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln28_5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="23" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln28_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln28_6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln28_7_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="23" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="or_ln28_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="and_ln28_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln28_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln28_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="32" slack="0"/>
<pin id="609" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/6 "/>
</bind>
</comp>

<comp id="616" class="1005" name="f_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="0"/>
<pin id="618" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="621" class="1005" name="zext_ln13_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="3"/>
<pin id="623" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="626" class="1005" name="zext_ln13_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="14" slack="3"/>
<pin id="628" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="add_ln13_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="639" class="1005" name="r_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="0"/>
<pin id="641" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="644" class="1005" name="shl_ln_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="2"/>
<pin id="646" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="652" class="1005" name="c_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="657" class="1005" name="zext_ln26_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="1"/>
<pin id="659" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="662" class="1005" name="zext_ln20_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="mpr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="675" class="1005" name="conv_1_out_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="15" slack="1"/>
<pin id="677" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="conv_1_out_addr_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="15" slack="1"/>
<pin id="682" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="select_ln28_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="74" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="92" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="99" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="74" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="189"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="106" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="177" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="106" pin="7"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="134" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="134" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="134" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="134" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="157" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="146" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="146" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="146" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="169" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="169" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="169" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="270" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="194" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="194" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="194" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="292" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="130" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="66" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="323" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="68" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="70" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="361"><net_src comp="72" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="346" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="340" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="373"><net_src comp="317" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="399"><net_src comp="165" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="153" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="431"><net_src comp="106" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="82" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="428" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="177" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="84" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="86" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="446" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="432" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="88" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="442" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="90" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="464" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="450" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="88" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="460" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="90" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="482" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="476" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="201" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="106" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="177" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="520"><net_src comp="512" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="524"><net_src comp="106" pin="7"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="82" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="86" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="521" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="512" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="539" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="525" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="88" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="535" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="543" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="88" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="553" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="575" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="569" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="207" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="106" pin="7"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="512" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="619"><net_src comp="218" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="624"><net_src comp="224" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="629"><net_src comp="228" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="634"><net_src comp="232" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="642"><net_src comp="244" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="647"><net_src comp="250" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="655"><net_src comp="264" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="660"><net_src comp="278" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="665"><net_src comp="288" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="673"><net_src comp="302" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="678"><net_src comp="92" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="683"><net_src comp="99" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="688"><net_src comp="605" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="181" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
		zext_ln26 : 2
		or_ln26 : 2
		zext_ln20_1 : 2
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 2
		zext_ln28 : 3
		mul_ln28 : 4
		add_ln28 : 5
		trunc_ln28 : 6
		tmp_s : 7
		or_ln28_4 : 8
		tmp_10 : 6
		tmp_11 : 8
		zext_ln28_1 : 9
		conv_1_out_addr : 10
		add_ln28_1 : 5
		tmp_12 : 6
		zext_ln28_2 : 7
		add_ln28_2 : 8
		zext_ln28_3 : 9
		conv_1_out_addr_1 : 10
		conv_1_out_load : 11
		conv_1_out_load_1 : 11
		add_ln35 : 1
		tmp_9 : 2
		zext_ln35_1 : 3
		add_ln35_1 : 4
		zext_ln35_2 : 5
		max_pool_1_out_addr : 6
		store_ln35 : 7
	State 6
		bitcast_ln28 : 1
		tmp_1 : 2
		trunc_ln28_1 : 2
		tmp_4 : 1
		trunc_ln28_2 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_5 : 1
		and_ln28_1 : 4
		select_ln28 : 4
		bitcast_ln28_2 : 1
		tmp_6 : 2
		trunc_ln28_3 : 2
		bitcast_ln28_3 : 5
		tmp_7 : 6
		trunc_ln28_4 : 6
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 7
		icmp_ln28_7 : 7
		or_ln28_3 : 8
		and_ln28_2 : 8
		tmp_8 : 5
		and_ln28_3 : 8
		select_ln28_1 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_201     |    0    |    66   |   239   |
|          |     tmp_8_fu_207     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_218       |    0    |    0    |    15   |
|          |    add_ln13_fu_232   |    0    |    0    |    15   |
|          |       r_fu_244       |    0    |    0    |    13   |
|          |       c_fu_264       |    0    |    0    |    13   |
|          |      mpr_fu_302      |    0    |    0    |    10   |
|    add   |       i_fu_308       |    0    |    0    |    15   |
|          |    add_ln28_fu_323   |    0    |    0    |    14   |
|          |   add_ln28_1_fu_369  |    0    |    0    |    14   |
|          |   add_ln28_2_fu_386  |    0    |    0    |    21   |
|          |    add_ln35_fu_400   |    0    |    0    |    15   |
|          |   add_ln35_1_fu_418  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_212   |    0    |    0    |    11   |
|          |   icmp_ln13_fu_238   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_258   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_296   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_464   |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_1_fu_470  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_482  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_488  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_557  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_563  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_575  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_581  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln28_fu_512  |    0    |    0    |    32   |
|          | select_ln28_1_fu_605 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_317   |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_282    |    0    |    0    |    0    |
|          |   or_ln28_4_fu_340   |    0    |    0    |    6    |
|    or    |    or_ln28_fu_476    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_494   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_569   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_587   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_500   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_506  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_593  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_599  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_224   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_228  |    0    |    0    |    0    |
|          |   zext_ln26_fu_278   |    0    |    0    |    0    |
|          |  zext_ln20_1_fu_288  |    0    |    0    |    0    |
|          |   zext_ln20_fu_292   |    0    |    0    |    0    |
|   zext   |   zext_ln28_fu_313   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_364  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_382  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_391  |    0    |    0    |    0    |
|          |   zext_ln35_fu_396   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_414  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_423  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_250    |    0    |    0    |    0    |
|          |    shl_ln1_fu_270    |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_332     |    0    |    0    |    0    |
|          |     tmp_11_fu_356    |    0    |    0    |    0    |
|          |     tmp_12_fu_374    |    0    |    0    |    0    |
|          |     tmp_9_fu_406     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_328  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_442 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_2_fu_460 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_535 |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_553 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_10_fu_346    |    0    |    0    |    0    |
|          |     tmp_1_fu_432     |    0    |    0    |    0    |
|partselect|     tmp_4_fu_450     |    0    |    0    |    0    |
|          |     tmp_6_fu_525     |    0    |    0    |    0    |
|          |     tmp_7_fu_543     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   132   |   905   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln13_reg_631    |    8   |
|       c_0_reg_165       |    4   |
|        c_reg_652        |    4   |
|conv_1_out_addr_1_reg_680|   15   |
| conv_1_out_addr_reg_675 |   15   |
|       f_0_reg_130       |    6   |
|        f_reg_616        |    6   |
|      max_0_reg_177      |   32   |
|      mpr_0_reg_190      |    2   |
|       mpr_reg_670       |    2   |
|     phi_mul_reg_153     |    8   |
|       r_0_reg_142       |    4   |
|        r_reg_639        |    4   |
|  select_ln28_1_reg_685  |   32   |
|      shl_ln_reg_644     |    5   |
|   zext_ln13_1_reg_626   |   14   |
|    zext_ln13_reg_621    |   16   |
|   zext_ln20_1_reg_662   |   10   |
|    zext_ln26_reg_657    |   10   |
+-------------------------+--------+
|          Total          |   197  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_106 |  p2  |   2  |   0  |    0   ||    9    |
|    f_0_reg_130    |  p0  |   2  |   6  |   12   ||    9    |
|  phi_mul_reg_153  |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_165    |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_177   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   130  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   132  |   905  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   197  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   329  |   959  |
+-----------+--------+--------+--------+--------+
