// Seed: 1245986804
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    output uwire id_13,
    output uwire id_14,
    output tri id_15,
    output wire id_16
);
  generate
    wire id_18;
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4,
    input supply1 id_5,
    input uwire id_6,
    input logic id_7,
    input supply0 id_8,
    input wire id_9,
    input wor id_10,
    input wire id_11,
    input tri id_12,
    output supply1 id_13,
    input wand id_14,
    input tri0 id_15,
    output logic id_16,
    input tri1 id_17,
    output supply1 id_18,
    output wand id_19,
    input tri1 id_20,
    input uwire id_21,
    output wire id_22
);
  always @(posedge id_2) id_16 <= id_7;
  module_0(
      id_20,
      id_11,
      id_11,
      id_3,
      id_3,
      id_0,
      id_14,
      id_17,
      id_19,
      id_9,
      id_14,
      id_8,
      id_6,
      id_22,
      id_4,
      id_18,
      id_13
  );
  assign id_4 = id_12;
endmodule
