C:\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe  -osyn  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\synwork\lvdsClk_comp.srs  -top  lvdsClk  -hdllog  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\synlog\lvdsClk_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\  -I C:\lscc\diamond\3.13\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\lscc\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v -lib work C:\lscc\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v -lib work C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\lvdsClk.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe -osyn ..\synwork\lvdsClk_comp.srs -top lvdsClk -hdllog ..\synlog\lvdsClk_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -lattice -I ..\ -I ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v -lib work ..\..\lvdsClk.v -jobname "compiler"
rc:0 success:1 runtime:4
file:..\synwork\lvdsclk_comp.srs|io:o|time:1720816727|size:5419|exec:0|csum:
file:..\synlog\lvdsclk_compiler.srr|io:o|time:1720816728|size:20146|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v|io:i|time:1691661400|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691661402|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v|io:i|time:1614206294|size:85677|exec:0|csum:27A7D23A09D3E96D636319789AEA4044
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v|io:i|time:1695143182|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:..\..\lvdsclk.v|io:i|time:1720816725|size:3398|exec:0|csum:F2EFB7B3F1717A02A8362E51A44DF1AD
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe|io:i|time:1691653422|size:7462400|exec:1|csum:94C8F48B2D70AC7BA2E9C211B1E4F4C0
