# Challenge #18
**Eric Zhou**  
**April 29, 2025**

# Intro:
How really go down to the pysical lever?
In this challenge, we want to first get some

# Openlane 2 tool trial

Openlane 2 is an open source design work flow tool for ASIC VLSI design. The design flow tools cover all process from RTL model to layout.

To get a sense, I visit the link below provided by offical website to walk myself through the whole design:
https://colab.research.google.com/github/efabless/openlane2/blob/main/notebook.ipynb

https://colab.research.google.com/github/efabless/openlane2/blob/main/notebook.ipynb#scrollTo=k2kcogSZsip8
# FPGA tool trial
