{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740071056314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740071056314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 14:04:16 2025 " "Processing started: Thu Feb 20 14:04:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740071056314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740071056314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_OAC -c RISCV_OAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_OAC -c RISCV_OAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740071056314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740071056539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XREGS_tb-Behavioral " "Found design unit 1: XREGS_tb-Behavioral" {  } { { "XREGS_tb.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/XREGS_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""} { "Info" "ISGN_ENTITY_NAME" "1 XREGS_tb " "Found entity 1: XREGS_tb" {  } { { "XREGS_tb.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/XREGS_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_tb-tb_arch " "Found design unit 1: ula_tb-tb_arch" {  } { { "ula_tb.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ula_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_tb " "Found entity 1: ula_tb" {  } { { "ula_tb.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ula_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rom_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_rom_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_rom_rv-test " "Found design unit 1: tb_rom_rv-test" {  } { { "tb_rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/tb_rom_rv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_rom_rv " "Found entity 1: tb_rom_rv" {  } { { "tb_rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/tb_rom_rv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ram_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ram_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ram_rv-test " "Found design unit 1: tb_ram_rv-test" {  } { { "tb_ram_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/tb_ram_rv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ram_rv " "Found entity 1: tb_ram_rv" {  } { { "tb_ram_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/tb_ram_rv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32_tb-behavior " "Found design unit 1: genImm32_tb-behavior" {  } { { "tb_genImm32.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/tb_genImm32.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32_tb " "Found entity 1: genImm32_tb" {  } { { "tb_genImm32.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/tb_genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XREGS-Behavioral " "Found design unit 1: XREGS-Behavioral" {  } { { "XREGS.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/XREGS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""} { "Info" "ISGN_ENTITY_NAME" "1 XREGS " "Found entity 1: XREGS" {  } { { "XREGS.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/XREGS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ularv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ularv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_rv-rtl " "Found design unit 1: rom_rv-rtl" {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056809 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_rv " "Found entity 1: rom_rv" {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_rv-rtl " "Found design unit 1: ram_rv-rtl" {  } { { "ram_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ram_rv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_rv " "Found entity 1: ram_rv" {  } { { "ram_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ram_rv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-bhv " "Found design unit 1: genImm32-bhv" {  } { { "genImm32.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/genImm32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_uniciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_v_uniciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_V_Uniciclo-Behavioral " "Found design unit 1: RISC_V_Uniciclo-Behavioral" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Uniciclo " "Found entity 1: RISC_V_Uniciclo" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ControlUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "ControlUnit.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-Behavioral " "Found design unit 1: ALU_Control-Behavioral" {  } { { "ALU_Control.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ALU_Control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ALU_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_uniciclo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_v_uniciclo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_V_Uniciclo_TB-Behavioral " "Found design unit 1: RISC_V_Uniciclo_TB-Behavioral" {  } { { "RISC_V_Uniciclo_TB.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056822 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Uniciclo_TB " "Found entity 1: RISC_V_Uniciclo_TB" {  } { { "RISC_V_Uniciclo_TB.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740071056822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740071056822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Uniciclo " "Elaborating entity \"RISC_V_Uniciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740071056842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_result RISC_V_Uniciclo.vhd(22) " "Verilog HDL or VHDL warning at RISC_V_Uniciclo.vhd(22): object \"alu_result\" assigned a value but never read" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1740071056842 "|RISC_V_Uniciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_write_data RISC_V_Uniciclo.vhd(23) " "VHDL Signal Declaration warning at RISC_V_Uniciclo.vhd(23): used implicit default value for signal \"reg_write_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1740071056842 "|RISC_V_Uniciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero RISC_V_Uniciclo.vhd(30) " "Verilog HDL or VHDL warning at RISC_V_Uniciclo.vhd(30): object \"zero\" assigned a value but never read" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1740071056842 "|RISC_V_Uniciclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "RISC_V_Uniciclo.vhd" "UC" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740071056842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_inst\"" {  } { { "RISC_V_Uniciclo.vhd" "ULA_inst" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740071056852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_internal ulaRV.vhd(78) " "VHDL Process Statement warning at ulaRV.vhd(78): signal \"result_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1740071056852 "|RISC_V_Uniciclo|ULA:ULA_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_internal ulaRV.vhd(81) " "VHDL Process Statement warning at ulaRV.vhd(81): signal \"result_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1740071056852 "|RISC_V_Uniciclo|ULA:ULA_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XREGS XREGS:XREG " "Elaborating entity \"XREGS\" for hierarchy \"XREGS:XREG\"" {  } { { "RISC_V_Uniciclo.vhd" "XREG" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740071056852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:IMM " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:IMM\"" {  } { { "RISC_V_Uniciclo.vhd" "IMM" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740071056857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "RISC_V_Uniciclo.vhd" "PC_inst" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740071056873 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[0\] GND " "Pin \"data_to_memory\[0\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[1\] GND " "Pin \"data_to_memory\[1\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[2\] GND " "Pin \"data_to_memory\[2\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[3\] GND " "Pin \"data_to_memory\[3\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[4\] GND " "Pin \"data_to_memory\[4\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[5\] GND " "Pin \"data_to_memory\[5\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[6\] GND " "Pin \"data_to_memory\[6\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[7\] GND " "Pin \"data_to_memory\[7\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[8\] GND " "Pin \"data_to_memory\[8\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[9\] GND " "Pin \"data_to_memory\[9\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[10\] GND " "Pin \"data_to_memory\[10\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[11\] GND " "Pin \"data_to_memory\[11\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[12\] GND " "Pin \"data_to_memory\[12\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[13\] GND " "Pin \"data_to_memory\[13\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[14\] GND " "Pin \"data_to_memory\[14\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[15\] GND " "Pin \"data_to_memory\[15\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[16\] GND " "Pin \"data_to_memory\[16\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[17\] GND " "Pin \"data_to_memory\[17\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[18\] GND " "Pin \"data_to_memory\[18\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[19\] GND " "Pin \"data_to_memory\[19\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[20\] GND " "Pin \"data_to_memory\[20\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[21\] GND " "Pin \"data_to_memory\[21\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[22\] GND " "Pin \"data_to_memory\[22\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[23\] GND " "Pin \"data_to_memory\[23\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[24\] GND " "Pin \"data_to_memory\[24\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[25\] GND " "Pin \"data_to_memory\[25\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[26\] GND " "Pin \"data_to_memory\[26\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[27\] GND " "Pin \"data_to_memory\[27\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[28\] GND " "Pin \"data_to_memory\[28\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[29\] GND " "Pin \"data_to_memory\[29\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[30\] GND " "Pin \"data_to_memory\[30\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[31\] GND " "Pin \"data_to_memory\[31\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740071057322 "|RISC_V_Uniciclo|data_to_memory[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1740071057322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1740071057392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740071057692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[0\] " "No output dependent on input pin \"data_from_memory\[0\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[1\] " "No output dependent on input pin \"data_from_memory\[1\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[2\] " "No output dependent on input pin \"data_from_memory\[2\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[3\] " "No output dependent on input pin \"data_from_memory\[3\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[4\] " "No output dependent on input pin \"data_from_memory\[4\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[5\] " "No output dependent on input pin \"data_from_memory\[5\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[6\] " "No output dependent on input pin \"data_from_memory\[6\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[7\] " "No output dependent on input pin \"data_from_memory\[7\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[8\] " "No output dependent on input pin \"data_from_memory\[8\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[9\] " "No output dependent on input pin \"data_from_memory\[9\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[10\] " "No output dependent on input pin \"data_from_memory\[10\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[11\] " "No output dependent on input pin \"data_from_memory\[11\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[12\] " "No output dependent on input pin \"data_from_memory\[12\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[13\] " "No output dependent on input pin \"data_from_memory\[13\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[14\] " "No output dependent on input pin \"data_from_memory\[14\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[15\] " "No output dependent on input pin \"data_from_memory\[15\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[16\] " "No output dependent on input pin \"data_from_memory\[16\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[17\] " "No output dependent on input pin \"data_from_memory\[17\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[18\] " "No output dependent on input pin \"data_from_memory\[18\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[19\] " "No output dependent on input pin \"data_from_memory\[19\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[20\] " "No output dependent on input pin \"data_from_memory\[20\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[21\] " "No output dependent on input pin \"data_from_memory\[21\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[22\] " "No output dependent on input pin \"data_from_memory\[22\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[23\] " "No output dependent on input pin \"data_from_memory\[23\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[24\] " "No output dependent on input pin \"data_from_memory\[24\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[25\] " "No output dependent on input pin \"data_from_memory\[25\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[26\] " "No output dependent on input pin \"data_from_memory\[26\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[27\] " "No output dependent on input pin \"data_from_memory\[27\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[28\] " "No output dependent on input pin \"data_from_memory\[28\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[29\] " "No output dependent on input pin \"data_from_memory\[29\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[30\] " "No output dependent on input pin \"data_from_memory\[30\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_memory\[31\] " "No output dependent on input pin \"data_from_memory\[31\]\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740071057740 "|RISC_V_Uniciclo|data_from_memory[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1740071057740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740071057743 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740071057743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1740071057743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740071057743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740071057755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 14:04:17 2025 " "Processing ended: Thu Feb 20 14:04:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740071057755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740071057755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740071057755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740071057755 ""}
