/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Tue May 29 20:45:24 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUWide> INST_d2e_data_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUWide> INST_e2m_data_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUWide> INST_m2w_data_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_2;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_3;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_lat_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_2;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_3;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_lat_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_rl;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d149;
  tUInt8 DEF_x__h42610;
  tUInt8 DEF_x__h38961;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d367;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d366;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d364;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d362;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d369;
  tUInt8 DEF_x__h29091;
  tUInt8 DEF_x__h27748;
  tUInt8 DEF_x__h31999;
  tUInt8 DEF_ifun__h25959;
  tUInt8 DEF_iCode__h25958;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_5_73_sb_fifoE_d_ETC___d386;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_5_73_sb_fifoE_d_ETC___d649;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_4_11_sb_fifoE_d_ETC___d416;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_36_AND_sb_fifoE_e_ETC___d451;
  tUInt8 DEF_x__h25570;
  tUWide DEF_m2w_data_1___d2976;
  tUWide DEF_m2w_data_0___d2973;
  tUWide DEF_e2m_data_1___d2663;
  tUWide DEF_e2m_data_0___d2660;
  tUWide DEF_f2d_data_1___d336;
  tUWide DEF_f2d_data_0___d334;
  tUInt8 DEF_sb_fifoM_data_3___d502;
  tUInt8 DEF_sb_fifoM_data_2___d500;
  tUInt8 DEF_sb_fifoM_data_1___d498;
  tUInt8 DEF_sb_fifoM_data_0___d496;
  tUInt8 DEF_sb_fifoE_data_3___d378;
  tUInt8 DEF_sb_fifoE_data_2___d376;
  tUInt8 DEF_sb_fifoE_data_1___d374;
  tUInt8 DEF_sb_fifoE_data_0___d372;
  tUInt8 DEF_upd__h51242;
  tUInt8 DEF_upd__h28434;
  tUInt8 DEF_upd__h28842;
  tUInt8 DEF_upd__h50909;
  tUInt8 DEF_upd__h27038;
  tUInt8 DEF_upd__h27499;
  tUInt8 DEF_upd__h47714;
  tUInt8 DEF_upd__h42539;
  tUInt8 DEF_upd__h42225;
  tUInt8 DEF_upd__h40964;
  tUInt8 DEF_upd__h38890;
  tUInt8 DEF_upd__h38576;
  tUInt8 DEF_upd__h37208;
  tUInt8 DEF_upd__h31928;
  tUInt8 DEF_upd__h31614;
  tUInt8 DEF_upd__h26025;
  tUInt8 DEF_upd__h25499;
  tUInt8 DEF_upd__h25185;
  tUInt8 DEF_upd__h50045;
  tUInt8 DEF_upd__h51780;
  tUInt8 DEF_upd__h51838;
  tUInt8 DEF_upd__h23389;
  tUInt8 DEF_upd__h43490;
  tUInt8 DEF_sb_fifoM_deqP_dummy2_1__h28402;
  tUInt8 DEF_sb_fifoM_deqP_dummy2_0__h51278;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_2__h29011;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_1__h28996;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_0__h28983;
  tUInt8 DEF_sb_fifoE_deqP_dummy2_1__h27006;
  tUInt8 DEF_sb_fifoE_deqP_dummy2_0__h50945;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_2__h27668;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_1__h27653;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_0__h27640;
  tUInt8 DEF_m2w_deqP_dummy2_1__h42507;
  tUInt8 DEF_m2w_deqP_dummy2_0__h47750;
  tUInt8 DEF_m2w_enqP_dummy2_1__h42345;
  tUInt8 DEF_m2w_enqP_dummy2_0__h42332;
  tUInt8 DEF_e2m_deqP_dummy2_1__h38858;
  tUInt8 DEF_e2m_deqP_dummy2_0__h41000;
  tUInt8 DEF_e2m_enqP_dummy2_1__h38696;
  tUInt8 DEF_e2m_enqP_dummy2_0__h38683;
  tUInt8 DEF_d2e_deqP_dummy2_1__h31896;
  tUInt8 DEF_d2e_deqP_dummy2_0__h37244;
  tUInt8 DEF_d2e_enqP_dummy2_1__h31734;
  tUInt8 DEF_d2e_enqP_dummy2_0__h31721;
  tUInt8 DEF_f2d_deqP_dummy2_1__h25467;
  tUInt8 DEF_f2d_deqP_dummy2_0__h26061;
  tUInt8 DEF_f2d_enqP_dummy2_1__h25305;
  tUInt8 DEF_f2d_enqP_dummy2_0__h25292;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h50165;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h50152;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h51806;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h49971;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h23509;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h23496;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h23290;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h43526;
  tUWide DEF__read_inst__h26195;
  tUWide DEF__read_inst__h26203;
  tUWide DEF_inst__h25950;
  tUInt8 DEF_rA__h25960;
  tUInt8 DEF_rB__h25961;
  tUInt8 DEF_sb_fifoM_data_3_02_BITS_3_TO_0___d521;
  tUInt8 DEF_sb_fifoM_data_2_00_BITS_3_TO_0___d520;
  tUInt8 DEF_sb_fifoM_data_1_98_BITS_3_TO_0___d519;
  tUInt8 DEF_sb_fifoM_data_0_96_BITS_3_TO_0___d518;
  tUInt8 DEF_sb_fifoE_data_3_78_BITS_3_TO_0___d429;
  tUInt8 DEF_sb_fifoE_data_2_76_BITS_3_TO_0___d428;
  tUInt8 DEF_sb_fifoE_data_0_72_BITS_3_TO_0___d426;
  tUInt8 DEF_sb_fifoE_data_1_74_BITS_3_TO_0___d427;
  tUInt8 DEF_n__read__h51241;
  tUInt8 DEF_n__read__h50908;
  tUInt8 DEF_x__h29058;
  tUInt8 DEF_x__h28259;
  tUInt8 DEF_x__h27715;
  tUInt8 DEF_x__h26863;
  tUInt8 DEF_sb_fifoM_data_3_02_BIT_5___d503;
  tUInt8 DEF_sb_fifoM_data_3_02_BIT_4___d514;
  tUInt8 DEF_sb_fifoM_data_2_00_BIT_5___d501;
  tUInt8 DEF_sb_fifoM_data_2_00_BIT_4___d513;
  tUInt8 DEF_sb_fifoM_data_1_98_BIT_5___d499;
  tUInt8 DEF_sb_fifoM_data_1_98_BIT_4___d512;
  tUInt8 DEF_sb_fifoM_data_0_96_BIT_5___d497;
  tUInt8 DEF_sb_fifoM_data_0_96_BIT_4___d511;
  tUInt8 DEF_sb_fifoE_data_3_78_BIT_5___d379;
  tUInt8 DEF_sb_fifoE_data_3_78_BIT_4___d414;
  tUInt8 DEF_sb_fifoE_data_2_76_BIT_5___d377;
  tUInt8 DEF_sb_fifoE_data_2_76_BIT_4___d413;
  tUInt8 DEF_sb_fifoE_data_0_72_BIT_5___d373;
  tUInt8 DEF_sb_fifoE_data_0_72_BIT_4___d411;
  tUInt8 DEF_sb_fifoE_data_1_74_BIT_5___d375;
  tUInt8 DEF_sb_fifoE_data_1_74_BIT_4___d412;
  tUInt8 DEF_n__read__h47713;
  tUInt8 DEF_n__read__h40963;
  tUInt8 DEF_x__h42577;
  tUInt8 DEF_n__read__h37207;
  tUInt8 DEF_x__h38928;
  tUInt8 DEF_x__h31966;
  tUInt8 DEF_n__read__h26024;
  tUInt8 DEF_x__h25537;
  tUInt8 DEF_y__h26134;
  tUInt8 DEF_y__h47823;
  tUInt8 DEF_y__h41073;
  tUInt8 DEF_y__h37317;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BITS_3_TO_0_18_sb_f_ETC___d566;
  tUInt8 DEF_ptr__h29269;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BITS_3_TO_0_18_sb_f_ETC___d552;
  tUInt8 DEF_ptr__h29128;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BITS_3_TO_0_18_sb_f_ETC___d577;
  tUInt8 DEF_y__h29090;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BITS_3_TO_0_18_sb_f_ETC___d523;
  tUInt8 DEF_ptr__h28233;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BITS_3_TO_0_26_sb_f_ETC___d474;
  tUInt8 DEF_ptr__h27926;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BITS_3_TO_0_26_sb_f_ETC___d460;
  tUInt8 DEF_ptr__h27785;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BITS_3_TO_0_26_sb_f_ETC___d485;
  tUInt8 DEF_y__h27747;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BITS_3_TO_0_26_sb_f_ETC___d431;
  tUInt8 DEF_ptr__h26837;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BIT_4_11_sb_fifoM_d_ETC___d564;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BIT_4_11_sb_fifoM_d_ETC___d550;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BIT_4_11_sb_fifoM_d_ETC___d575;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BIT_4_11_sb_fifoM_d_ETC___d516;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BIT_5_97_sb_fifoM_d_ETC___d563;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BIT_5_97_sb_fifoM_d_ETC___d549;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BIT_5_97_sb_fifoM_d_ETC___d574;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_96_BIT_5_97_sb_fifoM_d_ETC___d510;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_5_73_sb_fifoE_d_ETC___d471;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_5_73_sb_fifoE_d_ETC___d457;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_5_73_sb_fifoE_d_ETC___d482;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_4_11_sb_fifoE_d_ETC___d472;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_4_11_sb_fifoE_d_ETC___d458;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_4_11_sb_fifoE_d_ETC___d483;
  tUInt8 DEF_SEL_ARR_NOT_m2w_data_0_973_BIT_604_974_975_NOT_ETC___d2980;
  tUInt8 DEF_SEL_ARR_e2m_data_0_660_BIT_259_668_e2m_data_1__ETC___d2671;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_660_BIT_604_661_662_NOT_ETC___d2667;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d361;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d359;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d358;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d357;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d353;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d603;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d425;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d591;
  tUInt8 DEF_cnt1__h23064;
  tUInt8 DEF_IF_sb_fifoM_deqP_lat_0_whas__28_THEN_sb_fifoM__ETC___d131;
  tUInt8 DEF_cnt1__h20015;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d403;
  tUInt8 DEF_IF_sb_fifoE_deqP_lat_0_whas__11_THEN_sb_fifoE__ETC___d114;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d348;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d351;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d352;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d355;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d356;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d422;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d349;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d346;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d341;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__4_THEN_m2w_deqP_lat_0__ETC___d97;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__0_THEN_e2m_deqP_lat_0__ETC___d83;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__6_THEN_d2e_deqP_lat_0__ETC___d69;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__2_THEN_f2d_deqP_lat_0__ETC___d55;
  tUInt8 DEF_y__h50198;
  tUInt8 DEF_x__h50197;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__1_THEN_statRe_ETC___d34;
  tUInt8 DEF_n__read__h43489;
  tUInt8 DEF_y__h23542;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d400;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d360;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d387;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d642;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d637;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d632;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d627;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d619;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d614;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d609;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d604;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_28_AND_sb_fifoM_e_ETC___d582;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_36_AND_sb_fifoE_e_ETC___d490;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d578;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d567;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d553;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d524;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d486;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d475;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d461;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d432;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d343;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d576;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d410;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d565;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d551;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d517;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d484;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d473;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d459;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d417;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d404;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d396;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d397;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_28_AND_sb_fifoM_e_ETC___d571;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_28_AND_sb_fifoM_e_ETC___d557;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_28_AND_sb_fifoM_e_ETC___d543;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_36_AND_sb_fifoE_e_ETC___d479;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_36_AND_sb_fifoE_e_ETC___d465;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d651;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_72_BIT_5_73_sb_fifoE_d_ETC___d588;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d596;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d595;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d368;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d394;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d392;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d391;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d593;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d592;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d365;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2d_d_ETC___d389;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d594;
  tUInt8 DEF_NOT_IF_IF_sb_fifoM_enqP_dummy2_0_28_AND_sb_fif_ETC___d583;
  tUInt8 DEF_NOT_IF_IF_sb_fifoM_enqP_dummy2_0_28_AND_sb_fif_ETC___d572;
  tUInt8 DEF_NOT_IF_IF_sb_fifoM_enqP_dummy2_0_28_AND_sb_fif_ETC___d558;
  tUInt8 DEF_NOT_IF_IF_sb_fifoM_enqP_dummy2_0_28_AND_sb_fif_ETC___d544;
  tUInt8 DEF_NOT_IF_IF_sb_fifoE_enqP_dummy2_0_36_AND_sb_fif_ETC___d491;
  tUInt8 DEF_NOT_IF_IF_sb_fifoE_enqP_dummy2_0_36_AND_sb_fif_ETC___d480;
  tUInt8 DEF_NOT_IF_IF_sb_fifoE_enqP_dummy2_0_36_AND_sb_fif_ETC___d466;
  tUInt8 DEF_NOT_IF_IF_sb_fifoE_enqP_dummy2_0_36_AND_sb_fif_ETC___d452;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d598;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d371;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d579;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d568;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d554;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d525;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d487;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d476;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d462;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d433;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d395;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d350;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d354;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d398;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d399;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d401;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d345;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d344;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d347;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d342;
  tUInt8 DEF_x__h29089;
  tUInt8 DEF_x__h27746;
 
 /* Local definitions */
 private:
  tUWide DEF__dfoo8;
  tUWide DEF__0_CONCAT_DONTCARE_630_CONCAT_SEL_ARR_e2m_data__ETC___d2702;
  tUWide DEF__1_CONCAT_SEL_ARR_e2m_data_0_660_BITS_603_TO_60_ETC___d2938;
  tUWide DEF__dfoo6;
  tUWide DEF__dfoo4;
  tUWide DEF__1_CONCAT_SEL_ARR_d2e_data_0_378_BITS_486_TO_48_ETC___d2625;
  tUWide DEF__0_CONCAT_DONTCARE_630_CONCAT_SEL_ARR_d2e_data__ETC___d2631;
  tUWide DEF__dfoo2;
  tUWide DEF_d2e_data_1___d2380;
  tUWide DEF_d2e_data_0___d2378;
  tUWide DEF_inst__h23835;
  tUInt64 DEF_upd__h23967;
  tUInt64 DEF_upd__h24100;
  tUInt8 DEF_statRedirect_data_0_rl__h5011;
  tUInt8 DEF_upd__h23322;
  tUInt64 DEF_IF_execRedirect_data_0_lat_0_whas_THEN_execRed_ETC___d6;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__4_THEN_stat_ETC___d27;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__0_THEN_execRe_ETC___d13;
  tUWide DEF_SEL_ARR_d2e_data_0_378_BITS_486_TO_483_392_d2e_ETC___d2623;
  tUWide DEF_SEL_ARR_d2e_data_0_378_BITS_128_TO_65_476_d2e__ETC___d2624;
  tUWide DEF_SEL_ARR_e2m_data_0_660_BITS_603_TO_600_706_e2m_ETC___d2937;
  tUWide DEF_SEL_ARR_e2m_data_0_660_BITS_64_TO_1_693_e2m_da_ETC___d2701;
  tUWide DEF__0_CONCAT_DONTCARE___d2630;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_660_BIT_593_82_ETC___d2936;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_378_BIT_406_578_579_ETC___d2622;
  tUWide DEF_NOT_SEL_ARR_d2e_data_0_378_BITS_482_TO_480_386_ETC___d2606;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_378_BIT_388_421_422_ETC___d2621;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_660_BIT_587_84_ETC___d2860;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_660_BIT_522_73_ETC___d2935;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d1798;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d1788;
  tUWide DEF_SEL_ARR_f2d_data_0_34_BITS_64_TO_1_789_f2d_dat_ETC___d1797;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_660_BIT_457_86_ETC___d2877;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_660_BIT_604_661_662__ETC___d2934;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_378_BIT_258_436_437_ETC___d2607;
  tUWide DEF_DONTCARE_CONCAT_SEL_ARR_d2e_data_0_378_BITS_47_ETC___d2620;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d1787;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d1786;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_378_BITS_482_TO_480_386__ETC___d2619;
  tUWide DEF_SEL_ARR_e2m_data_0_660_BIT_263_894_e2m_data_1__ETC___d2933;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f2_ETC___d1785;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d1766;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d1784;
  tUWide DEF_iMem_req_IF_IF_IF_execRedirect_enqP_dummy2_1_5_ETC___d321;
  tUWide DEF_IF_IF_IF_execRedirect_enqP_dummy2_1_54_THEN_IF_ETC___d320;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_378_BITS_486_TO_483_392__ETC___d2618;
  tUWide DEF_SEL_ARR_e2m_data_0_660_BIT_259_668_e2m_data_1__ETC___d2932;
  tUWide DEF_IF_IF_SEL_ARR_NOT_e2m_data_0_660_BIT_604_661_6_ETC___d2931;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_378_BITS_486_TO_483_392__ETC___d2617;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d1780;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_34_BITS_208_TO_129_35_f_ETC___d1783;
  tUWide DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_660_BIT_604_661__ETC___d2769;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_sb_fifoE_enqP_canon();
  void RL_sb_fifoE_deqP_canon();
  void RL_sb_fifoM_enqP_canon();
  void RL_sb_fifoM_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExec();
  void RL_doMem();
  void RL_doWrite();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
