$date
	Wed May 26 23:16:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module t_ripple_counter_4bit $end
$var wire 1 ! a3 $end
$var wire 1 " a2 $end
$var wire 1 # a1 $end
$var wire 1 $ a0 $end
$var reg 1 % count $end
$var reg 1 & rst $end
$scope module M0 $end
$var wire 1 % count $end
$var wire 1 & reset $end
$var wire 1 ! a3 $end
$var wire 1 " a2 $end
$var wire 1 # a1 $end
$var wire 1 $ a0 $end
$scope module F0 $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 $ Q $end
$upscope $end
$scope module F1 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var reg 1 # Q $end
$upscope $end
$scope module F2 $end
$var wire 1 # clk $end
$var wire 1 & rst $end
$var reg 1 " Q $end
$upscope $end
$scope module F3 $end
$var wire 1 " clk $end
$var wire 1 & rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
0#
0"
0!
$end
#4
0&
#5
1%
#10
0%
#12
1$
#15
1%
#20
0%
#22
0$
#24
1#
#25
1%
#30
0%
#32
1$
#35
1%
#40
0%
#42
0$
#44
0#
#45
1%
#46
1"
#50
0%
#52
1$
#55
1%
#60
0%
#62
0$
#64
1#
#65
1%
#70
0%
#72
1$
#75
1%
#80
0%
#82
0$
#84
0#
#85
1%
#86
0"
#88
1!
#90
0%
#92
1$
#95
1%
#100
0%
#102
0$
#104
1#
#105
1%
#110
0%
#112
1$
#115
1%
#120
0%
#122
0$
#124
0#
#125
1%
#126
1"
#130
0%
#132
1$
#135
1%
#140
0%
#142
0$
#144
1#
#145
1%
#150
0%
#152
1$
#155
1%
#160
0%
#162
0$
#164
0#
#165
1%
#166
0"
#168
0!
#170
0%
