{
  "main": {
    "id": "d3fe7db0374f3620",
    "type": "split",
    "children": [
      {
        "id": "d8512ac6e893c494",
        "type": "tabs",
        "children": [
          {
            "id": "29db421336e813ab",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "VIDEO IP/VDSYS 的问题.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          },
          {
            "id": "de15dd73efc5e4cc",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "System Verilog Assertion and Functional Coverage/System Verilog Assertions.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          },
          {
            "id": "41f9a1d066083fd3",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "System Verilog Assertion and Functional Coverage/System Verilog Functional Coverage.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "46debccf88010595",
    "type": "split",
    "children": [
      {
        "id": "f84ff84d4c9ace29",
        "type": "tabs",
        "children": [
          {
            "id": "16af2649cb0f018f",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "b881c379217f99ed",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "52bd970e2ff5cec1",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 394.5
  },
  "right": {
    "id": "1dec63e1e885f19b",
    "type": "split",
    "children": [
      {
        "id": "ab87d57627cca700",
        "type": "tabs",
        "children": [
          {
            "id": "8ac6c56f3e7bcd27",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "System Verilog Assertion and Functional Coverage/System Verilog Functional Coverage.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": false
              }
            }
          },
          {
            "id": "cdc37663e87cba34",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "System Verilog Assertion and Functional Coverage/System Verilog Functional Coverage.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "772a78d174c2cca8",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "c5a9fae8558f583a",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "System Verilog Assertion and Functional Coverage/System Verilog Functional Coverage.md"
              }
            }
          },
          {
            "id": "cd9f50438f8d9d60",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 234.5
  },
  "active": "16af2649cb0f018f",
  "lastOpenFiles": [
    "System Verilog Assertion and Functional Coverage/System Verilog Assertions.md",
    "VIDEO IP/VDSYS 的问题.md",
    "CDMA IP/Function Coverage.md",
    "AMBA VIP 总结/AMBA AXI VIP 总结.md",
    "CDMA IP/CDMA testcase.md",
    "CDMA IP/重构 CDMA 验证环境代码.md",
    "CDMA IP/目前存在的问题.md",
    "IC工具/Git 学习笔记/Git 基本操作.md",
    "IC工具/Git 学习笔记/Git 命令详解.md",
    "IC工具/Git 学习笔记/Git QA.md"
  ]
}