\doxysection{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}
\hypertarget{stm32wlxx__hal__rcc_8h_source}{}\label{stm32wlxx__hal__rcc_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_rcc.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32wlxx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32WLxx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32WLxx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__def_8h}{stm32wlxx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__ll__rcc_8h}{stm32wlxx\_ll\_rcc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00030}00030\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__ll__bus_8h}{stm32wlxx\_ll\_bus.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00045}00045\ \textcolor{comment}{/*\ Defines\ used\ for\ Flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00046}\mbox{\hyperlink{group__RCC__Private__Constants_ga56feb1abcd35b22427fa55164c585afa}{00046}}\ \textcolor{preprocessor}{\#define\ CR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00047}\mbox{\hyperlink{group__RCC__Private__Constants_ga114b3e5b2a2cdb5d85f65511fe085a6d}{00047}}\ \textcolor{preprocessor}{\#define\ BDCR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00048}\mbox{\hyperlink{group__RCC__Private__Constants_gab9507f2d9ee5d477b11363b052cd07c8}{00048}}\ \textcolor{preprocessor}{\#define\ CSR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00049}\mbox{\hyperlink{group__RCC__Private__Constants_ga2265f588ae7d53ca56067575ebde230e}{00049}}\ \textcolor{preprocessor}{\#define\ REG\_INDEX\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ 5U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00050}00050\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00051}\mbox{\hyperlink{group__RCC__Private__Constants_ga80017c6bf8a5c6f53a1a21bb8db93a82}{00051}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00053}00053\ \textcolor{comment}{/*\ Defines\ Oscillator\ Masks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00054}\mbox{\hyperlink{group__RCC__Private__Constants_ga2b28afbe6e68bce776d7e7801c13c3c4}{00054}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_ALL\ \ \ \ \ \ \ \ \ \ (RCC\_OSCILLATORTYPE\_HSE\ |\ RCC\_OSCILLATORTYPE\_HSI\ |\ RCC\_OSCILLATORTYPE\_MSI\ |\ RCC\_OSCILLATORTYPE\_LSI\ |\ RCC\_OSCILLATORTYPE\_LSE)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00059}\mbox{\hyperlink{group__RCC__Timeout__Value_gae578b5efd6bd38193ab426ce65cb77b1}{00059}}\ \textcolor{preprocessor}{\#define\ RCC\_DBP\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00060}\mbox{\hyperlink{group__RCC__Timeout__Value_gafe8ed1c0ca0e1c17ea69e09391498cc7}{00060}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ LSE\_STARTUP\_TIMEOUT\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00061}\mbox{\hyperlink{group__RCC__Timeout__Value_gad54d8ad9b3511329efee38b3ad0665de}{00061}}\ \textcolor{preprocessor}{\#define\ PLL\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00069}\mbox{\hyperlink{group__RCC__Reset__Flag_ga232f308c4f2a42997bcc6162bb5de858}{00069}}\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_OBL\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00070}\mbox{\hyperlink{group__RCC__Reset__Flag_ga8a890f11dcae190ec20399067b04823d}{00070}}\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_PIN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00071}\mbox{\hyperlink{group__RCC__Reset__Flag_gaf63d6ab8f0c7a5eec256cc272dd2312c}{00071}}\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_PWR\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00072}\mbox{\hyperlink{group__RCC__Reset__Flag_gaf754df3abd84787d19f9bc4eba1ef019}{00072}}\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00073}\mbox{\hyperlink{group__RCC__Reset__Flag_ga663274bf9c9f94283e47244ed59e43c6}{00073}}\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_IWDG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00074}\mbox{\hyperlink{group__RCC__Reset__Flag_ga0f2f680974bdf90ca9c5e4555fcbe1d6}{00074}}\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_WWDG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00075}\mbox{\hyperlink{group__RCC__Reset__Flag_ga25818109b4eec0684920b3b72da2240b}{00075}}\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_LPWR\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00076}\mbox{\hyperlink{group__RCC__Reset__Flag_ga08aff0dde599d99aa2b055fce93234fe}{00076}}\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_RESET\_FLAG\_OBL\ |\ RCC\_RESET\_FLAG\_PIN\ |\ RCC\_RESET\_FLAG\_PWR\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00077}00077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_RESET\_FLAG\_SW\ |\ RCC\_RESET\_FLAG\_IWDG\ |\ RCC\_RESET\_FLAG\_WWDG\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00078}00078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_RESET\_FLAG\_LPWR)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00087}00087\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00092}\mbox{\hyperlink{group__RCC__Private__Macros_ga68584e3b585c1c1770d504a030d0dd34}{00092}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(\_\_OSCILLATOR\_\_)\ \ (((\_\_OSCILLATOR\_\_)\ ==\ RCC\_OSCILLATORTYPE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ \string~RCC\_OSCILLATORTYPE\_ALL)\ ==\ 0x00U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00096}\mbox{\hyperlink{group__RCC__Private__Macros_ga3c9bb7f31e4cd8436a41ae33c8908226}{00096}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(\_\_HSE\_\_)\ \ (((\_\_HSE\_\_)\ ==\ RCC\_HSE\_OFF)\ ||\ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00097}00097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_BYPASS\_PWR))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00099}\mbox{\hyperlink{group__RCC__Private__Macros_gacf5a6e6b51c54336b6688cfdf4c44027}{00099}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSEDIV(\_\_HSEDIV\_\_)\ \ (((\_\_HSEDIV\_\_)\ ==\ RCC\_HSE\_DIV1)\ ||\ ((\_\_HSEDIV\_\_)\ ==\ RCC\_HSE\_DIV2))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00101}\mbox{\hyperlink{group__RCC__Private__Macros_ga6c766af016cdc1d63f1ed64c5082737c}{00101}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(\_\_LSE\_\_)\ \ (((\_\_LSE\_\_)\ ==\ RCC\_LSE\_OFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00102}00102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_ON\_RTC\_ONLY)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00103}00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_BYPASS\_RTC\_ONLY))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00104}00104\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00105}\mbox{\hyperlink{group__RCC__Private__Macros_ga230f351a740560f6b51cdc4b7051606e}{00105}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI(\_\_HSI\_\_)\ \ (((\_\_HSI\_\_)\ ==\ RCC\_HSI\_OFF)\ ||\ ((\_\_HSI\_\_)\ ==\ RCC\_HSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00107}\mbox{\hyperlink{group__RCC__Private__Macros_ga1715cf2ee55db0d5b63b242ed63dab5b}{00107}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI\_CALIBRATION\_VALUE(\_\_VALUE\_\_)\ ((\_\_VALUE\_\_)\ <=\ (uint32\_t)127U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00109}\mbox{\hyperlink{group__RCC__Private__Macros_ga2961f77a4ee7870f36d9f7f6729a0608}{00109}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSI(\_\_LSI\_\_)\ \ (((\_\_LSI\_\_)\ ==\ RCC\_LSI\_OFF)\ ||\ ((\_\_LSI\_\_)\ ==\ RCC\_LSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00111}\mbox{\hyperlink{group__RCC__Private__Macros_gaa4526a1fdd7bd702414c74a960c79d70}{00111}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSIDIV(\_\_LSIDIV\_\_)\ \ (((\_\_LSIDIV\_\_)\ ==\ RCC\_LSI\_DIV1)\ ||\ ((\_\_LSIDIV\_\_)\ ==\ RCC\_LSI\_DIV128))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00113}\mbox{\hyperlink{group__RCC__Private__Macros_gac570b69943ae13dc611be7cf1216a76e}{00113}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSI(\_\_MSI\_\_)\ \ (((\_\_MSI\_\_)\ ==\ RCC\_MSI\_OFF)\ ||\ ((\_\_MSI\_\_)\ ==\ RCC\_MSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00115}\mbox{\hyperlink{group__RCC__Private__Macros_ga24b2b4503aa5a2ba362b021d025be357}{00115}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSI\_CALIBRATION\_VALUE(\_\_VALUE\_\_)\ ((\_\_VALUE\_\_)\ <=\ (uint32\_t)255U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00117}\mbox{\hyperlink{group__RCC__Private__Macros_ga4e8a1f3a151c3011e915df4da312dd73}{00117}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL(\_\_PLL\_\_)\ (((\_\_PLL\_\_)\ ==\ RCC\_PLL\_NONE)\ ||((\_\_PLL\_\_)\ ==\ RCC\_PLL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLL\_\_)\ ==\ RCC\_PLL\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00120}\mbox{\hyperlink{group__RCC__Private__Macros_ga13202f72c93b28705bd35aab3cbd951f}{00120}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00121}00121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_MSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00125}\mbox{\hyperlink{group__RCC__Private__Macros_gaefa3c5466a7e3c5adb779ce18f788a3c}{00125}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00127}00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00128}00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00129}00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00130}00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00131}00131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00132}00132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00133}00133\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00134}\mbox{\hyperlink{group__RCC__Private__Macros_ga9384dbb3bd0ec1c24093a9ecf075ce8b}{00134}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(\_\_VALUE\_\_)\ ((6U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 127U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00135}00135\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00136}\mbox{\hyperlink{group__RCC__Private__Macros_ga0e08547541611b4964de8ac95159365f}{00136}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(\_\_VALUE\_\_)\ ((RCC\_PLLP\_DIV2\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ RCC\_PLLP\_DIV32))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00138}\mbox{\hyperlink{group__RCC__Private__Macros_ga6d4a925c5ed1cd0deec4f390d290477b}{00138}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLQ\_VALUE(\_\_VALUE\_\_)\ ((RCC\_PLLQ\_DIV2\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ RCC\_PLLQ\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00140}\mbox{\hyperlink{group__RCC__Private__Macros_ga276557dff8cad401f08c524ff17c4e12}{00140}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(\_\_VALUE\_\_)\ ((RCC\_PLLR\_DIV2\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ RCC\_PLLR\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00141}00141\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00142}\mbox{\hyperlink{group__RCC__Private__Macros_gab858942210685d5f8c7b06c28712fb9d}{00142}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSI\_CLOCK\_RANGE(\_\_RANGE\_\_)\ (((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00148}00148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RANGE\_\_)\ ==\ RCC\_MSIRANGE\_11))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00155}00155\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00156}00156\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLOCKTYPE(\_\_CLK\_\_)\ \ \ ((1U\ <=\ (\_\_CLK\_\_))\ \&\&\ ((\_\_CLK\_\_)\ <=\ (RCC\_CLOCKTYPE\_SYSCLK\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00157}00157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_HCLK\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00158}00158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_PCLK1\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00159}00159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_PCLK2\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00160}00160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_HCLK2\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00161}00161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_HCLK3)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00162}00162\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00163}\mbox{\hyperlink{group__RCC__Private__Macros_ga5639cc7f37f0cb7ce1e5d0f3918a48ba}{00163}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLOCKTYPE(\_\_CLK\_\_)\ \ \ ((1U\ <=\ (\_\_CLK\_\_))\ \&\&\ ((\_\_CLK\_\_)\ <=\ (RCC\_CLOCKTYPE\_SYSCLK\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_HCLK\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00165}00165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_PCLK1\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_PCLK2\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00167}00167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CLOCKTYPE\_HCLK3)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00168}00168\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00170}\mbox{\hyperlink{group__RCC__Private__Macros_ga7dc6fce00c2191e691fb2b17dd176d65}{00170}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_MSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00171}00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00173}00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00175}\mbox{\hyperlink{group__RCC__Private__Macros_ga0afa89c6e2695bab6e014e737e9fd1ba}{00175}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLKx(\_\_HCLK\_\_)\ (((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV1)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00176}00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV3)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00177}00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV5)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00178}00178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV8)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV10)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV16)\ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV32)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV64)\ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV128)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00181}00181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV256)\ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00183}\mbox{\hyperlink{group__RCC__Private__Macros_gae60760e6f150d7645161590593b4c256}{00183}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLKx(\_\_PCLK\_\_)\ (((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV1)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00184}00184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV4)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00185}00185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00187}\mbox{\hyperlink{group__RCC__Private__Macros_gacd1d98013cd9a28e8b1544adf931e7b3}{00187}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00188}00188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00189}00189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00190}00190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV32))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00191}00191\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00192}\mbox{\hyperlink{group__RCC__Private__Macros_ga5368a0b11fbade7ce74f2903dd39b46a}{00192}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO(\_\_MCOX\_\_)\ ((\_\_MCOX\_\_)\ ==\ RCC\_MCO1\_PA8)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00194}\mbox{\hyperlink{group__RCC__Private__Macros_ga17690472f266a032db5324907a0ddc31}{00194}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00195}00195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00196}00196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_MSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00197}00197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00198}00198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00199}00199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00200}00200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00201}00201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00202}00202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLPCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00203}00203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLQCLK))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00205}\mbox{\hyperlink{group__RCC__Private__Macros_gab281379d2f6361a20a082259be63af0f}{00205}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_1)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00206}00206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_4)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00207}00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_16))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00208}00208\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00210}\mbox{\hyperlink{group__RCC__Private__Macros_gada59edca0ae621d02a6d4bff401130c3}{00210}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_STOP\_WAKEUPCLOCK(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_STOP\_WAKEUPCLOCK\_MSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_STOP\_WAKEUPCLOCK\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00216}00216\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00225}\mbox{\hyperlink{structRCC__PLLInitTypeDef}{00225}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00226}00226\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00227}\mbox{\hyperlink{structRCC__PLLInitTypeDef_ab3bb33f461bb409576e1c899c962e0b0}{00227}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PLLInitTypeDef_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00230}\mbox{\hyperlink{structRCC__PLLInitTypeDef_a418ecda4a355c6a161e4893a7bc1897f}{00230}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PLLInitTypeDef_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00233}\mbox{\hyperlink{structRCC__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}{00233}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}{PLLM}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00236}\mbox{\hyperlink{structRCC__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}{00236}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00239}\mbox{\hyperlink{structRCC__PLLInitTypeDef_ae2047a6040de6fcd43e0033a7b09a226}{00239}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PLLInitTypeDef_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00242}\mbox{\hyperlink{structRCC__PLLInitTypeDef_a4f9e0db99adb7afb9d2a87a2b4f433ab}{00242}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PLLInitTypeDef_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00245}\mbox{\hyperlink{structRCC__PLLInitTypeDef_a5777f8788531e0fc3f35b0e5d1c7a445}{00245}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__PLLInitTypeDef_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00249}00249\ \}\ \mbox{\hyperlink{structRCC__PLLInitTypeDef}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00250}00250\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00254}\mbox{\hyperlink{structRCC__OscInitTypeDef}{00254}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00255}00255\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00256}\mbox{\hyperlink{structRCC__OscInitTypeDef_a23b9d1da2a92936c618d2416406275a3}{00256}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00259}\mbox{\hyperlink{structRCC__OscInitTypeDef_ad499b1bbeeb8096235b534a9bfa53c9d}{00259}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00262}\mbox{\hyperlink{structRCC__OscInitTypeDef_aebd30a74eb48a0fd754c64d86184c731}{00262}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_aebd30a74eb48a0fd754c64d86184c731}{HSEDiv}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00265}\mbox{\hyperlink{structRCC__OscInitTypeDef_abb72dd5bfb99667e36d99b6887f80a0a}{00265}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00268}\mbox{\hyperlink{structRCC__OscInitTypeDef_a49183e0be5cf522de0fa1968df0bf0d7}{00268}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00271}\mbox{\hyperlink{structRCC__OscInitTypeDef_ad28b977e258a3ee788cd6c2d72430c30}{00271}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00274}\mbox{\hyperlink{structRCC__OscInitTypeDef_a9acc15f6278f950ef02d5d6f819f68e8}{00274}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00277}\mbox{\hyperlink{structRCC__OscInitTypeDef_afabbe8f06b887114946fccf0c315d306}{00277}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_afabbe8f06b887114946fccf0c315d306}{LSIDiv}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00280}\mbox{\hyperlink{structRCC__OscInitTypeDef_a22386cc7873d5993a054701e437d4630}{00280}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_a22386cc7873d5993a054701e437d4630}{MSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00283}\mbox{\hyperlink{structRCC__OscInitTypeDef_adce78a18ff5bb83159ef532c761a1778}{00283}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_adce78a18ff5bb83159ef532c761a1778}{MSICalibrationValue}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00286}\mbox{\hyperlink{structRCC__OscInitTypeDef_a985435ce5ed5793b56050140ce8f3f66}{00286}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__OscInitTypeDef_a985435ce5ed5793b56050140ce8f3f66}{MSIClockRange}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00289}\mbox{\hyperlink{structRCC__OscInitTypeDef_a7ec4025786fa81e2a4bfc42832c0eddf}{00289}}\ \ \ \mbox{\hyperlink{structRCC__PLLInitTypeDef}{RCC\_PLLInitTypeDef}}\ \mbox{\hyperlink{structRCC__OscInitTypeDef_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00291}00291\ \}\ \mbox{\hyperlink{structRCC__OscInitTypeDef}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00292}00292\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00296}\mbox{\hyperlink{structRCC__ClkInitTypeDef}{00296}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00297}00297\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00298}\mbox{\hyperlink{structRCC__ClkInitTypeDef_afe92b105bff8e698233c286bb3018384}{00298}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__ClkInitTypeDef_afe92b105bff8e698233c286bb3018384}{ClockType}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00301}\mbox{\hyperlink{structRCC__ClkInitTypeDef_a02b70c23b593a55814d887f483ea0871}{00301}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__ClkInitTypeDef_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00304}\mbox{\hyperlink{structRCC__ClkInitTypeDef_a082c91ea9f270509aca7ae6ec42c2a54}{00304}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__ClkInitTypeDef_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00307}\mbox{\hyperlink{structRCC__ClkInitTypeDef_a994aca51c40decfc340e045da1a6ca19}{00307}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__ClkInitTypeDef_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00310}\mbox{\hyperlink{structRCC__ClkInitTypeDef_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{00310}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__ClkInitTypeDef_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00313}00313\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00314}00314\ \ \ uint32\_t\ AHBCLK2Divider;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00317}00317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00318}\mbox{\hyperlink{structRCC__ClkInitTypeDef_a774212f4dadc19bd25a764f082f1d70e}{00318}}\ \ \ uint32\_t\ \mbox{\hyperlink{structRCC__ClkInitTypeDef_a774212f4dadc19bd25a764f082f1d70e}{AHBCLK3Divider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00321}00321\ \}\ \mbox{\hyperlink{structRCC__ClkInitTypeDef}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00322}00322\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00327}00327\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00335}\mbox{\hyperlink{group__RCC__Oscillator__Type_ga5a790362c5d7c4263f0f75a7367dd6b9}{00335}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_NONE\ \ \ \ \ \ \ \ 0x00000000U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00336}\mbox{\hyperlink{group__RCC__Oscillator__Type_ga28cacd402dec84e548c9e4ba86d4603f}{00336}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSE\ \ \ \ \ \ \ \ \ 0x00000001U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00337}\mbox{\hyperlink{group__RCC__Oscillator__Type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{00337}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI\ \ \ \ \ \ \ \ \ 0x00000002U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00338}\mbox{\hyperlink{group__RCC__Oscillator__Type_ga7036aec5659343c695d795e04d9152ba}{00338}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSE\ \ \ \ \ \ \ \ \ 0x00000004U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00339}\mbox{\hyperlink{group__RCC__Oscillator__Type_ga3b7abb8ce0544cca0aa4550540194ce2}{00339}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSI\ \ \ \ \ \ \ \ \ 0x00000008U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00340}\mbox{\hyperlink{group__RCC__Oscillator__Type_ga967ab49a19c9c88b4d7a85faf4707243}{00340}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_MSI\ \ \ \ \ \ \ \ \ 0x00000020U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00348}\mbox{\hyperlink{group__RCC__HSE__Config_ga1616626d23fbce440398578855df6f97}{00348}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00349}\mbox{\hyperlink{group__RCC__HSE__Config_gabc4f70a44776c557af20496b04d9a9db}{00349}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00350}\mbox{\hyperlink{group__RCC__HSE__Config_gae5c699681ae9676cceb1eed2a0c51ebd}{00350}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_BYPASS\_PWR\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_CR\_HSEBYPPWR\ |\ RCC\_CR\_HSEON))\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00358}\mbox{\hyperlink{group__RCC__HSE__Div_gaf215e36e03304cc8ae9b645621bd82ad}{00358}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00359}\mbox{\hyperlink{group__RCC__HSE__Div_gaa5a998aedf6c2abb1bcf59c4b9525836}{00359}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEPRE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00367}\mbox{\hyperlink{group__RCC__LSE__Config_ga6645c27708d0cad1a4ab61d2abb24c77}{00367}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00368}\mbox{\hyperlink{group__RCC__LSE__Config_ga2e39a154aae3e7a39cb6cbd58178d352}{00368}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\_RTC\_ONLY\ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00369}\mbox{\hyperlink{group__RCC__LSE__Config_gac981ea636c2f215e4473901e0912f55a}{00369}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_BDCR\_LSESYSEN\ |\ RCC\_BDCR\_LSEON))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00370}\mbox{\hyperlink{group__RCC__LSE__Config_ga405fed89d981ef882e0cb4992e2f67c8}{00370}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\_RTC\_ONLY\ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSEON))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00371}\mbox{\hyperlink{group__RCC__LSE__Config_gaad580157edbae878edbcc83c5a68e767}{00371}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSESYSEN\ |\ RCC\_BDCR\_LSEON))\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00380}\mbox{\hyperlink{group__RCC__HSI__Config_ga1b34d37d3b51afec0758b3ddc7a7e665}{00380}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00381}\mbox{\hyperlink{group__RCC__HSI__Config_ga0bf09ef9e46d5da25cced7b3122f92f5}{00381}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00383}\mbox{\hyperlink{group__RCC__HSI__Config_ga03cf582e263fb7e31a7783d8adabd7a0}{00383}}\ \textcolor{preprocessor}{\#define\ RCC\_HSICALIBRATION\_DEFAULT\ \ \ \ \ 64U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00391}\mbox{\hyperlink{group__RCC__LSI__Config_gaa1710927d79a2032f87f039c4a27356a}{00391}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00392}\mbox{\hyperlink{group__RCC__LSI__Config_ga6b364ac3500e60b6bff695ee518c87d6}{00392}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00400}\mbox{\hyperlink{group__RCC__LSI__Div_ga8f91b4aefa87631f879183b2bce4da42}{00400}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSI\_PREDIV\_1\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00401}\mbox{\hyperlink{group__RCC__LSI__Div_gaec8f6610d961d733adfa34878cf6c892}{00401}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSI\_PREDIV\_128\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00409}\mbox{\hyperlink{group__RCC__MSI__Config_gac80ce94ec4b5a82e2f3a36abb7cc017a}{00409}}\ \textcolor{preprocessor}{\#define\ RCC\_MSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00410}\mbox{\hyperlink{group__RCC__MSI__Config_gabf942d45be1bc843650abc9e79426739}{00410}}\ \textcolor{preprocessor}{\#define\ RCC\_MSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSION\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00412}\mbox{\hyperlink{group__RCC__MSI__Config_ga70bb1809b5ba2dd69171f8f1c4d91728}{00412}}\ \textcolor{preprocessor}{\#define\ RCC\_MSICALIBRATION\_DEFAULT\ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00421}\mbox{\hyperlink{group__RCC__PLL__Config_gae47a612f8e15c32917ee2181362d88f3}{00421}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00422}\mbox{\hyperlink{group__RCC__PLL__Config_ga3a8d5c8bcb101c6ca1a574729acfa903}{00422}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00423}\mbox{\hyperlink{group__RCC__PLL__Config_gaf86dbee130304ba5760818f56d34ec91}{00423}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00431}\mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gad70e3a8bfa2a06efcaa3e7ffe150fb36}{00431}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00432}\mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gaea82b7603d9a3968b5a0dcba90d1a1e1}{00432}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_2\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00433}\mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_ga1a0b568f5f71c54188d93141c24dca57}{00433}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_3\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00434}\mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_ga849578800614b0c69e5caec7de9be93e}{00434}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_4\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00435}\mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_ga5927c3cd67ec1c55e9ccf224c80d6207}{00435}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_5\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00436}\mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gaa406d89eb86897750a768d3286ee2f67}{00436}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_6\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00437}\mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gae03bc83a9f095ee89d3e4fff48366487}{00437}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_7\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00438}\mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gac7478ec0fd702d3a40a0a287f98ecfcd}{00438}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_8\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00446}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga16248cbd581f020b8a8d1cf0d9f0864d}{00446}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_2\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00447}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga7c7cf014acdab07b2222cfe1b21cabc4}{00447}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_3\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00448}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga91b2c03c1f205addc5f52a1e740f801a}{00448}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_4\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00449}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga1f7ab1b62c72cd0d1d7989c2c1b82e73}{00449}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_5\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00450}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}{00450}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_6\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00451}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gacf4de485039f5a2a155025144c898d02}{00451}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_7\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00452}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaab7662734bfff248c5dad97ea5f6736e}{00452}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_8\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00453}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga99cdc906a503e35c29c32658fa79708c}{00453}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_9\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00454}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga90aab8898c7daca7f909ca5d974689dd}{00454}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_10\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00455}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaf6892b83cde37b7aa465cd4ddef5b043}{00455}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_11\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00456}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga926d6fa6173b090078bba5ae46bc7a27}{00456}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_12\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00457}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaf6ffa6dee664fd0be1e5c4f00be77ce1}{00457}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_13\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00458}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gafb1e253b333e67481dd25c97167cf3f7}{00458}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_14\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00459}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga5de8081e7835c96aafec4d8b493f97ca}{00459}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_15\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00460}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga1b41ddfd5e6d50b999e5b199deb8c6ae}{00460}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_16\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00461}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga580f94dba5d292f604338d93fcb40602}{00461}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_17\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00462}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaa5466dc0a902e727bc48463ac1e72635}{00462}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_18\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00463}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga66683704ab77eec8e7ea32827a2b0e42}{00463}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_19\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00464}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga3058d0c4f62909bbe3d0dac0d7ce8dfc}{00464}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_20\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00465}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga82144bf841b1f6cbf02c778d295f9f55}{00465}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_21\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00466}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaacb6cb6373beb88f675eba5966011ec3}{00466}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_22\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00467}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga238542297a9b3965451de08cec3bcc4f}{00467}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_23\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00468}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gac3d2e9861e06699749eb42f65f20a1f0}{00468}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_24\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00469}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaf324c1559aff1bf12652888002fe90dc}{00469}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_25\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00470}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gab305de6975e78bcfec1439b9d3d4ccf1}{00470}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_26\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00471}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga7fc86a473ece9f3451ba1b587ab01a04}{00471}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_27\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00472}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga6e376eb74b79d1a484fdd4ffd2385763}{00472}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_28\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00473}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga950d3a4282e73f6551f6ab60dcdfa4ac}{00473}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_29\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00474}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga40e20e2c0b80f1d3f011ac45a7893e6c}{00474}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_30\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00475}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gade6fdab2a099615cbc8498743134ee9b}{00475}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_31\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00476}\mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga8e8de09c716cd50f2b4f39fe1874d51d}{00476}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLP\_DIV\_32\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00484}\mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_ga00d3b9f5dfb8c2fd9b531f92e3bb5567}{00484}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLQ\_DIV\_2\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00485}\mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_ga285afa5a1b1e3449b352f240d472c23f}{00485}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLQ\_DIV\_3\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00486}\mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_gadfa786746ba970bc07183f3223f1a871}{00486}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLQ\_DIV\_4\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00487}\mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_ga037cef9a2e5118f4a4248223f926edee}{00487}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLQ\_DIV\_5\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00488}\mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_gacea985440106df295feef97550d7067c}{00488}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLQ\_DIV\_6\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00489}\mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_ga04795b504ac02b5e645daaf744de4409}{00489}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLQ\_DIV\_7\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00490}\mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_gafaff78dbbc87b7f3b6bf7021791514c0}{00490}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLQ\_DIV\_8\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00498}\mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_ga8542180301c08434a774ee3033b89564}{00498}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLR\_DIV\_2\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00499}\mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_gac9e1eda6592c73b3b19c4b602c0e603d}{00499}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLR\_DIV\_3\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00500}\mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_ga4d7feff69617c885b7ad02abdf90a306}{00500}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLR\_DIV\_4\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00501}\mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_ga509420efd3dfdfb792d2f4a7f9532161}{00501}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLR\_DIV\_5\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00502}\mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_gaea9c23a036a7dd5c2c14d7df77656cba}{00502}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLR\_DIV\_6\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00503}\mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_gaa8b35cccfee385e5ad775eb8cc385508}{00503}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLR\_DIV\_7\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00504}\mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_ga2032e48945b9bfec98b9f342d34e2472}{00504}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLR\_DIV\_8\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00512}\mbox{\hyperlink{group__RCC__PLL__Clock__Source_ga2a440b01eaeb8f3a6282598fc748ef1f}{00512}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLSOURCE\_NONE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00513}\mbox{\hyperlink{group__RCC__PLL__Clock__Source_ga5a17d8f572153069f1914e622ca0f474}{00513}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLSOURCE\_MSI\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00514}\mbox{\hyperlink{group__RCC__PLL__Clock__Source_ga0e07703f1ccb3d60f8a47a2dc631c218}{00514}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLSOURCE\_HSI\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00515}\mbox{\hyperlink{group__RCC__PLL__Clock__Source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{00515}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLSOURCE\_HSE\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00523}\mbox{\hyperlink{group__RCC__PLL__Clock__Output_ga2452d1b434015696d6129a247e9bfee9}{00523}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLREN\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00524}\mbox{\hyperlink{group__RCC__PLL__Clock__Output_ga06ea524d42f882e5ff0da89131c385a8}{00524}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_I2S2CLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQEN\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00525}\mbox{\hyperlink{group__RCC__PLL__Clock__Output_gac90987c1c0dc702b443efb067ef06dcd}{00525}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_RNGCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQEN\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00526}\mbox{\hyperlink{group__RCC__PLL__Clock__Output_ga7f19981d05140dd69dd3ead7bcc70dc3}{00526}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ADCCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00534}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga3a266a56e6a43bdaef4bbcc1eee4c360}{00534}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_0\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00535}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga90601d6a9beb6a00245ecbf193d0ece5}{00535}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00536}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_gafa12a5d5063914b4aa66c8f12324926e}{00536}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_2\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00537}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga2eb0f8e9e5800747454d52f5497dea57}{00537}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_3\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00538}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_gab5ca16a71f018ae2ceb5bcef29434f1c}{00538}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_4\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00539}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_gabcd068b50d4fdfb3529272fbb169ebb1}{00539}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_5\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00540}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga7f6e3de13b041244869fba14585c43fe}{00540}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_6\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00541}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_gaf0095aea854bcebdeaf424884611fdf7}{00541}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_7\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00542}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga2486a2c68d9d1660cee46db8ff2d8a7e}{00542}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_8\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00543}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_gabff618662f94da794a4c4485d2c46eb0}{00543}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_9\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00544}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga74f652762f6663ff0255004a5dcaf249}{00544}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_10\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00545}\mbox{\hyperlink{group__RCC__MSI__Clock__Range_gac64bbb470bd6b2658b0723453bcfcff4}{00545}}\ \textcolor{preprocessor}{\#define\ RCC\_MSIRANGE\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MSIRANGE\_11\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00553}\mbox{\hyperlink{group__RCC__System__Clock__Type_ga7e721f5bf3fe925f78dae0356165332e}{00553}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00554}\mbox{\hyperlink{group__RCC__System__Clock__Type_gaa5330efbd790632856a2b15851517ef9}{00554}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00555}\mbox{\hyperlink{group__RCC__System__Clock__Type_gab00c7b70f0770a616be4b5df45a454c4}{00555}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00556}\mbox{\hyperlink{group__RCC__System__Clock__Type_gaef7e78706e597a6551d71f5f9ad60cc0}{00556}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00557}00557\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00558}00558\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK2\ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00559}00559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00560}\mbox{\hyperlink{group__RCC__System__Clock__Type_ga36126cf1ba06545faec8050078f4edd9}{00560}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK3\ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00568}\mbox{\hyperlink{group__RCC__System__Clock__Source_ga1e02722521eb426d481d52ba9f79afef}{00568}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYS\_CLKSOURCE\_MSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00569}\mbox{\hyperlink{group__RCC__System__Clock__Source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{00569}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYS\_CLKSOURCE\_HSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00570}\mbox{\hyperlink{group__RCC__System__Clock__Source_ga9116d0627e1e7f33c48e1357b9a35a1c}{00570}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYS\_CLKSOURCE\_HSE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00571}\mbox{\hyperlink{group__RCC__System__Clock__Source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{00571}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_PLLCLK\ \ \ \ \ \ \ \ LL\_RCC\_SYS\_CLKSOURCE\_PLL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00579}\mbox{\hyperlink{group__RCC__System__Clock__Source__Status_gaf1cd59e7fe325bc5b765ae8171d6ce64}{00579}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_MSI\ \ \ \ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_MSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00580}\mbox{\hyperlink{group__RCC__System__Clock__Source__Status_ga0d6c2b0b2d59e6591295649853bb2abd}{00580}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSI\ \ \ \ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00581}\mbox{\hyperlink{group__RCC__System__Clock__Source__Status_ga3847769265bf19becf7b976a7e908a64}{00581}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSE\ \ \ \ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00582}\mbox{\hyperlink{group__RCC__System__Clock__Source__Status_ga4f05019ec09da478d084f44dbaad7d6d}{00582}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00590}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga226f5bf675015ea677868132b6b83494}{00590}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_1\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00591}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_gac37c0610458a92e3cb32ec81014625c3}{00591}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_2\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00592}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga1fb763f7eae2c26dcbc5e84b65223377}{00592}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_3\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00593}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga6fd3652d6853563cdf388a4386b9d22f}{00593}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_4\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00594}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga64d12447734e03293f3821f5252b2c3a}{00594}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_5\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00595}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga267d2bb55698ef7ecf3a5bd7b637d4d3}{00595}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_6\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00596}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga7def31373854ba9c72bb76b1d13e3aad}{00596}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_8\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00597}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga27af8cf95361295a84890cbd4d95633b}{00597}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_10\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00598}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga895462b261e03eade3d0139cc1327a51}{00598}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_16\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00599}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga20bbdba389e68c1faf5d403e48f7f702}{00599}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_32\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00600}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga73814b5a7ee000687ec8334637ca5b14}{00600}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_64\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00601}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga43eddf4d4160df30548a714dce102ad8}{00601}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_128\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00602}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga94956d6e9c3a78230bf660b838f987e2}{00602}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_256\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00603}\mbox{\hyperlink{group__RCC__AHBx__Clock__Source_gabe18a9d55c0858bbfe3db657fb64c76d}{00603}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_SYSCLK\_DIV\_512\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00611}\mbox{\hyperlink{group__RCC__APBx__Clock__Source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{00611}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_APB1\_DIV\_1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00612}\mbox{\hyperlink{group__RCC__APBx__Clock__Source_ga4d2ebcf280d85e8449a5fb7b994b5169}{00612}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_APB1\_DIV\_2\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00613}\mbox{\hyperlink{group__RCC__APBx__Clock__Source_ga85b5f4fd936e22a3f4df5ed756f6e083}{00613}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_APB1\_DIV\_4\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00614}\mbox{\hyperlink{group__RCC__APBx__Clock__Source_gadb18bc60e2c639cb59244bedb54f7bb3}{00614}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_APB1\_DIV\_8\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00615}\mbox{\hyperlink{group__RCC__APBx__Clock__Source_ga27ac27d48360121bc2dc68b99dc8845d}{00615}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_APB1\_DIV\_16\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00623}\mbox{\hyperlink{group__RCC__RTC__Clock__Source_ga7ac4762e5f4ebe4a04aea58edc9c46a9}{00623}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_RTC\_CLKSOURCE\_NONE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00624}\mbox{\hyperlink{group__RCC__RTC__Clock__Source_ga5dca8d63f250a20bd6bc005670d0c150}{00624}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_RTC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00625}\mbox{\hyperlink{group__RCC__RTC__Clock__Source_gab47a1afb8b5eef9f20f4772961d0a5f4}{00625}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_RTC\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00626}\mbox{\hyperlink{group__RCC__RTC__Clock__Source_ga070b819c6eca00d4b89cbf35216c3a92}{00626}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV32\ \ \ \ \ \ LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00635}00635\ \textcolor{comment}{/*\ @cond\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00636}00636\ \ \ \textcolor{comment}{/*\ 32\ \ \ \ \ 28\ \ \ \ \ \ 20\ \ \ \ \ \ \ 16\ \ \ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00637}00637\ \textcolor{comment}{\ \ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00638}00638\ \textcolor{comment}{\ \ \ |\ MCO\ \ \ |\ GPIO\ \ |\ GPIO\ \ |\ GPIO\ \ |}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00639}00639\ \textcolor{comment}{\ \ \ |\ Index\ |\ \ AF\ \ \ |\ Port\ \ |\ \ Pin\ \ |}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00640}00640\ \textcolor{comment}{\ \ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00641}00641\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00642}00642\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_GPIOPORT\_POS\ \ \ 16U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00643}00643\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_GPIOPORT\_MASK\ \ (0xFUL\ <<\ RCC\_MCO\_GPIOPORT\_POS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00644}00644\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_GPIOAF\_POS\ \ \ \ \ 20U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00645}00645\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_GPIOAF\_MASK\ \ \ \ (0xFFUL\ <<\ RCC\_MCO\_GPIOAF\_POS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00646}00646\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_INDEX\_POS\ \ \ \ \ \ 28U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00647}00647\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_INDEX\_MASK\ \ \ \ \ (0x1UL\ <<\ RCC\_MCO\_INDEX\_POS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00648}00648\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00649}00649\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\_INDEX\ \ \ \ \ \ \ \ \ (0x0UL\ <<\ RCC\_MCO\_INDEX\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00650}00650\ \textcolor{comment}{/*\ @endcond\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00651}00651\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00652}\mbox{\hyperlink{group__RCC__MCO__Index_gae921b741cc13ac6ead84efc5bfeb72f2}{00652}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\_PA8\ \ \ \ \ \ \ \ \ \ \ (RCC\_MCO1\_INDEX\ |\ (GPIO\_AF0\_MCO\ <<\ RCC\_MCO\_GPIOAF\_POS)\ |\ (GPIO\_GET\_INDEX(GPIOA)\ <<\ RCC\_MCO\_GPIOPORT\_POS)\ |\ GPIO\_PIN\_8)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00653}\mbox{\hyperlink{group__RCC__MCO__Index_ga152dd1ae9455e528526c4e23a817937b}{00653}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1\_PA8}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00654}00654\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00655}\mbox{\hyperlink{group__RCC__MCO__Index_gad9bc2abe13f0d3e62a5f9aa381927eb3}{00655}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00663}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga725a16362f3324ef5866dc5a1ff07cf5}{00663}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_NOCLOCK\ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_NOCLOCK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00664}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_gae8ca2959a1252ecd319843da02c79526}{00664}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_SYSCLK\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00665}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_gac5ae615cfe916da9ecb212cf8ac102a6}{00665}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_MSI\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00666}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_gad99c388c455852143220397db3730635}{00666}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00667}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga5582d2ab152eb440a6cc3ae4833b043f}{00667}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00668}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga79d888f2238eaa4e4b8d02b3900ea18b}{00668}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_PLLCLK\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00669}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga4ada18d28374df66c1b6da16606c23d8}{00669}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_LSI\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00670}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{00670}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00671}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga10a8d12999a55251478b209310af5aee}{00671}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLPCLK\ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_PLLPCLK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00672}\mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga3b9ac07652a23f3b332e828e39e14028}{00672}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLQCLK\ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1SOURCE\_PLLQCLK\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00680}\mbox{\hyperlink{group__RCC__MCOx__Clock__Prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{00680}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1\_DIV\_1\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00681}\mbox{\hyperlink{group__RCC__MCOx__Clock__Prescaler_ga6198330847077f4da351915518140bfc}{00681}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1\_DIV\_2\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00682}\mbox{\hyperlink{group__RCC__MCOx__Clock__Prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{00682}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1\_DIV\_4\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00683}\mbox{\hyperlink{group__RCC__MCOx__Clock__Prescaler_gadb84d9a10db2c49376be8fada619fe08}{00683}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1\_DIV\_8\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00684}\mbox{\hyperlink{group__RCC__MCOx__Clock__Prescaler_ga3ab3ab9547ef8800355111517b547882}{00684}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_MCO1\_DIV\_16\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00693}\mbox{\hyperlink{group__RCC__Interrupt_ga2b4ef277c1b71f96e0bef4b9a72fca94}{00693}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CIFR\_LSIRDYF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00694}\mbox{\hyperlink{group__RCC__Interrupt_gad6b6e78a426850f595ef180d292a673d}{00694}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CIFR\_LSERDYF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00695}\mbox{\hyperlink{group__RCC__Interrupt_gae0cfda620ac8949e5b266661dba7ba0a}{00695}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_MSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CIFR\_MSIRDYF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00696}\mbox{\hyperlink{group__RCC__Interrupt_ga69637e51b71f73f519c8c0a0613d042f}{00696}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CIFR\_HSIRDYF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00697}\mbox{\hyperlink{group__RCC__Interrupt_gad13eaede352bca59611e6cae68665866}{00697}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CIFR\_HSERDYF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00698}\mbox{\hyperlink{group__RCC__Interrupt_ga68d48e7811fb58f2649dce6cf0d823d9}{00698}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CIFR\_PLLRDYF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00699}\mbox{\hyperlink{group__RCC__Interrupt_gae0c5544fee16c6fafeddaff144ef6deb}{00699}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSECSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CIFR\_CSSF\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00700}\mbox{\hyperlink{group__RCC__Interrupt_gaf3f259914cb56820b1649c9d4413736c}{00700}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSECSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CIFR\_LSECSSF\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00715}00715\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00716}\mbox{\hyperlink{group__RCC__Flag_ga62ed7a3bb53fc28801071a2ad0d4f1af}{00716}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CR\_MSIRDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00717}\mbox{\hyperlink{group__RCC__Flag_ga827d986723e7ce652fa733bb8184d216}{00717}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CR\_HSIRDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00718}\mbox{\hyperlink{group__RCC__Flag_ga03e290c137a10541ebb74730fa2f780d}{00718}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIKERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CR\_HSIKERDY\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00719}\mbox{\hyperlink{group__RCC__Flag_ga173edf47bec93cf269a0e8d0fec9997c}{00719}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CR\_HSERDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00720}\mbox{\hyperlink{group__RCC__Flag_gaf82d8afb18d9df75db1d6c08b9c50046}{00720}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CR\_PLLRDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00722}00722\ \textcolor{comment}{/*\ Flags\ in\ the\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00723}\mbox{\hyperlink{group__RCC__Flag_gac9fb963db446c16e46a18908f7fe1927}{00723}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_BDCR\_LSERDY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00724}\mbox{\hyperlink{group__RCC__Flag_gac1d9d4f36f383c67b34a733f14e33bfe}{00724}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSECSSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_BDCR\_LSECSSD\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00725}\mbox{\hyperlink{group__RCC__Flag_ga8881ff3e0c0b6c805b83f5aadf7180b1}{00725}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSESYSRDY\ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_BDCR\_LSESYSRDY\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00727}00727\ \textcolor{comment}{/*\ Flags\ in\ the\ CSR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00728}\mbox{\hyperlink{group__RCC__Flag_ga8c5e4992314d347597621bfe7ab10d72}{00728}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00729}\mbox{\hyperlink{group__RCC__Flag_gafe5e597f3695ef1eb345f0b03875cd66}{00729}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_RFRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_RFRSTF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00730}\mbox{\hyperlink{group__RCC__Flag_gad66ac09b735ce6257a15a094324d1581}{00730}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_RFILARSTF\ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_RFILARSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00731}\mbox{\hyperlink{group__RCC__Flag_ga9bacaedece5c7cb6d9e52c1412e1a8ae}{00731}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_OBLRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_OBLRSTF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00732}\mbox{\hyperlink{group__RCC__Flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{00732}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00733}\mbox{\hyperlink{group__RCC__Flag_ga23d5211abcdf0e397442ca534ca04bb4}{00733}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_BORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_BORRSTF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00734}\mbox{\hyperlink{group__RCC__Flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{00734}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00735}\mbox{\hyperlink{group__RCC__Flag_gaac46bac8a97cf16635ff7ffc1e6c657f}{00735}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00736}\mbox{\hyperlink{group__RCC__Flag_gaa80b60b2d497ccd7b7de1075009999a7}{00736}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00737}\mbox{\hyperlink{group__RCC__Flag_ga67049531354aed7546971163d02c9920}{00737}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ REG\_INDEX\_POS)\ |\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00745}\mbox{\hyperlink{group__RCC__LSEDrive__Config_gab5fa5b50304710db2d7f6d583a225da3}{00745}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00746}\mbox{\hyperlink{group__RCC__LSEDrive__Config_ga1151beb7f9869e91fe7617936ad0efff}{00746}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00747}\mbox{\hyperlink{group__RCC__LSEDrive__Config_ga295eed1e1368d526fa0f6356ceecbc48}{00747}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMHIGH\ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSEDRIVE\_MEDIUMHIGH\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00748}\mbox{\hyperlink{group__RCC__LSEDrive__Config_ga90b0854f3813d7ab2781519bfa58fd95}{00748}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00756}\mbox{\hyperlink{group__RCC__Stop__WakeUpClock_gac18b40ff768e227cbb2f661b9f40373a}{00756}}\ \textcolor{preprocessor}{\#define\ RCC\_STOP\_WAKEUPCLOCK\_MSI\ \ \ \ \ \ \ LL\_RCC\_STOP\_WAKEUPCLOCK\_MSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00757}\mbox{\hyperlink{group__RCC__Stop__WakeUpClock_ga7230033023839d06ad8cad89ea60a6c9}{00757}}\ \textcolor{preprocessor}{\#define\ RCC\_STOP\_WAKEUPCLOCK\_HSI\ \ \ \ \ \ \ LL\_RCC\_STOP\_WAKEUPCLOCK\_HSI\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00766}00766\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00767}00767\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00779}00779\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00780}00780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_EnableClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00781}00781\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_EnableClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00782}00782\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_EnableClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00783}00783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_EnableClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00784}00784\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00785}00785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_DisableClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00786}00786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_DisableClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00787}00787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_DisableClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00788}00788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_DisableClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00789}00789\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00790}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga49fc2c82ba0753e462ea8eb91c634a98}{00790}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_EnableClock(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00791}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga1b5c4bd52d8e7c70e105dd415a191afd}{00791}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_EnableClock(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00792}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga8b493ec5db2507bf6ab72e60b1fbf8a8}{00792}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_EnableClock(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00793}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga5222bac3ebfec517c93055ae065303da}{00793}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_EnableClock(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00794}00794\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00795}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga569dc8b9e178a8afab2664fdf87f46c5}{00795}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_DisableClock(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00796}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_gaa97383d7ee14e9a638eb8c9ba35658f0}{00796}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_DisableClock(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00797}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga733bf236faf16c9ac6658dad7d746a42}{00797}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_DisableClock(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00798}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga170a30954a78a81a8f9b381378e0c9af}{00798}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_DisableClock(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00799}00799\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00811}00811\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00812}00812\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_EnableClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00813}00813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_EnableClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00814}00814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_EnableClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00815}00815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_EnableClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00816}00816\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00817}00817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_DisableClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00818}00818\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_DisableClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00819}00819\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_DisableClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_DisableClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00821}00821\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00822}\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}{00822}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_EnableClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00823}\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{00823}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_EnableClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00824}\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ebfeb136612f370950f52306d29b6fd}{00824}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_EnableClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00825}\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga041e72359b94f19569e774030fc6ebff}{00825}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_EnableClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00826}00826\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00827}\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}{00827}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_DisableClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00828}\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}{00828}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_DisableClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00829}\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{00829}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_DisableClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00830}\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1eb7dd0a520cef518fb624bf7117b7e1}{00830}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_DisableClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00831}00831\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00843}00843\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00844}00844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00845}00845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00846}00846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00847}00847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00848}00848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IPCC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00849}00849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00851}00851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00852}00852\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00853}00853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00854}00854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00855}00855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IPCC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00856}00856\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00857}00857\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00858}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_ga78f438126ab8e09f20f0bb760e2af9ea}{00858}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClock(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00859}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_ga11761137fa96e839de8aab646d6102a5}{00859}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClock(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00860}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}{00860}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClock(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00861}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_ga774cbe706e7108944138a317a5340ba5}{00861}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClock(LL\_AHB3\_GRP1\_PERIPH\_HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00862}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_ga746e1d3a5bb586fc1db18d35eb093970}{00862}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IPCC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClock(LL\_AHB3\_GRP1\_PERIPH\_IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00863}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_gaa6cf6cd8bf214d169901a8a976743169}{00863}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClock(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00864}00864\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00865}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_gaa0f600602aafe2ffe6604b077496d9e9}{00865}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClock(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00866}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_gad0ab6e74baa1148f628362de5d72aa3f}{00866}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClock(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00867}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_ga8f885339c99130e538e4d7474933d470}{00867}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClock(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00868}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_gac54f4686891efbe2af189fe639b4bd9c}{00868}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClock(LL\_AHB3\_GRP1\_PERIPH\_HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00869}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_gae6298b35f923b932b01d7fce393d0776}{00869}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IPCC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClock(LL\_AHB3\_GRP1\_PERIPH\_IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00870}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable_ga3deb18cb63e5d380dc0987da283f7577}{00870}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClock(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00871}00871\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00883}00883\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00885}00885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00886}00886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00887}00887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00888}00888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00889}00889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00890}00890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00891}00891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00892}00892\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00893}00893\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00894}00894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_EnableClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00895}00895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_EnableClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00896}00896\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_EnableClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00897}00897\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00899}00899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00900}00900\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00901}00901\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00902}00902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00903}00903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00905}00905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00906}00906\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClock(LL\_C2\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00907}00907\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_DisableClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00909}00909\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_DisableClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_DisableClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00911}00911\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00912}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga2e895257faa38376b9cdfcd756909a43}{00912}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00913}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga5f588c7262a5ff7a3882157abbbcd625}{00913}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00914}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga12352adbb876f2b827d6ac3a04d94e26}{00914}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00915}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gaaf50c7d2265d978fab8fbb68a518096d}{00915}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00916}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gaaeae5b9e93721dd4e34274600996baeb}{00916}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00917}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga7826848ae938c7f59984d12bc883a6f0}{00917}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00918}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga1c510498725fb0c1245edaae3d9b1e53}{00918}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00919}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gabf537ba2ca2f41342fdfb724b1f3f260}{00919}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00920}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga7e1e013e28c2c8049e057d5f797ef077}{00920}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00921}00921\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00922}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga0eabc2676cb7daf17802807e13fc7a7d}{00922}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_EnableClock(LL\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00923}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga4efc1029c8575db1e6d7515b2dea94d6}{00923}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_EnableClock(LL\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00924}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga4411749d5b9d76cf908e26239e4b213d}{00924}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_EnableClock(LL\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00925}00925\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00926}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gad2def81b1df0e62cd322ab60b31ba59f}{00926}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00927}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gad3ec940a13a275a574d438af19f164c4}{00927}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00928}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gabb56a85a6424a60da8edc681f3a1c918}{00928}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00929}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga1edc6c83fbebf8b4265ef9500aa04b04}{00929}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00930}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga490a853eae72da96aad5379a6e939dd8}{00930}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00931}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga3ebc5988bcf1e2965ed482fd76c67b22}{00931}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00932}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gab015d6340996f59fa36354ddcc10759d}{00932}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00933}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga6817d8397756e235e5d29e980c7dbb47}{00933}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00934}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gaed03071c92bed23b141d05c8409893aa}{00934}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00935}00935\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00936}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga17529f8824c5d76f6f0a4c27ec0b4b71}{00936}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_DisableClock(LL\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00937}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga1e161e1011e1939fad65063692d87401}{00937}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_DisableClock(LL\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00938}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gaa2a258a48face94f421a9bf3777e6aa7}{00938}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_DisableClock(LL\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00939}00939\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00940}00940\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00941}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gab0c13cc10b36c32d750be226d2fda3b2}{00941}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClock(LL\_APB1\_GRP1\_PERIPH\_WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00942}00942\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00943}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga6afa0a633cf2553743a494d97aa5b997}{00943}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClock(LL\_APB1\_GRP1\_PERIPH\_WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00944}00944\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00956}00956\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00957}00957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00958}00958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00959}00959\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00960}00960\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00961}00961\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00962}00962\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00963}00963\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00964}00964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00965}00965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00966}00966\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00967}00967\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00968}00968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00969}00969\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00970}00970\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00971}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga646c863666584ab4fca8fc93fe4112c5}{00971}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClock(LL\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00972}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gad693d7300ed7134b60bb1a645e762358}{00972}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClock(LL\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00973}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga856c7460aa481976644736c703c6702d}{00973}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClock(LL\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00974}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga932afe7cea6c567ad63e0f83308b9d3e}{00974}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClock(LL\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00975}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga9753b09f531d9d48d31abd4f74c26d26}{00975}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClock(LL\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00976}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga983ec0b6719bbf98e40818a8e6817c58}{00976}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClock(LL\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00977}00977\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00978}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gabcdcfe2178943b36539cd5edf8402c19}{00978}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClock(LL\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00979}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gaa9eacfb8ee244074ec63dae0b9f621c2}{00979}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClock(LL\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00980}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}{00980}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClock(LL\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00981}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gae0050944298552e9f02f56ec8634f5a6}{00981}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClock(LL\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00982}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga4f23f7c1565e07731f200059c8ed4db9}{00982}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClock(LL\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00983}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga6c046db26bd6495179e6171dc6caeff3}{00983}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClock(LL\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00984}00984\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00997}00997\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00998}00998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB3\_GRP1\_EnableClock(LL\_C2\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l00999}00999\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01000}01000\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB3\_GRP1\_DisableClock(LL\_C2\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01001}01001\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01002}\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga39d986e49ea4b3690fcc63805a71be8c}{01002}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB3\_GRP1\_EnableClock(LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01003}01003\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01004}\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga2a5779b27ba404dfe6302862fb659f40}{01004}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB3\_GRP1\_DisableClock(LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01005}01005\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01006}01006\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01007}01007\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01008}01008\ \textcolor{comment}{/*\ Aliases\ used\ by\ CubeMX\ for\ HAL\ SUBGHZ\ Init,\ MspInit\ and\ DeInit\ generation\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01009}\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga3dd3a90f1cd42512772e3a2876527b08}{01009}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01010}\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_gaef37f0c7095e97fcdbb4e730f784e9fd}{01010}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01022}01022\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01023}01023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_IsEnabledClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01024}01024\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_IsEnabledClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01025}01025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_IsEnabledClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01026}01026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_IsEnabledClock(LL\_C2\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01027}01027\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01028}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gaab05e603c9cadd72e4b6397837b46cef}{01028}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_IsEnabledClock(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01029}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad0ccdaf669ea327e80c455db4dc36177}{01029}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_IsEnabledClock(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01030}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9da9742d5246b6237c701ef483ecde99}{01030}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_IsEnabledClock(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01031}\mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga0e1b25cbf589c1c47c1d069e4c803d56}{01031}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_IsEnabledClock(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01032}01032\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01044}01044\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01045}01045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_IsEnabledClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01046}01046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_IsEnabledClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01047}01047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_IsEnabledClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01048}01048\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_IsEnabledClock(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01049}01049\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01050}\mbox{\hyperlink{group__RCC__AHB2__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}{01050}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_IsEnabledClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01051}\mbox{\hyperlink{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{01051}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_IsEnabledClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01052}\mbox{\hyperlink{group__RCC__AHB2__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}{01052}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_IsEnabledClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01053}\mbox{\hyperlink{group__RCC__AHB2__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436}{01053}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_IsEnabledClock(LL\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01054}01054\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01066}01066\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01067}01067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01068}01068\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01069}01069\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01070}01070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01071}01071\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IPCC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01072}01072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClock(LL\_C2\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01073}01073\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01074}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_ga3fa80daa66178ede87fc4487be4f7218}{01074}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClock(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01075}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_gad9c232fde0efb086ff58c8bdbcc3ceb1}{01075}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClock(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01076}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_gabb083459b7bbd56c9b89db59bb75fdc2}{01076}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClock(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01077}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_ga65fb5b87a94f44358962ff1bba708084}{01077}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClock(LL\_AHB3\_GRP1\_PERIPH\_HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01078}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_ga9ed43b712a74183bd234652bab686ee6}{01078}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IPCC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClock(LL\_AHB3\_GRP1\_PERIPH\_IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01079}\mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_gacc14db2565af722699ef4b29221d2acd}{01079}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClock(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01080}01080\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01092}01092\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01093}01093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01094}01094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01095}01095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01096}01096\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01097}01097\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01098}01098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01099}01099\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01100}01100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01101}01101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClock(LL\_C2\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01102}01102\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01103}01103\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_IsEnabledClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01104}01104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_IsEnabledClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01105}01105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_IsEnabledClock(LL\_C2\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01106}01106\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01107}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_gadee5016adb1c8b62a5bb05f055859de0}{01107}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01108}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga64f92ab0c50168d2a218774cab279a4c}{01108}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01109}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga282522dda9557cf715be3ee13c031a5b}{01109}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01110}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_gad3bbe0639658ed2cc56f8328b26373ea}{01110}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01111}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga7570e5654fd61b44dabe0546e524c906}{01111}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01112}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga2ae540056d72f4230da38c082b6c34c1}{01112}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01113}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_gae291bd8b020dff7ea7f52fec61aa3f9d}{01113}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01114}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga22c9af6855a6f9f9c947497908adcc9f}{01114}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01115}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga9c3c0f83528521d1122fe9436271ec70}{01115}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01116}01116\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01117}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_gabafe8b8e253039c455ecd51bfbd60423}{01117}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_IsEnabledClock(LL\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01118}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga4d833e230faab6ea739dc136a0e875c7}{01118}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_IsEnabledClock(LL\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01119}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga1085236bff0042ce9f1c879f16ba27fb}{01119}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_IsEnabledClock(LL\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01120}01120\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01121}01121\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01122}\mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga9b26aff2638d1e0613b0ce0530f0cd48}{01122}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClock(LL\_APB1\_GRP1\_PERIPH\_WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01134}01134\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01135}01135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClock(LL\_C2\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01136}01136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01137}01137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClock(LL\_C2\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01138}01138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClock(LL\_C2\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01139}01139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01140}01140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClock(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01141}01141\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01142}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_ga533cce6e679e55d54b4381b2817fc974}{01142}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClock(LL\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01143}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a}{01143}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClock(LL\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01144}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e}{01144}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClock(LL\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01145}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27}{01145}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClock(LL\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01146}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_ga52afd021e3f0970ce10549dbfb69abac}{01146}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClock(LL\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01147}\mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_ga9cb697e01267c3ee783f0fabf3eefda1}{01147}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClock(LL\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01148}01148\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01160}01160\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01161}01161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ LL\_C2\_APB3\_GRP1\_IsEnabledClock(LL\_C2\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01162}01162\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01163}\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable__Status_ga612780164ef494e4b7423dbc5fdfc672}{01163}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ LL\_APB3\_GRP1\_IsEnabledClock(LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01164}01164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01165}01165\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01166}01166\ \textcolor{comment}{/*\ Aliases\ used\ by\ CubeMX\ for\ HAL\ SUBGHZ\ Init,\ MspInit\ and\ DeInit\ generation\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01167}\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable__Status_ga6e99f55b19c4812051306fb16260121d}{01167}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01176}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_ga87d828d91e67aaa931853a60779826c2}{01176}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ForceReset(LL\_AHB1\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01177}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_ga9135dece327ecc27f333f86dcf3ba8ee}{01177}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ForceReset(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01178}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_gaf0be736e6cdebf31eeded223acc25613}{01178}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ForceReset(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01179}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_gac08019940ac62ad1bcfb77e7dd30f57b}{01179}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ForceReset(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01180}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_gaf12ffda90699081f29cf76dab39b1944}{01180}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ForceReset(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01181}01181\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01182}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_ga23b6a1e77c4f045c29cc36a4b1e910b0}{01182}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ReleaseReset(LL\_AHB1\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01183}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_ga8f7eef8316c35175df11d77f5106d334}{01183}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ReleaseReset(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01184}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_gab7d22b3d82cd2616c8e3fa930e437757}{01184}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ReleaseReset(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01185}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_gaa0267f189d47ce74249231ca0766fe30}{01185}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ReleaseReset(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01186}\mbox{\hyperlink{group__RCC__AHB1__Force__Release__Reset_gab7426b24c0b9d6aaec3c17f98735a178}{01186}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ReleaseReset(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01195}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_gae82cd541f933be46ec8d6c3ea50d402c}{01195}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ForceReset(LL\_AHB2\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01196}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_gab329bd497cccffd979bcca9fd42bbc79}{01196}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ForceReset(LL\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01197}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_ga3b89be9638638ffce3ebd4f08a3b64cf}{01197}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ForceReset(LL\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01198}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}{01198}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ForceReset(LL\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01199}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_ga4f05c575d762edf40a6d17f88671b68d}{01199}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ForceReset(LL\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01200}01200\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01201}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_gae5bd400860d81b996fafa310df1f2eec}{01201}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ReleaseReset(LL\_AHB2\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01202}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_gad56e47c2eacd972491f94296053d0cc3}{01202}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ReleaseReset(LL\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01203}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_gaf03da3b36478071844fbd77df618a686}{01203}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ReleaseReset(LL\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01204}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_ga1df0e3536d3450435bdccdbe9c878736}{01204}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ReleaseReset(LL\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01205}\mbox{\hyperlink{group__RCC__AHB2__Force__Release__Reset_gaaf11aa8bacb98c4e567bbaa58635acec}{01205}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_ReleaseReset(LL\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01214}01214\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01215}01215\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IPCC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ForceReset(LL\_AHB3\_GRP1\_PERIPH\_IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01216}01216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IPCC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ReleaseReset(LL\_AHB3\_GRP1\_PERIPH\_IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01217}01217\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01218}01218\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01219}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_ga230a57ed6c129076b4fd17bdb07d79f6}{01219}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ForceReset(LL\_AHB3\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01220}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_ga0ff82a2f25f3467f6bfeed49d7bb468f}{01220}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ForceReset(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01221}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_gaa7995690ad5fa16a5de65bf9d25dd7e9}{01221}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ForceReset(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01222}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_gad5f1fa1feca39e3aaa09aee9a14015b9}{01222}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ForceReset(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01223}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_ga8d6514c08a35f3a5ce463791508bf509}{01223}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ForceReset(LL\_AHB3\_GRP1\_PERIPH\_HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01224}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_ga8b4f2a9ac8d2f458fdfc46be211cf2c8}{01224}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ForceReset(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01225}01225\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01226}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_ga200c904f6644fc13da81eed085bc6850}{01226}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ReleaseReset(LL\_AHB3\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01227}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_gafed103ee9d5705eaf30c2022f2643bc4}{01227}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ReleaseReset(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01228}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_ga4f8e4a7c836e7a048bbdeaa8d3ba1951}{01228}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ReleaseReset(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01229}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_gabdd1350e70f9c77e25ea67c9929003e8}{01229}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ReleaseReset(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01230}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_gac0005bad532952916fd5e7c3e025e5bb}{01230}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ReleaseReset(LL\_AHB3\_GRP1\_PERIPH\_HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01231}\mbox{\hyperlink{group__RCC__AHB3__Force__Release__Reset_gac79372a9136c0932a622b7c40b6f2f8e}{01231}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_ReleaseReset(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01240}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gaa18895c87ff88482233d6cf395e80177}{01240}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1L\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01241}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga1010b7c4a9122449860babb341f01d7b}{01241}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01242}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga869e4f5c1132e3dfce084099cf454c51}{01242}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01243}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gab4de80173ffa0e599baab0e76d562cc3}{01243}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01244}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga551c171f88af86ca985db634ac9e3275}{01244}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01245}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gaed404dfdc9bc032cf718b7ed17f664f0}{01245}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01246}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gaf0d824c0c76161daaefa6fd7ba2c0302}{01246}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01247}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gad8ea14ca039a7298fecf64b829dc6384}{01247}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01248}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga76cc40a6695938f9b0fb602a68a4ac31}{01248}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01249}01249\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01250}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga14baa94c3edea6bbab72d832a8e54e6f}{01250}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1H\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_ForceReset(LL\_APB1\_GRP2\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01251}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gae490f9c0107ca58b2881ee5237653076}{01251}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_ForceReset(LL\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01252}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gafaeb34a2efd7f91b417eee60045579fe}{01252}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_ForceReset(LL\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01253}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga7f72dd7e26af888a3e9d5ea861c87113}{01253}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_ForceReset(LL\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01254}01254\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01255}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga6f6e7048eca1abd1be132027f5b79465}{01255}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01256}01256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_APB1L\_FORCE\_RESET();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01257}01257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_APB1H\_FORCE\_RESET();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01258}01258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01259}01259\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01260}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga7dfde454ff8311d433c54ba8abf81d25}{01260}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1L\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01261}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga4b1b3b45c95788edb29ccd2bf6994826}{01261}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01262}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga8baebf28a2739de5f3c5ef72519b9499}{01262}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01263}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gacb910fd0c3c5a27d020ef3df20fce4c7}{01263}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01264}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}{01264}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01265}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga2fa8cc909b285813af86c253ec110356}{01265}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01266}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga383f01978613c3b08659efab5153b4b9}{01266}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01267}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga1ac476b29c9395378bc16a7c4df08c7c}{01267}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01268}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga70b1086ae23902e74a5a2a596a848430}{01268}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01269}01269\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01270}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gabec528aae84205f623c35e7408fa3a88}{01270}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1H\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_ReleaseReset(LL\_APB1\_GRP2\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01271}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga2353b603aec972b0bc0afa52ce78ad42}{01271}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_ReleaseReset(LL\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01272}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga55d7026280dfc8ef6c58f573412c3c4a}{01272}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_ReleaseReset(LL\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01273}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_gaca9be6ebd880ff54875f7cad38777528}{01273}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_ReleaseReset(LL\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01274}01274\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01275}\mbox{\hyperlink{group__RCC__APB1__Force__Release__Reset_ga9d0742ab271ace3dbe1a4e83de3d017b}{01275}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01276}01276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_APB1L\_RELEASE\_RESET();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01277}01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_APB1H\_RELEASE\_RESET();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01278}01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01287}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga8788da8c644ad0cc54912baede7d49b4}{01287}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01288}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga915c2f73eef5fc0e95d76219280ef6c0}{01288}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01289}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_gac423d6a52fa42423119844e4a7d68c7b}{01289}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01290}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}{01290}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01291}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}{01291}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01292}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga08cdf6a4295cfb02eae6a70aecf2e3ee}{01292}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01293}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga829f154bfefa2317311c97650f1264aa}{01293}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01294}01294\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01295}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_gae1e413d623154942d5bbe89769161ece}{01295}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01296}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga06411259bd987c32186d5851815cbd59}{01296}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01297}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga1857f223177c9548ce1bae9753e0a7b4}{01297}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01298}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_gad7b4bc8c8a9146529a175c45eecf25e5}{01298}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01299}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga243061674e38d05d222697046d43813a}{01299}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01300}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_gaccce3b7168e4357d179cb5c978a7bfe6}{01300}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01301}\mbox{\hyperlink{group__RCC__APB2__Force__Release__Reset_ga48ebe709fd10e1594c70752a05644a85}{01301}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01310}\mbox{\hyperlink{group__RCC__APB3__Force__Release__Reset_ga63084f40abfd18f7ebe8fec367cc13cc}{01310}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB3\_GRP1\_ForceReset(LL\_APB3\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01311}\mbox{\hyperlink{group__RCC__APB3__Force__Release__Reset_ga9c7aae22704c4435b5d70fb8f20bf6bb}{01311}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ LL\_APB3\_GRP1\_ForceReset(LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01312}01312\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01313}\mbox{\hyperlink{group__RCC__APB3__Force__Release__Reset_gac4ec64e3a68e07e0cc6d08d0b921ea4d}{01313}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_APB3\_GRP1\_ReleaseReset(LL\_APB3\_GRP1\_PERIPH\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01314}\mbox{\hyperlink{group__RCC__APB3__Force__Release__Reset_gad15154bfa13e14abe8d51e50c68b2658}{01314}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ LL\_APB3\_GRP1\_ReleaseReset(LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01315}01315\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01316}01316\ \textcolor{comment}{/*\ Aliases\ used\ by\ CubeMX\ for\ HAL\ SUBGHZ\ Init,\ MspInit\ and\ DeInit\ generation\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01317}\mbox{\hyperlink{group__RCC__APB3__Force__Release__Reset_ga31fd331e4339bf206d31901c5712f955}{01317}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SUBGHZSPI\_FORCE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01318}\mbox{\hyperlink{group__RCC__APB3__Force__Release__Reset_ga0c717e18c4b62b353dee3c14d25b0298}{01318}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SUBGHZSPI\_RELEASE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01327}\mbox{\hyperlink{group__RCC__SUBGHZ__Force__Release__Reset_gad8aba10010dbd0bacf692c799bb93aa7}{01327}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_RADIO\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_RFRST)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01328}01328\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01329}\mbox{\hyperlink{group__RCC__SUBGHZ__Force__Release__Reset_ga3178bfb44632aa00eb8df56b1887cda6}{01329}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_RADIO\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_RFRST)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01342}01342\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01343}01343\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_EnableClockSleep(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01344}01344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_EnableClockSleep(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01345}01345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_EnableClockSleep(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01346}01346\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_EnableClockSleep(LL\_C2\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01347}01347\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01348}01348\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_DisableClockSleep(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01349}01349\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_DisableClockSleep(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01350}01350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_DisableClockSleep(LL\_C2\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01351}01351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_DisableClockSleep(LL\_C2\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01352}01352\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01353}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga568e4d004285fe009bc4e5d33e13af61}{01353}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_EnableClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01354}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga16c048816a705de87bb5fd3ce4003a82}{01354}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_EnableClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01355}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gae2b3f9ae2f2c0545d22d4dec67069556}{01355}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_EnableClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01356}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gab9b6703f096a151a86df9d76d4945cda}{01356}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_EnableClockSleep(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01357}01357\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01358}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga8786d21490439ef0564edff087203245}{01358}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_DisableClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01359}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga6af5c50e1a578bcc17c9514c5ab976c9}{01359}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_DisableClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01360}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga914fd2f40317c4abb2ce2683e40b8626}{01360}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ LL\_AHB1\_GRP1\_DisableClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01361}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gaf63d9f5ce9a6922314054a94ee85eac0}{01361}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_DisableClockSleep(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01362}01362\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01375}01375\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01376}01376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_EnableClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01377}01377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_EnableClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01378}01378\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_EnableClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01379}01379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_EnableClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01380}01380\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01381}01381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_DisableClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01382}01382\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_DisableClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01383}01383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_DisableClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01384}01384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_DisableClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01385}01385\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01386}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gaff8820b47bd3764e7cded76b9368460b}{01386}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_EnableClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01387}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga0e718efc965ab07752cd865c3f33551a}{01387}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_EnableClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01388}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gac62505cc695d985fcf18ca1fd2f1a421}{01388}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_EnableClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01389}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga3e9419b44e83ed1e6951801c390a69ad}{01389}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_EnableClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01390}01390\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01391}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gad6753edbd9047eeac39ae4f234642942}{01391}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_DisableClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01392}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}{01392}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_DisableClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01393}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga293f9870ba631d23f8011bad12420f83}{01393}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_DisableClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01394}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga3150a9552cca2ec7e0f00d799fc52adb}{01394}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_DisableClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01395}01395\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01408}01408\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01409}01409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01410}01410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01411}01411\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01412}01412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_SRAM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01413}01413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_SRAM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01414}01414\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_EnableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01415}01415\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01416}01416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01417}01417\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01418}01418\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01419}01419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_SRAM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01420}01420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_SRAM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01421}01421\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_DisableClockSleep(LL\_C2\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01422}01422\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01423}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga25525641b27c11e36b20f95dc7d83ba5}{01423}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01424}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_gaf2244846bb0a06905a8f27bb4e29f1b0}{01424}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01425}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga03ec704e7309312630b3a572fb6f8856}{01425}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01426}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}{01426}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_SRAM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01427}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga485ced56558657be69e01a48e5d62f6d}{01427}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_SRAM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01428}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga48733d5087a91250ee7248adc6b835b2}{01428}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_EnableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01429}01429\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01430}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga6cdf1d3a41fabcfd8071d374d1f282f2}{01430}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01431}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga1c9991c4bef40b4fa677c22ba2c90cee}{01431}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01432}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}{01432}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01433}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga725f14ee455c726c2a99be4714180dac}{01433}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_SRAM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01434}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga6313cca024215b6681c273ea588e2ecf}{01434}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_SRAM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01435}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga929bb0b8ae2f4da5481d73f265cacce0}{01435}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_DisableClockSleep(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01436}01436\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01449}01449\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01450}01450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01451}01451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01452}01452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01453}01453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01454}01454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01455}01455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01456}01456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01457}01457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01458}01458\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_EnableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01459}01459\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01460}01460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_EnableClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01461}01461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_EnableClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01462}01462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_EnableClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01463}01463\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01464}01464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01465}01465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01466}01466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01467}01467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01468}01468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01469}01469\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01470}01470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01471}01471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01472}01472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_DisableClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01473}01473\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01474}01474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_DisableClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01475}01475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_DisableClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01476}01476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP2\_DisableClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01477}01477\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01478}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga975142c90b4e1baf21b361524518235d}{01478}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01479}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga29c965bb75607a232984ea40981b2991}{01479}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01480}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316}{01480}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01481}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495}{01481}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01482}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga894dbeada170b01faef303d35de84917}{01482}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01483}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c}{01483}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01484}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga989121c3284e586d4fb14549d15dc0db}{01484}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01485}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gad50feef6d1bdd1d254d96ce2786a502b}{01485}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01486}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae4782a5ec14457be65b7329655014ef7}{01486}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01487}01487\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01488}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab94c265a4ca002e409bec72c7554cefb}{01488}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_EnableClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01489}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga458e8b510bea25ae7b8ac85227583295}{01489}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_EnableClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01490}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gad8ed5eb87e476b99c98c7918c34b7c1d}{01490}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_EnableClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01491}01491\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01492}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}{01492}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01493}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga522131685c8187c60751f28bddd4c907}{01493}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01494}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17}{01494}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01495}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec}{01495}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01496}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}{01496}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01497}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd}{01497}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01498}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga6bd3af59e8a11e3321a41bc29ba51f18}{01498}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01499}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab24893ba4a827492272e611d2756d928}{01499}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01500}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga5f05fa1cd35c33e8c10ee13eca75e304}{01500}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01501}01501\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01502}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaea69ea8dcb91d9778c2d917ed1f4cf47}{01502}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ LL\_APB1\_GRP2\_DisableClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01503}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3a0712524061bcf92235794d83a84f9c}{01503}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_DisableClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01504}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga9b663d4793c921b3d1ffce0daf3bab05}{01504}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_APB1\_GRP2\_DisableClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01505}01505\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01506}01506\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01507}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26}{01507}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_EnableClockSleep(LL\_APB1\_GRP1\_PERIPH\_WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01508}01508\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01509}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e}{01509}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_DisableClockSleep(LL\_APB1\_GRP1\_PERIPH\_WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01522}01522\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01523}01523\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01524}01524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01525}01525\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01526}01526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01527}01527\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01528}01528\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_EnableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01529}01529\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01530}01530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01531}01531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01532}01532\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01533}01533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01534}01534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01535}01535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_DisableClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01536}01536\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01537}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga85048dead5f8505eaf8dc96d2806caf0}{01537}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClockSleep(LL\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01538}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga6ce02f1b2689c664010bebc2363d1db4}{01538}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01539}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga41997855b2cc7563c8ed0c9873d32daf}{01539}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClockSleep(LL\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01540}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga454514918be60a95069da332eb212712}{01540}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClockSleep(LL\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01541}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga9d7cd1e7ba9c04c2a37cf547b07a27aa}{01541}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01542}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_gaa4eb2686ca0bb9c4c816e7f708b03c1c}{01542}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_EnableClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01543}01543\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01544}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga0044305105587fff79e90770998a8744}{01544}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClockSleep(LL\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01545}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga990bf7664ac6c430c239eab292ec7ed5}{01545}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01546}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga2abe90eeb15890f45e28e8926bf70838}{01546}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClockSleep(LL\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01547}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}{01547}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClockSleep(LL\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01548}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_gaa98366992888d759ed4cd6734fd1e706}{01548}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01549}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable_ga9fd10178bcccbf50e734d39da1340cdf}{01549}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_DisableClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01550}01550\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01563}01563\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01564}01564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ LL\_C2\_APB3\_GRP1\_EnableClockSleep(LL\_C2\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01565}01565\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01566}01566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ LL\_C2\_APB3\_GRP1\_DisableClockSleep(LL\_C2\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01567}01567\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01568}\mbox{\hyperlink{group__RCC__APB3__Clock__Sleep__Enable__Disable_ga389345f25c960ad1d7a36251718ee9a3}{01568}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ LL\_APB3\_GRP1\_EnableClockSleep(LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01569}01569\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01570}\mbox{\hyperlink{group__RCC__APB3__Clock__Sleep__Enable__Disable_ga9aa719202927bae2a10de3e3d3d15e6f}{01570}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ LL\_APB3\_GRP1\_DisableClockSleep(LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01571}01571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01572}01572\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01573}01573\ \textcolor{comment}{/*\ Aliases\ used\ by\ CubeMX\ for\ HAL\ SUBGHZ\ Init,\ MspInit\ and\ DeInit\ generation\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01574}\mbox{\hyperlink{group__RCC__APB3__Clock__Sleep__Enable__Disable_ga67820febeb3e5f0522dd5f9a0af365e0}{01574}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01575}\mbox{\hyperlink{group__RCC__APB3__Clock__Sleep__Enable__Disable_ga88c3669f85e8bf9fa595b35ecd774a02}{01575}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SUBGHZSPI\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01588}01588\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01589}01589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_IsEnabledClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01590}01590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_IsEnabledClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01591}01591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ LL\_C2\_AHB1\_GRP1\_IsEnabledClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01592}01592\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_C2\_AHB1\_GRP1\_IsEnabledClockSleep(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01593}01593\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01594}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status_ga2840d82c5565e7690a69a6848fa50fea}{01594}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_AHB1\_GRP1\_IsEnabledClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01595}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status_gaffd54b2e17f88a7dbf9f3d30c728d8f1}{01595}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_AHB1\_GRP1\_IsEnabledClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01596}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status_ga23198aaf4a23a26c673ef84ba7858f9e}{01596}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ LL\_AHB1\_GRP1\_IsEnabledClockSleep(LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01597}\mbox{\hyperlink{group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status_ga1983077cf8fed9d77dbb4950a46a3b7e}{01597}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_AHB1\_GRP1\_IsEnabledClockSleep(LL\_AHB1\_GRP1\_PERIPH\_CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01598}01598\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01611}01611\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01612}01612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01613}01613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01614}01614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01615}01615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_AHB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01616}01616\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01617}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gabfca340e2266b35f9eb8bda9f24fb272}{01617}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_AHB2\_GRP1\_IsEnabledClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01618}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gae5f9c8d570ca5ce52bd3d1766ad96265}{01618}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_AHB2\_GRP1\_IsEnabledClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01619}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga91d9bb261e4eb51ae5c83276ca94ba9e}{01619}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_AHB2\_GRP1\_IsEnabledClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01620}\mbox{\hyperlink{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gac60e430f28a40aecfc376ad9c00e94f5}{01620}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_AHB2\_GRP1\_IsEnabledClockSleep(LL\_AHB2\_GRP1\_PERIPH\_GPIOH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01621}01621\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01634}01634\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01635}01635\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01636}01636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01637}01637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01638}01638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_SRAM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01639}01639\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_SRAM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01640}01640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01641}01641\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01642}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga7acc4b96fb83eb7773446d0346a73650}{01642}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01643}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga836e01a8d8cbd84abe80475aa68f009d}{01643}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_AES)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01644}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga536dc31ed0e24ad8b82f5b8c2a920b42}{01644}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01645}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga2efc49cf2ff318aa9ce6300b77b01a6c}{01645}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_SRAM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01646}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga39511ffeafa47299604652cb2603e519}{01646}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_SRAM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01647}\mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_gaa385b298d6125a8dc4fd3b49e23f0d26}{01647}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_AHB3\_GRP1\_IsEnabledClockSleep(LL\_AHB3\_GRP1\_PERIPH\_FLASH)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01648}01648\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01661}01661\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01662}01662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01663}01663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01664}01664\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01665}01665\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01666}01666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01667}01667\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01668}01668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01669}01669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01670}01670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01671}01671\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01672}01672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ LL\_C2\_APB1\_GRP2\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01673}01673\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_C2\_APB1\_GRP2\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01674}01674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_C2\_APB1\_GRP2\_IsEnabledClockSleep(LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01675}01675\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01676}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf38181befdeecf6a61c03885d3645bf1}{01676}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01677}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga5725eae36a3d882c47e39d00667cfdd6}{01677}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_RTCAPB)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01678}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga91dc6d0fdf5c1c70158336df3bf5e097}{01678}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_USART2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01679}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad6ee3d390b2b2748575725f5b0c42cfc}{01679}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01680}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga39a3efabea0fb3cffae7be7726dd668e}{01680}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01681}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffe9902aa539eca59920b6b165bd1c71}{01681}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01682}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaae09cbe8d45bdf89178a4adfed223f4b}{01682}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_I2C3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01683}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad97aab0cffdef7edd52e48e0e5bef9dc}{01683}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01684}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffbc4ed076ab667f6d48b734a8d2220e}{01684}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01685}01685\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01686}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gabfabd5ae7c0d36c5971387ed58059f67}{01686}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ LL\_APB1\_GRP2\_IsEnabledClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01687}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga448c06537741a356609e5f9dfa27509e}{01687}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_APB1\_GRP2\_IsEnabledClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPTIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01688}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf946200af5edff168dc7be8ea0e03b15}{01688}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_APB1\_GRP2\_IsEnabledClockSleep(LL\_APB1\_GRP2\_PERIPH\_LPTIM3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01689}01689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01690}01690\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01691}\mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga60b229aff9ca29a44a5470f52a48bb2f}{01691}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_APB1\_GRP1\_IsEnabledClockSleep(LL\_APB1\_GRP1\_PERIPH\_WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01704}01704\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01705}01705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01706}01706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01707}01707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01708}01708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01709}01709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01710}01710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_C2\_APB2\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01711}01711\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01712}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable__Status_ga126e8386d8fd2c08f3d55459aa36df66}{01712}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClockSleep(LL\_APB2\_GRP1\_PERIPH\_ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01713}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable__Status_ga0b265851c7557da6b372ff462819caa9}{01713}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01714}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable__Status_ga2db4e1edb831584a39e791c16edfea28}{01714}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClockSleep(LL\_APB2\_GRP1\_PERIPH\_SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01715}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable__Status_ga1059a391a514543547809a524b4cdf0d}{01715}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClockSleep(LL\_APB2\_GRP1\_PERIPH\_USART1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01716}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable__Status_gacb9f81eb8d1fe44a89ac57c1fc3a5b2f}{01716}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01717}\mbox{\hyperlink{group__RCC__APB2__Clock__Sleep__Enable__Disable__Status_ga29de4124122709afb5d1497b9de3926b}{01717}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ LL\_APB2\_GRP1\_IsEnabledClockSleep(LL\_APB2\_GRP1\_PERIPH\_TIM17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01718}01718\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01731}01731\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01732}01732\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01733}01733\ \textcolor{preprocessor}{\ \ LL\_C2\_APB3\_GRP1\_IsEnabledClockSleep(LL\_C2\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01734}01734\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01735}\mbox{\hyperlink{group__RCC__APB3__Clock__Sleep__Enable__Disable__Status_ga6995ece6678319c0ca36c6fe3ae9a3b9}{01735}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01736}01736\ \textcolor{preprocessor}{\ \ LL\_APB3\_GRP1\_IsEnabledClockSleep(LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01737}01737\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01738}01738\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01739}01739\ \textcolor{comment}{/*\ Aliases\ used\ by\ CubeMX\ for\ HAL\ SUBGHZ\ Init,\ MspInit\ and\ DeInit\ generation\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01740}\mbox{\hyperlink{group__RCC__APB3__Clock__Sleep__Enable__Disable__Status_ga49c5715b4800e95456dc8b58b50ef89a}{01740}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SUBGHZ\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_SLEEP\_ENABLED()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01755}\mbox{\hyperlink{group__RCC__Backup__Domain__Reset_ga3bf7da608ff985873ca8e248fb1dc4f0}{01755}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_FORCE()\ \ \ LL\_RCC\_ForceBackupDomainReset()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01756}\mbox{\hyperlink{group__RCC__Backup__Domain__Reset_ga14f32622c65f4ae239ba8cb00d510321}{01756}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_RELEASE()\ LL\_RCC\_ReleaseBackupDomainReset()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01773}\mbox{\hyperlink{group__RCC__RTC__Clock__Configuration_gab7cc36427c31da645a0e38e181f8ce0f}{01773}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_RCC\_EnableRTC()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01774}\mbox{\hyperlink{group__RCC__RTC__Clock__Configuration_gaab5eeb81fc9f0c8d4450069f7a751855}{01774}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_DISABLE()\ \ \ \ \ \ \ \ LL\_RCC\_DisableRTC()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01789}\mbox{\hyperlink{group__RCC__Exported__Macros_gaab944f562b53fc74bcc0e4958388fd42}{01789}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_ENABLE()\ \ LL\_RCC\_HSI\_Enable()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01790}01790\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01798}\mbox{\hyperlink{group__RCC__Exported__Macros_ga0c0dc8bc0ef58703782f45b4e487c031}{01798}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_DISABLE()\ LL\_RCC\_HSI\_Disable()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01799}01799\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01808}\mbox{\hyperlink{group__RCC__Exported__Macros_ga74c3b20fdb9a7672c50aa97bb46537b1}{01808}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICALIBRATIONVALUE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01809}01809\ \textcolor{preprocessor}{\ \ LL\_RCC\_HSI\_SetCalibTrimming(\_\_HSICALIBRATIONVALUE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01810}01810\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01818}\mbox{\hyperlink{group__RCC__Exported__Macros_ga0a7d0e174acf397e7d1410dddc54486b}{01818}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSIAUTOMATIC\_START\_ENABLE()\ \ \ LL\_RCC\_HSI\_EnableAutoFromStop()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01819}\mbox{\hyperlink{group__RCC__Exported__Macros_gaf9bd79bc1e116a980b1218af2f4b3597}{01819}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSIAUTOMATIC\_START\_DISABLE()\ \ LL\_RCC\_HSI\_DisableAutoFromStop()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01820}01820\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01829}\mbox{\hyperlink{group__RCC__Exported__Macros_gae069a430441e0547d753a7b47feaebd1}{01829}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_ENABLE()\ \ \ \ \ LL\_RCC\_HSI\_EnableInStopMode()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01830}\mbox{\hyperlink{group__RCC__Exported__Macros_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61}{01830}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_DISABLE()\ \ \ \ LL\_RCC\_HSI\_DisableInStopMode()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01831}01831\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01849}\mbox{\hyperlink{group__RCC__Exported__Macros_gaf6797e8502d134483ba092f5d4345c70}{01849}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_ENABLE()\ \ LL\_RCC\_MSI\_Enable()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01850}\mbox{\hyperlink{group__RCC__Exported__Macros_ga49c15fd232bd099f020e508fe9c3cd12}{01850}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_DISABLE()\ LL\_RCC\_MSI\_Disable()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01851}01851\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01862}\mbox{\hyperlink{group__RCC__Exported__Macros_ga2e9aac4b5b3049bf2e10d04f2424e0ce}{01862}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_CALIBRATIONVALUE\_ADJUST(\_\_MSICALIBRATIONVALUE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01863}01863\ \textcolor{preprocessor}{\ \ LL\_RCC\_MSI\_SetCalibTrimming(\_\_MSICALIBRATIONVALUE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01864}01864\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01891}\mbox{\hyperlink{group__RCC__Exported__Macros_gafe679885cf67635d1ec8c36eb9bc4688}{01891}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_RANGE\_CONFIG(\_\_MSIRANGEVALUE\_\_)\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01892}01892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_MSIRGSEL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01893}01893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CR,\ RCC\_CR\_MSIRANGE,\ (\_\_MSIRANGEVALUE\_\_));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01894}01894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01895}01895\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01907}\mbox{\hyperlink{group__RCC__Exported__Macros_gab9ea8235fad928775ea22e112b18cb59}{01907}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MSI\_STANDBY\_RANGE\_CONFIG(\_\_MSIRANGEVALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01908}01908\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>CSR,\ RCC\_CSR\_MSISRANGE,\ (\_\_MSIRANGEVALUE\_\_)\ <<\ 4U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01909}01909\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01926}\mbox{\hyperlink{group__RCC__Exported__Macros_gaad04b0c76f81734ba4881d97321667b9}{01926}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_MSI\_RANGE()\ \ ((READ\_BIT(RCC-\/>CR,\ RCC\_CR\_MSIRGSEL)\ !=\ 0U)\ ?\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01927}01927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(READ\_BIT(RCC-\/>CR,\ RCC\_CR\_MSIRANGE))\ :\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01928}01928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_MSISRANGE)\ >>\ 4))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01929}01929\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01939}\mbox{\hyperlink{group__RCC__Exported__Macros_ga560de8b8991db4a296de878a7a8aa58b}{01939}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_RCC\_LSI\_Enable()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01940}\mbox{\hyperlink{group__RCC__Exported__Macros_ga4f96095bb4acda60b7f66d5d927da181}{01940}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_DISABLE()\ \ \ \ \ \ \ \ LL\_RCC\_LSI\_Disable()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01941}01941\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01965}\mbox{\hyperlink{group__RCC__Exported__Macros_gaa3d98648399f15d02645ef84f6ca8e4b}{01965}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01966}01966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01967}01967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01968}01968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_HSE\_Enable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01969}01969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01970}01970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS\_PWR)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01971}01971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01972}01972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_HSE\_EnableTcxo();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01973}01973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_HSE\_Enable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01974}01974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01975}01975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01976}01976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01977}01977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_HSE\_Disable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01978}01978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_HSE\_DisableTcxo();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01979}01979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01980}01980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01981}01981\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01988}\mbox{\hyperlink{group__RCC__Exported__Macros_ga36124c235f5ba5e777f6c5bf5106cb82}{01988}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_DIV2\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_RCC\_HSE\_EnableDiv2()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01989}\mbox{\hyperlink{group__RCC__Exported__Macros_ga400c3f32d51e5b96a6e18de8a81b103e}{01989}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_DIV2\_DISABLE()\ \ \ \ \ \ \ \ LL\_RCC\_HSE\_DisableDiv2()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l01990}01990\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02011}\mbox{\hyperlink{group__RCC__Exported__Macros_ga6b2b48f429e347c1c9c469122c64798b}{02011}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02012}02012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02013}02013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02014}02014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSE\_Enable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02015}02015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02016}02016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02017}02017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02018}02018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSE\_EnableBypass();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02019}02019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSE\_Enable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02020}02020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02021}02021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02022}02022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02023}02023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSE\_Disable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02024}02024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_LSE\_DisableBypass();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02025}02025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02026}02026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02027}02027\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02052}\mbox{\hyperlink{group__RCC__Exported__Macros_ga2d6c4c7e951bfd007d26988fbfe6eaa4}{02052}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTC\_CLKSOURCE\_\_)\ \ LL\_RCC\_SetRTCClockSource(\_\_RTC\_CLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02053}02053\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02061}\mbox{\hyperlink{group__RCC__Exported__Macros_gad40d00ff1c984ebd011ea9f6e7f93c44}{02061}}\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_GET\_RTC\_SOURCE()\ LL\_RCC\_GetRTCClockSource()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02062}02062\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02071}\mbox{\hyperlink{group__RCC__Exported__Macros_gaaf196a2df41b0bcbc32745c2b218e696}{02071}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_ENABLE()\ \ \ \ \ \ \ \ \ LL\_RCC\_PLL\_Enable()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02072}\mbox{\hyperlink{group__RCC__Exported__Macros_ga718a6afcb1492cc2796be78445a7d5ab}{02072}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_DISABLE()\ \ \ \ \ \ \ \ LL\_RCC\_PLL\_Disable()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02073}02073\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02085}\mbox{\hyperlink{group__RCC__Exported__Macros_gaf9a8466f991888332ec978dc92c62d7d}{02085}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02086}02086\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02122}\mbox{\hyperlink{group__RCC__Exported__Macros_ga2e63bb89de4a4f0c2365fe9033bd4f48}{02122}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_,\_\_PLLR\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02123}02123\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02124}02124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02125}02125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\ \ \ |\ RCC\_PLLCFGR\_PLLQ\ |\ RCC\_PLLCFGR\_PLLR),\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02126}02126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)\ (\_\_PLLSOURCE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02127}02127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02128}02128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02129}02129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02130}02130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLQ\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02131}02131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLR\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02132}02132\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02141}\mbox{\hyperlink{group__RCC__Exported__Macros_ga3ea1390f8124e2b3b8d53e95541d6e53}{02141}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE()\ \ LL\_RCC\_PLL\_GetMainSource()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02142}02142\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02156}\mbox{\hyperlink{group__RCC__Exported__Macros_gaab70beccea4c82e4acc69befcdb5e862}{02156}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_ENABLE(\_\_PLLCLOCKOUT\_\_)\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02157}02157\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02158}\mbox{\hyperlink{group__RCC__Exported__Macros_gaee19cf9a5cb792b5c9a94ad88103ab93}{02158}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_DISABLE(\_\_PLLCLOCKOUT\_\_)\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02159}02159\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02170}\mbox{\hyperlink{group__RCC__Exported__Macros_ga8df63b4aaea1551f9d4ba3fe22360cbb}{02170}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG(\_\_PLLCLOCKOUT\_\_)\ \ READ\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02171}02171\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02182}\mbox{\hyperlink{group__RCC__Exported__Macros_gaa29be28740b3d480e83efbc2e695c1b8}{02182}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_SYSCLKSOURCE\_\_)\ \ LL\_RCC\_SetSysClkSource(\_\_SYSCLKSOURCE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02183}02183\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02192}\mbox{\hyperlink{group__RCC__Exported__Macros_gac99c2453d9e77c8b457acc0210e754c2}{02192}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE()\ \ LL\_RCC\_GetSysClkSource()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02193}02193\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02208}\mbox{\hyperlink{group__RCC__Exported__Macros_gad6731530ebbbcc0696e9bd94eb0d2724}{02208}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_)\ \ LL\_RCC\_LSE\_SetDriveCapability(\_\_LSEDRIVE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02209}02209\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02218}\mbox{\hyperlink{group__RCC__Exported__Macros_ga3e665d8b6f33fd9371bb4fff4ce54811}{02218}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG(\_\_STOPWUCLK\_\_)\ \ LL\_RCC\_SetClkAfterWakeFromStop(\_\_STOPWUCLK\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02219}02219\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02220}02220\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02242}\mbox{\hyperlink{group__RCC__Exported__Macros_ga7e5f7f1efc92794b6f0e96068240b45e}{02242}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \ LL\_RCC\_ConfigMCO((\_\_MCOCLKSOURCE\_\_),\ (\_\_MCODIV\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02243}02243\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02261}\mbox{\hyperlink{group__RCC__Flags__Interrupts__Management_ga180fb20a37b31a6e4f7e59213a6c0405}{02261}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ SET\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02262}02262\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02275}\mbox{\hyperlink{group__RCC__Flags__Interrupts__Management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{02275}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ CLEAR\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02276}02276\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02290}\mbox{\hyperlink{group__RCC__Flags__Interrupts__Management_ga9d8ab157f58045b8daf8136bee54f139}{02290}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ (RCC-\/>CICR\ =\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02291}02291\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02305}\mbox{\hyperlink{group__RCC__Flags__Interrupts__Management_ga134af980b892f362c05ae21922cd828d}{02305}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_)\ ((RCC-\/>CIFR\ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02306}02306\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02312}\mbox{\hyperlink{group__RCC__Flags__Interrupts__Management_gaf28c11b36035ef1e27883ff7ee2c46b0}{02312}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS()\ LL\_RCC\_ClearResetFlags()}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02313}02313\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02336}\mbox{\hyperlink{group__RCC__Flags__Interrupts__Management_gae2d7d461630562bf2a2ddb31b1f96449}{02336}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02337}02337\ \textcolor{preprocessor}{\ \ (((((((\_\_FLAG\_\_)\ >>\ REG\_INDEX\_POS)\ ==\ CR\_REG\_INDEX)\ ?\ RCC-\/>CR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02338}02338\ \textcolor{preprocessor}{\ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ REG\_INDEX\_POS)\ ==\ BDCR\_REG\_INDEX)\ ?\ RCC-\/>BDCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02339}02339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ REG\_INDEX\_POS)\ ==\ CSR\_REG\_INDEX)\ ?\ RCC-\/>CSR\ :\ RCC-\/>CIFR)))\ \&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02340}02340\ \textcolor{preprocessor}{\ \ \ \ \ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))\ !=\ RESET)\ ?\ 1UL\ :\ 0UL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02341}02341\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02350}02350\ \textcolor{comment}{/*\ Include\ RCC\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02351}02351\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h}{stm32wlxx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02352}02352\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02353}02353\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02363}02363\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ****************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02364}\mbox{\hyperlink{group__RCC__Exported__Functions__Group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{02364}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__RCC__Exported__Functions__Group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02365}\mbox{\hyperlink{group__RCC__Exported__Functions__Group1_ga9c504088722e03830df6caad932ad06b}{02365}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__RCC__Exported__Functions__Group1_ga9c504088722e03830df6caad932ad06b}{HAL\_RCC\_OscConfig}}(\mbox{\hyperlink{structRCC__OscInitTypeDef}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02366}\mbox{\hyperlink{group__RCC__Exported__Functions__Group1_gad0a4b5c7459219fafc15f3f867563ef3}{02366}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__RCC__Exported__Functions__Group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\_RCC\_ClockConfig}}(\mbox{\hyperlink{structRCC__ClkInitTypeDef}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02367}02367\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02376}02376\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02377}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{02377}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\_RCC\_MCOConfig}}(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02378}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gaa0f440ce71c18e95b12b2044cc044bea}{02378}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\_RCC\_EnableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02379}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga887cafe88b21a059061b077a1e3fa7d8}{02379}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02380}02380\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02381}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{02381}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02382}02382\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02383}02383\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetHCLK2Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02384}02384\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02385}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga6aa0e63ccbcbee995b8a5ba3abcb8cc7}{02385}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga6aa0e63ccbcbee995b8a5ba3abcb8cc7}{HAL\_RCC\_GetHCLK3Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02386}02386\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02387}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gab3042d8ac5703ac696cabf0ee461c599}{02387}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\_RCC\_GetPCLK1Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02388}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gabbd5f8933a5ee05e4b3384e33026aca1}{02388}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gabbd5f8933a5ee05e4b3384e33026aca1}{HAL\_RCC\_GetPCLK2Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02389}02389\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02390}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gae2f9413fc447c2d7d6af3a8669c77b36}{02390}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{structRCC__OscInitTypeDef}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02391}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gabc95375dfca279d88b9ded9d063d2323}{02391}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\_RCC\_GetClockConfig}}(\mbox{\hyperlink{structRCC__ClkInitTypeDef}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02392}02392\ \textcolor{comment}{/*\ LSE\ \&\ HSE\ CSS\ NMI\ IRQ\ handler\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02393}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga0c124cf403362750513cae7fb6e6b195}{02393}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\_RCC\_NMI\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02394}02394\ \textcolor{comment}{/*\ User\ Callbacks\ in\ non\ blocking\ mode\ (IT\ mode)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02395}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gaa05b9157de5a48617bd06eb6aafa68aa}{02395}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_gaa05b9157de5a48617bd06eb6aafa68aa}{HAL\_RCC\_CSSCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02396}02396\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02397}\mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga77803b82af5414509017b2c57e8bc1a2}{02397}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__RCC__Exported__Functions__Group2_ga77803b82af5414509017b2c57e8bc1a2}{HAL\_RCC\_GetResetSource}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02414}02414\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02415}02415\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02416}02416\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02417}02417\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__rcc_8h_source_l02418}02418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32WLxx\_HAL\_RCC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
