# DFT_Verilog_Project2_shiftregister

## ğŸ“ Project Structure
DFT_Verilog_Project2_shiftregister
â”œâ”€â”€ RTL
â”‚   â””â”€â”€ Shift_register.v
â”œâ”€â”€ Testbench
â”‚   â””â”€â”€ tb.v
â”œâ”€â”€ waveform_shift_register.png
â””â”€â”€ README.md
## ğŸ“„ Description

- `Shift_register.v`: Verilog module implementing a 4-bit shift register with `clk`, `rst_n`, `scan_en`, and `scan_in` ports.  
- `tb.v`: Testbench for generating input vectors and generating `.vcd` output.  
- `waveform_shift_register.png`: Simulation waveform captured from GTKWave for functional verification.

## âœ… Simulation Output

![waveform_shift_register](./waveform_shift_register.png)


Author
Vishal Singh
