Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 10 20:57:29 2017
| Host         : DESKTOP-9UFTEMN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Project_7u7d_control_sets_placed.rpt
| Design       : Project_7u7d
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              73 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------+-----------------------------+------------------+----------------+
|            Clock Signal           |                Enable Signal               |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------------------+-----------------------------+------------------+----------------+
|  Display/XLXI_10/XLXI_76/XLXN_116 |                                            |                             |                1 |              2 |
|  clk_IBUF_BUFG                    | Control/random[3]_i_1_n_0                  |                             |                1 |              4 |
|  clk_IBUF_BUFG                    | Random_Number_Generator/random1[3]_i_1_n_0 |                             |                1 |              4 |
|  clk_IBUF_BUFG                    | Control/p1_bid[7]_i_1_n_0                  |                             |                2 |              8 |
|  clk_IBUF_BUFG                    | Control/p2_bid[7]_i_1_n_0                  |                             |                2 |              8 |
|  clk_IBUF_BUFG                    | Control/p1_money[10]_i_1_n_0               |                             |                4 |             11 |
|  clk_IBUF_BUFG                    | Control/p_0_out                            |                             |                6 |             11 |
|  clk_IBUF_BUFG                    | Control/tax[10]_i_1_n_0                    |                             |                4 |             11 |
|  clk_IBUF_BUFG                    | Control/ssd[15]_i_1_n_0                    |                             |               14 |             16 |
|  clk_IBUF_BUFG                    | Control/counter[30]_i_2_n_0                | Control/counter[30]_i_1_n_0 |               13 |             31 |
|  clk_IBUF_BUFG                    |                                            |                             |               18 |             37 |
+-----------------------------------+--------------------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 8      |                     2 |
| 11     |                     3 |
| 16+    |                     3 |
+--------+-----------------------+


