#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 15 20:10:06 2023
# Process ID: 406965
# Current directory: /mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.runs/synth_1
# Command line: vivado -log tinyriscv_soc_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tinyriscv_soc_top.tcl
# Log file: /mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.runs/synth_1/tinyriscv_soc_top.vds
# Journal file: /mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.runs/synth_1/vivado.jou
# Running On: kostal-701PC, OS: Linux, CPU Frequency: 3100.000 MHz, CPU Physical cores: 8, Host memory: 67108 MB
#-----------------------------------------------------------
source tinyriscv_soc_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tinyriscv_soc_top -part xc7s50csga324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 407030
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.227 ; gain = 408.566 ; free physical = 19376 ; free virtual = 29227
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'div_ready' is used before its declaration [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_muldiv.v:44]
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:60]
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:68]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:71]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:79]
WARNING: [Synth 8-11065] parameter 'DM_RESP_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:60]
WARNING: [Synth 8-11065] parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:61]
WARNING: [Synth 8-11065] parameter 'SHIFT_REG_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:62]
WARNING: [Synth 8-11065] parameter 'IDCODE_VERSION' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:42]
WARNING: [Synth 8-11065] parameter 'IDCODE_PART_NUMBER' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:43]
WARNING: [Synth 8-11065] parameter 'IDCODE_MANUFLD' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:44]
WARNING: [Synth 8-11065] parameter 'DTM_VERSION' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:46]
WARNING: [Synth 8-11065] parameter 'IR_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:47]
WARNING: [Synth 8-11065] parameter 'DM_RESP_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:49]
WARNING: [Synth 8-11065] parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:50]
WARNING: [Synth 8-11065] parameter 'SHIFT_REG_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:51]
WARNING: [Synth 8-11065] parameter 'TEST_LOGIC_RESET' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:67]
WARNING: [Synth 8-11065] parameter 'RUN_TEST_IDLE' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:68]
WARNING: [Synth 8-11065] parameter 'SELECT_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:69]
WARNING: [Synth 8-11065] parameter 'CAPTURE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:70]
WARNING: [Synth 8-11065] parameter 'SHIFT_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:71]
WARNING: [Synth 8-11065] parameter 'EXIT1_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:72]
WARNING: [Synth 8-11065] parameter 'PAUSE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:73]
WARNING: [Synth 8-11065] parameter 'EXIT2_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:74]
WARNING: [Synth 8-11065] parameter 'UPDATE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:75]
WARNING: [Synth 8-11065] parameter 'SELECT_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:76]
WARNING: [Synth 8-11065] parameter 'CAPTURE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:77]
WARNING: [Synth 8-11065] parameter 'SHIFT_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:78]
WARNING: [Synth 8-11065] parameter 'EXIT1_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:79]
WARNING: [Synth 8-11065] parameter 'PAUSE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:80]
WARNING: [Synth 8-11065] parameter 'EXIT2_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:81]
WARNING: [Synth 8-11065] parameter 'UPDATE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:82]
WARNING: [Synth 8-11065] parameter 'REG_BYPASS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:85]
WARNING: [Synth 8-11065] parameter 'REG_IDCODE' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:86]
WARNING: [Synth 8-11065] parameter 'REG_DMI' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:87]
WARNING: [Synth 8-11065] parameter 'REG_DTMCS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:88]
WARNING: [Synth 8-11065] parameter 'DM_RESP_BITS' becomes localparam in 'jtag_top' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_top.v:54]
WARNING: [Synth 8-11065] parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_top' with formal parameter declaration list [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_top.v:55]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_soc_top' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/mnt/hdd/Xilinx2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/mnt/hdd/Xilinx2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/mnt/hdd/Xilinx2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/mnt/hdd/Xilinx2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/mnt/hdd/Xilinx2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/mnt/hdd/Xilinx2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'rst_ctrl' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/rst_ctrl.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_ticks_sync' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_buf.v:18]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_rst_0_dff' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:46]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_rst_0_dff' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:46]
INFO: [Synth 8-6155] done synthesizing module 'gen_ticks_sync' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_buf.v:18]
INFO: [Synth 8-6155] done synthesizing module 'rst_ctrl' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/rst_ctrl.v:20]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_core' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/tinyriscv_core.v:20]
INFO: [Synth 8-6157] synthesizing module 'ifu' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/ifu.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:125]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:125]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/ifu.v:20]
INFO: [Synth 8-6157] synthesizing module 'pipe_ctrl' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/pipe_ctrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pipe_ctrl' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/pipe_ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'gpr_reg' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/gpr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dffnr' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:152]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dffnr' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:152]
INFO: [Synth 8-6155] done synthesizing module 'gpr_reg' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/gpr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/csr_reg.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/csr_reg.v:79]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'ifu_idu' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/ifu_idu.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_idu' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/ifu_idu.v:20]
INFO: [Synth 8-6157] synthesizing module 'idu' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/idu.v:21]
WARNING: [Synth 8-693] zero replication count - replication ignored [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/idu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'idu' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/idu.v:21]
INFO: [Synth 8-6157] synthesizing module 'idu_exu' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/idu_exu.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized0' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:125]
	Parameter DW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized0' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:125]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized1' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:125]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized1' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:125]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized2' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:125]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized2' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_dff.v:125]
INFO: [Synth 8-6155] done synthesizing module 'idu_exu' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/idu_exu.v:20]
INFO: [Synth 8-6157] synthesizing module 'exu' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu.v:21]
INFO: [Synth 8-6157] synthesizing module 'exu_dispatch' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_dispatch.v:20]
INFO: [Synth 8-6155] done synthesizing module 'exu_dispatch' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_dispatch.v:20]
INFO: [Synth 8-6157] synthesizing module 'exu_alu_datapath' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v:135]
INFO: [Synth 8-6155] done synthesizing module 'exu_alu_datapath' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'exu_mem' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_mem.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_mem.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_mem.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_mem.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_mem.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_mem.v:116]
INFO: [Synth 8-6155] done synthesizing module 'exu_mem' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_mem.v:20]
INFO: [Synth 8-6157] synthesizing module 'exu_muldiv' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_muldiv.v:20]
INFO: [Synth 8-6157] synthesizing module 'divider' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/divider.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/divider.v:80]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/divider.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_muldiv.v:93]
INFO: [Synth 8-6155] done synthesizing module 'exu_muldiv' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_muldiv.v:20]
INFO: [Synth 8-6157] synthesizing module 'exu_commit' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_commit.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_commit.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_commit.v:81]
INFO: [Synth 8-6155] done synthesizing module 'exu_commit' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu_commit.v:20]
INFO: [Synth 8-6155] done synthesizing module 'exu' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/exu.v:21]
INFO: [Synth 8-6157] synthesizing module 'clint' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/clint.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/clint.v:120]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/clint.v:21]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv_core' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/tinyriscv_core.v:20]
INFO: [Synth 8-6157] synthesizing module 'rom' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/rom.v:20]
	Parameter DP bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_ram' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_ram.v:20]
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_ram' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_ram.v:20]
INFO: [Synth 8-6157] synthesizing module 'vld_rdy' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/vld_rdy.v:18]
	Parameter CUT_READY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vld_rdy' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/vld_rdy.v:18]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/rom.v:20]
INFO: [Synth 8-6157] synthesizing module 'ram' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/ram.v:20]
	Parameter DP bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_ram__parameterized0' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_ram.v:20]
	Parameter DP bound to: 4096 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_ram__parameterized0' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_ram.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/ram.v:20]
INFO: [Synth 8-6157] synthesizing module 'timer' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/timer.v:20]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/timer.v:20]
INFO: [Synth 8-6157] synthesizing module 'uart' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/uart.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/uart.v:271]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/uart.v:289]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/uart.v:400]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/uart.v:20]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/gpio.v:18]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/perips/gpio.v:18]
INFO: [Synth 8-6157] synthesizing module 'jtag_top' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_top.v:20]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jtag_driver' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:18]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:157]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_tx' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:23]
	Parameter DW bound to: 40 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:115]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_tx' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_rx' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:23]
	Parameter DW bound to: 40 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_rx' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_driver' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_driver.v:18]
INFO: [Synth 8-6157] synthesizing module 'jtag_dm' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:22]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:178]
INFO: [Synth 8-6155] done synthesizing module 'jtag_dm' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jtag_top' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'rib' [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/sys_bus/rib.v:19]
	Parameter MASTER_NUM bound to: 3 - type: integer 
	Parameter SLAVE_NUM bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rib' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/sys_bus/rib.v:19]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv_soc_top' (0#1) [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:20]
WARNING: [Synth 8-3848] Net inst_valid_o in module/entity ifu does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/ifu.v:32]
WARNING: [Synth 8-6014] Unused sequential element in_int_context_reg was removed.  [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/core/clint.v:208]
WARNING: [Synth 8-6014] Unused sequential element sbdata0_reg was removed.  [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:167]
WARNING: [Synth 8-6014] Unused sequential element command_reg was removed.  [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:168]
WARNING: [Synth 8-7137] Register rx_data_r_reg in module jtag_dm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/debug/jtag_dm.v:146]
WARNING: [Synth 8-3848] Net m3_req_rdy_o in module/entity rib does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/sys_bus/rib.v:66]
WARNING: [Synth 8-3848] Net m3_rsp_vld_o in module/entity rib does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/sys_bus/rib.v:67]
WARNING: [Synth 8-3848] Net m3_data_o in module/entity rib does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/sys_bus/rib.v:68]
WARNING: [Synth 8-3848] Net jtag_reg_data_i in module/entity tinyriscv_soc_top does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:144]
WARNING: [Synth 8-3848] Net m3_addr_i in module/entity tinyriscv_soc_top does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:73]
WARNING: [Synth 8-3848] Net m3_data_i in module/entity tinyriscv_soc_top does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:74]
WARNING: [Synth 8-3848] Net m3_sel_i in module/entity tinyriscv_soc_top does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:75]
WARNING: [Synth 8-3848] Net m3_req_vld_i in module/entity tinyriscv_soc_top does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:76]
WARNING: [Synth 8-3848] Net m3_rsp_rdy_i in module/entity tinyriscv_soc_top does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:77]
WARNING: [Synth 8-3848] Net m3_we_i in module/entity tinyriscv_soc_top does not have driver. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:78]
WARNING: [Synth 8-7129] Port m3_req_rdy_o in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_rsp_vld_o in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[31] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[30] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[29] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[28] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[27] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[26] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[25] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[24] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[23] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[22] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[21] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[20] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[19] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[18] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[17] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[16] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[15] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[14] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[13] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[12] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[11] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[10] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[9] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[8] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[7] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[6] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[5] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[4] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[3] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[2] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[1] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[0] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[31] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[30] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[29] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[28] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[27] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[26] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[25] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[24] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[23] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[22] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[21] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[20] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[19] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[18] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[17] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[16] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[15] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[14] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[13] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[12] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[11] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[10] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[9] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[8] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[7] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[6] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[5] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[4] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[3] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[2] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[1] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[0] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[31] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[30] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[29] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[28] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[27] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[26] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[25] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[24] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[23] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[22] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[21] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[20] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[19] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[18] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[17] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[16] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[15] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[14] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[13] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[12] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[11] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[10] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[9] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[8] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[7] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[6] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[5] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[4] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[3] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[2] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[1] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[0] in module rib is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2204.164 ; gain = 516.504 ; free physical = 19148 ; free virtual = 29001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2221.977 ; gain = 534.316 ; free physical = 19145 ; free virtual = 28999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2221.977 ; gain = 534.316 ; free physical = 19145 ; free virtual = 28999
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2227.914 ; gain = 0.000 ; free physical = 19136 ; free virtual = 28990
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/inst'
Finished Parsing XDC File [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/inst'
Parsing XDC File [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/inst'
Finished Parsing XDC File [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tinyriscv_soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tinyriscv_soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/constrs_1/imports/constrs/tinyriscv.xdc]
WARNING: [Vivado 12-507] No nets matched 'jtag_TCK_IBUF'. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/constrs_1/imports/constrs/tinyriscv.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/constrs_1/imports/constrs/tinyriscv.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/constrs_1/imports/constrs/tinyriscv.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/constrs_1/imports/constrs/tinyriscv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tinyriscv_soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tinyriscv_soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tinyriscv_soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tinyriscv_soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2363.727 ; gain = 0.000 ; free physical = 19105 ; free virtual = 28968
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2363.762 ; gain = 0.000 ; free physical = 19104 ; free virtual = 28967
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.762 ; gain = 676.102 ; free physical = 19091 ; free virtual = 28954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.762 ; gain = 676.102 ; free physical = 19091 ; free virtual = 28954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clk_inst/inst. (constraint file  /mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for clk_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.762 ; gain = 676.102 ; free physical = 19091 ; free virtual = 28954
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Synth 8-802] inferred FSM for state register 'csr_state_reg' in module 'clint'
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_r_reg' and it is trimmed from '32' to '13' bits. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_ram.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_r_reg' and it is trimmed from '32' to '12' bits. [/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.srcs/sources_1/imports/rtl/utils/gen_ram.v:46]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_rx'
INFO: [Synth 8-802] inferred FSM for state register 'jtag_state_reg' in module 'jtag_driver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_dm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                             0001 |                             0001
             STATE_START |                             0010 |                             0010
              STATE_CALC |                             0100 |                             0100
               STATE_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              S_CSR_IDLE |                            00001 |                            00001
              S_CSR_MEPC |                            00100 |                            00100
           S_CSR_MSTATUS |                            00010 |                            00010
            S_CSR_MCAUSE |                            10000 |                            10000
      S_CSR_MSTATUS_MRET |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_state_reg' in module 'clint'
WARNING: [Synth 8-6430] The Block RAM "gen_ram:/sel_width[1].i_lt_8.ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (sel_width[1].i_lt_8.ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6430] The Block RAM "gen_ram__parameterized0:/sel_width[1].i_lt_8.ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                             0001 |                             0001
                 S_START |                             0010 |                             0010
             S_SEND_BYTE |                             0100 |                             0100
                  S_STOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                              001 |                              001
            STATE_ASSERT |                              010 |                              010
          STATE_DEASSERT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                               01 |                               01
          STATE_DEASSERT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                 0000000000000001 |                             0000
           RUN_TEST_IDLE |                 0000000000000010 |                             0001
               SELECT_DR |                 0000000000000100 |                             0010
               SELECT_IR |                 0000000000001000 |                             1001
              CAPTURE_IR |                 0000000000010000 |                             1010
                SHIFT_IR |                 0000000000100000 |                             1011
                EXIT1_IR |                 0000000001000000 |                             1100
                PAUSE_IR |                 0000000010000000 |                             1101
                EXIT2_IR |                 0000000100000000 |                             1110
               UPDATE_IR |                 0000001000000000 |                             1111
              CAPTURE_DR |                 0000010000000000 |                             0011
                SHIFT_DR |                 0000100000000000 |                             0100
                EXIT1_DR |                 0001000000000000 |                             0101
                PAUSE_DR |                 0010000000000000 |                             0110
                EXIT2_DR |                 0100000000000000 |                             0111
               UPDATE_DR |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtag_state_reg' using encoding 'one-hot' in module 'jtag_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                              001 |                              001
               STATE_EXE |                              010 |                              010
               STATE_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_dm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2363.762 ; gain = 676.102 ; free physical = 19089 ; free virtual = 28953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 8     
	               32 Bit    Registers := 86    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 52    
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   40 Bit        Muxes := 4     
	   3 Input   40 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 86    
	   9 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 6     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 21    
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   9 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 49    
	   5 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 55    
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (u_gen_ram/sel_width[1].i_lt_8.ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2363.762 ; gain = 676.102 ; free physical = 18904 ; free virtual = 28778
---------------------------------------------------------------------------------
 Sort Area is  mul_res_tmp_0 : 0 0 : 2701 5044 : Used 1 time 0
 Sort Area is  mul_res_tmp_0 : 0 1 : 2343 5044 : Used 1 time 0
 Sort Area is  mul_res_tmp_3 : 0 0 : 2339 4365 : Used 1 time 0
 Sort Area is  mul_res_tmp_3 : 0 1 : 2026 4365 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_rom       | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|u_ram       | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_muldiv  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2363.762 ; gain = 676.102 ; free physical = 18875 ; free virtual = 28756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2397.617 ; gain = 709.957 ; free physical = 18567 ; free virtual = 28448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_rom       | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|u_ram       | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 2443.633 ; gain = 755.973 ; free physical = 18514 ; free virtual = 28394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2455.508 ; gain = 767.848 ; free physical = 18514 ; free virtual = 28394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2455.508 ; gain = 767.848 ; free physical = 18514 ; free virtual = 28394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2455.508 ; gain = 767.848 ; free physical = 18514 ; free virtual = 28394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2455.508 ; gain = 767.848 ; free physical = 18514 ; free virtual = 28394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 2455.508 ; gain = 767.848 ; free physical = 18514 ; free virtual = 28394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 2455.508 ; gain = 767.848 ; free physical = 18514 ; free virtual = 28394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_muldiv  | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | PCIN>>17+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | PCIN>>17+A*B | 0      | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   160|
|3     |DSP48E1    |     4|
|4     |LUT1       |   261|
|5     |LUT2       |   722|
|6     |LUT3       |   317|
|7     |LUT4       |   693|
|8     |LUT5       |   642|
|9     |LUT6       |  1802|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   261|
|12    |RAMB36E1   |    12|
|14    |FDCE       |  1786|
|15    |FDPE       |    22|
|16    |FDRE       |  1106|
|17    |FDSE       |     2|
|18    |IBUF       |     6|
|19    |IOBUF      |     2|
|20    |OBUF       |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 2455.508 ; gain = 767.848 ; free physical = 18514 ; free virtual = 28394
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 334 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 2455.508 ; gain = 626.062 ; free physical = 18514 ; free virtual = 28394
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2455.516 ; gain = 767.848 ; free physical = 18514 ; free virtual = 28394
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2455.516 ; gain = 0.000 ; free physical = 18797 ; free virtual = 28677
INFO: [Netlist 29-17] Analyzing 440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.523 ; gain = 0.000 ; free physical = 18797 ; free virtual = 28678
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: 78a78281
INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 164 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:32 . Memory (MB): peak = 2487.559 ; gain = 1121.137 ; free physical = 18796 ; free virtual = 28677
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1846.078; main = 1576.310; forked = 312.194
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3386.102; main = 2487.527; forked = 980.473
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2511.535 ; gain = 0.000 ; free physical = 18796 ; free virtual = 28677
INFO: [Common 17-1381] The checkpoint '/mnt/hdd/Project/rtl_prj/tinyriscv/xilinx/xilinx.runs/synth_1/tinyriscv_soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tinyriscv_soc_top_utilization_synth.rpt -pb tinyriscv_soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 20:11:46 2023...
