Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Dec 13 16:13:06 2019
| Host         : fractal-lnx running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_methodology -file cora_z7_10_wrapper_methodology_drc_routed.rpt -pb cora_z7_10_wrapper_methodology_drc_routed.pb -rpx cora_z7_10_wrapper_methodology_drc_routed.rpx
| Design       : cora_z7_10_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_cora_z7_10_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 50         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_2bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_2bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on user_dio_tri_io[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on rgb_led[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on rgb_led[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on rgb_led[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on rgb_led[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on rgb_led[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on rgb_led[5] relative to clock(s) clk_fpga_0
Related violations: <none>


