/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  reg [16:0] _03_;
  wire [5:0] _04_;
  wire [28:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_59z;
  wire [9:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_62z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire [3:0] celloutsig_0_79z;
  wire [11:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_20z[1] ^ celloutsig_0_26z[0];
  assign celloutsig_0_45z = celloutsig_0_35z ^ celloutsig_0_18z;
  assign celloutsig_0_4z = celloutsig_0_36z[0] ^ in_data[26];
  assign celloutsig_0_13z = celloutsig_0_4z ^ celloutsig_0_10z[3];
  assign celloutsig_0_78z = celloutsig_0_12z[1] ^ celloutsig_0_62z[5];
  assign celloutsig_1_3z = celloutsig_1_1z[1] ^ _00_;
  assign celloutsig_1_9z = _01_ ^ celloutsig_1_1z[3];
  assign celloutsig_1_12z = celloutsig_1_8z[3] ^ celloutsig_1_1z[1];
  assign celloutsig_0_1z = in_data[47] ^ in_data[17];
  assign celloutsig_0_14z = celloutsig_0_10z[0] ^ celloutsig_0_9z[2];
  assign celloutsig_0_17z = celloutsig_0_14z ^ celloutsig_0_7z[2];
  assign celloutsig_0_18z = celloutsig_0_15z[12] ^ celloutsig_0_6z[10];
  assign celloutsig_0_34z = celloutsig_0_6z[11:7] + { celloutsig_0_23z[5], celloutsig_0_19z };
  assign celloutsig_0_43z = celloutsig_0_29z + celloutsig_0_33z[6:2];
  assign celloutsig_0_59z = { celloutsig_0_45z, celloutsig_0_47z } + { celloutsig_0_42z[0], celloutsig_0_43z };
  assign celloutsig_0_62z = { celloutsig_0_32z[1:0], celloutsig_0_59z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_41z } + in_data[24:11];
  assign celloutsig_0_79z = celloutsig_0_34z[4:1] + { celloutsig_0_23z[3:1], celloutsig_0_17z };
  assign celloutsig_1_10z = { celloutsig_1_4z[7:1], celloutsig_1_1z } + in_data[123:112];
  assign celloutsig_1_18z = celloutsig_1_10z[6:3] + celloutsig_1_11z[4:1];
  assign celloutsig_1_19z = { in_data[189:187], celloutsig_1_13z } + celloutsig_1_15z[9:2];
  assign celloutsig_0_15z = { celloutsig_0_0z[25], celloutsig_0_9z, _02_[12:7], celloutsig_0_36z[0], celloutsig_0_3z, celloutsig_0_13z } + { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_14z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 17'h00000;
    else _03_ <= { celloutsig_0_21z[6:3], celloutsig_0_6z, celloutsig_0_1z };
  reg [5:0] _27_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 6'h00;
    else _27_ <= in_data[167:162];
  assign { _04_[5], _00_, _04_[3], _01_, _04_[1:0] } = _27_;
  reg [6:0] _28_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _28_ <= 7'h00;
    else _28_ <= celloutsig_0_0z[18:12];
  assign { _02_[12:7], celloutsig_0_36z[0] } = _28_;
  assign celloutsig_0_3z = ~ { _02_[11:8], celloutsig_0_1z };
  assign celloutsig_0_42z = ~ celloutsig_0_33z[4:1];
  assign celloutsig_1_0z = ~ in_data[127:125];
  assign celloutsig_1_1z = ~ in_data[112:108];
  assign celloutsig_0_9z = ~ in_data[87:84];
  assign celloutsig_1_15z = ~ { celloutsig_1_1z[3:2], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_12z = ~ celloutsig_0_32z[9:1];
  assign celloutsig_0_16z = ~ { celloutsig_0_5z[7:6], celloutsig_0_32z, celloutsig_0_1z };
  assign celloutsig_0_26z = ~ celloutsig_0_23z[4:2];
  assign celloutsig_0_29z = ~ celloutsig_0_15z[13:9];
  assign celloutsig_0_32z = ~ celloutsig_0_7z;
  assign celloutsig_0_33z = ~ celloutsig_0_15z[16:10];
  assign celloutsig_0_0z = in_data[30:2] | in_data[34:6];
  assign celloutsig_0_41z = _03_[15:13] | celloutsig_0_9z[2:0];
  assign celloutsig_0_47z = { celloutsig_0_15z[14:13], celloutsig_0_26z } | celloutsig_0_29z;
  assign celloutsig_0_6z = { _02_[8:7], celloutsig_0_5z } | { celloutsig_0_5z[6:0], celloutsig_0_3z };
  assign celloutsig_1_5z = in_data[163:154] | { celloutsig_1_4z[7:4], _04_[5], _00_, _04_[3], _01_, _04_[1:0] };
  assign celloutsig_1_6z = { in_data[140:137], celloutsig_1_1z } | { celloutsig_1_0z, _04_[5], _00_, _04_[3], _01_, _04_[1:0] };
  assign celloutsig_1_8z = { in_data[171], celloutsig_1_1z, celloutsig_1_3z } | celloutsig_1_4z[6:0];
  assign celloutsig_1_11z = { celloutsig_1_0z[2:1], celloutsig_1_6z } | { in_data[138:136], _04_[5], _00_, _04_[3], _01_, _04_[1:0], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_13z = celloutsig_1_5z[6:2] | { celloutsig_1_4z[0], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_10z = _02_[12:9] | celloutsig_0_7z[3:0];
  assign celloutsig_0_20z = celloutsig_0_16z[7:4] | { celloutsig_0_5z[6:4], celloutsig_0_1z };
  assign celloutsig_0_5z = { _02_[9:7], celloutsig_0_36z[0], celloutsig_0_1z, celloutsig_0_3z } >>> { celloutsig_0_0z[6:4], _02_[12:7], celloutsig_0_36z[0] };
  assign celloutsig_0_7z = { celloutsig_0_6z[3:2], celloutsig_0_5z } >>> in_data[56:45];
  assign celloutsig_1_4z = { _00_, _04_[3], _01_, celloutsig_1_1z } >>> in_data[189:182];
  assign celloutsig_0_19z = celloutsig_0_10z >>> celloutsig_0_9z;
  assign celloutsig_0_21z = { celloutsig_0_20z[2:1], celloutsig_0_3z } >>> celloutsig_0_32z[7:1];
  assign celloutsig_0_23z = celloutsig_0_0z[26:21] >>> { celloutsig_0_16z[12], celloutsig_0_13z, celloutsig_0_20z };
  assign { _02_[17:13], _02_[6:0] } = { celloutsig_0_0z[25], celloutsig_0_9z, celloutsig_0_36z[0], celloutsig_0_3z, celloutsig_0_13z };
  assign { _04_[4], _04_[2] } = { _00_, _01_ };
  assign { out_data[131:128], out_data[103:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
