INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Softmax_CNN/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
