{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507721745560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507721745566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 13:35:45 2017 " "Processing started: Wed Oct 11 13:35:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507721745566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507721745566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECA1_Assignment1 -c ECA1_Assignment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECA1_Assignment1 -c ECA1_Assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507721745567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507721746073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507721746073 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"include\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ECA1_Assignment1.vhd(15) " "VHDL syntax error at ECA1_Assignment1.vhd(15) near text \"include\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507721757405 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Operator ECA1_Assignment1.vhd(18) " "Ignored construct Operator at ECA1_Assignment1.vhd(18) due to previous errors" {  } { { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507721757405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eca1_assignment1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file eca1_assignment1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507721757406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2x2_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mult_2x2_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_2x2_pack " "Found design unit 1: mult_2x2_pack" {  } { { "mult_2x2_pack.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/mult_2x2_pack.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507721757409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507721757409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixy.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixy.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixY " "Found entity 1: MatrixY" {  } { { "MatrixY.v" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/MatrixY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507721757414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507721757414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixx.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixX " "Found entity 1: MatrixX" {  } { { "MatrixX.v" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/MatrixX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507721757416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507721757416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507721757575 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 11 13:35:57 2017 " "Processing ended: Wed Oct 11 13:35:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507721757575 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507721757575 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507721757575 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507721757575 ""}
