$date
	Fri Oct 25 10:38:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module contador_tb $end
$var wire 7 ! q [6:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
b100011 !
$end
#10
1"
#20
b100010 !
0"
1#
#30
1"
#40
b100001 !
0"
#50
1"
#60
b100000 !
0"
#70
1"
#80
b11111 !
0"
#90
1"
#100
b11110 !
0"
#110
1"
#120
b11101 !
0"
#130
1"
#140
b11100 !
0"
#150
1"
#160
b11011 !
0"
#170
1"
#180
b11010 !
0"
#190
1"
#200
b11001 !
0"
#210
1"
#220
b11000 !
0"
#230
1"
#240
b10111 !
0"
#250
1"
#260
b10110 !
0"
#270
1"
#280
b10101 !
0"
#290
1"
#300
b10100 !
0"
#310
1"
#320
b10011 !
0"
#330
1"
#340
b10010 !
0"
#350
1"
#360
b10001 !
0"
#370
1"
#380
b10000 !
0"
#390
1"
#400
b1111 !
0"
#410
1"
#420
b1110 !
0"
#430
1"
#440
b1101 !
0"
#450
1"
#460
b1100 !
0"
#470
1"
#480
b1011 !
0"
#490
1"
#500
b1010 !
0"
#510
1"
#520
b100011 !
0"
#530
1"
#540
b100010 !
0"
