INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/pominiq/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_10_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_10_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mux_2568_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_2568_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_9s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_9s_25_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_9s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V_rom
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mux_42_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_42_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_26_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4rcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4rcU_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4rcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_invert_tqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_invert_tqcK_rom
INFO: [VRFC 10-311] analyzing module softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_invert_tqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mux_164_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_164_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_11_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_11_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w16_d36_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_layer_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_layer_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_9_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_9_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w16_d625_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d625_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mux_124_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_124_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_exp_table1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_exp_table1_rom
INFO: [VRFC 10-311] analyzing module softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_exp_table1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_8_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer7_out_V_data_8_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_1u_arr...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_1u_arr...
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_1u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.pooling2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.pooling2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.myproject_mux_164_16_1_1(ID=1,di...
Compiling module xil_defaultlib.pooling2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.myproject_mux_42_16_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mux_2568_16_1_1(ID=1,d...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_9s_25_1_1_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_9s_25_1_1(...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.dense_array_ap_fixed_4u_array_ap...
Compiling module xil_defaultlib.softmax_stable_array_array_ap_fi...
Compiling module xil_defaultlib.softmax_stable_array_array_ap_fi...
Compiling module xil_defaultlib.softmax_stable_array_array_ap_fi...
Compiling module xil_defaultlib.softmax_stable_array_array_ap_fi...
Compiling module xil_defaultlib.myproject_mux_124_18_1_1(ID=1,di...
Compiling module xil_defaultlib.reduce_ap_fixed_18_8_0_0_0_4_Op_...
Compiling module xil_defaultlib.reduce_ap_fixed_18_8_0_0_0_12_Op...
Compiling module xil_defaultlib.softmax_stable_array_array_ap_fi...
/home/pominiq/Vivado/2020.1/bin/rdiArgs.sh: line 286:  6531 Killed                  "$RDI_PROG" "$@"
ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name "xsim.dir/myproject/xsimk" does not exist 
