module vma_tb();

reg clk = 1;
always #1 clk = ~clk;
reg [31:0] v_addr;
wire [31:0]	p_addr;
reg rst = 0;
reg i_stb=0;
vma VMA(
	.i_clk(clk),
	.i_rst(rst),
	.i_v_stb(i_stb),
	.i_v_addr(v_addr),
	.o_p_addr(p_addr),
	.i_satp({1'b1,31'h88})
);

initial begin
  $dumpfile("vma_tb.vcd");
  $dumpvars(0, vma_tb);
  	#1
	#2 rst = 1;
	#2 rst = 0;
	#2 v_addr = 32'hdeadbeef; i_stb =1;
	#2 i_stb = 0;
	#2 v_addr = 32'h12341234; i_stb =1;
	#2 i_stb = 0;
	#20

  $finish;
end

endmodule
