<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <title>FPGA Image Decompression Pipeline</title>
  <link rel="stylesheet" href="../assets/css/styles.css" />
</head>
<body>

<header class="cd-header small">
  <a href="../index.html">‚Üê Back</a>
</header>

<main class="project-detail">
  <h1>FPGA Image Decompression Pipeline</h1>

  <p>
    Hardware image decompression pipeline implemented on the DE2-115 FPGA using
    SystemVerilog. Includes IDCT, chroma upsampling, and YUV-to-RGB conversion.
  </p>

  <h2>Architecture</h2>
  <p>Describe pipeline stages, memory flow, control FSM.</p>

  <h2>Verification</h2>
  <p>ModelSim waveforms, SRAM/VGA output validation.</p>

  <a href="https://github.com/YOUR_USERNAME/YOUR_REPO" target="_blank">
    View on GitHub
  </a>
</main>

</body>
</html>
