Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 18:32:14 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.111        0.000                      0                  899        1.511        0.000                       0                  1631  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.111        0.000                      0                  899        1.511        0.000                       0                  1115  
clk_wrapper                                                                             498.562        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_856/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[159]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.203ns (36.224%)  route 2.118ns (63.776%))
  Logic Levels:           9  (LUT3=1 LUT5=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 6.575 - 3.572 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.473ns (routing 1.460ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.334ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.473     3.614    dut_inst/clk_c
    SLICE_X104Y435       FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_856/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y435       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.710 r  dut_inst/ret_array_2_5.idx_ret_856/Q
                         net (fo=15, routed)          0.290     4.000    dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_o_o_69
    SLICE_X103Y435       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     4.115 r  dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=3, routed)           0.133     4.248    dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/idx_88_0
    SLICE_X103Y433       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     4.443 r  dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.256     4.699    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/idx_13_8
    SLICE_X98Y433        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.202     4.901 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.139     5.040    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/idx_11_0
    SLICE_X98Y432        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.082     5.122 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.252     5.374    dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/idx_109_2
    SLICE_X99Y429        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.087     5.461 r  dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.269     5.730    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_35_5
    SLICE_X100Y428       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     5.796 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.391     6.187    dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2[8]/I3
    SLICE_X104Y425       LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     6.308 r  dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2[8]/LUT5/O
                         net (fo=4, routed)           0.263     6.571    dut_inst/stage_g.10.pair_g.1.csn_cmp_inst/idx_58_5
    SLICE_X103Y423       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.633 r  dut_inst/stage_g.10.pair_g.1.csn_cmp_inst/a_o_comb.idx[8]/O
                         net (fo=1, routed)           0.067     6.700    dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/idx_55_3
    SLICE_X103Y423       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     6.877 r  dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=1, routed)           0.058     6.935    shift_reg_tap_o/idx_1_0[8]
    SLICE_X103Y423       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.173     6.575    shift_reg_tap_o/clk_c
    SLICE_X103Y423       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[159]/C
                         clock pessimism              0.480     7.055    
                         clock uncertainty           -0.035     7.019    
    SLICE_X103Y423       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.046    shift_reg_tap_o/sr_p.sr_1[159]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_856/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[159]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.203ns (36.224%)  route 2.118ns (63.776%))
  Logic Levels:           9  (LUT3=1 LUT5=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 6.575 - 3.572 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.473ns (routing 1.460ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.334ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.473     3.614    dut_inst/clk_c
    SLICE_X104Y435       FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_856/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y435       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.710 f  dut_inst/ret_array_2_5.idx_ret_856/Q
                         net (fo=15, routed)          0.290     4.000    dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_o_o_69
    SLICE_X103Y435       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     4.115 r  dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=3, routed)           0.133     4.248    dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/idx_88_0
    SLICE_X103Y433       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     4.443 r  dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.256     4.699    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/idx_13_8
    SLICE_X98Y433        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.202     4.901 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.139     5.040    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/idx_11_0
    SLICE_X98Y432        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.082     5.122 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.252     5.374    dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/idx_109_2
    SLICE_X99Y429        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.087     5.461 r  dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.269     5.730    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_35_5
    SLICE_X100Y428       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     5.796 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.391     6.187    dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2[8]/I3
    SLICE_X104Y425       LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     6.308 r  dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2[8]/LUT5/O
                         net (fo=4, routed)           0.263     6.571    dut_inst/stage_g.10.pair_g.1.csn_cmp_inst/idx_58_5
    SLICE_X103Y423       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.633 r  dut_inst/stage_g.10.pair_g.1.csn_cmp_inst/a_o_comb.idx[8]/O
                         net (fo=1, routed)           0.067     6.700    dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/idx_55_3
    SLICE_X103Y423       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     6.877 r  dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=1, routed)           0.058     6.935    shift_reg_tap_o/idx_1_0[8]
    SLICE_X103Y423       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.173     6.575    shift_reg_tap_o/clk_c
    SLICE_X103Y423       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[159]/C
                         clock pessimism              0.480     7.055    
                         clock uncertainty           -0.035     7.019    
    SLICE_X103Y423       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.046    shift_reg_tap_o/sr_p.sr_1[159]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_856/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[159]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.203ns (36.224%)  route 2.118ns (63.776%))
  Logic Levels:           9  (LUT3=1 LUT5=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 6.575 - 3.572 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.473ns (routing 1.460ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.334ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.473     3.614    dut_inst/clk_c
    SLICE_X104Y435       FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_856/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y435       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.710 r  dut_inst/ret_array_2_5.idx_ret_856/Q
                         net (fo=15, routed)          0.290     4.000    dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_o_o_69
    SLICE_X103Y435       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     4.115 f  dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=3, routed)           0.133     4.248    dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/idx_88_0
    SLICE_X103Y433       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     4.443 f  dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.256     4.699    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/idx_13_8
    SLICE_X98Y433        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.202     4.901 f  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.139     5.040    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/idx_11_0
    SLICE_X98Y432        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.082     5.122 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.252     5.374    dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/idx_109_2
    SLICE_X99Y429        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.087     5.461 f  dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.269     5.730    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_35_5
    SLICE_X100Y428       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     5.796 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.391     6.187    dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2[8]/I3
    SLICE_X104Y425       LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     6.308 f  dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2[8]/LUT5/O
                         net (fo=4, routed)           0.263     6.571    dut_inst/stage_g.10.pair_g.1.csn_cmp_inst/idx_58_5
    SLICE_X103Y423       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.633 f  dut_inst/stage_g.10.pair_g.1.csn_cmp_inst/a_o_comb.idx[8]/O
                         net (fo=1, routed)           0.067     6.700    dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/idx_55_3
    SLICE_X103Y423       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     6.877 f  dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=1, routed)           0.058     6.935    shift_reg_tap_o/idx_1_0[8]
    SLICE_X103Y423       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.173     6.575    shift_reg_tap_o/clk_c
    SLICE_X103Y423       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[159]/C
                         clock pessimism              0.480     7.055    
                         clock uncertainty           -0.035     7.019    
    SLICE_X103Y423       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.046    shift_reg_tap_o/sr_p.sr_1[159]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_856/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[159]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.203ns (36.224%)  route 2.118ns (63.776%))
  Logic Levels:           9  (LUT3=1 LUT5=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 6.575 - 3.572 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.473ns (routing 1.460ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.334ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.473     3.614    dut_inst/clk_c
    SLICE_X104Y435       FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_856/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y435       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.710 f  dut_inst/ret_array_2_5.idx_ret_856/Q
                         net (fo=15, routed)          0.290     4.000    dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_o_o_69
    SLICE_X103Y435       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     4.115 f  dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=3, routed)           0.133     4.248    dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/idx_88_0
    SLICE_X103Y433       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     4.443 f  dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.256     4.699    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/idx_13_8
    SLICE_X98Y433        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.202     4.901 f  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.139     5.040    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/idx_11_0
    SLICE_X98Y432        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.082     5.122 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.252     5.374    dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/idx_109_2
    SLICE_X99Y429        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.087     5.461 f  dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.269     5.730    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_35_5
    SLICE_X100Y428       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     5.796 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.391     6.187    dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2[8]/I3
    SLICE_X104Y425       LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.121     6.308 f  dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2[8]/LUT5/O
                         net (fo=4, routed)           0.263     6.571    dut_inst/stage_g.10.pair_g.1.csn_cmp_inst/idx_58_5
    SLICE_X103Y423       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.633 f  dut_inst/stage_g.10.pair_g.1.csn_cmp_inst/a_o_comb.idx[8]/O
                         net (fo=1, routed)           0.067     6.700    dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/idx_55_3
    SLICE_X103Y423       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     6.877 f  dut_inst/stage_g.11.pair_g.1.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=1, routed)           0.058     6.935    shift_reg_tap_o/idx_1_0[8]
    SLICE_X103Y423       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.173     6.575    shift_reg_tap_o/clk_c
    SLICE_X103Y423       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[159]/C
                         clock pessimism              0.480     7.055    
                         clock uncertainty           -0.035     7.019    
    SLICE_X103Y423       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.046    shift_reg_tap_o/sr_p.sr_1[159]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/ret_array_2_5.idx_ret_964_ret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[132]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.948ns (28.282%)  route 2.404ns (71.718%))
  Logic Levels:           9  (LUT5=7 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 6.576 - 3.572 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.411ns (routing 1.460ns, distribution 0.951ns)
  Clock Net Delay (Destination): 2.174ns (routing 1.334ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.411     3.552    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/clk_c
    SLICE_X95Y436        FDRE                                         r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/ret_array_2_5.idx_ret_964_ret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y436        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.647 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/ret_array_2_5.idx_ret_964_ret/Q
                         net (fo=2, routed)           0.572     4.219    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_127_0
    SLICE_X97Y433        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     4.335 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=2, routed)           0.073     4.408    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/idx_11_0
    SLICE_X97Y432        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.559 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=2, routed)           0.460     5.019    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/idx_10_0
    SLICE_X102Y432       LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     5.083 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.327     5.410    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/idx_32_0
    SLICE_X105Y431       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     5.473 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=2, routed)           0.115     5.588    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/idx_133_0
    SLICE_X104Y431       LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     5.784 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.378     6.162    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/idx_117_0
    SLICE_X103Y426       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     6.225 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=2, routed)           0.160     6.385    dut_inst/stage_g.9.pair_g.2.csn_cmp_inst/idx_116_0
    SLICE_X102Y423       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     6.424 r  dut_inst/stage_g.9.pair_g.2.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=3, routed)           0.113     6.537    dut_inst/stage_g.10.pair_g.2.csn_cmp_inst/idx_15_0
    SLICE_X101Y423       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     6.635 r  dut_inst/stage_g.10.pair_g.2.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.148     6.783    dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/idx_14_0
    SLICE_X101Y422       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     6.846 r  dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/b_o_comb.idx[1]/O
                         net (fo=1, routed)           0.058     6.904    shift_reg_tap_o/idx_2_0[1]
    SLICE_X101Y422       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1114, routed)        2.174     6.576    shift_reg_tap_o/clk_c
    SLICE_X101Y422       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[132]/C
                         clock pessimism              0.480     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X101Y422       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.048    shift_reg_tap_o/sr_p.sr_1[132]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X105Y438  dut_inst/ret_array_1_5.idx_ret_1[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X105Y436  dut_inst/ret_array_1_5.idx_ret_1[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X105Y433  dut_inst/ret_array_1_5.idx_ret_1[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X105Y439  dut_inst/ret_array_1_5.idx_ret_1[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y438  dut_inst/ret_array_1_5.idx_ret_1[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X104Y436  dut_inst/ret_array_1_5.idx_ret_1[13]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y438  dut_inst/ret_array_1_5.idx_ret_1[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y438  dut_inst/ret_array_1_5.idx_ret_1[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y438  dut_inst/ret_array_1_5.idx_ret_1[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y438  dut_inst/ret_array_1_5.idx_ret_1[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y433  dut_inst/ret_array_1_5.idx_ret_1[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y439  dut_inst/ret_array_1_5.idx_ret_1[12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y438  dut_inst/ret_array_1_5.idx_ret_1[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y438  dut_inst/ret_array_1_5.idx_ret_1[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y441         lsfr_1/shiftreg_vector[183]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y441         lsfr_1/shiftreg_vector[184]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y441         lsfr_1/shiftreg_vector[185]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y440         lsfr_1/shiftreg_vector[188]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y440         lsfr_1/shiftreg_vector[189]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y439         lsfr_1/shiftreg_vector[190]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y441         lsfr_1/shiftreg_vector[183]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y441         lsfr_1/shiftreg_vector[184]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y441         lsfr_1/shiftreg_vector[185]/C



