"/home/jcarlin/e155/e155-lab1/fpga/radiant_project/e155_lab1/source/impl_1/lab1_jc.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab1/fpga/src/top.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab1/fpga/src/pulse.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab1/fpga/src/seg_decoder.sv=verilog,work,System Verilog"
