
Lab04_SensorTester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a70  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08004b7c  08004b7c  00005b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d88  08004d88  00006068  2**0
                  CONTENTS
  4 .ARM          00000000  08004d88  08004d88  00006068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d88  08004d88  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d88  08004d88  00005d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d8c  08004d8c  00005d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004d90  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000068  08004df8  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08004df8  00006350  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae8b  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002196  00000000  00000000  00010f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000978  00000000  00000000  000130b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000721  00000000  00000000  00013a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b0e  00000000  00000000  00014151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c4c5  00000000  00000000  0002cc5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008736e  00000000  00000000  00039124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c0492  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003034  00000000  00000000  000c04d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000091  00000000  00000000  000c350c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08004b64 	.word	0x08004b64

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08004b64 	.word	0x08004b64

0800014c <CanTP_Init>:
#define CANTP_BUFF_SIZE			100

uint8_t SendBuffer[CANTP_BUFF_SIZE];
uint8_t RecvBuffer[CANTP_BUFF_SIZE];

uint8_t CanTP_Init(uint16_t SendId, uint16_t RecvId) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b08e      	sub	sp, #56	@ 0x38
 8000150:	af02      	add	r7, sp, #8
 8000152:	4603      	mov	r3, r0
 8000154:	460a      	mov	r2, r1
 8000156:	80fb      	strh	r3, [r7, #6]
 8000158:	4613      	mov	r3, r2
 800015a:	80bb      	strh	r3, [r7, #4]
	CAN_FilterTypeDef Can_Filter;
	Can_Filter.FilterActivation = CAN_FILTER_ENABLE;
 800015c:	2301      	movs	r3, #1
 800015e:	62bb      	str	r3, [r7, #40]	@ 0x28
	Can_Filter.FilterBank = 0;
 8000160:	2300      	movs	r3, #0
 8000162:	61fb      	str	r3, [r7, #28]
	Can_Filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000164:	2300      	movs	r3, #0
 8000166:	61bb      	str	r3, [r7, #24]
	Can_Filter.FilterMode = CAN_FILTERMODE_IDLIST;
 8000168:	2301      	movs	r3, #1
 800016a:	623b      	str	r3, [r7, #32]
	Can_Filter.FilterScale = CAN_FILTERSCALE_16BIT;
 800016c:	2300      	movs	r3, #0
 800016e:	627b      	str	r3, [r7, #36]	@ 0x24
	Can_Filter.FilterIdHigh = RecvId << 5;
 8000170:	88bb      	ldrh	r3, [r7, #4]
 8000172:	015b      	lsls	r3, r3, #5
 8000174:	60bb      	str	r3, [r7, #8]
	HAL_ERR(HAL_CAN_ConfigFilter(&hcan, &Can_Filter));
 8000176:	f107 0308 	add.w	r3, r7, #8
 800017a:	4619      	mov	r1, r3
 800017c:	481a      	ldr	r0, [pc, #104]	@ (80001e8 <CanTP_Init+0x9c>)
 800017e:	f000 ffa8 	bl	80010d2 <HAL_CAN_ConfigFilter>
 8000182:	4603      	mov	r3, r0
 8000184:	2b00      	cmp	r3, #0
 8000186:	d007      	beq.n	8000198 <CanTP_Init+0x4c>
 8000188:	f107 0308 	add.w	r3, r7, #8
 800018c:	4619      	mov	r1, r3
 800018e:	4816      	ldr	r0, [pc, #88]	@ (80001e8 <CanTP_Init+0x9c>)
 8000190:	f000 ff9f 	bl	80010d2 <HAL_CAN_ConfigFilter>
 8000194:	4603      	mov	r3, r0
 8000196:	e022      	b.n	80001de <CanTP_Init+0x92>

	HAL_ERR(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING));
 8000198:	2102      	movs	r1, #2
 800019a:	4813      	ldr	r0, [pc, #76]	@ (80001e8 <CanTP_Init+0x9c>)
 800019c:	f001 faca 	bl	8001734 <HAL_CAN_ActivateNotification>
 80001a0:	4603      	mov	r3, r0
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d005      	beq.n	80001b2 <CanTP_Init+0x66>
 80001a6:	2102      	movs	r1, #2
 80001a8:	480f      	ldr	r0, [pc, #60]	@ (80001e8 <CanTP_Init+0x9c>)
 80001aa:	f001 fac3 	bl	8001734 <HAL_CAN_ActivateNotification>
 80001ae:	4603      	mov	r3, r0
 80001b0:	e015      	b.n	80001de <CanTP_Init+0x92>

	HAL_ERR(HAL_CAN_Start(&hcan));
 80001b2:	480d      	ldr	r0, [pc, #52]	@ (80001e8 <CanTP_Init+0x9c>)
 80001b4:	f001 f856 	bl	8001264 <HAL_CAN_Start>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d004      	beq.n	80001c8 <CanTP_Init+0x7c>
 80001be:	480a      	ldr	r0, [pc, #40]	@ (80001e8 <CanTP_Init+0x9c>)
 80001c0:	f001 f850 	bl	8001264 <HAL_CAN_Start>
 80001c4:	4603      	mov	r3, r0
 80001c6:	e00a      	b.n	80001de <CanTP_Init+0x92>
//	uint8_t status = 0;
	isotp_init_link(&isoTP, SendId, SendBuffer, CANTP_BUFF_SIZE, RecvBuffer,
 80001c8:	88f9      	ldrh	r1, [r7, #6]
 80001ca:	2364      	movs	r3, #100	@ 0x64
 80001cc:	9301      	str	r3, [sp, #4]
 80001ce:	4b07      	ldr	r3, [pc, #28]	@ (80001ec <CanTP_Init+0xa0>)
 80001d0:	9300      	str	r3, [sp, #0]
 80001d2:	2364      	movs	r3, #100	@ 0x64
 80001d4:	4a06      	ldr	r2, [pc, #24]	@ (80001f0 <CanTP_Init+0xa4>)
 80001d6:	4807      	ldr	r0, [pc, #28]	@ (80001f4 <CanTP_Init+0xa8>)
 80001d8:	f003 fa34 	bl	8003644 <isotp_init_link>
			CANTP_BUFF_SIZE);
	return HAL_OK;
 80001dc:	2300      	movs	r3, #0
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3730      	adds	r7, #48	@ 0x30
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	2000018c 	.word	0x2000018c
 80001ec:	20000128 	.word	0x20000128
 80001f0:	200000c4 	.word	0x200000c4
 80001f4:	20000084 	.word	0x20000084

080001f8 <CanTP_Transmit>:

uint8_t CanTP_Transmit(uint8_t *pData, uint16_t len) {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	460b      	mov	r3, r1
 8000202:	807b      	strh	r3, [r7, #2]
	HAL_ERR(isotp_send(&isoTP, pData, len));
 8000204:	887b      	ldrh	r3, [r7, #2]
 8000206:	461a      	mov	r2, r3
 8000208:	6879      	ldr	r1, [r7, #4]
 800020a:	4814      	ldr	r0, [pc, #80]	@ (800025c <CanTP_Transmit+0x64>)
 800020c:	f003 f849 	bl	80032a2 <isotp_send>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d00b      	beq.n	800022e <CanTP_Transmit+0x36>
 8000216:	887b      	ldrh	r3, [r7, #2]
 8000218:	461a      	mov	r2, r3
 800021a:	6879      	ldr	r1, [r7, #4]
 800021c:	480f      	ldr	r0, [pc, #60]	@ (800025c <CanTP_Transmit+0x64>)
 800021e:	f003 f840 	bl	80032a2 <isotp_send>
 8000222:	4603      	mov	r3, r0
 8000224:	b2db      	uxtb	r3, r3
 8000226:	e015      	b.n	8000254 <CanTP_Transmit+0x5c>
	while (isoTP.send_status == ISOTP_SEND_STATUS_INPROGRESS) {
		isotp_poll(&isoTP);
 8000228:	480c      	ldr	r0, [pc, #48]	@ (800025c <CanTP_Transmit+0x64>)
 800022a:	f003 fa32 	bl	8003692 <isotp_poll>
	while (isoTP.send_status == ISOTP_SEND_STATUS_INPROGRESS) {
 800022e:	4b0b      	ldr	r3, [pc, #44]	@ (800025c <CanTP_Transmit+0x64>)
 8000230:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000234:	2b01      	cmp	r3, #1
 8000236:	d0f7      	beq.n	8000228 <CanTP_Transmit+0x30>
	}
	if (ISOTP_SEND_STATUS_IDLE != isoTP.send_status) {
 8000238:	4b08      	ldr	r3, [pc, #32]	@ (800025c <CanTP_Transmit+0x64>)
 800023a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d007      	beq.n	8000252 <CanTP_Transmit+0x5a>
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8000242:	2201      	movs	r2, #1
 8000244:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000248:	4805      	ldr	r0, [pc, #20]	@ (8000260 <CanTP_Transmit+0x68>)
 800024a:	f001 ff4d 	bl	80020e8 <HAL_GPIO_WritePin>
		return HAL_ERROR;
 800024e:	2301      	movs	r3, #1
 8000250:	e000      	b.n	8000254 <CanTP_Transmit+0x5c>
	}
	return HAL_OK;
 8000252:	2300      	movs	r3, #0
}
 8000254:	4618      	mov	r0, r3
 8000256:	3708      	adds	r7, #8
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	20000084 	.word	0x20000084
 8000260:	40010c00 	.word	0x40010c00

08000264 <CanTP_Receive>:

uint8_t CanTP_Receive(uint8_t *pData, uint16_t *len, uint32_t timeout) {
 8000264:	b580      	push	{r7, lr}
 8000266:	b088      	sub	sp, #32
 8000268:	af00      	add	r7, sp, #0
 800026a:	60f8      	str	r0, [r7, #12]
 800026c:	60b9      	str	r1, [r7, #8]
 800026e:	607a      	str	r2, [r7, #4]
	uint32_t startTime = HAL_GetTick();
 8000270:	f000 fe06 	bl	8000e80 <HAL_GetTick>
 8000274:	6178      	str	r0, [r7, #20]
	while ((HAL_GetTick() - startTime) < timeout) {
 8000276:	e00d      	b.n	8000294 <CanTP_Receive+0x30>
		isotp_poll(&isoTP);
 8000278:	4823      	ldr	r0, [pc, #140]	@ (8000308 <CanTP_Receive+0xa4>)
 800027a:	f003 fa0a 	bl	8003692 <isotp_poll>
		if (isoTP.receive_status == ISOTP_RECEIVE_STATUS_FULL) {
 800027e:	4b22      	ldr	r3, [pc, #136]	@ (8000308 <CanTP_Receive+0xa4>)
 8000280:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000284:	2b02      	cmp	r3, #2
 8000286:	d105      	bne.n	8000294 <CanTP_Receive+0x30>
			HAL_GPIO_TogglePin(LEDIn_GPIO_Port, LEDIn_Pin);
 8000288:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800028c:	481f      	ldr	r0, [pc, #124]	@ (800030c <CanTP_Receive+0xa8>)
 800028e:	f001 ff43 	bl	8002118 <HAL_GPIO_TogglePin>
			break;
 8000292:	e007      	b.n	80002a4 <CanTP_Receive+0x40>
	while ((HAL_GetTick() - startTime) < timeout) {
 8000294:	f000 fdf4 	bl	8000e80 <HAL_GetTick>
 8000298:	4602      	mov	r2, r0
 800029a:	697b      	ldr	r3, [r7, #20]
 800029c:	1ad3      	subs	r3, r2, r3
 800029e:	687a      	ldr	r2, [r7, #4]
 80002a0:	429a      	cmp	r2, r3
 80002a2:	d8e9      	bhi.n	8000278 <CanTP_Receive+0x14>
		}
	}
	uint8_t status = 0;
 80002a4:	2300      	movs	r3, #0
 80002a6:	74fb      	strb	r3, [r7, #19]
	if (ISOTP_RECEIVE_STATUS_FULL == isoTP.receive_status) {
 80002a8:	4b17      	ldr	r3, [pc, #92]	@ (8000308 <CanTP_Receive+0xa4>)
 80002aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80002ae:	2b02      	cmp	r3, #2
 80002b0:	d11f      	bne.n	80002f2 <CanTP_Receive+0x8e>
//		HAL_GPIO_TogglePin(LEDG_GPIO_Port, LEDG_Pin);
//		status = isotp_receive(&isoTP, pData, *len, len);
		uint16_t copylen = isoTP.receive_size;
 80002b2:	4b15      	ldr	r3, [pc, #84]	@ (8000308 <CanTP_Receive+0xa4>)
 80002b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80002b6:	83fb      	strh	r3, [r7, #30]
		if (copylen > *len) {
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	8bfa      	ldrh	r2, [r7, #30]
 80002be:	429a      	cmp	r2, r3
 80002c0:	d902      	bls.n	80002c8 <CanTP_Receive+0x64>
			copylen = *len;
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	881b      	ldrh	r3, [r3, #0]
 80002c6:	83fb      	strh	r3, [r7, #30]
		}
		for (int i = 0; i < copylen; i++) {
 80002c8:	2300      	movs	r3, #0
 80002ca:	61bb      	str	r3, [r7, #24]
 80002cc:	e00b      	b.n	80002e6 <CanTP_Receive+0x82>
			pData[i] = isoTP.receive_buffer[i];
 80002ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000308 <CanTP_Receive+0xa4>)
 80002d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80002d2:	69bb      	ldr	r3, [r7, #24]
 80002d4:	441a      	add	r2, r3
 80002d6:	69bb      	ldr	r3, [r7, #24]
 80002d8:	68f9      	ldr	r1, [r7, #12]
 80002da:	440b      	add	r3, r1
 80002dc:	7812      	ldrb	r2, [r2, #0]
 80002de:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < copylen; i++) {
 80002e0:	69bb      	ldr	r3, [r7, #24]
 80002e2:	3301      	adds	r3, #1
 80002e4:	61bb      	str	r3, [r7, #24]
 80002e6:	8bfb      	ldrh	r3, [r7, #30]
 80002e8:	69ba      	ldr	r2, [r7, #24]
 80002ea:	429a      	cmp	r2, r3
 80002ec:	dbef      	blt.n	80002ce <CanTP_Receive+0x6a>
		}
		return HAL_OK;
 80002ee:	2300      	movs	r3, #0
 80002f0:	e005      	b.n	80002fe <CanTP_Receive+0x9a>
	}
	HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 80002f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002f6:	4806      	ldr	r0, [pc, #24]	@ (8000310 <CanTP_Receive+0xac>)
 80002f8:	f001 ff0e 	bl	8002118 <HAL_GPIO_TogglePin>
	return HAL_TIMEOUT;
 80002fc:	2303      	movs	r3, #3
}
 80002fe:	4618      	mov	r0, r3
 8000300:	3720      	adds	r7, #32
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	20000084 	.word	0x20000084
 800030c:	40011000 	.word	0x40011000
 8000310:	40010c00 	.word	0x40010c00

08000314 <CanTP_RcvCallback>:

void CanTP_RcvCallback() {
 8000314:	b580      	push	{r7, lr}
 8000316:	b08a      	sub	sp, #40	@ 0x28
 8000318:	af00      	add	r7, sp, #0
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8] = { 0 };
 800031a:	2300      	movs	r3, #0
 800031c:	607b      	str	r3, [r7, #4]
 800031e:	2300      	movs	r3, #0
 8000320:	60bb      	str	r3, [r7, #8]
	HAL_CAN_GetRxMessage(&hcan, CAN_FILTER_FIFO0, &RxHeader, RxData);
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	f107 020c 	add.w	r2, r7, #12
 8000328:	2100      	movs	r1, #0
 800032a:	4807      	ldr	r0, [pc, #28]	@ (8000348 <CanTP_RcvCallback+0x34>)
 800032c:	f001 f8e1 	bl	80014f2 <HAL_CAN_GetRxMessage>
	isotp_on_can_message(&isoTP, RxData, RxHeader.DLC);
 8000330:	69fb      	ldr	r3, [r7, #28]
 8000332:	b2da      	uxtb	r2, r3
 8000334:	1d3b      	adds	r3, r7, #4
 8000336:	4619      	mov	r1, r3
 8000338:	4804      	ldr	r0, [pc, #16]	@ (800034c <CanTP_RcvCallback+0x38>)
 800033a:	f003 f831 	bl	80033a0 <isotp_on_can_message>
}
 800033e:	bf00      	nop
 8000340:	3728      	adds	r7, #40	@ 0x28
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	2000018c 	.word	0x2000018c
 800034c:	20000084 	.word	0x20000084

08000350 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000356:	f000 fd3b 	bl	8000dd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800035a:	f000 f82b 	bl	80003b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800035e:	f000 f8d1 	bl	8000504 <MX_GPIO_Init>
  MX_CAN_Init();
 8000362:	f000 f86d 	bl	8000440 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000366:	f000 f8a3 	bl	80004b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	DiagnosticService_Init();
 800036a:	f000 fc2d 	bl	8000bc8 <DiagnosticService_Init>
	uint8_t WData[2] = { 0x12, 0x13 };
 800036e:	f241 3312 	movw	r3, #4882	@ 0x1312
 8000372:	80bb      	strh	r3, [r7, #4]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, 0);
 8000374:	2200      	movs	r2, #0
 8000376:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800037a:	480d      	ldr	r0, [pc, #52]	@ (80003b0 <main+0x60>)
 800037c:	f001 feb4 	bl	80020e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 0);
 8000380:	2200      	movs	r2, #0
 8000382:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000386:	480a      	ldr	r0, [pc, #40]	@ (80003b0 <main+0x60>)
 8000388:	f001 feae 	bl	80020e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, 0);
 800038c:	2200      	movs	r2, #0
 800038e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000392:	4807      	ldr	r0, [pc, #28]	@ (80003b0 <main+0x60>)
 8000394:	f001 fea8 	bl	80020e8 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000398:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800039c:	f000 fd7a 	bl	8000e94 <HAL_Delay>
		Tester_SecurityAccess_RequestService();
 80003a0:	f000 fc2e 	bl	8000c00 <Tester_SecurityAccess_RequestService>
		HAL_Delay(2000);
 80003a4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80003a8:	f000 fd74 	bl	8000e94 <HAL_Delay>
		HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, 0);
 80003ac:	bf00      	nop
 80003ae:	e7e1      	b.n	8000374 <main+0x24>
 80003b0:	40010c00 	.word	0x40010c00

080003b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b090      	sub	sp, #64	@ 0x40
 80003b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ba:	f107 0318 	add.w	r3, r7, #24
 80003be:	2228      	movs	r2, #40	@ 0x28
 80003c0:	2100      	movs	r1, #0
 80003c2:	4618      	mov	r0, r3
 80003c4:	f003 fc40 	bl	8003c48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	2200      	movs	r2, #0
 80003cc:	601a      	str	r2, [r3, #0]
 80003ce:	605a      	str	r2, [r3, #4]
 80003d0:	609a      	str	r2, [r3, #8]
 80003d2:	60da      	str	r2, [r3, #12]
 80003d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003d6:	2301      	movs	r3, #1
 80003d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003e0:	2300      	movs	r3, #0
 80003e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003e4:	2301      	movs	r3, #1
 80003e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e8:	2302      	movs	r3, #2
 80003ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003f2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80003f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f8:	f107 0318 	add.w	r3, r7, #24
 80003fc:	4618      	mov	r0, r3
 80003fe:	f001 fea5 	bl	800214c <HAL_RCC_OscConfig>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000408:	f000 f8fc 	bl	8000604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800040c:	230f      	movs	r3, #15
 800040e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000410:	2302      	movs	r3, #2
 8000412:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000414:	2300      	movs	r3, #0
 8000416:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000418:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800041c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800041e:	2300      	movs	r3, #0
 8000420:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	2102      	movs	r1, #2
 8000426:	4618      	mov	r0, r3
 8000428:	f002 f912 	bl	8002650 <HAL_RCC_ClockConfig>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000432:	f000 f8e7 	bl	8000604 <Error_Handler>
  }
}
 8000436:	bf00      	nop
 8000438:	3740      	adds	r7, #64	@ 0x40
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
	...

08000440 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000444:	4b18      	ldr	r3, [pc, #96]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000446:	4a19      	ldr	r2, [pc, #100]	@ (80004ac <MX_CAN_Init+0x6c>)
 8000448:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800044a:	4b17      	ldr	r3, [pc, #92]	@ (80004a8 <MX_CAN_Init+0x68>)
 800044c:	2204      	movs	r2, #4
 800044e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000450:	4b15      	ldr	r3, [pc, #84]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000452:	2200      	movs	r2, #0
 8000454:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000456:	4b14      	ldr	r3, [pc, #80]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000458:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800045c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 800045e:	4b12      	ldr	r3, [pc, #72]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000460:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000464:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000466:	4b10      	ldr	r3, [pc, #64]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000468:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 800046c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800046e:	4b0e      	ldr	r3, [pc, #56]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000470:	2200      	movs	r2, #0
 8000472:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000474:	4b0c      	ldr	r3, [pc, #48]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000476:	2200      	movs	r2, #0
 8000478:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800047a:	4b0b      	ldr	r3, [pc, #44]	@ (80004a8 <MX_CAN_Init+0x68>)
 800047c:	2200      	movs	r2, #0
 800047e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000480:	4b09      	ldr	r3, [pc, #36]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000482:	2200      	movs	r2, #0
 8000484:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000486:	4b08      	ldr	r3, [pc, #32]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000488:	2200      	movs	r2, #0
 800048a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800048c:	4b06      	ldr	r3, [pc, #24]	@ (80004a8 <MX_CAN_Init+0x68>)
 800048e:	2200      	movs	r2, #0
 8000490:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000492:	4805      	ldr	r0, [pc, #20]	@ (80004a8 <MX_CAN_Init+0x68>)
 8000494:	f000 fd22 	bl	8000edc <HAL_CAN_Init>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 800049e:	f000 f8b1 	bl	8000604 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	2000018c 	.word	0x2000018c
 80004ac:	40006400 	.word	0x40006400

080004b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004b4:	4b11      	ldr	r3, [pc, #68]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004b6:	4a12      	ldr	r2, [pc, #72]	@ (8000500 <MX_USART1_UART_Init+0x50>)
 80004b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80004ba:	4b10      	ldr	r3, [pc, #64]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80004c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004c2:	4b0e      	ldr	r3, [pc, #56]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004c8:	4b0c      	ldr	r3, [pc, #48]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004ce:	4b0b      	ldr	r3, [pc, #44]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004d4:	4b09      	ldr	r3, [pc, #36]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004d6:	220c      	movs	r2, #12
 80004d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004da:	4b08      	ldr	r3, [pc, #32]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004dc:	2200      	movs	r2, #0
 80004de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e0:	4b06      	ldr	r3, [pc, #24]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004e6:	4805      	ldr	r0, [pc, #20]	@ (80004fc <MX_USART1_UART_Init+0x4c>)
 80004e8:	f002 fa40 	bl	800296c <HAL_UART_Init>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80004f2:	f000 f887 	bl	8000604 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	200001b4 	.word	0x200001b4
 8000500:	40013800 	.word	0x40013800

08000504 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b088      	sub	sp, #32
 8000508:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800050a:	f107 0310 	add.w	r3, r7, #16
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	605a      	str	r2, [r3, #4]
 8000514:	609a      	str	r2, [r3, #8]
 8000516:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000518:	4b2e      	ldr	r3, [pc, #184]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 800051a:	699b      	ldr	r3, [r3, #24]
 800051c:	4a2d      	ldr	r2, [pc, #180]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 800051e:	f043 0310 	orr.w	r3, r3, #16
 8000522:	6193      	str	r3, [r2, #24]
 8000524:	4b2b      	ldr	r3, [pc, #172]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	f003 0310 	and.w	r3, r3, #16
 800052c:	60fb      	str	r3, [r7, #12]
 800052e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000530:	4b28      	ldr	r3, [pc, #160]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	4a27      	ldr	r2, [pc, #156]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 8000536:	f043 0320 	orr.w	r3, r3, #32
 800053a:	6193      	str	r3, [r2, #24]
 800053c:	4b25      	ldr	r3, [pc, #148]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	f003 0320 	and.w	r3, r3, #32
 8000544:	60bb      	str	r3, [r7, #8]
 8000546:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000548:	4b22      	ldr	r3, [pc, #136]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	4a21      	ldr	r2, [pc, #132]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 800054e:	f043 0308 	orr.w	r3, r3, #8
 8000552:	6193      	str	r3, [r2, #24]
 8000554:	4b1f      	ldr	r3, [pc, #124]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	f003 0308 	and.w	r3, r3, #8
 800055c:	607b      	str	r3, [r7, #4]
 800055e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	4a1b      	ldr	r2, [pc, #108]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 8000566:	f043 0304 	orr.w	r3, r3, #4
 800056a:	6193      	str	r3, [r2, #24]
 800056c:	4b19      	ldr	r3, [pc, #100]	@ (80005d4 <MX_GPIO_Init+0xd0>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	f003 0304 	and.w	r3, r3, #4
 8000574:	603b      	str	r3, [r7, #0]
 8000576:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800057e:	4816      	ldr	r0, [pc, #88]	@ (80005d8 <MX_GPIO_Init+0xd4>)
 8000580:	f001 fdb2 	bl	80020e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDB_Pin|LEDG_Pin|LEDR_Pin, GPIO_PIN_RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 800058a:	4814      	ldr	r0, [pc, #80]	@ (80005dc <MX_GPIO_Init+0xd8>)
 800058c:	f001 fdac 	bl	80020e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LEDIn_Pin */
  GPIO_InitStruct.Pin = LEDIn_Pin;
 8000590:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000594:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000596:	2301      	movs	r3, #1
 8000598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	2300      	movs	r3, #0
 800059c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059e:	2302      	movs	r3, #2
 80005a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEDIn_GPIO_Port, &GPIO_InitStruct);
 80005a2:	f107 0310 	add.w	r3, r7, #16
 80005a6:	4619      	mov	r1, r3
 80005a8:	480b      	ldr	r0, [pc, #44]	@ (80005d8 <MX_GPIO_Init+0xd4>)
 80005aa:	f001 fc19 	bl	8001de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDB_Pin LEDG_Pin LEDR_Pin */
  GPIO_InitStruct.Pin = LEDB_Pin|LEDG_Pin|LEDR_Pin;
 80005ae:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80005b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b4:	2301      	movs	r3, #1
 80005b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005bc:	2302      	movs	r3, #2
 80005be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c0:	f107 0310 	add.w	r3, r7, #16
 80005c4:	4619      	mov	r1, r3
 80005c6:	4805      	ldr	r0, [pc, #20]	@ (80005dc <MX_GPIO_Init+0xd8>)
 80005c8:	f001 fc0a 	bl	8001de0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005cc:	bf00      	nop
 80005ce:	3720      	adds	r7, #32
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40021000 	.word	0x40021000
 80005d8:	40011000 	.word	0x40011000
 80005dc:	40010c00 	.word	0x40010c00

080005e0 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, 1);
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ee:	4804      	ldr	r0, [pc, #16]	@ (8000600 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>)
 80005f0:	f001 fd7a 	bl	80020e8 <HAL_GPIO_WritePin>
	CanTP_RcvCallback();
 80005f4:	f7ff fe8e 	bl	8000314 <CanTP_RcvCallback>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40010c00 	.word	0x40010c00

08000604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000608:	b672      	cpsid	i
}
 800060a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <Error_Handler+0x8>

08000610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000616:	4b15      	ldr	r3, [pc, #84]	@ (800066c <HAL_MspInit+0x5c>)
 8000618:	699b      	ldr	r3, [r3, #24]
 800061a:	4a14      	ldr	r2, [pc, #80]	@ (800066c <HAL_MspInit+0x5c>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6193      	str	r3, [r2, #24]
 8000622:	4b12      	ldr	r3, [pc, #72]	@ (800066c <HAL_MspInit+0x5c>)
 8000624:	699b      	ldr	r3, [r3, #24]
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062e:	4b0f      	ldr	r3, [pc, #60]	@ (800066c <HAL_MspInit+0x5c>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	4a0e      	ldr	r2, [pc, #56]	@ (800066c <HAL_MspInit+0x5c>)
 8000634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000638:	61d3      	str	r3, [r2, #28]
 800063a:	4b0c      	ldr	r3, [pc, #48]	@ (800066c <HAL_MspInit+0x5c>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000646:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <HAL_MspInit+0x60>)
 8000648:	685b      	ldr	r3, [r3, #4]
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	4a04      	ldr	r2, [pc, #16]	@ (8000670 <HAL_MspInit+0x60>)
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000662:	bf00      	nop
 8000664:	3714      	adds	r7, #20
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr
 800066c:	40021000 	.word	0x40021000
 8000670:	40010000 	.word	0x40010000

08000674 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b088      	sub	sp, #32
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067c:	f107 0310 	add.w	r3, r7, #16
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <HAL_CAN_MspInit+0xcc>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d151      	bne.n	8000738 <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000694:	4b2b      	ldr	r3, [pc, #172]	@ (8000744 <HAL_CAN_MspInit+0xd0>)
 8000696:	69db      	ldr	r3, [r3, #28]
 8000698:	4a2a      	ldr	r2, [pc, #168]	@ (8000744 <HAL_CAN_MspInit+0xd0>)
 800069a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800069e:	61d3      	str	r3, [r2, #28]
 80006a0:	4b28      	ldr	r3, [pc, #160]	@ (8000744 <HAL_CAN_MspInit+0xd0>)
 80006a2:	69db      	ldr	r3, [r3, #28]
 80006a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ac:	4b25      	ldr	r3, [pc, #148]	@ (8000744 <HAL_CAN_MspInit+0xd0>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	4a24      	ldr	r2, [pc, #144]	@ (8000744 <HAL_CAN_MspInit+0xd0>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	6193      	str	r3, [r2, #24]
 80006b8:	4b22      	ldr	r3, [pc, #136]	@ (8000744 <HAL_CAN_MspInit+0xd0>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	f003 0304 	and.w	r3, r3, #4
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ca:	2300      	movs	r3, #0
 80006cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ce:	2300      	movs	r3, #0
 80006d0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d2:	f107 0310 	add.w	r3, r7, #16
 80006d6:	4619      	mov	r1, r3
 80006d8:	481b      	ldr	r0, [pc, #108]	@ (8000748 <HAL_CAN_MspInit+0xd4>)
 80006da:	f001 fb81 	bl	8001de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e4:	2302      	movs	r3, #2
 80006e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e8:	2303      	movs	r3, #3
 80006ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ec:	f107 0310 	add.w	r3, r7, #16
 80006f0:	4619      	mov	r1, r3
 80006f2:	4815      	ldr	r0, [pc, #84]	@ (8000748 <HAL_CAN_MspInit+0xd4>)
 80006f4:	f001 fb74 	bl	8001de0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2100      	movs	r1, #0
 80006fc:	2013      	movs	r0, #19
 80006fe:	f001 fb38 	bl	8001d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8000702:	2013      	movs	r0, #19
 8000704:	f001 fb51 	bl	8001daa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000708:	2200      	movs	r2, #0
 800070a:	2100      	movs	r1, #0
 800070c:	2014      	movs	r0, #20
 800070e:	f001 fb30 	bl	8001d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000712:	2014      	movs	r0, #20
 8000714:	f001 fb49 	bl	8001daa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000718:	2200      	movs	r2, #0
 800071a:	2100      	movs	r1, #0
 800071c:	2015      	movs	r0, #21
 800071e:	f001 fb28 	bl	8001d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000722:	2015      	movs	r0, #21
 8000724:	f001 fb41 	bl	8001daa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2100      	movs	r1, #0
 800072c:	2016      	movs	r0, #22
 800072e:	f001 fb20 	bl	8001d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000732:	2016      	movs	r0, #22
 8000734:	f001 fb39 	bl	8001daa <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000738:	bf00      	nop
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40006400 	.word	0x40006400
 8000744:	40021000 	.word	0x40021000
 8000748:	40010800 	.word	0x40010800

0800074c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b088      	sub	sp, #32
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a1c      	ldr	r2, [pc, #112]	@ (80007d8 <HAL_UART_MspInit+0x8c>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d131      	bne.n	80007d0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800076c:	4b1b      	ldr	r3, [pc, #108]	@ (80007dc <HAL_UART_MspInit+0x90>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a1a      	ldr	r2, [pc, #104]	@ (80007dc <HAL_UART_MspInit+0x90>)
 8000772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b18      	ldr	r3, [pc, #96]	@ (80007dc <HAL_UART_MspInit+0x90>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000784:	4b15      	ldr	r3, [pc, #84]	@ (80007dc <HAL_UART_MspInit+0x90>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	4a14      	ldr	r2, [pc, #80]	@ (80007dc <HAL_UART_MspInit+0x90>)
 800078a:	f043 0304 	orr.w	r3, r3, #4
 800078e:	6193      	str	r3, [r2, #24]
 8000790:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <HAL_UART_MspInit+0x90>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f003 0304 	and.w	r3, r3, #4
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800079c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a2:	2302      	movs	r3, #2
 80007a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007a6:	2303      	movs	r3, #3
 80007a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007aa:	f107 0310 	add.w	r3, r7, #16
 80007ae:	4619      	mov	r1, r3
 80007b0:	480b      	ldr	r0, [pc, #44]	@ (80007e0 <HAL_UART_MspInit+0x94>)
 80007b2:	f001 fb15 	bl	8001de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007bc:	2300      	movs	r3, #0
 80007be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c4:	f107 0310 	add.w	r3, r7, #16
 80007c8:	4619      	mov	r1, r3
 80007ca:	4805      	ldr	r0, [pc, #20]	@ (80007e0 <HAL_UART_MspInit+0x94>)
 80007cc:	f001 fb08 	bl	8001de0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80007d0:	bf00      	nop
 80007d2:	3720      	adds	r7, #32
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40013800 	.word	0x40013800
 80007dc:	40021000 	.word	0x40021000
 80007e0:	40010800 	.word	0x40010800

080007e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <NMI_Handler+0x4>

080007ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <HardFault_Handler+0x4>

080007f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <MemManage_Handler+0x4>

080007fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <BusFault_Handler+0x4>

08000804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <UsageFault_Handler+0x4>

0800080c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr

08000818 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr

08000830 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000834:	f000 fb12 	bl	8000e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}

0800083c <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000840:	4802      	ldr	r0, [pc, #8]	@ (800084c <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8000842:	f000 ff9c 	bl	800177e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	2000018c 	.word	0x2000018c

08000850 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000854:	4802      	ldr	r0, [pc, #8]	@ (8000860 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000856:	f000 ff92 	bl	800177e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	2000018c 	.word	0x2000018c

08000864 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000868:	4802      	ldr	r0, [pc, #8]	@ (8000874 <CAN1_RX1_IRQHandler+0x10>)
 800086a:	f000 ff88 	bl	800177e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	2000018c 	.word	0x2000018c

08000878 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800087c:	4802      	ldr	r0, [pc, #8]	@ (8000888 <CAN1_SCE_IRQHandler+0x10>)
 800087e:	f000 ff7e 	bl	800177e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	2000018c 	.word	0x2000018c

0800088c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  return 1;
 8000890:	2301      	movs	r3, #1
}
 8000892:	4618      	mov	r0, r3
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr

0800089a <_kill>:

int _kill(int pid, int sig)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b082      	sub	sp, #8
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
 80008a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80008a4:	f003 fa1e 	bl	8003ce4 <__errno>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2216      	movs	r2, #22
 80008ac:	601a      	str	r2, [r3, #0]
  return -1;
 80008ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <_exit>:

void _exit (int status)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b082      	sub	sp, #8
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80008c2:	f04f 31ff 	mov.w	r1, #4294967295
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff ffe7 	bl	800089a <_kill>
  while (1) {}    /* Make sure we hang here */
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <_exit+0x12>

080008d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008dc:	2300      	movs	r3, #0
 80008de:	617b      	str	r3, [r7, #20]
 80008e0:	e00a      	b.n	80008f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008e2:	f3af 8000 	nop.w
 80008e6:	4601      	mov	r1, r0
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	1c5a      	adds	r2, r3, #1
 80008ec:	60ba      	str	r2, [r7, #8]
 80008ee:	b2ca      	uxtb	r2, r1
 80008f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	3301      	adds	r3, #1
 80008f6:	617b      	str	r3, [r7, #20]
 80008f8:	697a      	ldr	r2, [r7, #20]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	dbf0      	blt.n	80008e2 <_read+0x12>
  }

  return len;
 8000900:	687b      	ldr	r3, [r7, #4]
}
 8000902:	4618      	mov	r0, r3
 8000904:	3718      	adds	r7, #24
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	b086      	sub	sp, #24
 800090e:	af00      	add	r7, sp, #0
 8000910:	60f8      	str	r0, [r7, #12]
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000916:	2300      	movs	r3, #0
 8000918:	617b      	str	r3, [r7, #20]
 800091a:	e009      	b.n	8000930 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	1c5a      	adds	r2, r3, #1
 8000920:	60ba      	str	r2, [r7, #8]
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	4618      	mov	r0, r3
 8000926:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	3301      	adds	r3, #1
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	697a      	ldr	r2, [r7, #20]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	429a      	cmp	r2, r3
 8000936:	dbf1      	blt.n	800091c <_write+0x12>
  }
  return len;
 8000938:	687b      	ldr	r3, [r7, #4]
}
 800093a:	4618      	mov	r0, r3
 800093c:	3718      	adds	r7, #24
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <_close>:

int _close(int file)
{
 8000942:	b480      	push	{r7}
 8000944:	b083      	sub	sp, #12
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800094e:	4618      	mov	r0, r3
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr

08000958 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000968:	605a      	str	r2, [r3, #4]
  return 0;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <_isatty>:

int _isatty(int file)
{
 8000976:	b480      	push	{r7}
 8000978:	b083      	sub	sp, #12
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800097e:	2301      	movs	r3, #1
}
 8000980:	4618      	mov	r0, r3
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	bc80      	pop	{r7}
 8000988:	4770      	bx	lr

0800098a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800098a:	b480      	push	{r7}
 800098c:	b085      	sub	sp, #20
 800098e:	af00      	add	r7, sp, #0
 8000990:	60f8      	str	r0, [r7, #12]
 8000992:	60b9      	str	r1, [r7, #8]
 8000994:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000996:	2300      	movs	r3, #0
}
 8000998:	4618      	mov	r0, r3
 800099a:	3714      	adds	r7, #20
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
	...

080009a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ac:	4a14      	ldr	r2, [pc, #80]	@ (8000a00 <_sbrk+0x5c>)
 80009ae:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <_sbrk+0x60>)
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b8:	4b13      	ldr	r3, [pc, #76]	@ (8000a08 <_sbrk+0x64>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d102      	bne.n	80009c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009c0:	4b11      	ldr	r3, [pc, #68]	@ (8000a08 <_sbrk+0x64>)
 80009c2:	4a12      	ldr	r2, [pc, #72]	@ (8000a0c <_sbrk+0x68>)
 80009c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c6:	4b10      	ldr	r3, [pc, #64]	@ (8000a08 <_sbrk+0x64>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4413      	add	r3, r2
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d207      	bcs.n	80009e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d4:	f003 f986 	bl	8003ce4 <__errno>
 80009d8:	4603      	mov	r3, r0
 80009da:	220c      	movs	r2, #12
 80009dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009de:	f04f 33ff 	mov.w	r3, #4294967295
 80009e2:	e009      	b.n	80009f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e4:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <_sbrk+0x64>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ea:	4b07      	ldr	r3, [pc, #28]	@ (8000a08 <_sbrk+0x64>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	4a05      	ldr	r2, [pc, #20]	@ (8000a08 <_sbrk+0x64>)
 80009f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009f6:	68fb      	ldr	r3, [r7, #12]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3718      	adds	r7, #24
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20005000 	.word	0x20005000
 8000a04:	00000400 	.word	0x00000400
 8000a08:	200001fc 	.word	0x200001fc
 8000a0c:	20000350 	.word	0x20000350

08000a10 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a1c:	f7ff fff8 	bl	8000a10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a20:	480b      	ldr	r0, [pc, #44]	@ (8000a50 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a22:	490c      	ldr	r1, [pc, #48]	@ (8000a54 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a24:	4a0c      	ldr	r2, [pc, #48]	@ (8000a58 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a28:	e002      	b.n	8000a30 <LoopCopyDataInit>

08000a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a2e:	3304      	adds	r3, #4

08000a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a34:	d3f9      	bcc.n	8000a2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a36:	4a09      	ldr	r2, [pc, #36]	@ (8000a5c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a38:	4c09      	ldr	r4, [pc, #36]	@ (8000a60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a3c:	e001      	b.n	8000a42 <LoopFillZerobss>

08000a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a40:	3204      	adds	r2, #4

08000a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a44:	d3fb      	bcc.n	8000a3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a46:	f003 f953 	bl	8003cf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a4a:	f7ff fc81 	bl	8000350 <main>
  bx lr
 8000a4e:	4770      	bx	lr
  ldr r0, =_sdata
 8000a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a54:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a58:	08004d90 	.word	0x08004d90
  ldr r2, =_sbss
 8000a5c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a60:	20000350 	.word	0x20000350

08000a64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a64:	e7fe      	b.n	8000a64 <ADC1_2_IRQHandler>

08000a66 <KeyCalculate>:

#include "DiagnosticDefine.h"

void KeyCalculate(uint8_t *Keys, uint8_t *Seeds) {
 8000a66:	b480      	push	{r7}
 8000a68:	b083      	sub	sp, #12
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	6039      	str	r1, [r7, #0]
	Keys[0] = Seeds[0] ^ Seeds[1];
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	781a      	ldrb	r2, [r3, #0]
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	3301      	adds	r3, #1
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	4053      	eors	r3, r2
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	701a      	strb	r2, [r3, #0]
	Keys[1] = Seeds[1] + Seeds[2];
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	3301      	adds	r3, #1
 8000a86:	7819      	ldrb	r1, [r3, #0]
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	3302      	adds	r3, #2
 8000a8c:	781a      	ldrb	r2, [r3, #0]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	3301      	adds	r3, #1
 8000a92:	440a      	add	r2, r1
 8000a94:	b2d2      	uxtb	r2, r2
 8000a96:	701a      	strb	r2, [r3, #0]
	Keys[2] = Seeds[2] ^ Seeds[3];
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	3302      	adds	r3, #2
 8000a9c:	7819      	ldrb	r1, [r3, #0]
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	3303      	adds	r3, #3
 8000aa2:	781a      	ldrb	r2, [r3, #0]
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	3302      	adds	r3, #2
 8000aa8:	404a      	eors	r2, r1
 8000aaa:	b2d2      	uxtb	r2, r2
 8000aac:	701a      	strb	r2, [r3, #0]
	Keys[3] = Seeds[3] + Seeds[0];
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	3303      	adds	r3, #3
 8000ab2:	7819      	ldrb	r1, [r3, #0]
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	781a      	ldrb	r2, [r3, #0]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	3303      	adds	r3, #3
 8000abc:	440a      	add	r2, r1
 8000abe:	b2d2      	uxtb	r2, r2
 8000ac0:	701a      	strb	r2, [r3, #0]

	Keys[4] = Seeds[0] | Seeds[1];
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	7819      	ldrb	r1, [r3, #0]
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	781a      	ldrb	r2, [r3, #0]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3304      	adds	r3, #4
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	701a      	strb	r2, [r3, #0]
	Keys[5] = Seeds[1] + Seeds[2];
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	7819      	ldrb	r1, [r3, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	3302      	adds	r3, #2
 8000ae0:	781a      	ldrb	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	3305      	adds	r3, #5
 8000ae6:	440a      	add	r2, r1
 8000ae8:	b2d2      	uxtb	r2, r2
 8000aea:	701a      	strb	r2, [r3, #0]
	Keys[6] = Seeds[2] | Seeds[3];
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	3302      	adds	r3, #2
 8000af0:	7819      	ldrb	r1, [r3, #0]
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	3303      	adds	r3, #3
 8000af6:	781a      	ldrb	r2, [r3, #0]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	3306      	adds	r3, #6
 8000afc:	430a      	orrs	r2, r1
 8000afe:	b2d2      	uxtb	r2, r2
 8000b00:	701a      	strb	r2, [r3, #0]
	Keys[7] = Seeds[3] + Seeds[0];
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	3303      	adds	r3, #3
 8000b06:	7819      	ldrb	r1, [r3, #0]
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	781a      	ldrb	r2, [r3, #0]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	3307      	adds	r3, #7
 8000b10:	440a      	add	r2, r1
 8000b12:	b2d2      	uxtb	r2, r2
 8000b14:	701a      	strb	r2, [r3, #0]

	Keys[8] = Seeds[0] & Seeds[1];
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	7819      	ldrb	r1, [r3, #0]
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	781a      	ldrb	r2, [r3, #0]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3308      	adds	r3, #8
 8000b24:	400a      	ands	r2, r1
 8000b26:	b2d2      	uxtb	r2, r2
 8000b28:	701a      	strb	r2, [r3, #0]
	Keys[9] = Seeds[1] + Seeds[2];
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	7819      	ldrb	r1, [r3, #0]
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	3302      	adds	r3, #2
 8000b34:	781a      	ldrb	r2, [r3, #0]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	3309      	adds	r3, #9
 8000b3a:	440a      	add	r2, r1
 8000b3c:	b2d2      	uxtb	r2, r2
 8000b3e:	701a      	strb	r2, [r3, #0]
	Keys[10] = Seeds[2] & Seeds[3];
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	3302      	adds	r3, #2
 8000b44:	7819      	ldrb	r1, [r3, #0]
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	3303      	adds	r3, #3
 8000b4a:	781a      	ldrb	r2, [r3, #0]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	330a      	adds	r3, #10
 8000b50:	400a      	ands	r2, r1
 8000b52:	b2d2      	uxtb	r2, r2
 8000b54:	701a      	strb	r2, [r3, #0]
	Keys[11] = Seeds[3] + Seeds[0];
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	3303      	adds	r3, #3
 8000b5a:	7819      	ldrb	r1, [r3, #0]
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	781a      	ldrb	r2, [r3, #0]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	330b      	adds	r3, #11
 8000b64:	440a      	add	r2, r1
 8000b66:	b2d2      	uxtb	r2, r2
 8000b68:	701a      	strb	r2, [r3, #0]

	Keys[12] = Seeds[0] - Seeds[1];
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	7819      	ldrb	r1, [r3, #0]
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	3301      	adds	r3, #1
 8000b72:	781a      	ldrb	r2, [r3, #0]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	330c      	adds	r3, #12
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	b2d2      	uxtb	r2, r2
 8000b7c:	701a      	strb	r2, [r3, #0]
	Keys[13] = Seeds[1] + Seeds[2];
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	3301      	adds	r3, #1
 8000b82:	7819      	ldrb	r1, [r3, #0]
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	3302      	adds	r3, #2
 8000b88:	781a      	ldrb	r2, [r3, #0]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	330d      	adds	r3, #13
 8000b8e:	440a      	add	r2, r1
 8000b90:	b2d2      	uxtb	r2, r2
 8000b92:	701a      	strb	r2, [r3, #0]
	Keys[14] = Seeds[2] - Seeds[3];
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	3302      	adds	r3, #2
 8000b98:	7819      	ldrb	r1, [r3, #0]
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	3303      	adds	r3, #3
 8000b9e:	781a      	ldrb	r2, [r3, #0]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	330e      	adds	r3, #14
 8000ba4:	1a8a      	subs	r2, r1, r2
 8000ba6:	b2d2      	uxtb	r2, r2
 8000ba8:	701a      	strb	r2, [r3, #0]
	Keys[15] = Seeds[3] + Seeds[0];
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	3303      	adds	r3, #3
 8000bae:	7819      	ldrb	r1, [r3, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	781a      	ldrb	r2, [r3, #0]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	330f      	adds	r3, #15
 8000bb8:	440a      	add	r2, r1
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	701a      	strb	r2, [r3, #0]
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr

08000bc8 <DiagnosticService_Init>:

void DiagnosticService_Init() {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
#ifdef TesterNode
	Tester_Init();
 8000bcc:	f000 f802 	bl	8000bd4 <Tester_Init>
#elif ECUNode
	ECU_Init();
#endif
}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <Tester_Init>:
#include "CanTP.h"
#include <stdio.h>

extern UART_HandleTypeDef huart1;

uint8_t Tester_Init() {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
	HAL_ERR(CanTP_Init(SEND_ID, RECV_ID));
 8000bd8:	f240 7112 	movw	r1, #1810	@ 0x712
 8000bdc:	f240 70a2 	movw	r0, #1954	@ 0x7a2
 8000be0:	f7ff fab4 	bl	800014c <CanTP_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d007      	beq.n	8000bfa <Tester_Init+0x26>
 8000bea:	f240 7112 	movw	r1, #1810	@ 0x712
 8000bee:	f240 70a2 	movw	r0, #1954	@ 0x7a2
 8000bf2:	f7ff faab 	bl	800014c <CanTP_Init>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	e000      	b.n	8000bfc <Tester_Init+0x28>
	return HAL_OK;
 8000bfa:	2300      	movs	r3, #0
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <Tester_SecurityAccess_RequestService>:
	}
	HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
	printf("Write Data Failed\r\n");
	return HAL_ERROR;
}
uint8_t Tester_SecurityAccess_RequestService() {
 8000c00:	b5b0      	push	{r4, r5, r7, lr}
 8000c02:	b096      	sub	sp, #88	@ 0x58
 8000c04:	af00      	add	r7, sp, #0
	uint8_t ReqSeedsBuff[2] =
 8000c06:	f240 1327 	movw	r3, #295	@ 0x127
 8000c0a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			{ SecurityAccess_ReqSID, SecurityAccess_ReqSeedID };
	uint8_t RespSeedsBuff[6];
	uint8_t RespSeedsLen = 6;
 8000c0e:	2306      	movs	r3, #6
 8000c10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	HAL_ERR(CanTP_Transmit(ReqSeedsBuff, 2));
 8000c14:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000c18:	2102      	movs	r1, #2
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff faec 	bl	80001f8 <CanTP_Transmit>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d007      	beq.n	8000c36 <Tester_SecurityAccess_RequestService+0x36>
 8000c26:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000c2a:	2102      	movs	r1, #2
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fae3 	bl	80001f8 <CanTP_Transmit>
 8000c32:	4603      	mov	r3, r0
 8000c34:	e0bb      	b.n	8000dae <Tester_SecurityAccess_RequestService+0x1ae>

	HAL_ERR(CanTP_Receive(RespSeedsBuff, RespSeedsLen, 1000));
 8000c36:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000c40:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff fb0d 	bl	8000264 <CanTP_Receive>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d00b      	beq.n	8000c68 <Tester_SecurityAccess_RequestService+0x68>
 8000c50:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000c54:	4619      	mov	r1, r3
 8000c56:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000c5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fb00 	bl	8000264 <CanTP_Receive>
 8000c64:	4603      	mov	r3, r0
 8000c66:	e0a2      	b.n	8000dae <Tester_SecurityAccess_RequestService+0x1ae>
	uint8_t RespSID = RespSeedsBuff[0];
 8000c68:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000c6c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	uint8_t RespSF = RespSeedsBuff[1];
 8000c70:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8000c74:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	if (RespSID != Get_Positive_RespID(SecurityAccess_ReqSID)
 8000c78:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000c7c:	2b67      	cmp	r3, #103	@ 0x67
 8000c7e:	d103      	bne.n	8000c88 <Tester_SecurityAccess_RequestService+0x88>
			|| RespSF != SecurityAccess_ReqSeedID) {
 8000c80:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d00c      	beq.n	8000ca2 <Tester_SecurityAccess_RequestService+0xa2>
		printf("Security Access request Seeds error: %d", RespSeedsBuff[2]);
 8000c88:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	484a      	ldr	r0, [pc, #296]	@ (8000db8 <Tester_SecurityAccess_RequestService+0x1b8>)
 8000c90:	f002 fe72 	bl	8003978 <iprintf>
//		HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, 1);
		HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 8000c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c98:	4848      	ldr	r0, [pc, #288]	@ (8000dbc <Tester_SecurityAccess_RequestService+0x1bc>)
 8000c9a:	f001 fa3d 	bl	8002118 <HAL_GPIO_TogglePin>
		return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e085      	b.n	8000dae <Tester_SecurityAccess_RequestService+0x1ae>
	}
	uint8_t Seeds[4];
	memcpy(Seeds, RespSeedsBuff + 2, 4);
 8000ca2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000ca6:	3302      	adds	r3, #2
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	643b      	str	r3, [r7, #64]	@ 0x40
	uint8_t Keys[16];
	KeyCalculate(Keys, Seeds);
 8000cac:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000cb0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fed5 	bl	8000a66 <KeyCalculate>

	uint8_t SendKeysBuff[18];
	SendKeysBuff[0] = SecurityAccess_ReqSID;
 8000cbc:	2327      	movs	r3, #39	@ 0x27
 8000cbe:	773b      	strb	r3, [r7, #28]
	SendKeysBuff[1] = SecurityAccess_SendKeyID;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	777b      	strb	r3, [r7, #29]
	memcpy(SendKeysBuff + 2, Keys, 16);
 8000cc4:	f107 031c 	add.w	r3, r7, #28
 8000cc8:	3302      	adds	r3, #2
 8000cca:	461d      	mov	r5, r3
 8000ccc:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000cd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cd2:	6028      	str	r0, [r5, #0]
 8000cd4:	6069      	str	r1, [r5, #4]
 8000cd6:	60aa      	str	r2, [r5, #8]
 8000cd8:	60eb      	str	r3, [r5, #12]

	HAL_ERR(CanTP_Transmit(SendKeysBuff, 18));
 8000cda:	f107 031c 	add.w	r3, r7, #28
 8000cde:	2112      	movs	r1, #18
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff fa89 	bl	80001f8 <CanTP_Transmit>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d007      	beq.n	8000cfc <Tester_SecurityAccess_RequestService+0xfc>
 8000cec:	f107 031c 	add.w	r3, r7, #28
 8000cf0:	2112      	movs	r1, #18
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fa80 	bl	80001f8 <CanTP_Transmit>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	e058      	b.n	8000dae <Tester_SecurityAccess_RequestService+0x1ae>
	char PrintBuf[20] = "";
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	f107 030c 	add.w	r3, r7, #12
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
	uint16_t printSize = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
//	printSize = sprintf(PrintBuf, "SSS\r\n");
//	HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);

	uint8_t RespCheckKeysBuff[3];
	uint8_t RespCheckKeyLen = 3;
 8000d14:	2303      	movs	r3, #3
 8000d16:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
	HAL_ERR(CanTP_Receive(RespCheckKeysBuff, RespCheckKeyLen, 1500));
 8000d1a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000d1e:	4619      	mov	r1, r3
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fa9c 	bl	8000264 <CanTP_Receive>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d00a      	beq.n	8000d48 <Tester_SecurityAccess_RequestService+0x148>
 8000d32:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000d36:	4619      	mov	r1, r3
 8000d38:	1d3b      	adds	r3, r7, #4
 8000d3a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fa90 	bl	8000264 <CanTP_Receive>
 8000d44:	4603      	mov	r3, r0
 8000d46:	e032      	b.n	8000dae <Tester_SecurityAccess_RequestService+0x1ae>
//	HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
//	char PrintBuf[20] = "";
//	uint16_t printSize = 0;
	printSize = sprintf(PrintBuf, "SAS\r\n");
 8000d48:	f107 0308 	add.w	r3, r7, #8
 8000d4c:	491c      	ldr	r1, [pc, #112]	@ (8000dc0 <Tester_SecurityAccess_RequestService+0x1c0>)
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f002 fe82 	bl	8003a58 <siprintf>
 8000d54:	4603      	mov	r3, r0
 8000d56:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
	HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
 8000d5a:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000d5e:	f107 0108 	add.w	r1, r7, #8
 8000d62:	23c8      	movs	r3, #200	@ 0xc8
 8000d64:	4817      	ldr	r0, [pc, #92]	@ (8000dc4 <Tester_SecurityAccess_RequestService+0x1c4>)
 8000d66:	f001 fe51 	bl	8002a0c <HAL_UART_Transmit>
//	printf("Security Access Success\r\n");
//	HAL_GPIO_TogglePin(LEDG_GPIO_Port, LEDG_Pin);
	RespSID = RespCheckKeysBuff[0];
 8000d6a:	793b      	ldrb	r3, [r7, #4]
 8000d6c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	RespSF = RespCheckKeysBuff[1];
 8000d70:	797b      	ldrb	r3, [r7, #5]
 8000d72:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	if (RespSID == Get_Positive_RespID(SecurityAccess_ReqSID)
 8000d76:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000d7a:	2b67      	cmp	r3, #103	@ 0x67
 8000d7c:	d10e      	bne.n	8000d9c <Tester_SecurityAccess_RequestService+0x19c>
			&& RespSF == SecurityAccess_SendKeyID) {
 8000d7e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d10a      	bne.n	8000d9c <Tester_SecurityAccess_RequestService+0x19c>
//		HAL_GPIO_TogglePin(LEDG_GPIO_Port, LEDG_Pin);
//		char PrintBuf[20] = "";
//		uint16_t printSize = 0;
//		printSize = sprintf(PrintBuf, "SAS\r\n");
//		HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
		printf("Security Access Success\r\n");
 8000d86:	4810      	ldr	r0, [pc, #64]	@ (8000dc8 <Tester_SecurityAccess_RequestService+0x1c8>)
 8000d88:	f002 fe5e 	bl	8003a48 <puts>
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d92:	480a      	ldr	r0, [pc, #40]	@ (8000dbc <Tester_SecurityAccess_RequestService+0x1bc>)
 8000d94:	f001 f9a8 	bl	80020e8 <HAL_GPIO_WritePin>
		return HAL_OK;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	e008      	b.n	8000dae <Tester_SecurityAccess_RequestService+0x1ae>
	}
	HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 8000d9c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000da0:	4806      	ldr	r0, [pc, #24]	@ (8000dbc <Tester_SecurityAccess_RequestService+0x1bc>)
 8000da2:	f001 f9b9 	bl	8002118 <HAL_GPIO_TogglePin>
	printf("Security Access Failed\r\n");
 8000da6:	4809      	ldr	r0, [pc, #36]	@ (8000dcc <Tester_SecurityAccess_RequestService+0x1cc>)
 8000da8:	f002 fe4e 	bl	8003a48 <puts>
	return HAL_ERROR;
 8000dac:	2301      	movs	r3, #1
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3758      	adds	r7, #88	@ 0x58
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bdb0      	pop	{r4, r5, r7, pc}
 8000db6:	bf00      	nop
 8000db8:	08004bcc 	.word	0x08004bcc
 8000dbc:	40010c00 	.word	0x40010c00
 8000dc0:	08004bf4 	.word	0x08004bf4
 8000dc4:	200001b4 	.word	0x200001b4
 8000dc8:	08004bfc 	.word	0x08004bfc
 8000dcc:	08004c18 	.word	0x08004c18

08000dd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd4:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <HAL_Init+0x28>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a07      	ldr	r2, [pc, #28]	@ (8000df8 <HAL_Init+0x28>)
 8000dda:	f043 0310 	orr.w	r3, r3, #16
 8000dde:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de0:	2003      	movs	r0, #3
 8000de2:	f000 ffbb 	bl	8001d5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000de6:	200f      	movs	r0, #15
 8000de8:	f000 f808 	bl	8000dfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dec:	f7ff fc10 	bl	8000610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40022000 	.word	0x40022000

08000dfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e04:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <HAL_InitTick+0x54>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <HAL_InitTick+0x58>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f000 ffd3 	bl	8001dc6 <HAL_SYSTICK_Config>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e00e      	b.n	8000e48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2b0f      	cmp	r3, #15
 8000e2e:	d80a      	bhi.n	8000e46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e30:	2200      	movs	r2, #0
 8000e32:	6879      	ldr	r1, [r7, #4]
 8000e34:	f04f 30ff 	mov.w	r0, #4294967295
 8000e38:	f000 ff9b 	bl	8001d72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e3c:	4a06      	ldr	r2, [pc, #24]	@ (8000e58 <HAL_InitTick+0x5c>)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e42:	2300      	movs	r3, #0
 8000e44:	e000      	b.n	8000e48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20000000 	.word	0x20000000
 8000e54:	20000008 	.word	0x20000008
 8000e58:	20000004 	.word	0x20000004

08000e5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <HAL_IncTick+0x1c>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b05      	ldr	r3, [pc, #20]	@ (8000e7c <HAL_IncTick+0x20>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	4a03      	ldr	r2, [pc, #12]	@ (8000e7c <HAL_IncTick+0x20>)
 8000e6e:	6013      	str	r3, [r2, #0]
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bc80      	pop	{r7}
 8000e76:	4770      	bx	lr
 8000e78:	20000008 	.word	0x20000008
 8000e7c:	20000200 	.word	0x20000200

08000e80 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return uwTick;
 8000e84:	4b02      	ldr	r3, [pc, #8]	@ (8000e90 <HAL_GetTick+0x10>)
 8000e86:	681b      	ldr	r3, [r3, #0]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr
 8000e90:	20000200 	.word	0x20000200

08000e94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e9c:	f7ff fff0 	bl	8000e80 <HAL_GetTick>
 8000ea0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eac:	d005      	beq.n	8000eba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <HAL_Delay+0x44>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000eba:	bf00      	nop
 8000ebc:	f7ff ffe0 	bl	8000e80 <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	68fa      	ldr	r2, [r7, #12]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d8f7      	bhi.n	8000ebc <HAL_Delay+0x28>
  {
  }
}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000008 	.word	0x20000008

08000edc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d101      	bne.n	8000eee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e0ed      	b.n	80010ca <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d102      	bne.n	8000f00 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff fbba 	bl	8000674 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f042 0201 	orr.w	r2, r2, #1
 8000f0e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f10:	f7ff ffb6 	bl	8000e80 <HAL_GetTick>
 8000f14:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f16:	e012      	b.n	8000f3e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f18:	f7ff ffb2 	bl	8000e80 <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b0a      	cmp	r3, #10
 8000f24:	d90b      	bls.n	8000f3e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f2a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2205      	movs	r2, #5
 8000f36:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e0c5      	b.n	80010ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d0e5      	beq.n	8000f18 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f022 0202 	bic.w	r2, r2, #2
 8000f5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f5c:	f7ff ff90 	bl	8000e80 <HAL_GetTick>
 8000f60:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f62:	e012      	b.n	8000f8a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f64:	f7ff ff8c 	bl	8000e80 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b0a      	cmp	r3, #10
 8000f70:	d90b      	bls.n	8000f8a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f76:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2205      	movs	r2, #5
 8000f82:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e09f      	b.n	80010ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f003 0302 	and.w	r3, r3, #2
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d1e5      	bne.n	8000f64 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	7e1b      	ldrb	r3, [r3, #24]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d108      	bne.n	8000fb2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	e007      	b.n	8000fc2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000fc0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	7e5b      	ldrb	r3, [r3, #25]
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d108      	bne.n	8000fdc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	e007      	b.n	8000fec <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000fea:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	7e9b      	ldrb	r3, [r3, #26]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d108      	bne.n	8001006 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f042 0220 	orr.w	r2, r2, #32
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	e007      	b.n	8001016 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f022 0220 	bic.w	r2, r2, #32
 8001014:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	7edb      	ldrb	r3, [r3, #27]
 800101a:	2b01      	cmp	r3, #1
 800101c:	d108      	bne.n	8001030 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f022 0210 	bic.w	r2, r2, #16
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	e007      	b.n	8001040 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f042 0210 	orr.w	r2, r2, #16
 800103e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	7f1b      	ldrb	r3, [r3, #28]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d108      	bne.n	800105a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f042 0208 	orr.w	r2, r2, #8
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	e007      	b.n	800106a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f022 0208 	bic.w	r2, r2, #8
 8001068:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	7f5b      	ldrb	r3, [r3, #29]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d108      	bne.n	8001084 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f042 0204 	orr.w	r2, r2, #4
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	e007      	b.n	8001094 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f022 0204 	bic.w	r2, r2, #4
 8001092:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689a      	ldr	r2, [r3, #8]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	431a      	orrs	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	691b      	ldr	r3, [r3, #16]
 80010a2:	431a      	orrs	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	695b      	ldr	r3, [r3, #20]
 80010a8:	ea42 0103 	orr.w	r1, r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	1e5a      	subs	r2, r3, #1
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	430a      	orrs	r2, r1
 80010b8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2201      	movs	r2, #1
 80010c4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b087      	sub	sp, #28
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
 80010da:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010e8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80010ea:	7cfb      	ldrb	r3, [r7, #19]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d003      	beq.n	80010f8 <HAL_CAN_ConfigFilter+0x26>
 80010f0:	7cfb      	ldrb	r3, [r7, #19]
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	f040 80aa 	bne.w	800124c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80010fe:	f043 0201 	orr.w	r2, r3, #1
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	f003 031f 	and.w	r3, r3, #31
 8001110:	2201      	movs	r2, #1
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	43db      	mvns	r3, r3
 8001122:	401a      	ands	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d123      	bne.n	800117a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	43db      	mvns	r3, r3
 800113c:	401a      	ands	r2, r3
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001154:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3248      	adds	r2, #72	@ 0x48
 800115a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800116e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001170:	6979      	ldr	r1, [r7, #20]
 8001172:	3348      	adds	r3, #72	@ 0x48
 8001174:	00db      	lsls	r3, r3, #3
 8001176:	440b      	add	r3, r1
 8001178:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	69db      	ldr	r3, [r3, #28]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d122      	bne.n	80011c8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	431a      	orrs	r2, r3
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011a2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	3248      	adds	r2, #72	@ 0x48
 80011a8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011be:	6979      	ldr	r1, [r7, #20]
 80011c0:	3348      	adds	r3, #72	@ 0x48
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	440b      	add	r3, r1
 80011c6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d109      	bne.n	80011e4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	43db      	mvns	r3, r3
 80011da:	401a      	ands	r2, r3
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80011e2:	e007      	b.n	80011f4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	431a      	orrs	r2, r3
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d109      	bne.n	8001210 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	43db      	mvns	r3, r3
 8001206:	401a      	ands	r2, r3
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800120e:	e007      	b.n	8001220 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	431a      	orrs	r2, r3
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d107      	bne.n	8001238 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	431a      	orrs	r2, r3
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800123e:	f023 0201 	bic.w	r2, r3, #1
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001248:	2300      	movs	r3, #0
 800124a:	e006      	b.n	800125a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001250:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
  }
}
 800125a:	4618      	mov	r0, r3
 800125c:	371c      	adds	r7, #28
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001272:	b2db      	uxtb	r3, r3
 8001274:	2b01      	cmp	r3, #1
 8001276:	d12e      	bne.n	80012d6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2202      	movs	r2, #2
 800127c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f022 0201 	bic.w	r2, r2, #1
 800128e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001290:	f7ff fdf6 	bl	8000e80 <HAL_GetTick>
 8001294:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001296:	e012      	b.n	80012be <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001298:	f7ff fdf2 	bl	8000e80 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b0a      	cmp	r3, #10
 80012a4:	d90b      	bls.n	80012be <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012aa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2205      	movs	r2, #5
 80012b6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e012      	b.n	80012e4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f003 0301 	and.w	r3, r3, #1
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1e5      	bne.n	8001298 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80012d2:	2300      	movs	r3, #0
 80012d4:	e006      	b.n	80012e4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012da:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
  }
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b089      	sub	sp, #36	@ 0x24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
 80012f8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001300:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800130a:	7ffb      	ldrb	r3, [r7, #31]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d003      	beq.n	8001318 <HAL_CAN_AddTxMessage+0x2c>
 8001310:	7ffb      	ldrb	r3, [r7, #31]
 8001312:	2b02      	cmp	r3, #2
 8001314:	f040 80ad 	bne.w	8001472 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10a      	bne.n	8001338 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001328:	2b00      	cmp	r3, #0
 800132a:	d105      	bne.n	8001338 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001332:	2b00      	cmp	r3, #0
 8001334:	f000 8095 	beq.w	8001462 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	0e1b      	lsrs	r3, r3, #24
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001342:	2201      	movs	r2, #1
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	409a      	lsls	r2, r3
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d10d      	bne.n	8001370 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800135e:	68f9      	ldr	r1, [r7, #12]
 8001360:	6809      	ldr	r1, [r1, #0]
 8001362:	431a      	orrs	r2, r3
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	3318      	adds	r3, #24
 8001368:	011b      	lsls	r3, r3, #4
 800136a:	440b      	add	r3, r1
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	e00f      	b.n	8001390 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800137a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001380:	68f9      	ldr	r1, [r7, #12]
 8001382:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001384:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	3318      	adds	r3, #24
 800138a:	011b      	lsls	r3, r3, #4
 800138c:	440b      	add	r3, r1
 800138e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	6819      	ldr	r1, [r3, #0]
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	691a      	ldr	r2, [r3, #16]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	3318      	adds	r3, #24
 800139c:	011b      	lsls	r3, r3, #4
 800139e:	440b      	add	r3, r1
 80013a0:	3304      	adds	r3, #4
 80013a2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	7d1b      	ldrb	r3, [r3, #20]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d111      	bne.n	80013d0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	3318      	adds	r3, #24
 80013b4:	011b      	lsls	r3, r3, #4
 80013b6:	4413      	add	r3, r2
 80013b8:	3304      	adds	r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	6811      	ldr	r1, [r2, #0]
 80013c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	3318      	adds	r3, #24
 80013c8:	011b      	lsls	r3, r3, #4
 80013ca:	440b      	add	r3, r1
 80013cc:	3304      	adds	r3, #4
 80013ce:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3307      	adds	r3, #7
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	061a      	lsls	r2, r3, #24
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3306      	adds	r3, #6
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	041b      	lsls	r3, r3, #16
 80013e0:	431a      	orrs	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3305      	adds	r3, #5
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	021b      	lsls	r3, r3, #8
 80013ea:	4313      	orrs	r3, r2
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	3204      	adds	r2, #4
 80013f0:	7812      	ldrb	r2, [r2, #0]
 80013f2:	4610      	mov	r0, r2
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	6811      	ldr	r1, [r2, #0]
 80013f8:	ea43 0200 	orr.w	r2, r3, r0
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	011b      	lsls	r3, r3, #4
 8001400:	440b      	add	r3, r1
 8001402:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001406:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3303      	adds	r3, #3
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	061a      	lsls	r2, r3, #24
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3302      	adds	r3, #2
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	041b      	lsls	r3, r3, #16
 8001418:	431a      	orrs	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	3301      	adds	r3, #1
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	4313      	orrs	r3, r2
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	7812      	ldrb	r2, [r2, #0]
 8001428:	4610      	mov	r0, r2
 800142a:	68fa      	ldr	r2, [r7, #12]
 800142c:	6811      	ldr	r1, [r2, #0]
 800142e:	ea43 0200 	orr.w	r2, r3, r0
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	011b      	lsls	r3, r3, #4
 8001436:	440b      	add	r3, r1
 8001438:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800143c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	3318      	adds	r3, #24
 8001446:	011b      	lsls	r3, r3, #4
 8001448:	4413      	add	r3, r2
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	68fa      	ldr	r2, [r7, #12]
 800144e:	6811      	ldr	r1, [r2, #0]
 8001450:	f043 0201 	orr.w	r2, r3, #1
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	3318      	adds	r3, #24
 8001458:	011b      	lsls	r3, r3, #4
 800145a:	440b      	add	r3, r1
 800145c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	e00e      	b.n	8001480 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001466:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e006      	b.n	8001480 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001476:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
  }
}
 8001480:	4618      	mov	r0, r3
 8001482:	3724      	adds	r7, #36	@ 0x24
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr

0800148a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800148a:	b480      	push	{r7}
 800148c:	b085      	sub	sp, #20
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f893 3020 	ldrb.w	r3, [r3, #32]
 800149c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800149e:	7afb      	ldrb	r3, [r7, #11]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d002      	beq.n	80014aa <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80014a4:	7afb      	ldrb	r3, [r7, #11]
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d11d      	bne.n	80014e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d002      	beq.n	80014be <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	3301      	adds	r3, #1
 80014bc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d002      	beq.n	80014d2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	3301      	adds	r3, #1
 80014d0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d002      	beq.n	80014e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	3301      	adds	r3, #1
 80014e4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80014e6:	68fb      	ldr	r3, [r7, #12]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr

080014f2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80014f2:	b480      	push	{r7}
 80014f4:	b087      	sub	sp, #28
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	60f8      	str	r0, [r7, #12]
 80014fa:	60b9      	str	r1, [r7, #8]
 80014fc:	607a      	str	r2, [r7, #4]
 80014fe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001506:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001508:	7dfb      	ldrb	r3, [r7, #23]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d003      	beq.n	8001516 <HAL_CAN_GetRxMessage+0x24>
 800150e:	7dfb      	ldrb	r3, [r7, #23]
 8001510:	2b02      	cmp	r3, #2
 8001512:	f040 8103 	bne.w	800171c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d10e      	bne.n	800153a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	f003 0303 	and.w	r3, r3, #3
 8001526:	2b00      	cmp	r3, #0
 8001528:	d116      	bne.n	8001558 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800152e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e0f7      	b.n	800172a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	691b      	ldr	r3, [r3, #16]
 8001540:	f003 0303 	and.w	r3, r3, #3
 8001544:	2b00      	cmp	r3, #0
 8001546:	d107      	bne.n	8001558 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800154c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e0e8      	b.n	800172a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	331b      	adds	r3, #27
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	4413      	add	r3, r2
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 0204 	and.w	r2, r3, #4
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10c      	bne.n	8001590 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	331b      	adds	r3, #27
 800157e:	011b      	lsls	r3, r3, #4
 8001580:	4413      	add	r3, r2
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	0d5b      	lsrs	r3, r3, #21
 8001586:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	e00b      	b.n	80015a8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	331b      	adds	r3, #27
 8001598:	011b      	lsls	r3, r3, #4
 800159a:	4413      	add	r3, r2
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	08db      	lsrs	r3, r3, #3
 80015a0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	331b      	adds	r3, #27
 80015b0:	011b      	lsls	r3, r3, #4
 80015b2:	4413      	add	r3, r2
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0202 	and.w	r2, r3, #2
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	331b      	adds	r3, #27
 80015c6:	011b      	lsls	r3, r3, #4
 80015c8:	4413      	add	r3, r2
 80015ca:	3304      	adds	r3, #4
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d003      	beq.n	80015de <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2208      	movs	r2, #8
 80015da:	611a      	str	r2, [r3, #16]
 80015dc:	e00b      	b.n	80015f6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	331b      	adds	r3, #27
 80015e6:	011b      	lsls	r3, r3, #4
 80015e8:	4413      	add	r3, r2
 80015ea:	3304      	adds	r3, #4
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 020f 	and.w	r2, r3, #15
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	331b      	adds	r3, #27
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	4413      	add	r3, r2
 8001602:	3304      	adds	r3, #4
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	0a1b      	lsrs	r3, r3, #8
 8001608:	b2da      	uxtb	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	331b      	adds	r3, #27
 8001616:	011b      	lsls	r3, r3, #4
 8001618:	4413      	add	r3, r2
 800161a:	3304      	adds	r3, #4
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	0c1b      	lsrs	r3, r3, #16
 8001620:	b29a      	uxth	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	011b      	lsls	r3, r3, #4
 800162e:	4413      	add	r3, r2
 8001630:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	b2da      	uxtb	r2, r3
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	4413      	add	r3, r2
 8001646:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	0a1a      	lsrs	r2, r3, #8
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	3301      	adds	r3, #1
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	011b      	lsls	r3, r3, #4
 800165e:	4413      	add	r3, r2
 8001660:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	0c1a      	lsrs	r2, r3, #16
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	3302      	adds	r3, #2
 800166c:	b2d2      	uxtb	r2, r2
 800166e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	011b      	lsls	r3, r3, #4
 8001678:	4413      	add	r3, r2
 800167a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	0e1a      	lsrs	r2, r3, #24
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	3303      	adds	r3, #3
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	011b      	lsls	r3, r3, #4
 8001692:	4413      	add	r3, r2
 8001694:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	3304      	adds	r3, #4
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	011b      	lsls	r3, r3, #4
 80016aa:	4413      	add	r3, r2
 80016ac:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	0a1a      	lsrs	r2, r3, #8
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	3305      	adds	r3, #5
 80016b8:	b2d2      	uxtb	r2, r2
 80016ba:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	011b      	lsls	r3, r3, #4
 80016c4:	4413      	add	r3, r2
 80016c6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	0c1a      	lsrs	r2, r3, #16
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	3306      	adds	r3, #6
 80016d2:	b2d2      	uxtb	r2, r2
 80016d4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	011b      	lsls	r3, r3, #4
 80016de:	4413      	add	r3, r2
 80016e0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	0e1a      	lsrs	r2, r3, #24
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	3307      	adds	r3, #7
 80016ec:	b2d2      	uxtb	r2, r2
 80016ee:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d108      	bne.n	8001708 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	68da      	ldr	r2, [r3, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f042 0220 	orr.w	r2, r2, #32
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	e007      	b.n	8001718 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	691a      	ldr	r2, [r3, #16]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f042 0220 	orr.w	r2, r2, #32
 8001716:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001718:	2300      	movs	r3, #0
 800171a:	e006      	b.n	800172a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001720:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
  }
}
 800172a:	4618      	mov	r0, r3
 800172c:	371c      	adds	r7, #28
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001744:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001746:	7bfb      	ldrb	r3, [r7, #15]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d002      	beq.n	8001752 <HAL_CAN_ActivateNotification+0x1e>
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	2b02      	cmp	r3, #2
 8001750:	d109      	bne.n	8001766 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	6959      	ldr	r1, [r3, #20]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	430a      	orrs	r2, r1
 8001760:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	e006      	b.n	8001774 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
  }
}
 8001774:	4618      	mov	r0, r3
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr

0800177e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b08a      	sub	sp, #40	@ 0x28
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001786:	2300      	movs	r3, #0
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	695b      	ldr	r3, [r3, #20]
 8001790:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80017ba:	6a3b      	ldr	r3, [r7, #32]
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d07c      	beq.n	80018be <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d023      	beq.n	8001816 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2201      	movs	r2, #1
 80017d4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d003      	beq.n	80017e8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f000 f983 	bl	8001aec <HAL_CAN_TxMailbox0CompleteCallback>
 80017e6:	e016      	b.n	8001816 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d004      	beq.n	80017fc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80017fa:	e00c      	b.n	8001816 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	f003 0308 	and.w	r3, r3, #8
 8001802:	2b00      	cmp	r3, #0
 8001804:	d004      	beq.n	8001810 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001808:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800180c:	627b      	str	r3, [r7, #36]	@ 0x24
 800180e:	e002      	b.n	8001816 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f000 f986 	bl	8001b22 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800181c:	2b00      	cmp	r3, #0
 800181e:	d024      	beq.n	800186a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001828:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001830:	2b00      	cmp	r3, #0
 8001832:	d003      	beq.n	800183c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f000 f962 	bl	8001afe <HAL_CAN_TxMailbox1CompleteCallback>
 800183a:	e016      	b.n	800186a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001842:	2b00      	cmp	r3, #0
 8001844:	d004      	beq.n	8001850 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001848:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
 800184e:	e00c      	b.n	800186a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001856:	2b00      	cmp	r3, #0
 8001858:	d004      	beq.n	8001864 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800185a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001860:	627b      	str	r3, [r7, #36]	@ 0x24
 8001862:	e002      	b.n	800186a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f000 f965 	bl	8001b34 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d024      	beq.n	80018be <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800187c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d003      	beq.n	8001890 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 f941 	bl	8001b10 <HAL_CAN_TxMailbox2CompleteCallback>
 800188e:	e016      	b.n	80018be <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d004      	beq.n	80018a4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80018a2:	e00c      	b.n	80018be <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d004      	beq.n	80018b8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80018ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80018b6:	e002      	b.n	80018be <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f000 f944 	bl	8001b46 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80018be:	6a3b      	ldr	r3, [r7, #32]
 80018c0:	f003 0308 	and.w	r3, r3, #8
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d00c      	beq.n	80018e2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	f003 0310 	and.w	r3, r3, #16
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d007      	beq.n	80018e2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80018d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2210      	movs	r2, #16
 80018e0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80018e2:	6a3b      	ldr	r3, [r7, #32]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d00b      	beq.n	8001904 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d006      	beq.n	8001904 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2208      	movs	r2, #8
 80018fc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 f92a 	bl	8001b58 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001904:	6a3b      	ldr	r3, [r7, #32]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d009      	beq.n	8001922 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	f003 0303 	and.w	r3, r3, #3
 8001918:	2b00      	cmp	r3, #0
 800191a:	d002      	beq.n	8001922 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7fe fe5f 	bl	80005e0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001922:	6a3b      	ldr	r3, [r7, #32]
 8001924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001928:	2b00      	cmp	r3, #0
 800192a:	d00c      	beq.n	8001946 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	f003 0310 	and.w	r3, r3, #16
 8001932:	2b00      	cmp	r3, #0
 8001934:	d007      	beq.n	8001946 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800193c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2210      	movs	r2, #16
 8001944:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001946:	6a3b      	ldr	r3, [r7, #32]
 8001948:	f003 0320 	and.w	r3, r3, #32
 800194c:	2b00      	cmp	r3, #0
 800194e:	d00b      	beq.n	8001968 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	f003 0308 	and.w	r3, r3, #8
 8001956:	2b00      	cmp	r3, #0
 8001958:	d006      	beq.n	8001968 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2208      	movs	r2, #8
 8001960:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f000 f90a 	bl	8001b7c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001968:	6a3b      	ldr	r3, [r7, #32]
 800196a:	f003 0310 	and.w	r3, r3, #16
 800196e:	2b00      	cmp	r3, #0
 8001970:	d009      	beq.n	8001986 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	f003 0303 	and.w	r3, r3, #3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d002      	beq.n	8001986 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f000 f8f2 	bl	8001b6a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001986:	6a3b      	ldr	r3, [r7, #32]
 8001988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d00b      	beq.n	80019a8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f003 0310 	and.w	r3, r3, #16
 8001996:	2b00      	cmp	r3, #0
 8001998:	d006      	beq.n	80019a8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2210      	movs	r2, #16
 80019a0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 f8f3 	bl	8001b8e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80019a8:	6a3b      	ldr	r3, [r7, #32]
 80019aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d00b      	beq.n	80019ca <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	f003 0308 	and.w	r3, r3, #8
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d006      	beq.n	80019ca <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2208      	movs	r2, #8
 80019c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f000 f8eb 	bl	8001ba0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80019ca:	6a3b      	ldr	r3, [r7, #32]
 80019cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d07b      	beq.n	8001acc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d072      	beq.n	8001ac4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d008      	beq.n	80019fa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d003      	beq.n	80019fa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80019f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80019fa:	6a3b      	ldr	r3, [r7, #32]
 80019fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d008      	beq.n	8001a16 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d003      	beq.n	8001a16 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a10:	f043 0302 	orr.w	r3, r3, #2
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a16:	6a3b      	ldr	r3, [r7, #32]
 8001a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d008      	beq.n	8001a32 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a2c:	f043 0304 	orr.w	r3, r3, #4
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a32:	6a3b      	ldr	r3, [r7, #32]
 8001a34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d043      	beq.n	8001ac4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d03e      	beq.n	8001ac4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a4c:	2b60      	cmp	r3, #96	@ 0x60
 8001a4e:	d02b      	beq.n	8001aa8 <HAL_CAN_IRQHandler+0x32a>
 8001a50:	2b60      	cmp	r3, #96	@ 0x60
 8001a52:	d82e      	bhi.n	8001ab2 <HAL_CAN_IRQHandler+0x334>
 8001a54:	2b50      	cmp	r3, #80	@ 0x50
 8001a56:	d022      	beq.n	8001a9e <HAL_CAN_IRQHandler+0x320>
 8001a58:	2b50      	cmp	r3, #80	@ 0x50
 8001a5a:	d82a      	bhi.n	8001ab2 <HAL_CAN_IRQHandler+0x334>
 8001a5c:	2b40      	cmp	r3, #64	@ 0x40
 8001a5e:	d019      	beq.n	8001a94 <HAL_CAN_IRQHandler+0x316>
 8001a60:	2b40      	cmp	r3, #64	@ 0x40
 8001a62:	d826      	bhi.n	8001ab2 <HAL_CAN_IRQHandler+0x334>
 8001a64:	2b30      	cmp	r3, #48	@ 0x30
 8001a66:	d010      	beq.n	8001a8a <HAL_CAN_IRQHandler+0x30c>
 8001a68:	2b30      	cmp	r3, #48	@ 0x30
 8001a6a:	d822      	bhi.n	8001ab2 <HAL_CAN_IRQHandler+0x334>
 8001a6c:	2b10      	cmp	r3, #16
 8001a6e:	d002      	beq.n	8001a76 <HAL_CAN_IRQHandler+0x2f8>
 8001a70:	2b20      	cmp	r3, #32
 8001a72:	d005      	beq.n	8001a80 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001a74:	e01d      	b.n	8001ab2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a78:	f043 0308 	orr.w	r3, r3, #8
 8001a7c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a7e:	e019      	b.n	8001ab4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a82:	f043 0310 	orr.w	r3, r3, #16
 8001a86:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a88:	e014      	b.n	8001ab4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8c:	f043 0320 	orr.w	r3, r3, #32
 8001a90:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a92:	e00f      	b.n	8001ab4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a9c:	e00a      	b.n	8001ab4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001aa4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001aa6:	e005      	b.n	8001ab4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ab0:	e000      	b.n	8001ab4 <HAL_CAN_IRQHandler+0x336>
            break;
 8001ab2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	699a      	ldr	r2, [r3, #24]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001ac2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2204      	movs	r2, #4
 8001aca:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d008      	beq.n	8001ae4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad8:	431a      	orrs	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f000 f867 	bl	8001bb2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001ae4:	bf00      	nop
 8001ae6:	3728      	adds	r7, #40	@ 0x28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001af4:	bf00      	nop
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr

08001afe <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr

08001b10 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr

08001b22 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr

08001b46 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr

08001b6a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b083      	sub	sp, #12
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr

08001b7c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr

08001b8e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr

08001bb2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b083      	sub	sp, #12
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <__NVIC_SetPriorityGrouping+0x44>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001be0:	4013      	ands	r3, r2
 8001be2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bf6:	4a04      	ldr	r2, [pc, #16]	@ (8001c08 <__NVIC_SetPriorityGrouping+0x44>)
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	60d3      	str	r3, [r2, #12]
}
 8001bfc:	bf00      	nop
 8001bfe:	3714      	adds	r7, #20
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bc80      	pop	{r7}
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c10:	4b04      	ldr	r3, [pc, #16]	@ (8001c24 <__NVIC_GetPriorityGrouping+0x18>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	0a1b      	lsrs	r3, r3, #8
 8001c16:	f003 0307 	and.w	r3, r3, #7
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	db0b      	blt.n	8001c52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	f003 021f 	and.w	r2, r3, #31
 8001c40:	4906      	ldr	r1, [pc, #24]	@ (8001c5c <__NVIC_EnableIRQ+0x34>)
 8001c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c46:	095b      	lsrs	r3, r3, #5
 8001c48:	2001      	movs	r0, #1
 8001c4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	e000e100 	.word	0xe000e100

08001c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	6039      	str	r1, [r7, #0]
 8001c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	db0a      	blt.n	8001c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	490c      	ldr	r1, [pc, #48]	@ (8001cac <__NVIC_SetPriority+0x4c>)
 8001c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7e:	0112      	lsls	r2, r2, #4
 8001c80:	b2d2      	uxtb	r2, r2
 8001c82:	440b      	add	r3, r1
 8001c84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c88:	e00a      	b.n	8001ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4908      	ldr	r1, [pc, #32]	@ (8001cb0 <__NVIC_SetPriority+0x50>)
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	f003 030f 	and.w	r3, r3, #15
 8001c96:	3b04      	subs	r3, #4
 8001c98:	0112      	lsls	r2, r2, #4
 8001c9a:	b2d2      	uxtb	r2, r2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	761a      	strb	r2, [r3, #24]
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000e100 	.word	0xe000e100
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b089      	sub	sp, #36	@ 0x24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f1c3 0307 	rsb	r3, r3, #7
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	bf28      	it	cs
 8001cd2:	2304      	movcs	r3, #4
 8001cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	3304      	adds	r3, #4
 8001cda:	2b06      	cmp	r3, #6
 8001cdc:	d902      	bls.n	8001ce4 <NVIC_EncodePriority+0x30>
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3b03      	subs	r3, #3
 8001ce2:	e000      	b.n	8001ce6 <NVIC_EncodePriority+0x32>
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	43da      	mvns	r2, r3
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	fa01 f303 	lsl.w	r3, r1, r3
 8001d06:	43d9      	mvns	r1, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d0c:	4313      	orrs	r3, r2
         );
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3724      	adds	r7, #36	@ 0x24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr

08001d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3b01      	subs	r3, #1
 8001d24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d28:	d301      	bcc.n	8001d2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e00f      	b.n	8001d4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d58 <SysTick_Config+0x40>)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3b01      	subs	r3, #1
 8001d34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d36:	210f      	movs	r1, #15
 8001d38:	f04f 30ff 	mov.w	r0, #4294967295
 8001d3c:	f7ff ff90 	bl	8001c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d40:	4b05      	ldr	r3, [pc, #20]	@ (8001d58 <SysTick_Config+0x40>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d46:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <SysTick_Config+0x40>)
 8001d48:	2207      	movs	r2, #7
 8001d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	e000e010 	.word	0xe000e010

08001d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff ff2d 	bl	8001bc4 <__NVIC_SetPriorityGrouping>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b086      	sub	sp, #24
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	4603      	mov	r3, r0
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	607a      	str	r2, [r7, #4]
 8001d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d84:	f7ff ff42 	bl	8001c0c <__NVIC_GetPriorityGrouping>
 8001d88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	6978      	ldr	r0, [r7, #20]
 8001d90:	f7ff ff90 	bl	8001cb4 <NVIC_EncodePriority>
 8001d94:	4602      	mov	r2, r0
 8001d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff ff5f 	bl	8001c60 <__NVIC_SetPriority>
}
 8001da2:	bf00      	nop
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b082      	sub	sp, #8
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	4603      	mov	r3, r0
 8001db2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ff35 	bl	8001c28 <__NVIC_EnableIRQ>
}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b082      	sub	sp, #8
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7ff ffa2 	bl	8001d18 <SysTick_Config>
 8001dd4:	4603      	mov	r3, r0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b08b      	sub	sp, #44	@ 0x2c
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dee:	2300      	movs	r3, #0
 8001df0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001df2:	e169      	b.n	80020c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001df4:	2201      	movs	r2, #1
 8001df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	69fa      	ldr	r2, [r7, #28]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	f040 8158 	bne.w	80020c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	4a9a      	ldr	r2, [pc, #616]	@ (8002080 <HAL_GPIO_Init+0x2a0>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d05e      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e1c:	4a98      	ldr	r2, [pc, #608]	@ (8002080 <HAL_GPIO_Init+0x2a0>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d875      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e22:	4a98      	ldr	r2, [pc, #608]	@ (8002084 <HAL_GPIO_Init+0x2a4>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d058      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e28:	4a96      	ldr	r2, [pc, #600]	@ (8002084 <HAL_GPIO_Init+0x2a4>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d86f      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e2e:	4a96      	ldr	r2, [pc, #600]	@ (8002088 <HAL_GPIO_Init+0x2a8>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d052      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e34:	4a94      	ldr	r2, [pc, #592]	@ (8002088 <HAL_GPIO_Init+0x2a8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d869      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e3a:	4a94      	ldr	r2, [pc, #592]	@ (800208c <HAL_GPIO_Init+0x2ac>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d04c      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e40:	4a92      	ldr	r2, [pc, #584]	@ (800208c <HAL_GPIO_Init+0x2ac>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d863      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e46:	4a92      	ldr	r2, [pc, #584]	@ (8002090 <HAL_GPIO_Init+0x2b0>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d046      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e4c:	4a90      	ldr	r2, [pc, #576]	@ (8002090 <HAL_GPIO_Init+0x2b0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d85d      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e52:	2b12      	cmp	r3, #18
 8001e54:	d82a      	bhi.n	8001eac <HAL_GPIO_Init+0xcc>
 8001e56:	2b12      	cmp	r3, #18
 8001e58:	d859      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e60 <HAL_GPIO_Init+0x80>)
 8001e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e60:	08001edb 	.word	0x08001edb
 8001e64:	08001eb5 	.word	0x08001eb5
 8001e68:	08001ec7 	.word	0x08001ec7
 8001e6c:	08001f09 	.word	0x08001f09
 8001e70:	08001f0f 	.word	0x08001f0f
 8001e74:	08001f0f 	.word	0x08001f0f
 8001e78:	08001f0f 	.word	0x08001f0f
 8001e7c:	08001f0f 	.word	0x08001f0f
 8001e80:	08001f0f 	.word	0x08001f0f
 8001e84:	08001f0f 	.word	0x08001f0f
 8001e88:	08001f0f 	.word	0x08001f0f
 8001e8c:	08001f0f 	.word	0x08001f0f
 8001e90:	08001f0f 	.word	0x08001f0f
 8001e94:	08001f0f 	.word	0x08001f0f
 8001e98:	08001f0f 	.word	0x08001f0f
 8001e9c:	08001f0f 	.word	0x08001f0f
 8001ea0:	08001f0f 	.word	0x08001f0f
 8001ea4:	08001ebd 	.word	0x08001ebd
 8001ea8:	08001ed1 	.word	0x08001ed1
 8001eac:	4a79      	ldr	r2, [pc, #484]	@ (8002094 <HAL_GPIO_Init+0x2b4>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d013      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001eb2:	e02c      	b.n	8001f0e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	623b      	str	r3, [r7, #32]
          break;
 8001eba:	e029      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	3304      	adds	r3, #4
 8001ec2:	623b      	str	r3, [r7, #32]
          break;
 8001ec4:	e024      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	3308      	adds	r3, #8
 8001ecc:	623b      	str	r3, [r7, #32]
          break;
 8001ece:	e01f      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	330c      	adds	r3, #12
 8001ed6:	623b      	str	r3, [r7, #32]
          break;
 8001ed8:	e01a      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d102      	bne.n	8001ee8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ee2:	2304      	movs	r3, #4
 8001ee4:	623b      	str	r3, [r7, #32]
          break;
 8001ee6:	e013      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d105      	bne.n	8001efc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ef0:	2308      	movs	r3, #8
 8001ef2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69fa      	ldr	r2, [r7, #28]
 8001ef8:	611a      	str	r2, [r3, #16]
          break;
 8001efa:	e009      	b.n	8001f10 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001efc:	2308      	movs	r3, #8
 8001efe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69fa      	ldr	r2, [r7, #28]
 8001f04:	615a      	str	r2, [r3, #20]
          break;
 8001f06:	e003      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	623b      	str	r3, [r7, #32]
          break;
 8001f0c:	e000      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          break;
 8001f0e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	2bff      	cmp	r3, #255	@ 0xff
 8001f14:	d801      	bhi.n	8001f1a <HAL_GPIO_Init+0x13a>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	e001      	b.n	8001f1e <HAL_GPIO_Init+0x13e>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3304      	adds	r3, #4
 8001f1e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	2bff      	cmp	r3, #255	@ 0xff
 8001f24:	d802      	bhi.n	8001f2c <HAL_GPIO_Init+0x14c>
 8001f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	e002      	b.n	8001f32 <HAL_GPIO_Init+0x152>
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2e:	3b08      	subs	r3, #8
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	210f      	movs	r1, #15
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	401a      	ands	r2, r3
 8001f44:	6a39      	ldr	r1, [r7, #32]
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f000 80b1 	beq.w	80020c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f60:	4b4d      	ldr	r3, [pc, #308]	@ (8002098 <HAL_GPIO_Init+0x2b8>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	4a4c      	ldr	r2, [pc, #304]	@ (8002098 <HAL_GPIO_Init+0x2b8>)
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	6193      	str	r3, [r2, #24]
 8001f6c:	4b4a      	ldr	r3, [pc, #296]	@ (8002098 <HAL_GPIO_Init+0x2b8>)
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	f003 0301 	and.w	r3, r3, #1
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f78:	4a48      	ldr	r2, [pc, #288]	@ (800209c <HAL_GPIO_Init+0x2bc>)
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7c:	089b      	lsrs	r3, r3, #2
 8001f7e:	3302      	adds	r3, #2
 8001f80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f84:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f88:	f003 0303 	and.w	r3, r3, #3
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	220f      	movs	r2, #15
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43db      	mvns	r3, r3
 8001f96:	68fa      	ldr	r2, [r7, #12]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a40      	ldr	r2, [pc, #256]	@ (80020a0 <HAL_GPIO_Init+0x2c0>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d013      	beq.n	8001fcc <HAL_GPIO_Init+0x1ec>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a3f      	ldr	r2, [pc, #252]	@ (80020a4 <HAL_GPIO_Init+0x2c4>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d00d      	beq.n	8001fc8 <HAL_GPIO_Init+0x1e8>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a3e      	ldr	r2, [pc, #248]	@ (80020a8 <HAL_GPIO_Init+0x2c8>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d007      	beq.n	8001fc4 <HAL_GPIO_Init+0x1e4>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a3d      	ldr	r2, [pc, #244]	@ (80020ac <HAL_GPIO_Init+0x2cc>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d101      	bne.n	8001fc0 <HAL_GPIO_Init+0x1e0>
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e006      	b.n	8001fce <HAL_GPIO_Init+0x1ee>
 8001fc0:	2304      	movs	r3, #4
 8001fc2:	e004      	b.n	8001fce <HAL_GPIO_Init+0x1ee>
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	e002      	b.n	8001fce <HAL_GPIO_Init+0x1ee>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e000      	b.n	8001fce <HAL_GPIO_Init+0x1ee>
 8001fcc:	2300      	movs	r3, #0
 8001fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd0:	f002 0203 	and.w	r2, r2, #3
 8001fd4:	0092      	lsls	r2, r2, #2
 8001fd6:	4093      	lsls	r3, r2
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fde:	492f      	ldr	r1, [pc, #188]	@ (800209c <HAL_GPIO_Init+0x2bc>)
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	089b      	lsrs	r3, r3, #2
 8001fe4:	3302      	adds	r3, #2
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d006      	beq.n	8002006 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	492c      	ldr	r1, [pc, #176]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	4313      	orrs	r3, r2
 8002002:	608b      	str	r3, [r1, #8]
 8002004:	e006      	b.n	8002014 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002006:	4b2a      	ldr	r3, [pc, #168]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	43db      	mvns	r3, r3
 800200e:	4928      	ldr	r1, [pc, #160]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002010:	4013      	ands	r3, r2
 8002012:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d006      	beq.n	800202e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002020:	4b23      	ldr	r3, [pc, #140]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002022:	68da      	ldr	r2, [r3, #12]
 8002024:	4922      	ldr	r1, [pc, #136]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	4313      	orrs	r3, r2
 800202a:	60cb      	str	r3, [r1, #12]
 800202c:	e006      	b.n	800203c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800202e:	4b20      	ldr	r3, [pc, #128]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002030:	68da      	ldr	r2, [r3, #12]
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	43db      	mvns	r3, r3
 8002036:	491e      	ldr	r1, [pc, #120]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002038:	4013      	ands	r3, r2
 800203a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d006      	beq.n	8002056 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002048:	4b19      	ldr	r3, [pc, #100]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	4918      	ldr	r1, [pc, #96]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	4313      	orrs	r3, r2
 8002052:	604b      	str	r3, [r1, #4]
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002056:	4b16      	ldr	r3, [pc, #88]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	43db      	mvns	r3, r3
 800205e:	4914      	ldr	r1, [pc, #80]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002060:	4013      	ands	r3, r2
 8002062:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d021      	beq.n	80020b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002070:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	490e      	ldr	r1, [pc, #56]	@ (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	4313      	orrs	r3, r2
 800207a:	600b      	str	r3, [r1, #0]
 800207c:	e021      	b.n	80020c2 <HAL_GPIO_Init+0x2e2>
 800207e:	bf00      	nop
 8002080:	10320000 	.word	0x10320000
 8002084:	10310000 	.word	0x10310000
 8002088:	10220000 	.word	0x10220000
 800208c:	10210000 	.word	0x10210000
 8002090:	10120000 	.word	0x10120000
 8002094:	10110000 	.word	0x10110000
 8002098:	40021000 	.word	0x40021000
 800209c:	40010000 	.word	0x40010000
 80020a0:	40010800 	.word	0x40010800
 80020a4:	40010c00 	.word	0x40010c00
 80020a8:	40011000 	.word	0x40011000
 80020ac:	40011400 	.word	0x40011400
 80020b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020b4:	4b0b      	ldr	r3, [pc, #44]	@ (80020e4 <HAL_GPIO_Init+0x304>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	43db      	mvns	r3, r3
 80020bc:	4909      	ldr	r1, [pc, #36]	@ (80020e4 <HAL_GPIO_Init+0x304>)
 80020be:	4013      	ands	r3, r2
 80020c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c4:	3301      	adds	r3, #1
 80020c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ce:	fa22 f303 	lsr.w	r3, r2, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f47f ae8e 	bne.w	8001df4 <HAL_GPIO_Init+0x14>
  }
}
 80020d8:	bf00      	nop
 80020da:	bf00      	nop
 80020dc:	372c      	adds	r7, #44	@ 0x2c
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr
 80020e4:	40010400 	.word	0x40010400

080020e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	807b      	strh	r3, [r7, #2]
 80020f4:	4613      	mov	r3, r2
 80020f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020f8:	787b      	ldrb	r3, [r7, #1]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020fe:	887a      	ldrh	r2, [r7, #2]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002104:	e003      	b.n	800210e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002106:	887b      	ldrh	r3, [r7, #2]
 8002108:	041a      	lsls	r2, r3, #16
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	611a      	str	r2, [r3, #16]
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	460b      	mov	r3, r1
 8002122:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800212a:	887a      	ldrh	r2, [r7, #2]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	4013      	ands	r3, r2
 8002130:	041a      	lsls	r2, r3, #16
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	43d9      	mvns	r1, r3
 8002136:	887b      	ldrh	r3, [r7, #2]
 8002138:	400b      	ands	r3, r1
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	611a      	str	r2, [r3, #16]
}
 8002140:	bf00      	nop
 8002142:	3714      	adds	r7, #20
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
	...

0800214c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e272      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	f000 8087 	beq.w	800227a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800216c:	4b92      	ldr	r3, [pc, #584]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 030c 	and.w	r3, r3, #12
 8002174:	2b04      	cmp	r3, #4
 8002176:	d00c      	beq.n	8002192 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002178:	4b8f      	ldr	r3, [pc, #572]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 030c 	and.w	r3, r3, #12
 8002180:	2b08      	cmp	r3, #8
 8002182:	d112      	bne.n	80021aa <HAL_RCC_OscConfig+0x5e>
 8002184:	4b8c      	ldr	r3, [pc, #560]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800218c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002190:	d10b      	bne.n	80021aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002192:	4b89      	ldr	r3, [pc, #548]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d06c      	beq.n	8002278 <HAL_RCC_OscConfig+0x12c>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d168      	bne.n	8002278 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e24c      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021b2:	d106      	bne.n	80021c2 <HAL_RCC_OscConfig+0x76>
 80021b4:	4b80      	ldr	r3, [pc, #512]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a7f      	ldr	r2, [pc, #508]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021be:	6013      	str	r3, [r2, #0]
 80021c0:	e02e      	b.n	8002220 <HAL_RCC_OscConfig+0xd4>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d10c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x98>
 80021ca:	4b7b      	ldr	r3, [pc, #492]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a7a      	ldr	r2, [pc, #488]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	4b78      	ldr	r3, [pc, #480]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a77      	ldr	r2, [pc, #476]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	e01d      	b.n	8002220 <HAL_RCC_OscConfig+0xd4>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021ec:	d10c      	bne.n	8002208 <HAL_RCC_OscConfig+0xbc>
 80021ee:	4b72      	ldr	r3, [pc, #456]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a71      	ldr	r2, [pc, #452]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021f8:	6013      	str	r3, [r2, #0]
 80021fa:	4b6f      	ldr	r3, [pc, #444]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a6e      	ldr	r2, [pc, #440]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002200:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002204:	6013      	str	r3, [r2, #0]
 8002206:	e00b      	b.n	8002220 <HAL_RCC_OscConfig+0xd4>
 8002208:	4b6b      	ldr	r3, [pc, #428]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a6a      	ldr	r2, [pc, #424]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 800220e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002212:	6013      	str	r3, [r2, #0]
 8002214:	4b68      	ldr	r3, [pc, #416]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a67      	ldr	r2, [pc, #412]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 800221a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800221e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d013      	beq.n	8002250 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002228:	f7fe fe2a 	bl	8000e80 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002230:	f7fe fe26 	bl	8000e80 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b64      	cmp	r3, #100	@ 0x64
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e200      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002242:	4b5d      	ldr	r3, [pc, #372]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0f0      	beq.n	8002230 <HAL_RCC_OscConfig+0xe4>
 800224e:	e014      	b.n	800227a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002250:	f7fe fe16 	bl	8000e80 <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002258:	f7fe fe12 	bl	8000e80 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b64      	cmp	r3, #100	@ 0x64
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e1ec      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800226a:	4b53      	ldr	r3, [pc, #332]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1f0      	bne.n	8002258 <HAL_RCC_OscConfig+0x10c>
 8002276:	e000      	b.n	800227a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002278:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d063      	beq.n	800234e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002286:	4b4c      	ldr	r3, [pc, #304]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f003 030c 	and.w	r3, r3, #12
 800228e:	2b00      	cmp	r3, #0
 8002290:	d00b      	beq.n	80022aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002292:	4b49      	ldr	r3, [pc, #292]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 030c 	and.w	r3, r3, #12
 800229a:	2b08      	cmp	r3, #8
 800229c:	d11c      	bne.n	80022d8 <HAL_RCC_OscConfig+0x18c>
 800229e:	4b46      	ldr	r3, [pc, #280]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d116      	bne.n	80022d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022aa:	4b43      	ldr	r3, [pc, #268]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d005      	beq.n	80022c2 <HAL_RCC_OscConfig+0x176>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d001      	beq.n	80022c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e1c0      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c2:	4b3d      	ldr	r3, [pc, #244]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	4939      	ldr	r1, [pc, #228]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022d6:	e03a      	b.n	800234e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d020      	beq.n	8002322 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022e0:	4b36      	ldr	r3, [pc, #216]	@ (80023bc <HAL_RCC_OscConfig+0x270>)
 80022e2:	2201      	movs	r2, #1
 80022e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e6:	f7fe fdcb 	bl	8000e80 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ee:	f7fe fdc7 	bl	8000e80 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e1a1      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002300:	4b2d      	ldr	r3, [pc, #180]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0f0      	beq.n	80022ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800230c:	4b2a      	ldr	r3, [pc, #168]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	695b      	ldr	r3, [r3, #20]
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	4927      	ldr	r1, [pc, #156]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 800231c:	4313      	orrs	r3, r2
 800231e:	600b      	str	r3, [r1, #0]
 8002320:	e015      	b.n	800234e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002322:	4b26      	ldr	r3, [pc, #152]	@ (80023bc <HAL_RCC_OscConfig+0x270>)
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002328:	f7fe fdaa 	bl	8000e80 <HAL_GetTick>
 800232c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002330:	f7fe fda6 	bl	8000e80 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b02      	cmp	r3, #2
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e180      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002342:	4b1d      	ldr	r3, [pc, #116]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1f0      	bne.n	8002330 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	2b00      	cmp	r3, #0
 8002358:	d03a      	beq.n	80023d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d019      	beq.n	8002396 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002362:	4b17      	ldr	r3, [pc, #92]	@ (80023c0 <HAL_RCC_OscConfig+0x274>)
 8002364:	2201      	movs	r2, #1
 8002366:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002368:	f7fe fd8a 	bl	8000e80 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002370:	f7fe fd86 	bl	8000e80 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e160      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002382:	4b0d      	ldr	r3, [pc, #52]	@ (80023b8 <HAL_RCC_OscConfig+0x26c>)
 8002384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d0f0      	beq.n	8002370 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800238e:	2001      	movs	r0, #1
 8002390:	f000 face 	bl	8002930 <RCC_Delay>
 8002394:	e01c      	b.n	80023d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002396:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <HAL_RCC_OscConfig+0x274>)
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239c:	f7fe fd70 	bl	8000e80 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a2:	e00f      	b.n	80023c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023a4:	f7fe fd6c 	bl	8000e80 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d908      	bls.n	80023c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e146      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
 80023b6:	bf00      	nop
 80023b8:	40021000 	.word	0x40021000
 80023bc:	42420000 	.word	0x42420000
 80023c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c4:	4b92      	ldr	r3, [pc, #584]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80023c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d1e9      	bne.n	80023a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0304 	and.w	r3, r3, #4
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 80a6 	beq.w	800252a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023de:	2300      	movs	r3, #0
 80023e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d10d      	bne.n	800240a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ee:	4b88      	ldr	r3, [pc, #544]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	4a87      	ldr	r2, [pc, #540]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80023f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f8:	61d3      	str	r3, [r2, #28]
 80023fa:	4b85      	ldr	r3, [pc, #532]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002406:	2301      	movs	r3, #1
 8002408:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240a:	4b82      	ldr	r3, [pc, #520]	@ (8002614 <HAL_RCC_OscConfig+0x4c8>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002412:	2b00      	cmp	r3, #0
 8002414:	d118      	bne.n	8002448 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002416:	4b7f      	ldr	r3, [pc, #508]	@ (8002614 <HAL_RCC_OscConfig+0x4c8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a7e      	ldr	r2, [pc, #504]	@ (8002614 <HAL_RCC_OscConfig+0x4c8>)
 800241c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002420:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002422:	f7fe fd2d 	bl	8000e80 <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800242a:	f7fe fd29 	bl	8000e80 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b64      	cmp	r3, #100	@ 0x64
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e103      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800243c:	4b75      	ldr	r3, [pc, #468]	@ (8002614 <HAL_RCC_OscConfig+0x4c8>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f0      	beq.n	800242a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d106      	bne.n	800245e <HAL_RCC_OscConfig+0x312>
 8002450:	4b6f      	ldr	r3, [pc, #444]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002452:	6a1b      	ldr	r3, [r3, #32]
 8002454:	4a6e      	ldr	r2, [pc, #440]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002456:	f043 0301 	orr.w	r3, r3, #1
 800245a:	6213      	str	r3, [r2, #32]
 800245c:	e02d      	b.n	80024ba <HAL_RCC_OscConfig+0x36e>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10c      	bne.n	8002480 <HAL_RCC_OscConfig+0x334>
 8002466:	4b6a      	ldr	r3, [pc, #424]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	4a69      	ldr	r2, [pc, #420]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	f023 0301 	bic.w	r3, r3, #1
 8002470:	6213      	str	r3, [r2, #32]
 8002472:	4b67      	ldr	r3, [pc, #412]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	4a66      	ldr	r2, [pc, #408]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002478:	f023 0304 	bic.w	r3, r3, #4
 800247c:	6213      	str	r3, [r2, #32]
 800247e:	e01c      	b.n	80024ba <HAL_RCC_OscConfig+0x36e>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	2b05      	cmp	r3, #5
 8002486:	d10c      	bne.n	80024a2 <HAL_RCC_OscConfig+0x356>
 8002488:	4b61      	ldr	r3, [pc, #388]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	4a60      	ldr	r2, [pc, #384]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 800248e:	f043 0304 	orr.w	r3, r3, #4
 8002492:	6213      	str	r3, [r2, #32]
 8002494:	4b5e      	ldr	r3, [pc, #376]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	4a5d      	ldr	r2, [pc, #372]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 800249a:	f043 0301 	orr.w	r3, r3, #1
 800249e:	6213      	str	r3, [r2, #32]
 80024a0:	e00b      	b.n	80024ba <HAL_RCC_OscConfig+0x36e>
 80024a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	4a5a      	ldr	r2, [pc, #360]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80024a8:	f023 0301 	bic.w	r3, r3, #1
 80024ac:	6213      	str	r3, [r2, #32]
 80024ae:	4b58      	ldr	r3, [pc, #352]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	4a57      	ldr	r2, [pc, #348]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	f023 0304 	bic.w	r3, r3, #4
 80024b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d015      	beq.n	80024ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c2:	f7fe fcdd 	bl	8000e80 <HAL_GetTick>
 80024c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c8:	e00a      	b.n	80024e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ca:	f7fe fcd9 	bl	8000e80 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d8:	4293      	cmp	r3, r2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e0b1      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d0ee      	beq.n	80024ca <HAL_RCC_OscConfig+0x37e>
 80024ec:	e014      	b.n	8002518 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ee:	f7fe fcc7 	bl	8000e80 <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f4:	e00a      	b.n	800250c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f6:	f7fe fcc3 	bl	8000e80 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002504:	4293      	cmp	r3, r2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e09b      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800250c:	4b40      	ldr	r3, [pc, #256]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1ee      	bne.n	80024f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002518:	7dfb      	ldrb	r3, [r7, #23]
 800251a:	2b01      	cmp	r3, #1
 800251c:	d105      	bne.n	800252a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800251e:	4b3c      	ldr	r3, [pc, #240]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	4a3b      	ldr	r2, [pc, #236]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002524:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002528:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 8087 	beq.w	8002642 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002534:	4b36      	ldr	r3, [pc, #216]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 030c 	and.w	r3, r3, #12
 800253c:	2b08      	cmp	r3, #8
 800253e:	d061      	beq.n	8002604 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	69db      	ldr	r3, [r3, #28]
 8002544:	2b02      	cmp	r3, #2
 8002546:	d146      	bne.n	80025d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002548:	4b33      	ldr	r3, [pc, #204]	@ (8002618 <HAL_RCC_OscConfig+0x4cc>)
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800254e:	f7fe fc97 	bl	8000e80 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002554:	e008      	b.n	8002568 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002556:	f7fe fc93 	bl	8000e80 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e06d      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002568:	4b29      	ldr	r3, [pc, #164]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1f0      	bne.n	8002556 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800257c:	d108      	bne.n	8002590 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800257e:	4b24      	ldr	r3, [pc, #144]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	4921      	ldr	r1, [pc, #132]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 800258c:	4313      	orrs	r3, r2
 800258e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002590:	4b1f      	ldr	r3, [pc, #124]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a19      	ldr	r1, [r3, #32]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a0:	430b      	orrs	r3, r1
 80025a2:	491b      	ldr	r1, [pc, #108]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002618 <HAL_RCC_OscConfig+0x4cc>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ae:	f7fe fc67 	bl	8000e80 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b6:	f7fe fc63 	bl	8000e80 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e03d      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025c8:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCC_OscConfig+0x46a>
 80025d4:	e035      	b.n	8002642 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025d6:	4b10      	ldr	r3, [pc, #64]	@ (8002618 <HAL_RCC_OscConfig+0x4cc>)
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025dc:	f7fe fc50 	bl	8000e80 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7fe fc4c 	bl	8000e80 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e026      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025f6:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <HAL_RCC_OscConfig+0x4c4>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f0      	bne.n	80025e4 <HAL_RCC_OscConfig+0x498>
 8002602:	e01e      	b.n	8002642 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	69db      	ldr	r3, [r3, #28]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d107      	bne.n	800261c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e019      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
 8002610:	40021000 	.word	0x40021000
 8002614:	40007000 	.word	0x40007000
 8002618:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800261c:	4b0b      	ldr	r3, [pc, #44]	@ (800264c <HAL_RCC_OscConfig+0x500>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	429a      	cmp	r2, r3
 800262e:	d106      	bne.n	800263e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800263a:	429a      	cmp	r2, r3
 800263c:	d001      	beq.n	8002642 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	40021000 	.word	0x40021000

08002650 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e0d0      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002664:	4b6a      	ldr	r3, [pc, #424]	@ (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	429a      	cmp	r2, r3
 8002670:	d910      	bls.n	8002694 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002672:	4b67      	ldr	r3, [pc, #412]	@ (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f023 0207 	bic.w	r2, r3, #7
 800267a:	4965      	ldr	r1, [pc, #404]	@ (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	4313      	orrs	r3, r2
 8002680:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002682:	4b63      	ldr	r3, [pc, #396]	@ (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	429a      	cmp	r2, r3
 800268e:	d001      	beq.n	8002694 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e0b8      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0302 	and.w	r3, r3, #2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d020      	beq.n	80026e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0304 	and.w	r3, r3, #4
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026ac:	4b59      	ldr	r3, [pc, #356]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	4a58      	ldr	r2, [pc, #352]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80026b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0308 	and.w	r3, r3, #8
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026c4:	4b53      	ldr	r3, [pc, #332]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	4a52      	ldr	r2, [pc, #328]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80026ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d0:	4b50      	ldr	r3, [pc, #320]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	494d      	ldr	r1, [pc, #308]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d040      	beq.n	8002770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d107      	bne.n	8002706 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f6:	4b47      	ldr	r3, [pc, #284]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d115      	bne.n	800272e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e07f      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d107      	bne.n	800271e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270e:	4b41      	ldr	r3, [pc, #260]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d109      	bne.n	800272e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e073      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800271e:	4b3d      	ldr	r3, [pc, #244]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e06b      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800272e:	4b39      	ldr	r3, [pc, #228]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f023 0203 	bic.w	r2, r3, #3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	4936      	ldr	r1, [pc, #216]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 800273c:	4313      	orrs	r3, r2
 800273e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002740:	f7fe fb9e 	bl	8000e80 <HAL_GetTick>
 8002744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002746:	e00a      	b.n	800275e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002748:	f7fe fb9a 	bl	8000e80 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002756:	4293      	cmp	r3, r2
 8002758:	d901      	bls.n	800275e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e053      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275e:	4b2d      	ldr	r3, [pc, #180]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f003 020c 	and.w	r2, r3, #12
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	429a      	cmp	r2, r3
 800276e:	d1eb      	bne.n	8002748 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002770:	4b27      	ldr	r3, [pc, #156]	@ (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d210      	bcs.n	80027a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277e:	4b24      	ldr	r3, [pc, #144]	@ (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 0207 	bic.w	r2, r3, #7
 8002786:	4922      	ldr	r1, [pc, #136]	@ (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	4313      	orrs	r3, r2
 800278c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800278e:	4b20      	ldr	r3, [pc, #128]	@ (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0307 	and.w	r3, r3, #7
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d001      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e032      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d008      	beq.n	80027be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027ac:	4b19      	ldr	r3, [pc, #100]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	4916      	ldr	r1, [pc, #88]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d009      	beq.n	80027de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ca:	4b12      	ldr	r3, [pc, #72]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	490e      	ldr	r1, [pc, #56]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027de:	f000 f821 	bl	8002824 <HAL_RCC_GetSysClockFreq>
 80027e2:	4602      	mov	r2, r0
 80027e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	091b      	lsrs	r3, r3, #4
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	490a      	ldr	r1, [pc, #40]	@ (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80027f0:	5ccb      	ldrb	r3, [r1, r3]
 80027f2:	fa22 f303 	lsr.w	r3, r2, r3
 80027f6:	4a09      	ldr	r2, [pc, #36]	@ (800281c <HAL_RCC_ClockConfig+0x1cc>)
 80027f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027fa:	4b09      	ldr	r3, [pc, #36]	@ (8002820 <HAL_RCC_ClockConfig+0x1d0>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7fe fafc 	bl	8000dfc <HAL_InitTick>

  return HAL_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40022000 	.word	0x40022000
 8002814:	40021000 	.word	0x40021000
 8002818:	08004ca0 	.word	0x08004ca0
 800281c:	20000000 	.word	0x20000000
 8002820:	20000004 	.word	0x20000004

08002824 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002824:	b480      	push	{r7}
 8002826:	b087      	sub	sp, #28
 8002828:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	2300      	movs	r3, #0
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	2300      	movs	r3, #0
 8002838:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800283e:	4b1e      	ldr	r3, [pc, #120]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f003 030c 	and.w	r3, r3, #12
 800284a:	2b04      	cmp	r3, #4
 800284c:	d002      	beq.n	8002854 <HAL_RCC_GetSysClockFreq+0x30>
 800284e:	2b08      	cmp	r3, #8
 8002850:	d003      	beq.n	800285a <HAL_RCC_GetSysClockFreq+0x36>
 8002852:	e027      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002854:	4b19      	ldr	r3, [pc, #100]	@ (80028bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002856:	613b      	str	r3, [r7, #16]
      break;
 8002858:	e027      	b.n	80028aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	0c9b      	lsrs	r3, r3, #18
 800285e:	f003 030f 	and.w	r3, r3, #15
 8002862:	4a17      	ldr	r2, [pc, #92]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002864:	5cd3      	ldrb	r3, [r2, r3]
 8002866:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d010      	beq.n	8002894 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002872:	4b11      	ldr	r3, [pc, #68]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	0c5b      	lsrs	r3, r3, #17
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	4a11      	ldr	r2, [pc, #68]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800287e:	5cd3      	ldrb	r3, [r2, r3]
 8002880:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a0d      	ldr	r2, [pc, #52]	@ (80028bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002886:	fb03 f202 	mul.w	r2, r3, r2
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002890:	617b      	str	r3, [r7, #20]
 8002892:	e004      	b.n	800289e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a0c      	ldr	r2, [pc, #48]	@ (80028c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002898:	fb02 f303 	mul.w	r3, r2, r3
 800289c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	613b      	str	r3, [r7, #16]
      break;
 80028a2:	e002      	b.n	80028aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028a4:	4b05      	ldr	r3, [pc, #20]	@ (80028bc <HAL_RCC_GetSysClockFreq+0x98>)
 80028a6:	613b      	str	r3, [r7, #16]
      break;
 80028a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028aa:	693b      	ldr	r3, [r7, #16]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	371c      	adds	r7, #28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	40021000 	.word	0x40021000
 80028bc:	007a1200 	.word	0x007a1200
 80028c0:	08004cb8 	.word	0x08004cb8
 80028c4:	08004cc8 	.word	0x08004cc8
 80028c8:	003d0900 	.word	0x003d0900

080028cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028d0:	4b02      	ldr	r3, [pc, #8]	@ (80028dc <HAL_RCC_GetHCLKFreq+0x10>)
 80028d2:	681b      	ldr	r3, [r3, #0]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr
 80028dc:	20000000 	.word	0x20000000

080028e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028e4:	f7ff fff2 	bl	80028cc <HAL_RCC_GetHCLKFreq>
 80028e8:	4602      	mov	r2, r0
 80028ea:	4b05      	ldr	r3, [pc, #20]	@ (8002900 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	0a1b      	lsrs	r3, r3, #8
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	4903      	ldr	r1, [pc, #12]	@ (8002904 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028f6:	5ccb      	ldrb	r3, [r1, r3]
 80028f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40021000 	.word	0x40021000
 8002904:	08004cb0 	.word	0x08004cb0

08002908 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800290c:	f7ff ffde 	bl	80028cc <HAL_RCC_GetHCLKFreq>
 8002910:	4602      	mov	r2, r0
 8002912:	4b05      	ldr	r3, [pc, #20]	@ (8002928 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	0adb      	lsrs	r3, r3, #11
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	4903      	ldr	r1, [pc, #12]	@ (800292c <HAL_RCC_GetPCLK2Freq+0x24>)
 800291e:	5ccb      	ldrb	r3, [r1, r3]
 8002920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002924:	4618      	mov	r0, r3
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40021000 	.word	0x40021000
 800292c:	08004cb0 	.word	0x08004cb0

08002930 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002938:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <RCC_Delay+0x34>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a0a      	ldr	r2, [pc, #40]	@ (8002968 <RCC_Delay+0x38>)
 800293e:	fba2 2303 	umull	r2, r3, r2, r3
 8002942:	0a5b      	lsrs	r3, r3, #9
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	fb02 f303 	mul.w	r3, r2, r3
 800294a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800294c:	bf00      	nop
  }
  while (Delay --);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	1e5a      	subs	r2, r3, #1
 8002952:	60fa      	str	r2, [r7, #12]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d1f9      	bne.n	800294c <RCC_Delay+0x1c>
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr
 8002964:	20000000 	.word	0x20000000
 8002968:	10624dd3 	.word	0x10624dd3

0800296c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e042      	b.n	8002a04 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d106      	bne.n	8002998 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7fd feda 	bl	800074c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2224      	movs	r2, #36	@ 0x24
 800299c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68da      	ldr	r2, [r3, #12]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 f971 	bl	8002c98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	691a      	ldr	r2, [r3, #16]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695a      	ldr	r2, [r3, #20]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2220      	movs	r2, #32
 80029f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2220      	movs	r2, #32
 80029f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b08a      	sub	sp, #40	@ 0x28
 8002a10:	af02      	add	r7, sp, #8
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	603b      	str	r3, [r7, #0]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	2b20      	cmp	r3, #32
 8002a2a:	d175      	bne.n	8002b18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d002      	beq.n	8002a38 <HAL_UART_Transmit+0x2c>
 8002a32:	88fb      	ldrh	r3, [r7, #6]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e06e      	b.n	8002b1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2221      	movs	r2, #33	@ 0x21
 8002a46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a4a:	f7fe fa19 	bl	8000e80 <HAL_GetTick>
 8002a4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	88fa      	ldrh	r2, [r7, #6]
 8002a54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	88fa      	ldrh	r2, [r7, #6]
 8002a5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a64:	d108      	bne.n	8002a78 <HAL_UART_Transmit+0x6c>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d104      	bne.n	8002a78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	61bb      	str	r3, [r7, #24]
 8002a76:	e003      	b.n	8002a80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a80:	e02e      	b.n	8002ae0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	2180      	movs	r1, #128	@ 0x80
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f000 f848 	bl	8002b22 <UART_WaitOnFlagUntilTimeout>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e03a      	b.n	8002b1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10b      	bne.n	8002ac2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ab8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	3302      	adds	r3, #2
 8002abe:	61bb      	str	r3, [r7, #24]
 8002ac0:	e007      	b.n	8002ad2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	781a      	ldrb	r2, [r3, #0]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1cb      	bne.n	8002a82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	2200      	movs	r2, #0
 8002af2:	2140      	movs	r1, #64	@ 0x40
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	f000 f814 	bl	8002b22 <UART_WaitOnFlagUntilTimeout>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d005      	beq.n	8002b0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2220      	movs	r2, #32
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e006      	b.n	8002b1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	e000      	b.n	8002b1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b18:	2302      	movs	r3, #2
  }
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3720      	adds	r7, #32
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b086      	sub	sp, #24
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	603b      	str	r3, [r7, #0]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b32:	e03b      	b.n	8002bac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b3a:	d037      	beq.n	8002bac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b3c:	f7fe f9a0 	bl	8000e80 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	6a3a      	ldr	r2, [r7, #32]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d302      	bcc.n	8002b52 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b4c:	6a3b      	ldr	r3, [r7, #32]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e03a      	b.n	8002bcc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d023      	beq.n	8002bac <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	2b80      	cmp	r3, #128	@ 0x80
 8002b68:	d020      	beq.n	8002bac <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	2b40      	cmp	r3, #64	@ 0x40
 8002b6e:	d01d      	beq.n	8002bac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0308 	and.w	r3, r3, #8
 8002b7a:	2b08      	cmp	r3, #8
 8002b7c:	d116      	bne.n	8002bac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b7e:	2300      	movs	r3, #0
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 f81d 	bl	8002bd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2208      	movs	r2, #8
 8002b9e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e00f      	b.n	8002bcc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	68ba      	ldr	r2, [r7, #8]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	bf0c      	ite	eq
 8002bbc:	2301      	moveq	r3, #1
 8002bbe:	2300      	movne	r3, #0
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d0b4      	beq.n	8002b34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b095      	sub	sp, #84	@ 0x54
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	330c      	adds	r3, #12
 8002be2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002be6:	e853 3f00 	ldrex	r3, [r3]
 8002bea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	330c      	adds	r3, #12
 8002bfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002bfc:	643a      	str	r2, [r7, #64]	@ 0x40
 8002bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002c02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c04:	e841 2300 	strex	r3, r2, [r1]
 8002c08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1e5      	bne.n	8002bdc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	3314      	adds	r3, #20
 8002c16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	e853 3f00 	ldrex	r3, [r3]
 8002c1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f023 0301 	bic.w	r3, r3, #1
 8002c26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	3314      	adds	r3, #20
 8002c2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c38:	e841 2300 	strex	r3, r2, [r1]
 8002c3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1e5      	bne.n	8002c10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d119      	bne.n	8002c80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	330c      	adds	r3, #12
 8002c52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	e853 3f00 	ldrex	r3, [r3]
 8002c5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	f023 0310 	bic.w	r3, r3, #16
 8002c62:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	330c      	adds	r3, #12
 8002c6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c6c:	61ba      	str	r2, [r7, #24]
 8002c6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c70:	6979      	ldr	r1, [r7, #20]
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	e841 2300 	strex	r3, r2, [r1]
 8002c78:	613b      	str	r3, [r7, #16]
   return(result);
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1e5      	bne.n	8002c4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2220      	movs	r2, #32
 8002c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c8e:	bf00      	nop
 8002c90:	3754      	adds	r7, #84	@ 0x54
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	431a      	orrs	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002cd2:	f023 030c 	bic.w	r3, r3, #12
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6812      	ldr	r2, [r2, #0]
 8002cda:	68b9      	ldr	r1, [r7, #8]
 8002cdc:	430b      	orrs	r3, r1
 8002cde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	699a      	ldr	r2, [r3, #24]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a2c      	ldr	r2, [pc, #176]	@ (8002dac <UART_SetConfig+0x114>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d103      	bne.n	8002d08 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002d00:	f7ff fe02 	bl	8002908 <HAL_RCC_GetPCLK2Freq>
 8002d04:	60f8      	str	r0, [r7, #12]
 8002d06:	e002      	b.n	8002d0e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002d08:	f7ff fdea 	bl	80028e0 <HAL_RCC_GetPCLK1Freq>
 8002d0c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	009a      	lsls	r2, r3, #2
 8002d18:	441a      	add	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d24:	4a22      	ldr	r2, [pc, #136]	@ (8002db0 <UART_SetConfig+0x118>)
 8002d26:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2a:	095b      	lsrs	r3, r3, #5
 8002d2c:	0119      	lsls	r1, r3, #4
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	009a      	lsls	r2, r3, #2
 8002d38:	441a      	add	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d44:	4b1a      	ldr	r3, [pc, #104]	@ (8002db0 <UART_SetConfig+0x118>)
 8002d46:	fba3 0302 	umull	r0, r3, r3, r2
 8002d4a:	095b      	lsrs	r3, r3, #5
 8002d4c:	2064      	movs	r0, #100	@ 0x64
 8002d4e:	fb00 f303 	mul.w	r3, r0, r3
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	3332      	adds	r3, #50	@ 0x32
 8002d58:	4a15      	ldr	r2, [pc, #84]	@ (8002db0 <UART_SetConfig+0x118>)
 8002d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5e:	095b      	lsrs	r3, r3, #5
 8002d60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d64:	4419      	add	r1, r3
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	009a      	lsls	r2, r3, #2
 8002d70:	441a      	add	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002db0 <UART_SetConfig+0x118>)
 8002d7e:	fba3 0302 	umull	r0, r3, r3, r2
 8002d82:	095b      	lsrs	r3, r3, #5
 8002d84:	2064      	movs	r0, #100	@ 0x64
 8002d86:	fb00 f303 	mul.w	r3, r0, r3
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	3332      	adds	r3, #50	@ 0x32
 8002d90:	4a07      	ldr	r2, [pc, #28]	@ (8002db0 <UART_SetConfig+0x118>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	095b      	lsrs	r3, r3, #5
 8002d98:	f003 020f 	and.w	r2, r3, #15
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	440a      	add	r2, r1
 8002da2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002da4:	bf00      	nop
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	40013800 	.word	0x40013800
 8002db0:	51eb851f 	.word	0x51eb851f

08002db4 <isotp_user_send_can>:
///////////////////////////////////////////////////////
///                 STATIC FUNCTIONS                ///
///////////////////////////////////////////////////////

int isotp_user_send_can(const uint32_t arbitration_id, const uint8_t *data,
		const uint8_t size) {
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b08e      	sub	sp, #56	@ 0x38
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	71fb      	strb	r3, [r7, #7]
	CAN_TxHeaderTypeDef TxHeader = { 0 };
 8002dc2:	f107 0318 	add.w	r3, r7, #24
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	605a      	str	r2, [r3, #4]
 8002dcc:	609a      	str	r2, [r3, #8]
 8002dce:	60da      	str	r2, [r3, #12]
 8002dd0:	611a      	str	r2, [r3, #16]
 8002dd2:	615a      	str	r2, [r3, #20]
	TxHeader.DLC = size;
 8002dd4:	79fb      	ldrb	r3, [r7, #7]
 8002dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxHeader.RTR = CAN_RTR_DATA;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.IDE = CAN_ID_STD;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	623b      	str	r3, [r7, #32]
	TxHeader.StdId = arbitration_id;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	61bb      	str	r3, [r7, #24]
	uint32_t TxMailBox;
	uint32_t FreeLevel = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 8002de4:	480d      	ldr	r0, [pc, #52]	@ (8002e1c <isotp_user_send_can+0x68>)
 8002de6:	f7fe fb50 	bl	800148a <HAL_CAN_GetTxMailboxesFreeLevel>
 8002dea:	6378      	str	r0, [r7, #52]	@ 0x34
	if (FreeLevel == 0) return ISOTP_RET_ERROR;
 8002dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d102      	bne.n	8002df8 <isotp_user_send_can+0x44>
 8002df2:	f04f 33ff 	mov.w	r3, #4294967295
 8002df6:	e00c      	b.n	8002e12 <isotp_user_send_can+0x5e>
	uint8_t ret = HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailBox);
 8002df8:	f107 0314 	add.w	r3, r7, #20
 8002dfc:	f107 0118 	add.w	r1, r7, #24
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	4806      	ldr	r0, [pc, #24]	@ (8002e1c <isotp_user_send_can+0x68>)
 8002e04:	f7fe fa72 	bl	80012ec <HAL_CAN_AddTxMessage>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	return ret;
 8002e0e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3738      	adds	r7, #56	@ 0x38
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	2000018c 	.word	0x2000018c

08002e20 <isotp_user_get_ms>:

uint32_t isotp_user_get_ms(void){
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8002e24:	f7fe f82c 	bl	8000e80 <HAL_GetTick>
 8002e28:	4603      	mov	r3, r0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <isotp_ms_to_st_min>:

/* st_min to microsecond */
static uint8_t isotp_ms_to_st_min(uint8_t ms) {
 8002e2e:	b480      	push	{r7}
 8002e30:	b085      	sub	sp, #20
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	4603      	mov	r3, r0
 8002e36:	71fb      	strb	r3, [r7, #7]
    uint8_t st_min;

    st_min = ms;
 8002e38:	79fb      	ldrb	r3, [r7, #7]
 8002e3a:	73fb      	strb	r3, [r7, #15]
    if (st_min > 0x7F) {
 8002e3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	da01      	bge.n	8002e48 <isotp_ms_to_st_min+0x1a>
        st_min = 0x7F;
 8002e44:	237f      	movs	r3, #127	@ 0x7f
 8002e46:	73fb      	strb	r3, [r7, #15]
    }

    return st_min;
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3714      	adds	r7, #20
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr

08002e54 <isotp_st_min_to_ms>:

/* st_min to msec  */
static uint8_t isotp_st_min_to_ms(uint8_t st_min) {
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	71fb      	strb	r3, [r7, #7]
    uint8_t ms;
    
    if (st_min >= 0xF1 && st_min <= 0xF9) {
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	2bf0      	cmp	r3, #240	@ 0xf0
 8002e62:	d905      	bls.n	8002e70 <isotp_st_min_to_ms+0x1c>
 8002e64:	79fb      	ldrb	r3, [r7, #7]
 8002e66:	2bf9      	cmp	r3, #249	@ 0xf9
 8002e68:	d802      	bhi.n	8002e70 <isotp_st_min_to_ms+0x1c>
        ms = 1;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	73fb      	strb	r3, [r7, #15]
 8002e6e:	e008      	b.n	8002e82 <isotp_st_min_to_ms+0x2e>
    } else if (st_min <= 0x7F) {
 8002e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	db02      	blt.n	8002e7e <isotp_st_min_to_ms+0x2a>
        ms = st_min;
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	73fb      	strb	r3, [r7, #15]
 8002e7c:	e001      	b.n	8002e82 <isotp_st_min_to_ms+0x2e>
    } else {
        ms = 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	73fb      	strb	r3, [r7, #15]
    }

    return ms;
 8002e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc80      	pop	{r7}
 8002e8c:	4770      	bx	lr

08002e8e <isotp_send_flow_control>:

static int isotp_send_flow_control(IsoTpLink* link, uint8_t flow_status, uint8_t block_size, uint8_t st_min_ms) {
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b086      	sub	sp, #24
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
 8002e96:	4608      	mov	r0, r1
 8002e98:	4611      	mov	r1, r2
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	70fb      	strb	r3, [r7, #3]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	70bb      	strb	r3, [r7, #2]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	707b      	strb	r3, [r7, #1]

    IsoTpCanMessage message;
    int ret;

    /* setup message  */
    message.as.flow_control.type = ISOTP_PCI_TYPE_FLOW_CONTROL_FRAME;
 8002ea8:	7b3b      	ldrb	r3, [r7, #12]
 8002eaa:	2203      	movs	r2, #3
 8002eac:	f362 1307 	bfi	r3, r2, #4, #4
 8002eb0:	733b      	strb	r3, [r7, #12]
    message.as.flow_control.FS = flow_status;
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	f003 030f 	and.w	r3, r3, #15
 8002eb8:	b2da      	uxtb	r2, r3
 8002eba:	7b3b      	ldrb	r3, [r7, #12]
 8002ebc:	f362 0303 	bfi	r3, r2, #0, #4
 8002ec0:	733b      	strb	r3, [r7, #12]
    message.as.flow_control.BS = block_size;
 8002ec2:	78bb      	ldrb	r3, [r7, #2]
 8002ec4:	737b      	strb	r3, [r7, #13]
    message.as.flow_control.STmin = isotp_ms_to_st_min(st_min_ms);
 8002ec6:	787b      	ldrb	r3, [r7, #1]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ffb0 	bl	8002e2e <isotp_ms_to_st_min>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	73bb      	strb	r3, [r7, #14]

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.flow_control.reserve, 0x55, sizeof(message.as.flow_control.reserve));
 8002ed2:	f107 030c 	add.w	r3, r7, #12
 8002ed6:	3303      	adds	r3, #3
 8002ed8:	2205      	movs	r2, #5
 8002eda:	2155      	movs	r1, #85	@ 0x55
 8002edc:	4618      	mov	r0, r3
 8002ede:	f000 feb3 	bl	8003c48 <memset>
    ret = isotp_user_send_can(link->send_arbitration_id, message.as.data_array.ptr, sizeof(message));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f107 010c 	add.w	r1, r7, #12
 8002eea:	2208      	movs	r2, #8
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff ff61 	bl	8002db4 <isotp_user_send_can>
 8002ef2:	6178      	str	r0, [r7, #20]
    ret = isotp_user_send_can(link->send_arbitration_id,
            message.as.data_array.ptr,
            3);
#endif

    return ret;
 8002ef4:	697b      	ldr	r3, [r7, #20]
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
	...

08002f00 <isotp_send_single_frame>:

static int isotp_send_single_frame(IsoTpLink* link, uint32_t id) {
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]

    IsoTpCanMessage message;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size <= 7);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	895b      	ldrh	r3, [r3, #10]
 8002f0e:	2b07      	cmp	r3, #7
 8002f10:	d905      	bls.n	8002f1e <isotp_send_single_frame+0x1e>
 8002f12:	4b1d      	ldr	r3, [pc, #116]	@ (8002f88 <isotp_send_single_frame+0x88>)
 8002f14:	4a1d      	ldr	r2, [pc, #116]	@ (8002f8c <isotp_send_single_frame+0x8c>)
 8002f16:	2157      	movs	r1, #87	@ 0x57
 8002f18:	481d      	ldr	r0, [pc, #116]	@ (8002f90 <isotp_send_single_frame+0x90>)
 8002f1a:	f000 fc3b 	bl	8003794 <__assert_func>

    /* setup message  */
    message.as.single_frame.type = ISOTP_PCI_TYPE_SINGLE;
 8002f1e:	7b3b      	ldrb	r3, [r7, #12]
 8002f20:	f36f 1307 	bfc	r3, #4, #4
 8002f24:	733b      	strb	r3, [r7, #12]
    message.as.single_frame.SF_DL = (uint8_t) link->send_size;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	895b      	ldrh	r3, [r3, #10]
 8002f2a:	f003 030f 	and.w	r3, r3, #15
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	7b3b      	ldrb	r3, [r7, #12]
 8002f32:	f362 0303 	bfi	r3, r2, #0, #4
 8002f36:	733b      	strb	r3, [r7, #12]
    (void) memcpy(message.as.single_frame.data, link->send_buffer, link->send_size);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6859      	ldr	r1, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	895b      	ldrh	r3, [r3, #10]
 8002f40:	461a      	mov	r2, r3
 8002f42:	f107 030c 	add.w	r3, r7, #12
 8002f46:	3301      	adds	r3, #1
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f000 fef8 	bl	8003d3e <memcpy>

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.single_frame.data + link->send_size, 0x55, sizeof(message.as.single_frame.data) - link->send_size);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	895b      	ldrh	r3, [r3, #10]
 8002f52:	461a      	mov	r2, r3
 8002f54:	f107 030c 	add.w	r3, r7, #12
 8002f58:	3301      	adds	r3, #1
 8002f5a:	1898      	adds	r0, r3, r2
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	895b      	ldrh	r3, [r3, #10]
 8002f60:	f1c3 0307 	rsb	r3, r3, #7
 8002f64:	461a      	mov	r2, r3
 8002f66:	2155      	movs	r1, #85	@ 0x55
 8002f68:	f000 fe6e 	bl	8003c48 <memset>
    ret = isotp_user_send_can(id, message.as.data_array.ptr, sizeof(message));
 8002f6c:	f107 030c 	add.w	r3, r7, #12
 8002f70:	2208      	movs	r2, #8
 8002f72:	4619      	mov	r1, r3
 8002f74:	6838      	ldr	r0, [r7, #0]
 8002f76:	f7ff ff1d 	bl	8002db4 <isotp_user_send_can>
 8002f7a:	6178      	str	r0, [r7, #20]
    ret = isotp_user_send_can(id,
            message.as.data_array.ptr,
            link->send_size + 1);
#endif

    return ret;
 8002f7c:	697b      	ldr	r3, [r7, #20]
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3718      	adds	r7, #24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	08004c30 	.word	0x08004c30
 8002f8c:	08004ccc 	.word	0x08004ccc
 8002f90:	08004c48 	.word	0x08004c48

08002f94 <isotp_send_first_frame>:

static int isotp_send_first_frame(IsoTpLink* link, uint32_t id) {
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
    
    IsoTpCanMessage message;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size > 7);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	895b      	ldrh	r3, [r3, #10]
 8002fa2:	2b07      	cmp	r3, #7
 8002fa4:	d805      	bhi.n	8002fb2 <isotp_send_first_frame+0x1e>
 8002fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800301c <isotp_send_first_frame+0x88>)
 8002fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8003020 <isotp_send_first_frame+0x8c>)
 8002faa:	2171      	movs	r1, #113	@ 0x71
 8002fac:	481d      	ldr	r0, [pc, #116]	@ (8003024 <isotp_send_first_frame+0x90>)
 8002fae:	f000 fbf1 	bl	8003794 <__assert_func>

    /* setup message  */
    message.as.first_frame.type = ISOTP_PCI_TYPE_FIRST_FRAME;
 8002fb2:	7b3b      	ldrb	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f362 1307 	bfi	r3, r2, #4, #4
 8002fba:	733b      	strb	r3, [r7, #12]
    message.as.first_frame.FF_DL_low = (uint8_t) link->send_size;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	895b      	ldrh	r3, [r3, #10]
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	737b      	strb	r3, [r7, #13]
    message.as.first_frame.FF_DL_high = (uint8_t) (0x0F & (link->send_size >> 8));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	895b      	ldrh	r3, [r3, #10]
 8002fc8:	0a1b      	lsrs	r3, r3, #8
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	f003 030f 	and.w	r3, r3, #15
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	7b3b      	ldrb	r3, [r7, #12]
 8002fd4:	f362 0303 	bfi	r3, r2, #0, #4
 8002fd8:	733b      	strb	r3, [r7, #12]
    (void) memcpy(message.as.first_frame.data, link->send_buffer, sizeof(message.as.first_frame.data));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	f107 030e 	add.w	r3, r7, #14
 8002fe2:	6811      	ldr	r1, [r2, #0]
 8002fe4:	6019      	str	r1, [r3, #0]
 8002fe6:	8892      	ldrh	r2, [r2, #4]
 8002fe8:	809a      	strh	r2, [r3, #4]

    /* send message */
    ret = isotp_user_send_can(id, message.as.data_array.ptr, sizeof(message));
 8002fea:	f107 030c 	add.w	r3, r7, #12
 8002fee:	2208      	movs	r2, #8
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	6838      	ldr	r0, [r7, #0]
 8002ff4:	f7ff fede 	bl	8002db4 <isotp_user_send_can>
 8002ff8:	6178      	str	r0, [r7, #20]
    if (ISOTP_RET_OK == ret) {
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d108      	bne.n	8003012 <isotp_send_first_frame+0x7e>
        link->send_offset += sizeof(message.as.first_frame.data);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	899b      	ldrh	r3, [r3, #12]
 8003004:	3306      	adds	r3, #6
 8003006:	b29a      	uxth	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	819a      	strh	r2, [r3, #12]
        link->send_sn = 1;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	739a      	strb	r2, [r3, #14]
    }

    return ret;
 8003012:	697b      	ldr	r3, [r7, #20]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	08004c5c 	.word	0x08004c5c
 8003020:	08004ce4 	.word	0x08004ce4
 8003024:	08004c48 	.word	0x08004c48

08003028 <isotp_send_consecutive_frame>:

static int isotp_send_consecutive_frame(IsoTpLink* link) {
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
    IsoTpCanMessage message;
    uint16_t data_length;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size > 7);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	895b      	ldrh	r3, [r3, #10]
 8003034:	2b07      	cmp	r3, #7
 8003036:	d805      	bhi.n	8003044 <isotp_send_consecutive_frame+0x1c>
 8003038:	4b2d      	ldr	r3, [pc, #180]	@ (80030f0 <isotp_send_consecutive_frame+0xc8>)
 800303a:	4a2e      	ldr	r2, [pc, #184]	@ (80030f4 <isotp_send_consecutive_frame+0xcc>)
 800303c:	218a      	movs	r1, #138	@ 0x8a
 800303e:	482e      	ldr	r0, [pc, #184]	@ (80030f8 <isotp_send_consecutive_frame+0xd0>)
 8003040:	f000 fba8 	bl	8003794 <__assert_func>

    /* setup message  */
    message.as.consecutive_frame.type = TSOTP_PCI_TYPE_CONSECUTIVE_FRAME;
 8003044:	7a3b      	ldrb	r3, [r7, #8]
 8003046:	2202      	movs	r2, #2
 8003048:	f362 1307 	bfi	r3, r2, #4, #4
 800304c:	723b      	strb	r3, [r7, #8]
    message.as.consecutive_frame.SN = link->send_sn;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	7b9b      	ldrb	r3, [r3, #14]
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	b2da      	uxtb	r2, r3
 8003058:	7a3b      	ldrb	r3, [r7, #8]
 800305a:	f362 0303 	bfi	r3, r2, #0, #4
 800305e:	723b      	strb	r3, [r7, #8]
    data_length = link->send_size - link->send_offset;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	895a      	ldrh	r2, [r3, #10]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	899b      	ldrh	r3, [r3, #12]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	82fb      	strh	r3, [r7, #22]
    if (data_length > sizeof(message.as.consecutive_frame.data)) {
 800306c:	8afb      	ldrh	r3, [r7, #22]
 800306e:	2b07      	cmp	r3, #7
 8003070:	d901      	bls.n	8003076 <isotp_send_consecutive_frame+0x4e>
        data_length = sizeof(message.as.consecutive_frame.data);
 8003072:	2307      	movs	r3, #7
 8003074:	82fb      	strh	r3, [r7, #22]
    }
    (void) memcpy(message.as.consecutive_frame.data, link->send_buffer + link->send_offset, data_length);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	8992      	ldrh	r2, [r2, #12]
 800307e:	1899      	adds	r1, r3, r2
 8003080:	8afa      	ldrh	r2, [r7, #22]
 8003082:	f107 0308 	add.w	r3, r7, #8
 8003086:	3301      	adds	r3, #1
 8003088:	4618      	mov	r0, r3
 800308a:	f000 fe58 	bl	8003d3e <memcpy>

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.consecutive_frame.data + data_length, 0x55, sizeof(message.as.consecutive_frame.data) - data_length);
 800308e:	8afb      	ldrh	r3, [r7, #22]
 8003090:	f107 0208 	add.w	r2, r7, #8
 8003094:	3201      	adds	r2, #1
 8003096:	18d0      	adds	r0, r2, r3
 8003098:	8afb      	ldrh	r3, [r7, #22]
 800309a:	f1c3 0307 	rsb	r3, r3, #7
 800309e:	461a      	mov	r2, r3
 80030a0:	2155      	movs	r1, #85	@ 0x55
 80030a2:	f000 fdd1 	bl	8003c48 <memset>
    ret = isotp_user_send_can(link->send_arbitration_id, message.as.data_array.ptr, sizeof(message));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f107 0108 	add.w	r1, r7, #8
 80030ae:	2208      	movs	r2, #8
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff fe7f 	bl	8002db4 <isotp_user_send_can>
 80030b6:	6138      	str	r0, [r7, #16]
#else
    ret = isotp_user_send_can(link->send_arbitration_id,
            message.as.data_array.ptr,
            data_length + 1);
#endif
    if (ISOTP_RET_OK == ret) {
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d113      	bne.n	80030e6 <isotp_send_consecutive_frame+0xbe>
        link->send_offset += data_length;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	899a      	ldrh	r2, [r3, #12]
 80030c2:	8afb      	ldrh	r3, [r7, #22]
 80030c4:	4413      	add	r3, r2
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	819a      	strh	r2, [r3, #12]
        if (++(link->send_sn) > 0x0F) {
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	7b9b      	ldrb	r3, [r3, #14]
 80030d0:	3301      	adds	r3, #1
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	739a      	strb	r2, [r3, #14]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	7b9b      	ldrb	r3, [r3, #14]
 80030dc:	2b0f      	cmp	r3, #15
 80030de:	d902      	bls.n	80030e6 <isotp_send_consecutive_frame+0xbe>
            link->send_sn = 0;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	739a      	strb	r2, [r3, #14]
        }
    }
    
    return ret;
 80030e6:	693b      	ldr	r3, [r7, #16]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	08004c5c 	.word	0x08004c5c
 80030f4:	08004cfc 	.word	0x08004cfc
 80030f8:	08004c48 	.word	0x08004c48

080030fc <isotp_receive_single_frame>:

static int isotp_receive_single_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	4613      	mov	r3, r2
 8003108:	71fb      	strb	r3, [r7, #7]
    /* check data length */
    if ((0 == message->as.single_frame.SF_DL) || (message->as.single_frame.SF_DL > (len - 1))) {
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b00      	cmp	r3, #0
 8003116:	d008      	beq.n	800312a <isotp_receive_single_frame+0x2e>
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003120:	b2db      	uxtb	r3, r3
 8003122:	461a      	mov	r2, r3
 8003124:	79fb      	ldrb	r3, [r7, #7]
 8003126:	4293      	cmp	r3, r2
 8003128:	d802      	bhi.n	8003130 <isotp_receive_single_frame+0x34>
        // isotp_user_debug("Single-frame length too small.");
        return ISOTP_RET_LENGTH;
 800312a:	f06f 0306 	mvn.w	r3, #6
 800312e:	e014      	b.n	800315a <isotp_receive_single_frame+0x5e>
    }

    /* copying data */
    (void) memcpy(link->receive_buffer, message->as.single_frame.data, message->as.single_frame.SF_DL);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	1c59      	adds	r1, r3, #1
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003140:	b2db      	uxtb	r3, r3
 8003142:	461a      	mov	r2, r3
 8003144:	f000 fdfb 	bl	8003d3e <memcpy>
    link->receive_size = message->as.single_frame.SF_DL;
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003150:	b2db      	uxtb	r3, r3
 8003152:	461a      	mov	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	85da      	strh	r2, [r3, #46]	@ 0x2e
    
    return ISOTP_RET_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <isotp_receive_first_frame>:

static int isotp_receive_first_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 8003162:	b580      	push	{r7, lr}
 8003164:	b086      	sub	sp, #24
 8003166:	af00      	add	r7, sp, #0
 8003168:	60f8      	str	r0, [r7, #12]
 800316a:	60b9      	str	r1, [r7, #8]
 800316c:	4613      	mov	r3, r2
 800316e:	71fb      	strb	r3, [r7, #7]
    uint16_t payload_length;

    if (8 != len) {
 8003170:	79fb      	ldrb	r3, [r7, #7]
 8003172:	2b08      	cmp	r3, #8
 8003174:	d002      	beq.n	800317c <isotp_receive_first_frame+0x1a>
        // isotp_user_debug("First frame should be 8 bytes in length.");
        return ISOTP_RET_LENGTH;
 8003176:	f06f 0306 	mvn.w	r3, #6
 800317a:	e02d      	b.n	80031d8 <isotp_receive_first_frame+0x76>
    }

    /* check data length */
    payload_length = message->as.first_frame.FF_DL_high;
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003184:	b2db      	uxtb	r3, r3
 8003186:	82fb      	strh	r3, [r7, #22]
    payload_length = (payload_length << 8) + message->as.first_frame.FF_DL_low;
 8003188:	8afb      	ldrh	r3, [r7, #22]
 800318a:	021b      	lsls	r3, r3, #8
 800318c:	b29b      	uxth	r3, r3
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	7852      	ldrb	r2, [r2, #1]
 8003192:	4413      	add	r3, r2
 8003194:	82fb      	strh	r3, [r7, #22]

    /* should not use multiple frame transmition */
    if (payload_length <= 7) {
 8003196:	8afb      	ldrh	r3, [r7, #22]
 8003198:	2b07      	cmp	r3, #7
 800319a:	d802      	bhi.n	80031a2 <isotp_receive_first_frame+0x40>
        // isotp_user_debug("Should not use multiple frame transmission.");
        return ISOTP_RET_LENGTH;
 800319c:	f06f 0306 	mvn.w	r3, #6
 80031a0:	e01a      	b.n	80031d8 <isotp_receive_first_frame+0x76>
    }
    
    if (payload_length > link->receive_buf_size) {
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031a6:	8afa      	ldrh	r2, [r7, #22]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d902      	bls.n	80031b2 <isotp_receive_first_frame+0x50>
        // isotp_user_debug("Multi-frame response too large for receiving buffer.");
        return ISOTP_RET_OVERFLOW;
 80031ac:	f06f 0302 	mvn.w	r3, #2
 80031b0:	e012      	b.n	80031d8 <isotp_receive_first_frame+0x76>
    }
    
    /* copying data */
    (void) memcpy(link->receive_buffer, message->as.first_frame.data, sizeof(message->as.first_frame.data));
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	3302      	adds	r3, #2
 80031ba:	2206      	movs	r2, #6
 80031bc:	4619      	mov	r1, r3
 80031be:	f000 fdbe 	bl	8003d3e <memcpy>
    link->receive_size = payload_length;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	8afa      	ldrh	r2, [r7, #22]
 80031c6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    link->receive_offset = sizeof(message->as.first_frame.data);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2206      	movs	r2, #6
 80031cc:	861a      	strh	r2, [r3, #48]	@ 0x30
    link->receive_sn = 1;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

    return ISOTP_RET_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3718      	adds	r7, #24
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <isotp_receive_consecutive_frame>:

static int isotp_receive_consecutive_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	4613      	mov	r3, r2
 80031ec:	71fb      	strb	r3, [r7, #7]
    uint16_t remaining_bytes;
    
    /* check sn */
    if (link->receive_sn != message->as.consecutive_frame.SN) {
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	7812      	ldrb	r2, [r2, #0]
 80031f8:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80031fc:	b2d2      	uxtb	r2, r2
 80031fe:	4293      	cmp	r3, r2
 8003200:	d002      	beq.n	8003208 <isotp_receive_consecutive_frame+0x28>
        return ISOTP_RET_WRONG_SN;
 8003202:	f06f 0303 	mvn.w	r3, #3
 8003206:	e035      	b.n	8003274 <isotp_receive_consecutive_frame+0x94>
    }

    /* check data length */
    remaining_bytes = link->receive_size - link->receive_offset;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	82fb      	strh	r3, [r7, #22]
    if (remaining_bytes > sizeof(message->as.consecutive_frame.data)) {
 8003214:	8afb      	ldrh	r3, [r7, #22]
 8003216:	2b07      	cmp	r3, #7
 8003218:	d901      	bls.n	800321e <isotp_receive_consecutive_frame+0x3e>
        remaining_bytes = sizeof(message->as.consecutive_frame.data);
 800321a:	2307      	movs	r3, #7
 800321c:	82fb      	strh	r3, [r7, #22]
    }
    if (remaining_bytes > len - 1) {
 800321e:	79fa      	ldrb	r2, [r7, #7]
 8003220:	8afb      	ldrh	r3, [r7, #22]
 8003222:	429a      	cmp	r2, r3
 8003224:	dc02      	bgt.n	800322c <isotp_receive_consecutive_frame+0x4c>
        // isotp_user_debug("Consecutive frame too short.");
        return ISOTP_RET_LENGTH;
 8003226:	f06f 0306 	mvn.w	r3, #6
 800322a:	e023      	b.n	8003274 <isotp_receive_consecutive_frame+0x94>
    }

    /* copying data */
    (void) memcpy(link->receive_buffer + link->receive_offset, message->as.consecutive_frame.data, remaining_bytes);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 8003234:	1898      	adds	r0, r3, r2
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	3301      	adds	r3, #1
 800323a:	8afa      	ldrh	r2, [r7, #22]
 800323c:	4619      	mov	r1, r3
 800323e:	f000 fd7e 	bl	8003d3e <memcpy>

    link->receive_offset += remaining_bytes;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8003246:	8afb      	ldrh	r3, [r7, #22]
 8003248:	4413      	add	r3, r2
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	861a      	strh	r2, [r3, #48]	@ 0x30
    if (++(link->receive_sn) > 0x0F) {
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003256:	3301      	adds	r3, #1
 8003258:	b2da      	uxtb	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003266:	2b0f      	cmp	r3, #15
 8003268:	d903      	bls.n	8003272 <isotp_receive_consecutive_frame+0x92>
        link->receive_sn = 0;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }

    return ISOTP_RET_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3718      	adds	r7, #24
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <isotp_receive_flow_control_frame>:

static int isotp_receive_flow_control_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	4613      	mov	r3, r2
 8003288:	71fb      	strb	r3, [r7, #7]
    /* check message length */
    if (len < 3) {
 800328a:	79fb      	ldrb	r3, [r7, #7]
 800328c:	2b02      	cmp	r3, #2
 800328e:	d802      	bhi.n	8003296 <isotp_receive_flow_control_frame+0x1a>
        // isotp_user_debug("Flow control frame too short.");
        return ISOTP_RET_LENGTH;
 8003290:	f06f 0306 	mvn.w	r3, #6
 8003294:	e000      	b.n	8003298 <isotp_receive_flow_control_frame+0x1c>
    }

    return ISOTP_RET_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	bc80      	pop	{r7}
 80032a0:	4770      	bx	lr

080032a2 <isotp_send>:

///////////////////////////////////////////////////////
///                 PUBLIC FUNCTIONS                ///
///////////////////////////////////////////////////////

int isotp_send(IsoTpLink *link, const uint8_t payload[], uint16_t size) {
 80032a2:	b580      	push	{r7, lr}
 80032a4:	b084      	sub	sp, #16
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	60f8      	str	r0, [r7, #12]
 80032aa:	60b9      	str	r1, [r7, #8]
 80032ac:	4613      	mov	r3, r2
 80032ae:	80fb      	strh	r3, [r7, #6]
    return isotp_send_with_id(link, link->send_arbitration_id, payload, size);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6819      	ldr	r1, [r3, #0]
 80032b4:	88fb      	ldrh	r3, [r7, #6]
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	68f8      	ldr	r0, [r7, #12]
 80032ba:	f000 f805 	bl	80032c8 <isotp_send_with_id>
 80032be:	4603      	mov	r3, r0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <isotp_send_with_id>:

int isotp_send_with_id(IsoTpLink *link, uint32_t id, const uint8_t payload[], uint16_t size) {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b0a6      	sub	sp, #152	@ 0x98
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	807b      	strh	r3, [r7, #2]
    int ret;

    if (link == 0x0) {
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d102      	bne.n	80032e2 <isotp_send_with_id+0x1a>
        // isotp_user_debug("Link is null!");
        return ISOTP_RET_ERROR;
 80032dc:	f04f 33ff 	mov.w	r3, #4294967295
 80032e0:	e057      	b.n	8003392 <isotp_send_with_id+0xca>
    }

    if (size > link->send_buf_size) {
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	891b      	ldrh	r3, [r3, #8]
 80032e6:	887a      	ldrh	r2, [r7, #2]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d90a      	bls.n	8003302 <isotp_send_with_id+0x3a>
        // isotp_user_debug("Message size too large. Increase ISO_TP_MAX_MESSAGE_SIZE to set a larger buffer\n");
        char message[128];
        sprintf(&message[0], "Attempted to send %d bytes; max size is %d!\n", size, link->send_buf_size);
 80032ec:	887a      	ldrh	r2, [r7, #2]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	891b      	ldrh	r3, [r3, #8]
 80032f2:	f107 0014 	add.w	r0, r7, #20
 80032f6:	4929      	ldr	r1, [pc, #164]	@ (800339c <isotp_send_with_id+0xd4>)
 80032f8:	f000 fbae 	bl	8003a58 <siprintf>
        return ISOTP_RET_OVERFLOW;
 80032fc:	f06f 0302 	mvn.w	r3, #2
 8003300:	e047      	b.n	8003392 <isotp_send_with_id+0xca>
    }

    if (ISOTP_SEND_STATUS_INPROGRESS == link->send_status) {
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d102      	bne.n	8003312 <isotp_send_with_id+0x4a>
        // isotp_user_debug("Abort previous message, transmission in progress.\n");
        return ISOTP_RET_INPROGRESS;
 800330c:	f06f 0301 	mvn.w	r3, #1
 8003310:	e03f      	b.n	8003392 <isotp_send_with_id+0xca>
    }

    /* copy into local buffer */
    link->send_size = size;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	887a      	ldrh	r2, [r7, #2]
 8003316:	815a      	strh	r2, [r3, #10]
    link->send_offset = 0;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	819a      	strh	r2, [r3, #12]
    (void) memcpy(link->send_buffer, payload, size);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	887a      	ldrh	r2, [r7, #2]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4618      	mov	r0, r3
 8003328:	f000 fd09 	bl	8003d3e <memcpy>

    if (link->send_size < 8) {
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	895b      	ldrh	r3, [r3, #10]
 8003330:	2b07      	cmp	r3, #7
 8003332:	d806      	bhi.n	8003342 <isotp_send_with_id+0x7a>
        /* send single frame */
        ret = isotp_send_single_frame(link, id);
 8003334:	68b9      	ldr	r1, [r7, #8]
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f7ff fde2 	bl	8002f00 <isotp_send_single_frame>
 800333c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 8003340:	e025      	b.n	800338e <isotp_send_with_id+0xc6>
    } else {
        /* send multi-frame */
        ret = isotp_send_first_frame(link, id);
 8003342:	68b9      	ldr	r1, [r7, #8]
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	f7ff fe25 	bl	8002f94 <isotp_send_first_frame>
 800334a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

        /* init multi-frame control flags */
        if (ISOTP_RET_OK == ret) {
 800334e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003352:	2b00      	cmp	r3, #0
 8003354:	d11b      	bne.n	800338e <isotp_send_with_id+0xc6>
            link->send_bs_remain = 0;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	821a      	strh	r2, [r3, #16]
            link->send_st_min = 0;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	749a      	strb	r2, [r3, #18]
            link->send_wtf_count = 0;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	74da      	strb	r2, [r3, #19]
            link->send_timer_st = isotp_user_get_ms();
 8003368:	f7ff fd5a 	bl	8002e20 <isotp_user_get_ms>
 800336c:	4602      	mov	r2, r0
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	615a      	str	r2, [r3, #20]
            link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8003372:	f7ff fd55 	bl	8002e20 <isotp_user_get_ms>
 8003376:	4603      	mov	r3, r0
 8003378:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	619a      	str	r2, [r3, #24]
            link->send_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	61da      	str	r2, [r3, #28]
            link->send_status = ISOTP_SEND_STATUS_INPROGRESS;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }

    return ret;
 800338e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
}
 8003392:	4618      	mov	r0, r3
 8003394:	3798      	adds	r7, #152	@ 0x98
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	08004c70 	.word	0x08004c70

080033a0 <isotp_on_can_message>:

void isotp_on_can_message(IsoTpLink *link, uint8_t *data, uint8_t len) {
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	4613      	mov	r3, r2
 80033ac:	71fb      	strb	r3, [r7, #7]
    IsoTpCanMessage message;
    int ret;
    
    if (len < 2 || len > 8) {
 80033ae:	79fb      	ldrb	r3, [r7, #7]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	f240 8143 	bls.w	800363c <isotp_on_can_message+0x29c>
 80033b6:	79fb      	ldrb	r3, [r7, #7]
 80033b8:	2b08      	cmp	r3, #8
 80033ba:	f200 813f 	bhi.w	800363c <isotp_on_can_message+0x29c>
        return;
    }

    memcpy(message.as.data_array.ptr, data, len);
 80033be:	79fa      	ldrb	r2, [r7, #7]
 80033c0:	f107 0314 	add.w	r3, r7, #20
 80033c4:	68b9      	ldr	r1, [r7, #8]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 fcb9 	bl	8003d3e <memcpy>
    memset(message.as.data_array.ptr + len, 0, sizeof(message.as.data_array.ptr) - len);
 80033cc:	79fb      	ldrb	r3, [r7, #7]
 80033ce:	f107 0214 	add.w	r2, r7, #20
 80033d2:	18d0      	adds	r0, r2, r3
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	f1c3 0308 	rsb	r3, r3, #8
 80033da:	461a      	mov	r2, r3
 80033dc:	2100      	movs	r1, #0
 80033de:	f000 fc33 	bl	8003c48 <memset>

    switch (message.as.common.type) {
 80033e2:	7d3b      	ldrb	r3, [r7, #20]
 80033e4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b03      	cmp	r3, #3
 80033ec:	f200 811a 	bhi.w	8003624 <isotp_on_can_message+0x284>
 80033f0:	a201      	add	r2, pc, #4	@ (adr r2, 80033f8 <isotp_on_can_message+0x58>)
 80033f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f6:	bf00      	nop
 80033f8:	08003409 	.word	0x08003409
 80033fc:	08003445 	.word	0x08003445
 8003400:	080034cd 	.word	0x080034cd
 8003404:	0800356b 	.word	0x0800356b
        case ISOTP_PCI_TYPE_SINGLE: {
            /* update protocol result */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800340e:	2b01      	cmp	r3, #1
 8003410:	d104      	bne.n	800341c <isotp_on_can_message+0x7c>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f06f 0205 	mvn.w	r2, #5
 8003418:	639a      	str	r2, [r3, #56]	@ 0x38
 800341a:	e002      	b.n	8003422 <isotp_on_can_message+0x82>
            } else {
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	639a      	str	r2, [r3, #56]	@ 0x38
            }

            /* handle message */
            ret = isotp_receive_single_frame(link, &message, len);
 8003422:	79fa      	ldrb	r2, [r7, #7]
 8003424:	f107 0314 	add.w	r3, r7, #20
 8003428:	4619      	mov	r1, r3
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f7ff fe66 	bl	80030fc <isotp_receive_single_frame>
 8003430:	61f8      	str	r0, [r7, #28]
            
            if (ISOTP_RET_OK == ret) {
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2b00      	cmp	r3, #0
 8003436:	f040 80f7 	bne.w	8003628 <isotp_on_can_message+0x288>
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_FULL;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2202      	movs	r2, #2
 800343e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            }
            break;
 8003442:	e0f1      	b.n	8003628 <isotp_on_can_message+0x288>
        }
        case ISOTP_PCI_TYPE_FIRST_FRAME: {
            /* update protocol result */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800344a:	2b01      	cmp	r3, #1
 800344c:	d104      	bne.n	8003458 <isotp_on_can_message+0xb8>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f06f 0205 	mvn.w	r2, #5
 8003454:	639a      	str	r2, [r3, #56]	@ 0x38
 8003456:	e002      	b.n	800345e <isotp_on_can_message+0xbe>
            } else {
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	639a      	str	r2, [r3, #56]	@ 0x38
            }

            /* handle message */
            ret = isotp_receive_first_frame(link, &message, len);
 800345e:	79fa      	ldrb	r2, [r7, #7]
 8003460:	f107 0314 	add.w	r3, r7, #20
 8003464:	4619      	mov	r1, r3
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f7ff fe7b 	bl	8003162 <isotp_receive_first_frame>
 800346c:	61f8      	str	r0, [r7, #28]

            /* if overflow happened */
            if (ISOTP_RET_OVERFLOW == ret) {
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	f113 0f03 	cmn.w	r3, #3
 8003474:	d10e      	bne.n	8003494 <isotp_on_can_message+0xf4>
                /* update protocol result */
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_BUFFER_OVFLW;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f06f 0207 	mvn.w	r2, #7
 800347c:	639a      	str	r2, [r3, #56]	@ 0x38
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                /* send error message */
                isotp_send_flow_control(link, PCI_FLOW_STATUS_OVERFLOW, 0, 0);
 8003486:	2300      	movs	r3, #0
 8003488:	2200      	movs	r2, #0
 800348a:	2102      	movs	r1, #2
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f7ff fcfe 	bl	8002e8e <isotp_send_flow_control>
                break;
 8003492:	e0d2      	b.n	800363a <isotp_on_can_message+0x29a>
            }

            /* if receive successful */
            if (ISOTP_RET_OK == ret) {
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	2b00      	cmp	r3, #0
 8003498:	f040 80c8 	bne.w	800362c <isotp_on_can_message+0x28c>
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_INPROGRESS;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                /* send fc frame */
                link->receive_bs_count = ISO_TP_DEFAULT_BLOCK_SIZE;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2208      	movs	r2, #8
 80034a8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 80034b2:	2319      	movs	r3, #25
 80034b4:	2100      	movs	r1, #0
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f7ff fce9 	bl	8002e8e <isotp_send_flow_control>
                /* refresh timer cs */
                link->receive_timer_cr = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 80034bc:	f7ff fcb0 	bl	8002e20 <isotp_user_get_ms>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	635a      	str	r2, [r3, #52]	@ 0x34
            }
            
            break;
 80034ca:	e0af      	b.n	800362c <isotp_on_can_message+0x28c>
        }
        case TSOTP_PCI_TYPE_CONSECUTIVE_FRAME: {
            /* check if in receiving status */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS != link->receive_status) {
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d004      	beq.n	80034e0 <isotp_on_can_message+0x140>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f06f 0205 	mvn.w	r2, #5
 80034dc:	639a      	str	r2, [r3, #56]	@ 0x38
                break;
 80034de:	e0ac      	b.n	800363a <isotp_on_can_message+0x29a>
            }

            /* handle message */
            ret = isotp_receive_consecutive_frame(link, &message, len);
 80034e0:	79fa      	ldrb	r2, [r7, #7]
 80034e2:	f107 0314 	add.w	r3, r7, #20
 80034e6:	4619      	mov	r1, r3
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f7ff fe79 	bl	80031e0 <isotp_receive_consecutive_frame>
 80034ee:	61f8      	str	r0, [r7, #28]

            /* if wrong sn */
            if (ISOTP_RET_WRONG_SN == ret) {
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	f113 0f04 	cmn.w	r3, #4
 80034f6:	d108      	bne.n	800350a <isotp_on_can_message+0x16a>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_WRONG_SN;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f06f 0203 	mvn.w	r2, #3
 80034fe:	639a      	str	r2, [r3, #56]	@ 0x38
                link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                break;
 8003508:	e097      	b.n	800363a <isotp_on_can_message+0x29a>
            }

            /* if success */
            if (ISOTP_RET_OK == ret) {
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	2b00      	cmp	r3, #0
 800350e:	f040 808f 	bne.w	8003630 <isotp_on_can_message+0x290>
                /* refresh timer cs */
                link->receive_timer_cr = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8003512:	f7ff fc85 	bl	8002e20 <isotp_user_get_ms>
 8003516:	4603      	mov	r3, r0
 8003518:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	635a      	str	r2, [r3, #52]	@ 0x34
                
                /* receive finished */
                if (link->receive_offset >= link->receive_size) {
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003528:	429a      	cmp	r2, r3
 800352a:	d304      	bcc.n	8003536 <isotp_on_can_message+0x196>
                    link->receive_status = ISOTP_RECEIVE_STATUS_FULL;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2202      	movs	r2, #2
 8003530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                        isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
                    }
                }
            }
            
            break;
 8003534:	e07c      	b.n	8003630 <isotp_on_can_message+0x290>
                    if (0 == --link->receive_bs_count) {
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800353c:	3b01      	subs	r3, #1
 800353e:	b2da      	uxtb	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800354c:	2b00      	cmp	r3, #0
 800354e:	d16f      	bne.n	8003630 <isotp_on_can_message+0x290>
                        link->receive_bs_count = ISO_TP_DEFAULT_BLOCK_SIZE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2208      	movs	r2, #8
 8003554:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                        isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 800355e:	2319      	movs	r3, #25
 8003560:	2100      	movs	r1, #0
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f7ff fc93 	bl	8002e8e <isotp_send_flow_control>
            break;
 8003568:	e062      	b.n	8003630 <isotp_on_can_message+0x290>
        }
        case ISOTP_PCI_TYPE_FLOW_CONTROL_FRAME:
            /* handle fc frame only when sending in progress  */
            if (ISOTP_SEND_STATUS_INPROGRESS != link->send_status) {
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d15f      	bne.n	8003634 <isotp_on_can_message+0x294>
                break;
            }

            /* handle message */
            ret = isotp_receive_flow_control_frame(link, &message, len);
 8003574:	79fa      	ldrb	r2, [r7, #7]
 8003576:	f107 0314 	add.w	r3, r7, #20
 800357a:	4619      	mov	r1, r3
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f7ff fe7d 	bl	800327c <isotp_receive_flow_control_frame>
 8003582:	61f8      	str	r0, [r7, #28]
            
            if (ISOTP_RET_OK == ret) {
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d156      	bne.n	8003638 <isotp_on_can_message+0x298>
                /* refresh bs timer */
                link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 800358a:	f7ff fc49 	bl	8002e20 <isotp_user_get_ms>
 800358e:	4603      	mov	r3, r0
 8003590:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	619a      	str	r2, [r3, #24]

                /* overflow */
                if (PCI_FLOW_STATUS_OVERFLOW == message.as.flow_control.FS) {
 8003598:	7d3b      	ldrb	r3, [r7, #20]
 800359a:	f003 030f 	and.w	r3, r3, #15
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d108      	bne.n	80035b6 <isotp_on_can_message+0x216>
                    link->send_protocol_result = ISOTP_PROTOCOL_RESULT_BUFFER_OVFLW;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f06f 0207 	mvn.w	r2, #7
 80035aa:	61da      	str	r2, [r3, #28]
                    link->send_status = ISOTP_SEND_STATUS_ERROR;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 2020 	strb.w	r2, [r3, #32]
                    }
                    link->send_st_min = isotp_st_min_to_ms(message.as.flow_control.STmin);
                    link->send_wtf_count = 0;
                }
            }
            break;
 80035b4:	e040      	b.n	8003638 <isotp_on_can_message+0x298>
                else if (PCI_FLOW_STATUS_WAIT == message.as.flow_control.FS) {
 80035b6:	7d3b      	ldrb	r3, [r7, #20]
 80035b8:	f003 030f 	and.w	r3, r3, #15
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d112      	bne.n	80035e8 <isotp_on_can_message+0x248>
                    link->send_wtf_count += 1;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	7cdb      	ldrb	r3, [r3, #19]
 80035c6:	3301      	adds	r3, #1
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	74da      	strb	r2, [r3, #19]
                    if (link->send_wtf_count > ISO_TP_MAX_WFT_NUMBER) {
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	7cdb      	ldrb	r3, [r3, #19]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d930      	bls.n	8003638 <isotp_on_can_message+0x298>
                        link->send_protocol_result = ISOTP_PROTOCOL_RESULT_WFT_OVRN;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f06f 0206 	mvn.w	r2, #6
 80035dc:	61da      	str	r2, [r3, #28]
                        link->send_status = ISOTP_SEND_STATUS_ERROR;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2202      	movs	r2, #2
 80035e2:	f883 2020 	strb.w	r2, [r3, #32]
            break;
 80035e6:	e027      	b.n	8003638 <isotp_on_can_message+0x298>
                else if (PCI_FLOW_STATUS_CONTINUE == message.as.flow_control.FS) {
 80035e8:	7d3b      	ldrb	r3, [r7, #20]
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d121      	bne.n	8003638 <isotp_on_can_message+0x298>
                    if (0 == message.as.flow_control.BS) {
 80035f4:	7d7b      	ldrb	r3, [r7, #21]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d104      	bne.n	8003604 <isotp_on_can_message+0x264>
                        link->send_bs_remain = ISOTP_INVALID_BS;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003600:	821a      	strh	r2, [r3, #16]
 8003602:	e003      	b.n	800360c <isotp_on_can_message+0x26c>
                        link->send_bs_remain = message.as.flow_control.BS;
 8003604:	7d7b      	ldrb	r3, [r7, #21]
 8003606:	461a      	mov	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	821a      	strh	r2, [r3, #16]
                    link->send_st_min = isotp_st_min_to_ms(message.as.flow_control.STmin);
 800360c:	7dbb      	ldrb	r3, [r7, #22]
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff fc20 	bl	8002e54 <isotp_st_min_to_ms>
 8003614:	4603      	mov	r3, r0
 8003616:	461a      	mov	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	749a      	strb	r2, [r3, #18]
                    link->send_wtf_count = 0;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	74da      	strb	r2, [r3, #19]
            break;
 8003622:	e009      	b.n	8003638 <isotp_on_can_message+0x298>
        default:
            break;
 8003624:	bf00      	nop
 8003626:	e00a      	b.n	800363e <isotp_on_can_message+0x29e>
            break;
 8003628:	bf00      	nop
 800362a:	e008      	b.n	800363e <isotp_on_can_message+0x29e>
            break;
 800362c:	bf00      	nop
 800362e:	e006      	b.n	800363e <isotp_on_can_message+0x29e>
            break;
 8003630:	bf00      	nop
 8003632:	e004      	b.n	800363e <isotp_on_can_message+0x29e>
                break;
 8003634:	bf00      	nop
 8003636:	e002      	b.n	800363e <isotp_on_can_message+0x29e>
            break;
 8003638:	bf00      	nop
    };
    
    return;
 800363a:	e000      	b.n	800363e <isotp_on_can_message+0x29e>
        return;
 800363c:	bf00      	nop
}
 800363e:	3720      	adds	r7, #32
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <isotp_init_link>:
    link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;

    return ISOTP_RET_OK;
}

void isotp_init_link(IsoTpLink *link, uint32_t sendid, uint8_t *sendbuf, uint16_t sendbufsize, uint8_t *recvbuf, uint16_t recvbufsize) {
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
 8003650:	807b      	strh	r3, [r7, #2]
    memset(link, 0, sizeof(*link));
 8003652:	2240      	movs	r2, #64	@ 0x40
 8003654:	2100      	movs	r1, #0
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 faf6 	bl	8003c48 <memset>
    link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    link->send_status = ISOTP_SEND_STATUS_IDLE;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2020 	strb.w	r2, [r3, #32]
    link->send_arbitration_id = sendid;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	601a      	str	r2, [r3, #0]
    link->send_buffer = sendbuf;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	605a      	str	r2, [r3, #4]
    link->send_buf_size = sendbufsize;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	887a      	ldrh	r2, [r7, #2]
 800367c:	811a      	strh	r2, [r3, #8]
    link->receive_buffer = recvbuf;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	629a      	str	r2, [r3, #40]	@ 0x28
    link->receive_buf_size = recvbufsize;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8bba      	ldrh	r2, [r7, #28]
 8003688:	859a      	strh	r2, [r3, #44]	@ 0x2c
    
    return;
 800368a:	bf00      	nop
}
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <isotp_poll>:

void isotp_poll(IsoTpLink *link) {
 8003692:	b590      	push	{r4, r7, lr}
 8003694:	b085      	sub	sp, #20
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
    int ret;

    /* only polling when operation in progress */
    if (ISOTP_SEND_STATUS_INPROGRESS == link->send_status) {
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d15c      	bne.n	800375e <isotp_poll+0xcc>

        /* continue send data */
        if (/* send data if bs_remain is invalid or bs_remain large than zero */
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	8a1b      	ldrh	r3, [r3, #16]
        if (/* send data if bs_remain is invalid or bs_remain large than zero */
 80036a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d003      	beq.n	80036b8 <isotp_poll+0x26>
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	8a1b      	ldrh	r3, [r3, #16]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d041      	beq.n	800373c <isotp_poll+0xaa>
        /* and if st_min is zero or go beyond interval time */
        (0 == link->send_st_min || (0 != link->send_st_min && IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_st)))) {
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	7c9b      	ldrb	r3, [r3, #18]
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00c      	beq.n	80036da <isotp_poll+0x48>
        (0 == link->send_st_min || (0 != link->send_st_min && IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_st)))) {
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	7c9b      	ldrb	r3, [r3, #18]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d039      	beq.n	800373c <isotp_poll+0xaa>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	461c      	mov	r4, r3
 80036ce:	f7ff fba7 	bl	8002e20 <isotp_user_get_ms>
 80036d2:	4603      	mov	r3, r0
 80036d4:	1ae3      	subs	r3, r4, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	da30      	bge.n	800373c <isotp_poll+0xaa>
            
            ret = isotp_send_consecutive_frame(link);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f7ff fca4 	bl	8003028 <isotp_send_consecutive_frame>
 80036e0:	60f8      	str	r0, [r7, #12]
            if (ISOTP_RET_OK == ret) {
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d125      	bne.n	8003734 <isotp_poll+0xa2>
                if (ISOTP_INVALID_BS != link->send_bs_remain) {
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	8a1b      	ldrh	r3, [r3, #16]
 80036ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d005      	beq.n	8003700 <isotp_poll+0x6e>
                    link->send_bs_remain -= 1;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	8a1b      	ldrh	r3, [r3, #16]
 80036f8:	3b01      	subs	r3, #1
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	821a      	strh	r2, [r3, #16]
                }
                link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8003700:	f7ff fb8e 	bl	8002e20 <isotp_user_get_ms>
 8003704:	4603      	mov	r3, r0
 8003706:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	619a      	str	r2, [r3, #24]
                link->send_timer_st = isotp_user_get_ms() + link->send_st_min;
 800370e:	f7ff fb87 	bl	8002e20 <isotp_user_get_ms>
 8003712:	4602      	mov	r2, r0
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	7c9b      	ldrb	r3, [r3, #18]
 8003718:	441a      	add	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	615a      	str	r2, [r3, #20]

                /* check if send finish */
                if (link->send_offset >= link->send_size) {
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	899a      	ldrh	r2, [r3, #12]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	895b      	ldrh	r3, [r3, #10]
 8003726:	429a      	cmp	r2, r3
 8003728:	d308      	bcc.n	800373c <isotp_poll+0xaa>
                    link->send_status = ISOTP_SEND_STATUS_IDLE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2020 	strb.w	r2, [r3, #32]
 8003732:	e003      	b.n	800373c <isotp_poll+0xaa>
                }
            } else {
                link->send_status = ISOTP_SEND_STATUS_ERROR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2202      	movs	r2, #2
 8003738:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }

        /* check timeout */
        if (IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_bs)) {
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	461c      	mov	r4, r3
 8003742:	f7ff fb6d 	bl	8002e20 <isotp_user_get_ms>
 8003746:	4603      	mov	r3, r0
 8003748:	1ae3      	subs	r3, r4, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	da07      	bge.n	800375e <isotp_poll+0xcc>
            link->send_protocol_result = ISOTP_PROTOCOL_RESULT_TIMEOUT_BS;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f06f 0201 	mvn.w	r2, #1
 8003754:	61da      	str	r2, [r3, #28]
            link->send_status = ISOTP_SEND_STATUS_ERROR;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2202      	movs	r2, #2
 800375a:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }

    /* only polling when operation in progress */
    if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003764:	2b01      	cmp	r3, #1
 8003766:	d111      	bne.n	800378c <isotp_poll+0xfa>
        
        /* check timeout */
        if (IsoTpTimeAfter(isotp_user_get_ms(), link->receive_timer_cr)) {
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800376c:	461c      	mov	r4, r3
 800376e:	f7ff fb57 	bl	8002e20 <isotp_user_get_ms>
 8003772:	4603      	mov	r3, r0
 8003774:	1ae3      	subs	r3, r4, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	da08      	bge.n	800378c <isotp_poll+0xfa>
            link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_TIMEOUT_CR;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f06f 0202 	mvn.w	r2, #2
 8003780:	639a      	str	r2, [r3, #56]	@ 0x38
            link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        }
    }

    return;
 800378a:	bf00      	nop
 800378c:	bf00      	nop
}
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	bd90      	pop	{r4, r7, pc}

08003794 <__assert_func>:
 8003794:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003796:	4614      	mov	r4, r2
 8003798:	461a      	mov	r2, r3
 800379a:	4b09      	ldr	r3, [pc, #36]	@ (80037c0 <__assert_func+0x2c>)
 800379c:	4605      	mov	r5, r0
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68d8      	ldr	r0, [r3, #12]
 80037a2:	b954      	cbnz	r4, 80037ba <__assert_func+0x26>
 80037a4:	4b07      	ldr	r3, [pc, #28]	@ (80037c4 <__assert_func+0x30>)
 80037a6:	461c      	mov	r4, r3
 80037a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80037ac:	9100      	str	r1, [sp, #0]
 80037ae:	462b      	mov	r3, r5
 80037b0:	4905      	ldr	r1, [pc, #20]	@ (80037c8 <__assert_func+0x34>)
 80037b2:	f000 f8b1 	bl	8003918 <fiprintf>
 80037b6:	f000 fad0 	bl	8003d5a <abort>
 80037ba:	4b04      	ldr	r3, [pc, #16]	@ (80037cc <__assert_func+0x38>)
 80037bc:	e7f4      	b.n	80037a8 <__assert_func+0x14>
 80037be:	bf00      	nop
 80037c0:	20000018 	.word	0x20000018
 80037c4:	08004d54 	.word	0x08004d54
 80037c8:	08004d26 	.word	0x08004d26
 80037cc:	08004d19 	.word	0x08004d19

080037d0 <std>:
 80037d0:	2300      	movs	r3, #0
 80037d2:	b510      	push	{r4, lr}
 80037d4:	4604      	mov	r4, r0
 80037d6:	e9c0 3300 	strd	r3, r3, [r0]
 80037da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037de:	6083      	str	r3, [r0, #8]
 80037e0:	8181      	strh	r1, [r0, #12]
 80037e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80037e4:	81c2      	strh	r2, [r0, #14]
 80037e6:	6183      	str	r3, [r0, #24]
 80037e8:	4619      	mov	r1, r3
 80037ea:	2208      	movs	r2, #8
 80037ec:	305c      	adds	r0, #92	@ 0x5c
 80037ee:	f000 fa2b 	bl	8003c48 <memset>
 80037f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003828 <std+0x58>)
 80037f4:	6224      	str	r4, [r4, #32]
 80037f6:	6263      	str	r3, [r4, #36]	@ 0x24
 80037f8:	4b0c      	ldr	r3, [pc, #48]	@ (800382c <std+0x5c>)
 80037fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80037fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003830 <std+0x60>)
 80037fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003800:	4b0c      	ldr	r3, [pc, #48]	@ (8003834 <std+0x64>)
 8003802:	6323      	str	r3, [r4, #48]	@ 0x30
 8003804:	4b0c      	ldr	r3, [pc, #48]	@ (8003838 <std+0x68>)
 8003806:	429c      	cmp	r4, r3
 8003808:	d006      	beq.n	8003818 <std+0x48>
 800380a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800380e:	4294      	cmp	r4, r2
 8003810:	d002      	beq.n	8003818 <std+0x48>
 8003812:	33d0      	adds	r3, #208	@ 0xd0
 8003814:	429c      	cmp	r4, r3
 8003816:	d105      	bne.n	8003824 <std+0x54>
 8003818:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800381c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003820:	f000 ba8a 	b.w	8003d38 <__retarget_lock_init_recursive>
 8003824:	bd10      	pop	{r4, pc}
 8003826:	bf00      	nop
 8003828:	08003a99 	.word	0x08003a99
 800382c:	08003abb 	.word	0x08003abb
 8003830:	08003af3 	.word	0x08003af3
 8003834:	08003b17 	.word	0x08003b17
 8003838:	20000204 	.word	0x20000204

0800383c <stdio_exit_handler>:
 800383c:	4a02      	ldr	r2, [pc, #8]	@ (8003848 <stdio_exit_handler+0xc>)
 800383e:	4903      	ldr	r1, [pc, #12]	@ (800384c <stdio_exit_handler+0x10>)
 8003840:	4803      	ldr	r0, [pc, #12]	@ (8003850 <stdio_exit_handler+0x14>)
 8003842:	f000 b87b 	b.w	800393c <_fwalk_sglue>
 8003846:	bf00      	nop
 8003848:	2000000c 	.word	0x2000000c
 800384c:	080048a9 	.word	0x080048a9
 8003850:	2000001c 	.word	0x2000001c

08003854 <cleanup_stdio>:
 8003854:	6841      	ldr	r1, [r0, #4]
 8003856:	4b0c      	ldr	r3, [pc, #48]	@ (8003888 <cleanup_stdio+0x34>)
 8003858:	b510      	push	{r4, lr}
 800385a:	4299      	cmp	r1, r3
 800385c:	4604      	mov	r4, r0
 800385e:	d001      	beq.n	8003864 <cleanup_stdio+0x10>
 8003860:	f001 f822 	bl	80048a8 <_fflush_r>
 8003864:	68a1      	ldr	r1, [r4, #8]
 8003866:	4b09      	ldr	r3, [pc, #36]	@ (800388c <cleanup_stdio+0x38>)
 8003868:	4299      	cmp	r1, r3
 800386a:	d002      	beq.n	8003872 <cleanup_stdio+0x1e>
 800386c:	4620      	mov	r0, r4
 800386e:	f001 f81b 	bl	80048a8 <_fflush_r>
 8003872:	68e1      	ldr	r1, [r4, #12]
 8003874:	4b06      	ldr	r3, [pc, #24]	@ (8003890 <cleanup_stdio+0x3c>)
 8003876:	4299      	cmp	r1, r3
 8003878:	d004      	beq.n	8003884 <cleanup_stdio+0x30>
 800387a:	4620      	mov	r0, r4
 800387c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003880:	f001 b812 	b.w	80048a8 <_fflush_r>
 8003884:	bd10      	pop	{r4, pc}
 8003886:	bf00      	nop
 8003888:	20000204 	.word	0x20000204
 800388c:	2000026c 	.word	0x2000026c
 8003890:	200002d4 	.word	0x200002d4

08003894 <global_stdio_init.part.0>:
 8003894:	b510      	push	{r4, lr}
 8003896:	4b0b      	ldr	r3, [pc, #44]	@ (80038c4 <global_stdio_init.part.0+0x30>)
 8003898:	4c0b      	ldr	r4, [pc, #44]	@ (80038c8 <global_stdio_init.part.0+0x34>)
 800389a:	4a0c      	ldr	r2, [pc, #48]	@ (80038cc <global_stdio_init.part.0+0x38>)
 800389c:	4620      	mov	r0, r4
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	2104      	movs	r1, #4
 80038a2:	2200      	movs	r2, #0
 80038a4:	f7ff ff94 	bl	80037d0 <std>
 80038a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80038ac:	2201      	movs	r2, #1
 80038ae:	2109      	movs	r1, #9
 80038b0:	f7ff ff8e 	bl	80037d0 <std>
 80038b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80038b8:	2202      	movs	r2, #2
 80038ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038be:	2112      	movs	r1, #18
 80038c0:	f7ff bf86 	b.w	80037d0 <std>
 80038c4:	2000033c 	.word	0x2000033c
 80038c8:	20000204 	.word	0x20000204
 80038cc:	0800383d 	.word	0x0800383d

080038d0 <__sfp_lock_acquire>:
 80038d0:	4801      	ldr	r0, [pc, #4]	@ (80038d8 <__sfp_lock_acquire+0x8>)
 80038d2:	f000 ba32 	b.w	8003d3a <__retarget_lock_acquire_recursive>
 80038d6:	bf00      	nop
 80038d8:	20000345 	.word	0x20000345

080038dc <__sfp_lock_release>:
 80038dc:	4801      	ldr	r0, [pc, #4]	@ (80038e4 <__sfp_lock_release+0x8>)
 80038de:	f000 ba2d 	b.w	8003d3c <__retarget_lock_release_recursive>
 80038e2:	bf00      	nop
 80038e4:	20000345 	.word	0x20000345

080038e8 <__sinit>:
 80038e8:	b510      	push	{r4, lr}
 80038ea:	4604      	mov	r4, r0
 80038ec:	f7ff fff0 	bl	80038d0 <__sfp_lock_acquire>
 80038f0:	6a23      	ldr	r3, [r4, #32]
 80038f2:	b11b      	cbz	r3, 80038fc <__sinit+0x14>
 80038f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038f8:	f7ff bff0 	b.w	80038dc <__sfp_lock_release>
 80038fc:	4b04      	ldr	r3, [pc, #16]	@ (8003910 <__sinit+0x28>)
 80038fe:	6223      	str	r3, [r4, #32]
 8003900:	4b04      	ldr	r3, [pc, #16]	@ (8003914 <__sinit+0x2c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f5      	bne.n	80038f4 <__sinit+0xc>
 8003908:	f7ff ffc4 	bl	8003894 <global_stdio_init.part.0>
 800390c:	e7f2      	b.n	80038f4 <__sinit+0xc>
 800390e:	bf00      	nop
 8003910:	08003855 	.word	0x08003855
 8003914:	2000033c 	.word	0x2000033c

08003918 <fiprintf>:
 8003918:	b40e      	push	{r1, r2, r3}
 800391a:	b503      	push	{r0, r1, lr}
 800391c:	4601      	mov	r1, r0
 800391e:	ab03      	add	r3, sp, #12
 8003920:	4805      	ldr	r0, [pc, #20]	@ (8003938 <fiprintf+0x20>)
 8003922:	f853 2b04 	ldr.w	r2, [r3], #4
 8003926:	6800      	ldr	r0, [r0, #0]
 8003928:	9301      	str	r3, [sp, #4]
 800392a:	f000 fc93 	bl	8004254 <_vfiprintf_r>
 800392e:	b002      	add	sp, #8
 8003930:	f85d eb04 	ldr.w	lr, [sp], #4
 8003934:	b003      	add	sp, #12
 8003936:	4770      	bx	lr
 8003938:	20000018 	.word	0x20000018

0800393c <_fwalk_sglue>:
 800393c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003940:	4607      	mov	r7, r0
 8003942:	4688      	mov	r8, r1
 8003944:	4614      	mov	r4, r2
 8003946:	2600      	movs	r6, #0
 8003948:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800394c:	f1b9 0901 	subs.w	r9, r9, #1
 8003950:	d505      	bpl.n	800395e <_fwalk_sglue+0x22>
 8003952:	6824      	ldr	r4, [r4, #0]
 8003954:	2c00      	cmp	r4, #0
 8003956:	d1f7      	bne.n	8003948 <_fwalk_sglue+0xc>
 8003958:	4630      	mov	r0, r6
 800395a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800395e:	89ab      	ldrh	r3, [r5, #12]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d907      	bls.n	8003974 <_fwalk_sglue+0x38>
 8003964:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003968:	3301      	adds	r3, #1
 800396a:	d003      	beq.n	8003974 <_fwalk_sglue+0x38>
 800396c:	4629      	mov	r1, r5
 800396e:	4638      	mov	r0, r7
 8003970:	47c0      	blx	r8
 8003972:	4306      	orrs	r6, r0
 8003974:	3568      	adds	r5, #104	@ 0x68
 8003976:	e7e9      	b.n	800394c <_fwalk_sglue+0x10>

08003978 <iprintf>:
 8003978:	b40f      	push	{r0, r1, r2, r3}
 800397a:	b507      	push	{r0, r1, r2, lr}
 800397c:	4906      	ldr	r1, [pc, #24]	@ (8003998 <iprintf+0x20>)
 800397e:	ab04      	add	r3, sp, #16
 8003980:	6808      	ldr	r0, [r1, #0]
 8003982:	f853 2b04 	ldr.w	r2, [r3], #4
 8003986:	6881      	ldr	r1, [r0, #8]
 8003988:	9301      	str	r3, [sp, #4]
 800398a:	f000 fc63 	bl	8004254 <_vfiprintf_r>
 800398e:	b003      	add	sp, #12
 8003990:	f85d eb04 	ldr.w	lr, [sp], #4
 8003994:	b004      	add	sp, #16
 8003996:	4770      	bx	lr
 8003998:	20000018 	.word	0x20000018

0800399c <_puts_r>:
 800399c:	6a03      	ldr	r3, [r0, #32]
 800399e:	b570      	push	{r4, r5, r6, lr}
 80039a0:	4605      	mov	r5, r0
 80039a2:	460e      	mov	r6, r1
 80039a4:	6884      	ldr	r4, [r0, #8]
 80039a6:	b90b      	cbnz	r3, 80039ac <_puts_r+0x10>
 80039a8:	f7ff ff9e 	bl	80038e8 <__sinit>
 80039ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039ae:	07db      	lsls	r3, r3, #31
 80039b0:	d405      	bmi.n	80039be <_puts_r+0x22>
 80039b2:	89a3      	ldrh	r3, [r4, #12]
 80039b4:	0598      	lsls	r0, r3, #22
 80039b6:	d402      	bmi.n	80039be <_puts_r+0x22>
 80039b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039ba:	f000 f9be 	bl	8003d3a <__retarget_lock_acquire_recursive>
 80039be:	89a3      	ldrh	r3, [r4, #12]
 80039c0:	0719      	lsls	r1, r3, #28
 80039c2:	d502      	bpl.n	80039ca <_puts_r+0x2e>
 80039c4:	6923      	ldr	r3, [r4, #16]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d135      	bne.n	8003a36 <_puts_r+0x9a>
 80039ca:	4621      	mov	r1, r4
 80039cc:	4628      	mov	r0, r5
 80039ce:	f000 f8e5 	bl	8003b9c <__swsetup_r>
 80039d2:	b380      	cbz	r0, 8003a36 <_puts_r+0x9a>
 80039d4:	f04f 35ff 	mov.w	r5, #4294967295
 80039d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039da:	07da      	lsls	r2, r3, #31
 80039dc:	d405      	bmi.n	80039ea <_puts_r+0x4e>
 80039de:	89a3      	ldrh	r3, [r4, #12]
 80039e0:	059b      	lsls	r3, r3, #22
 80039e2:	d402      	bmi.n	80039ea <_puts_r+0x4e>
 80039e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039e6:	f000 f9a9 	bl	8003d3c <__retarget_lock_release_recursive>
 80039ea:	4628      	mov	r0, r5
 80039ec:	bd70      	pop	{r4, r5, r6, pc}
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	da04      	bge.n	80039fc <_puts_r+0x60>
 80039f2:	69a2      	ldr	r2, [r4, #24]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	dc17      	bgt.n	8003a28 <_puts_r+0x8c>
 80039f8:	290a      	cmp	r1, #10
 80039fa:	d015      	beq.n	8003a28 <_puts_r+0x8c>
 80039fc:	6823      	ldr	r3, [r4, #0]
 80039fe:	1c5a      	adds	r2, r3, #1
 8003a00:	6022      	str	r2, [r4, #0]
 8003a02:	7019      	strb	r1, [r3, #0]
 8003a04:	68a3      	ldr	r3, [r4, #8]
 8003a06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	60a3      	str	r3, [r4, #8]
 8003a0e:	2900      	cmp	r1, #0
 8003a10:	d1ed      	bne.n	80039ee <_puts_r+0x52>
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	da11      	bge.n	8003a3a <_puts_r+0x9e>
 8003a16:	4622      	mov	r2, r4
 8003a18:	210a      	movs	r1, #10
 8003a1a:	4628      	mov	r0, r5
 8003a1c:	f000 f87f 	bl	8003b1e <__swbuf_r>
 8003a20:	3001      	adds	r0, #1
 8003a22:	d0d7      	beq.n	80039d4 <_puts_r+0x38>
 8003a24:	250a      	movs	r5, #10
 8003a26:	e7d7      	b.n	80039d8 <_puts_r+0x3c>
 8003a28:	4622      	mov	r2, r4
 8003a2a:	4628      	mov	r0, r5
 8003a2c:	f000 f877 	bl	8003b1e <__swbuf_r>
 8003a30:	3001      	adds	r0, #1
 8003a32:	d1e7      	bne.n	8003a04 <_puts_r+0x68>
 8003a34:	e7ce      	b.n	80039d4 <_puts_r+0x38>
 8003a36:	3e01      	subs	r6, #1
 8003a38:	e7e4      	b.n	8003a04 <_puts_r+0x68>
 8003a3a:	6823      	ldr	r3, [r4, #0]
 8003a3c:	1c5a      	adds	r2, r3, #1
 8003a3e:	6022      	str	r2, [r4, #0]
 8003a40:	220a      	movs	r2, #10
 8003a42:	701a      	strb	r2, [r3, #0]
 8003a44:	e7ee      	b.n	8003a24 <_puts_r+0x88>
	...

08003a48 <puts>:
 8003a48:	4b02      	ldr	r3, [pc, #8]	@ (8003a54 <puts+0xc>)
 8003a4a:	4601      	mov	r1, r0
 8003a4c:	6818      	ldr	r0, [r3, #0]
 8003a4e:	f7ff bfa5 	b.w	800399c <_puts_r>
 8003a52:	bf00      	nop
 8003a54:	20000018 	.word	0x20000018

08003a58 <siprintf>:
 8003a58:	b40e      	push	{r1, r2, r3}
 8003a5a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003a5e:	b500      	push	{lr}
 8003a60:	b09c      	sub	sp, #112	@ 0x70
 8003a62:	ab1d      	add	r3, sp, #116	@ 0x74
 8003a64:	9002      	str	r0, [sp, #8]
 8003a66:	9006      	str	r0, [sp, #24]
 8003a68:	9107      	str	r1, [sp, #28]
 8003a6a:	9104      	str	r1, [sp, #16]
 8003a6c:	4808      	ldr	r0, [pc, #32]	@ (8003a90 <siprintf+0x38>)
 8003a6e:	4909      	ldr	r1, [pc, #36]	@ (8003a94 <siprintf+0x3c>)
 8003a70:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a74:	9105      	str	r1, [sp, #20]
 8003a76:	6800      	ldr	r0, [r0, #0]
 8003a78:	a902      	add	r1, sp, #8
 8003a7a:	9301      	str	r3, [sp, #4]
 8003a7c:	f000 fac6 	bl	800400c <_svfiprintf_r>
 8003a80:	2200      	movs	r2, #0
 8003a82:	9b02      	ldr	r3, [sp, #8]
 8003a84:	701a      	strb	r2, [r3, #0]
 8003a86:	b01c      	add	sp, #112	@ 0x70
 8003a88:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a8c:	b003      	add	sp, #12
 8003a8e:	4770      	bx	lr
 8003a90:	20000018 	.word	0x20000018
 8003a94:	ffff0208 	.word	0xffff0208

08003a98 <__sread>:
 8003a98:	b510      	push	{r4, lr}
 8003a9a:	460c      	mov	r4, r1
 8003a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003aa0:	f000 f8fc 	bl	8003c9c <_read_r>
 8003aa4:	2800      	cmp	r0, #0
 8003aa6:	bfab      	itete	ge
 8003aa8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003aaa:	89a3      	ldrhlt	r3, [r4, #12]
 8003aac:	181b      	addge	r3, r3, r0
 8003aae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003ab2:	bfac      	ite	ge
 8003ab4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003ab6:	81a3      	strhlt	r3, [r4, #12]
 8003ab8:	bd10      	pop	{r4, pc}

08003aba <__swrite>:
 8003aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003abe:	461f      	mov	r7, r3
 8003ac0:	898b      	ldrh	r3, [r1, #12]
 8003ac2:	4605      	mov	r5, r0
 8003ac4:	05db      	lsls	r3, r3, #23
 8003ac6:	460c      	mov	r4, r1
 8003ac8:	4616      	mov	r6, r2
 8003aca:	d505      	bpl.n	8003ad8 <__swrite+0x1e>
 8003acc:	2302      	movs	r3, #2
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ad4:	f000 f8d0 	bl	8003c78 <_lseek_r>
 8003ad8:	89a3      	ldrh	r3, [r4, #12]
 8003ada:	4632      	mov	r2, r6
 8003adc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ae0:	81a3      	strh	r3, [r4, #12]
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	463b      	mov	r3, r7
 8003ae6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003aea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003aee:	f000 b8e7 	b.w	8003cc0 <_write_r>

08003af2 <__sseek>:
 8003af2:	b510      	push	{r4, lr}
 8003af4:	460c      	mov	r4, r1
 8003af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003afa:	f000 f8bd 	bl	8003c78 <_lseek_r>
 8003afe:	1c43      	adds	r3, r0, #1
 8003b00:	89a3      	ldrh	r3, [r4, #12]
 8003b02:	bf15      	itete	ne
 8003b04:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b0e:	81a3      	strheq	r3, [r4, #12]
 8003b10:	bf18      	it	ne
 8003b12:	81a3      	strhne	r3, [r4, #12]
 8003b14:	bd10      	pop	{r4, pc}

08003b16 <__sclose>:
 8003b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b1a:	f000 b89d 	b.w	8003c58 <_close_r>

08003b1e <__swbuf_r>:
 8003b1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b20:	460e      	mov	r6, r1
 8003b22:	4614      	mov	r4, r2
 8003b24:	4605      	mov	r5, r0
 8003b26:	b118      	cbz	r0, 8003b30 <__swbuf_r+0x12>
 8003b28:	6a03      	ldr	r3, [r0, #32]
 8003b2a:	b90b      	cbnz	r3, 8003b30 <__swbuf_r+0x12>
 8003b2c:	f7ff fedc 	bl	80038e8 <__sinit>
 8003b30:	69a3      	ldr	r3, [r4, #24]
 8003b32:	60a3      	str	r3, [r4, #8]
 8003b34:	89a3      	ldrh	r3, [r4, #12]
 8003b36:	071a      	lsls	r2, r3, #28
 8003b38:	d501      	bpl.n	8003b3e <__swbuf_r+0x20>
 8003b3a:	6923      	ldr	r3, [r4, #16]
 8003b3c:	b943      	cbnz	r3, 8003b50 <__swbuf_r+0x32>
 8003b3e:	4621      	mov	r1, r4
 8003b40:	4628      	mov	r0, r5
 8003b42:	f000 f82b 	bl	8003b9c <__swsetup_r>
 8003b46:	b118      	cbz	r0, 8003b50 <__swbuf_r+0x32>
 8003b48:	f04f 37ff 	mov.w	r7, #4294967295
 8003b4c:	4638      	mov	r0, r7
 8003b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	6922      	ldr	r2, [r4, #16]
 8003b54:	b2f6      	uxtb	r6, r6
 8003b56:	1a98      	subs	r0, r3, r2
 8003b58:	6963      	ldr	r3, [r4, #20]
 8003b5a:	4637      	mov	r7, r6
 8003b5c:	4283      	cmp	r3, r0
 8003b5e:	dc05      	bgt.n	8003b6c <__swbuf_r+0x4e>
 8003b60:	4621      	mov	r1, r4
 8003b62:	4628      	mov	r0, r5
 8003b64:	f000 fea0 	bl	80048a8 <_fflush_r>
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	d1ed      	bne.n	8003b48 <__swbuf_r+0x2a>
 8003b6c:	68a3      	ldr	r3, [r4, #8]
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	60a3      	str	r3, [r4, #8]
 8003b72:	6823      	ldr	r3, [r4, #0]
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	6022      	str	r2, [r4, #0]
 8003b78:	701e      	strb	r6, [r3, #0]
 8003b7a:	6962      	ldr	r2, [r4, #20]
 8003b7c:	1c43      	adds	r3, r0, #1
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d004      	beq.n	8003b8c <__swbuf_r+0x6e>
 8003b82:	89a3      	ldrh	r3, [r4, #12]
 8003b84:	07db      	lsls	r3, r3, #31
 8003b86:	d5e1      	bpl.n	8003b4c <__swbuf_r+0x2e>
 8003b88:	2e0a      	cmp	r6, #10
 8003b8a:	d1df      	bne.n	8003b4c <__swbuf_r+0x2e>
 8003b8c:	4621      	mov	r1, r4
 8003b8e:	4628      	mov	r0, r5
 8003b90:	f000 fe8a 	bl	80048a8 <_fflush_r>
 8003b94:	2800      	cmp	r0, #0
 8003b96:	d0d9      	beq.n	8003b4c <__swbuf_r+0x2e>
 8003b98:	e7d6      	b.n	8003b48 <__swbuf_r+0x2a>
	...

08003b9c <__swsetup_r>:
 8003b9c:	b538      	push	{r3, r4, r5, lr}
 8003b9e:	4b29      	ldr	r3, [pc, #164]	@ (8003c44 <__swsetup_r+0xa8>)
 8003ba0:	4605      	mov	r5, r0
 8003ba2:	6818      	ldr	r0, [r3, #0]
 8003ba4:	460c      	mov	r4, r1
 8003ba6:	b118      	cbz	r0, 8003bb0 <__swsetup_r+0x14>
 8003ba8:	6a03      	ldr	r3, [r0, #32]
 8003baa:	b90b      	cbnz	r3, 8003bb0 <__swsetup_r+0x14>
 8003bac:	f7ff fe9c 	bl	80038e8 <__sinit>
 8003bb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bb4:	0719      	lsls	r1, r3, #28
 8003bb6:	d422      	bmi.n	8003bfe <__swsetup_r+0x62>
 8003bb8:	06da      	lsls	r2, r3, #27
 8003bba:	d407      	bmi.n	8003bcc <__swsetup_r+0x30>
 8003bbc:	2209      	movs	r2, #9
 8003bbe:	602a      	str	r2, [r5, #0]
 8003bc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	81a3      	strh	r3, [r4, #12]
 8003bca:	e033      	b.n	8003c34 <__swsetup_r+0x98>
 8003bcc:	0758      	lsls	r0, r3, #29
 8003bce:	d512      	bpl.n	8003bf6 <__swsetup_r+0x5a>
 8003bd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bd2:	b141      	cbz	r1, 8003be6 <__swsetup_r+0x4a>
 8003bd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003bd8:	4299      	cmp	r1, r3
 8003bda:	d002      	beq.n	8003be2 <__swsetup_r+0x46>
 8003bdc:	4628      	mov	r0, r5
 8003bde:	f000 f8c3 	bl	8003d68 <_free_r>
 8003be2:	2300      	movs	r3, #0
 8003be4:	6363      	str	r3, [r4, #52]	@ 0x34
 8003be6:	89a3      	ldrh	r3, [r4, #12]
 8003be8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003bec:	81a3      	strh	r3, [r4, #12]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	6063      	str	r3, [r4, #4]
 8003bf2:	6923      	ldr	r3, [r4, #16]
 8003bf4:	6023      	str	r3, [r4, #0]
 8003bf6:	89a3      	ldrh	r3, [r4, #12]
 8003bf8:	f043 0308 	orr.w	r3, r3, #8
 8003bfc:	81a3      	strh	r3, [r4, #12]
 8003bfe:	6923      	ldr	r3, [r4, #16]
 8003c00:	b94b      	cbnz	r3, 8003c16 <__swsetup_r+0x7a>
 8003c02:	89a3      	ldrh	r3, [r4, #12]
 8003c04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003c08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c0c:	d003      	beq.n	8003c16 <__swsetup_r+0x7a>
 8003c0e:	4621      	mov	r1, r4
 8003c10:	4628      	mov	r0, r5
 8003c12:	f000 fe96 	bl	8004942 <__smakebuf_r>
 8003c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c1a:	f013 0201 	ands.w	r2, r3, #1
 8003c1e:	d00a      	beq.n	8003c36 <__swsetup_r+0x9a>
 8003c20:	2200      	movs	r2, #0
 8003c22:	60a2      	str	r2, [r4, #8]
 8003c24:	6962      	ldr	r2, [r4, #20]
 8003c26:	4252      	negs	r2, r2
 8003c28:	61a2      	str	r2, [r4, #24]
 8003c2a:	6922      	ldr	r2, [r4, #16]
 8003c2c:	b942      	cbnz	r2, 8003c40 <__swsetup_r+0xa4>
 8003c2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003c32:	d1c5      	bne.n	8003bc0 <__swsetup_r+0x24>
 8003c34:	bd38      	pop	{r3, r4, r5, pc}
 8003c36:	0799      	lsls	r1, r3, #30
 8003c38:	bf58      	it	pl
 8003c3a:	6962      	ldrpl	r2, [r4, #20]
 8003c3c:	60a2      	str	r2, [r4, #8]
 8003c3e:	e7f4      	b.n	8003c2a <__swsetup_r+0x8e>
 8003c40:	2000      	movs	r0, #0
 8003c42:	e7f7      	b.n	8003c34 <__swsetup_r+0x98>
 8003c44:	20000018 	.word	0x20000018

08003c48 <memset>:
 8003c48:	4603      	mov	r3, r0
 8003c4a:	4402      	add	r2, r0
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d100      	bne.n	8003c52 <memset+0xa>
 8003c50:	4770      	bx	lr
 8003c52:	f803 1b01 	strb.w	r1, [r3], #1
 8003c56:	e7f9      	b.n	8003c4c <memset+0x4>

08003c58 <_close_r>:
 8003c58:	b538      	push	{r3, r4, r5, lr}
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	4d05      	ldr	r5, [pc, #20]	@ (8003c74 <_close_r+0x1c>)
 8003c5e:	4604      	mov	r4, r0
 8003c60:	4608      	mov	r0, r1
 8003c62:	602b      	str	r3, [r5, #0]
 8003c64:	f7fc fe6d 	bl	8000942 <_close>
 8003c68:	1c43      	adds	r3, r0, #1
 8003c6a:	d102      	bne.n	8003c72 <_close_r+0x1a>
 8003c6c:	682b      	ldr	r3, [r5, #0]
 8003c6e:	b103      	cbz	r3, 8003c72 <_close_r+0x1a>
 8003c70:	6023      	str	r3, [r4, #0]
 8003c72:	bd38      	pop	{r3, r4, r5, pc}
 8003c74:	20000340 	.word	0x20000340

08003c78 <_lseek_r>:
 8003c78:	b538      	push	{r3, r4, r5, lr}
 8003c7a:	4604      	mov	r4, r0
 8003c7c:	4608      	mov	r0, r1
 8003c7e:	4611      	mov	r1, r2
 8003c80:	2200      	movs	r2, #0
 8003c82:	4d05      	ldr	r5, [pc, #20]	@ (8003c98 <_lseek_r+0x20>)
 8003c84:	602a      	str	r2, [r5, #0]
 8003c86:	461a      	mov	r2, r3
 8003c88:	f7fc fe7f 	bl	800098a <_lseek>
 8003c8c:	1c43      	adds	r3, r0, #1
 8003c8e:	d102      	bne.n	8003c96 <_lseek_r+0x1e>
 8003c90:	682b      	ldr	r3, [r5, #0]
 8003c92:	b103      	cbz	r3, 8003c96 <_lseek_r+0x1e>
 8003c94:	6023      	str	r3, [r4, #0]
 8003c96:	bd38      	pop	{r3, r4, r5, pc}
 8003c98:	20000340 	.word	0x20000340

08003c9c <_read_r>:
 8003c9c:	b538      	push	{r3, r4, r5, lr}
 8003c9e:	4604      	mov	r4, r0
 8003ca0:	4608      	mov	r0, r1
 8003ca2:	4611      	mov	r1, r2
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	4d05      	ldr	r5, [pc, #20]	@ (8003cbc <_read_r+0x20>)
 8003ca8:	602a      	str	r2, [r5, #0]
 8003caa:	461a      	mov	r2, r3
 8003cac:	f7fc fe10 	bl	80008d0 <_read>
 8003cb0:	1c43      	adds	r3, r0, #1
 8003cb2:	d102      	bne.n	8003cba <_read_r+0x1e>
 8003cb4:	682b      	ldr	r3, [r5, #0]
 8003cb6:	b103      	cbz	r3, 8003cba <_read_r+0x1e>
 8003cb8:	6023      	str	r3, [r4, #0]
 8003cba:	bd38      	pop	{r3, r4, r5, pc}
 8003cbc:	20000340 	.word	0x20000340

08003cc0 <_write_r>:
 8003cc0:	b538      	push	{r3, r4, r5, lr}
 8003cc2:	4604      	mov	r4, r0
 8003cc4:	4608      	mov	r0, r1
 8003cc6:	4611      	mov	r1, r2
 8003cc8:	2200      	movs	r2, #0
 8003cca:	4d05      	ldr	r5, [pc, #20]	@ (8003ce0 <_write_r+0x20>)
 8003ccc:	602a      	str	r2, [r5, #0]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f7fc fe1b 	bl	800090a <_write>
 8003cd4:	1c43      	adds	r3, r0, #1
 8003cd6:	d102      	bne.n	8003cde <_write_r+0x1e>
 8003cd8:	682b      	ldr	r3, [r5, #0]
 8003cda:	b103      	cbz	r3, 8003cde <_write_r+0x1e>
 8003cdc:	6023      	str	r3, [r4, #0]
 8003cde:	bd38      	pop	{r3, r4, r5, pc}
 8003ce0:	20000340 	.word	0x20000340

08003ce4 <__errno>:
 8003ce4:	4b01      	ldr	r3, [pc, #4]	@ (8003cec <__errno+0x8>)
 8003ce6:	6818      	ldr	r0, [r3, #0]
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	20000018 	.word	0x20000018

08003cf0 <__libc_init_array>:
 8003cf0:	b570      	push	{r4, r5, r6, lr}
 8003cf2:	2600      	movs	r6, #0
 8003cf4:	4d0c      	ldr	r5, [pc, #48]	@ (8003d28 <__libc_init_array+0x38>)
 8003cf6:	4c0d      	ldr	r4, [pc, #52]	@ (8003d2c <__libc_init_array+0x3c>)
 8003cf8:	1b64      	subs	r4, r4, r5
 8003cfa:	10a4      	asrs	r4, r4, #2
 8003cfc:	42a6      	cmp	r6, r4
 8003cfe:	d109      	bne.n	8003d14 <__libc_init_array+0x24>
 8003d00:	f000 ff30 	bl	8004b64 <_init>
 8003d04:	2600      	movs	r6, #0
 8003d06:	4d0a      	ldr	r5, [pc, #40]	@ (8003d30 <__libc_init_array+0x40>)
 8003d08:	4c0a      	ldr	r4, [pc, #40]	@ (8003d34 <__libc_init_array+0x44>)
 8003d0a:	1b64      	subs	r4, r4, r5
 8003d0c:	10a4      	asrs	r4, r4, #2
 8003d0e:	42a6      	cmp	r6, r4
 8003d10:	d105      	bne.n	8003d1e <__libc_init_array+0x2e>
 8003d12:	bd70      	pop	{r4, r5, r6, pc}
 8003d14:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d18:	4798      	blx	r3
 8003d1a:	3601      	adds	r6, #1
 8003d1c:	e7ee      	b.n	8003cfc <__libc_init_array+0xc>
 8003d1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d22:	4798      	blx	r3
 8003d24:	3601      	adds	r6, #1
 8003d26:	e7f2      	b.n	8003d0e <__libc_init_array+0x1e>
 8003d28:	08004d88 	.word	0x08004d88
 8003d2c:	08004d88 	.word	0x08004d88
 8003d30:	08004d88 	.word	0x08004d88
 8003d34:	08004d8c 	.word	0x08004d8c

08003d38 <__retarget_lock_init_recursive>:
 8003d38:	4770      	bx	lr

08003d3a <__retarget_lock_acquire_recursive>:
 8003d3a:	4770      	bx	lr

08003d3c <__retarget_lock_release_recursive>:
 8003d3c:	4770      	bx	lr

08003d3e <memcpy>:
 8003d3e:	440a      	add	r2, r1
 8003d40:	4291      	cmp	r1, r2
 8003d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d46:	d100      	bne.n	8003d4a <memcpy+0xc>
 8003d48:	4770      	bx	lr
 8003d4a:	b510      	push	{r4, lr}
 8003d4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d50:	4291      	cmp	r1, r2
 8003d52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d56:	d1f9      	bne.n	8003d4c <memcpy+0xe>
 8003d58:	bd10      	pop	{r4, pc}

08003d5a <abort>:
 8003d5a:	2006      	movs	r0, #6
 8003d5c:	b508      	push	{r3, lr}
 8003d5e:	f000 fe6f 	bl	8004a40 <raise>
 8003d62:	2001      	movs	r0, #1
 8003d64:	f7fc fda9 	bl	80008ba <_exit>

08003d68 <_free_r>:
 8003d68:	b538      	push	{r3, r4, r5, lr}
 8003d6a:	4605      	mov	r5, r0
 8003d6c:	2900      	cmp	r1, #0
 8003d6e:	d040      	beq.n	8003df2 <_free_r+0x8a>
 8003d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d74:	1f0c      	subs	r4, r1, #4
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	bfb8      	it	lt
 8003d7a:	18e4      	addlt	r4, r4, r3
 8003d7c:	f000 f8de 	bl	8003f3c <__malloc_lock>
 8003d80:	4a1c      	ldr	r2, [pc, #112]	@ (8003df4 <_free_r+0x8c>)
 8003d82:	6813      	ldr	r3, [r2, #0]
 8003d84:	b933      	cbnz	r3, 8003d94 <_free_r+0x2c>
 8003d86:	6063      	str	r3, [r4, #4]
 8003d88:	6014      	str	r4, [r2, #0]
 8003d8a:	4628      	mov	r0, r5
 8003d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d90:	f000 b8da 	b.w	8003f48 <__malloc_unlock>
 8003d94:	42a3      	cmp	r3, r4
 8003d96:	d908      	bls.n	8003daa <_free_r+0x42>
 8003d98:	6820      	ldr	r0, [r4, #0]
 8003d9a:	1821      	adds	r1, r4, r0
 8003d9c:	428b      	cmp	r3, r1
 8003d9e:	bf01      	itttt	eq
 8003da0:	6819      	ldreq	r1, [r3, #0]
 8003da2:	685b      	ldreq	r3, [r3, #4]
 8003da4:	1809      	addeq	r1, r1, r0
 8003da6:	6021      	streq	r1, [r4, #0]
 8003da8:	e7ed      	b.n	8003d86 <_free_r+0x1e>
 8003daa:	461a      	mov	r2, r3
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	b10b      	cbz	r3, 8003db4 <_free_r+0x4c>
 8003db0:	42a3      	cmp	r3, r4
 8003db2:	d9fa      	bls.n	8003daa <_free_r+0x42>
 8003db4:	6811      	ldr	r1, [r2, #0]
 8003db6:	1850      	adds	r0, r2, r1
 8003db8:	42a0      	cmp	r0, r4
 8003dba:	d10b      	bne.n	8003dd4 <_free_r+0x6c>
 8003dbc:	6820      	ldr	r0, [r4, #0]
 8003dbe:	4401      	add	r1, r0
 8003dc0:	1850      	adds	r0, r2, r1
 8003dc2:	4283      	cmp	r3, r0
 8003dc4:	6011      	str	r1, [r2, #0]
 8003dc6:	d1e0      	bne.n	8003d8a <_free_r+0x22>
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	4408      	add	r0, r1
 8003dce:	6010      	str	r0, [r2, #0]
 8003dd0:	6053      	str	r3, [r2, #4]
 8003dd2:	e7da      	b.n	8003d8a <_free_r+0x22>
 8003dd4:	d902      	bls.n	8003ddc <_free_r+0x74>
 8003dd6:	230c      	movs	r3, #12
 8003dd8:	602b      	str	r3, [r5, #0]
 8003dda:	e7d6      	b.n	8003d8a <_free_r+0x22>
 8003ddc:	6820      	ldr	r0, [r4, #0]
 8003dde:	1821      	adds	r1, r4, r0
 8003de0:	428b      	cmp	r3, r1
 8003de2:	bf01      	itttt	eq
 8003de4:	6819      	ldreq	r1, [r3, #0]
 8003de6:	685b      	ldreq	r3, [r3, #4]
 8003de8:	1809      	addeq	r1, r1, r0
 8003dea:	6021      	streq	r1, [r4, #0]
 8003dec:	6063      	str	r3, [r4, #4]
 8003dee:	6054      	str	r4, [r2, #4]
 8003df0:	e7cb      	b.n	8003d8a <_free_r+0x22>
 8003df2:	bd38      	pop	{r3, r4, r5, pc}
 8003df4:	2000034c 	.word	0x2000034c

08003df8 <sbrk_aligned>:
 8003df8:	b570      	push	{r4, r5, r6, lr}
 8003dfa:	4e0f      	ldr	r6, [pc, #60]	@ (8003e38 <sbrk_aligned+0x40>)
 8003dfc:	460c      	mov	r4, r1
 8003dfe:	6831      	ldr	r1, [r6, #0]
 8003e00:	4605      	mov	r5, r0
 8003e02:	b911      	cbnz	r1, 8003e0a <sbrk_aligned+0x12>
 8003e04:	f000 fe5a 	bl	8004abc <_sbrk_r>
 8003e08:	6030      	str	r0, [r6, #0]
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	f000 fe55 	bl	8004abc <_sbrk_r>
 8003e12:	1c43      	adds	r3, r0, #1
 8003e14:	d103      	bne.n	8003e1e <sbrk_aligned+0x26>
 8003e16:	f04f 34ff 	mov.w	r4, #4294967295
 8003e1a:	4620      	mov	r0, r4
 8003e1c:	bd70      	pop	{r4, r5, r6, pc}
 8003e1e:	1cc4      	adds	r4, r0, #3
 8003e20:	f024 0403 	bic.w	r4, r4, #3
 8003e24:	42a0      	cmp	r0, r4
 8003e26:	d0f8      	beq.n	8003e1a <sbrk_aligned+0x22>
 8003e28:	1a21      	subs	r1, r4, r0
 8003e2a:	4628      	mov	r0, r5
 8003e2c:	f000 fe46 	bl	8004abc <_sbrk_r>
 8003e30:	3001      	adds	r0, #1
 8003e32:	d1f2      	bne.n	8003e1a <sbrk_aligned+0x22>
 8003e34:	e7ef      	b.n	8003e16 <sbrk_aligned+0x1e>
 8003e36:	bf00      	nop
 8003e38:	20000348 	.word	0x20000348

08003e3c <_malloc_r>:
 8003e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e40:	1ccd      	adds	r5, r1, #3
 8003e42:	f025 0503 	bic.w	r5, r5, #3
 8003e46:	3508      	adds	r5, #8
 8003e48:	2d0c      	cmp	r5, #12
 8003e4a:	bf38      	it	cc
 8003e4c:	250c      	movcc	r5, #12
 8003e4e:	2d00      	cmp	r5, #0
 8003e50:	4606      	mov	r6, r0
 8003e52:	db01      	blt.n	8003e58 <_malloc_r+0x1c>
 8003e54:	42a9      	cmp	r1, r5
 8003e56:	d904      	bls.n	8003e62 <_malloc_r+0x26>
 8003e58:	230c      	movs	r3, #12
 8003e5a:	6033      	str	r3, [r6, #0]
 8003e5c:	2000      	movs	r0, #0
 8003e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f38 <_malloc_r+0xfc>
 8003e66:	f000 f869 	bl	8003f3c <__malloc_lock>
 8003e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8003e6e:	461c      	mov	r4, r3
 8003e70:	bb44      	cbnz	r4, 8003ec4 <_malloc_r+0x88>
 8003e72:	4629      	mov	r1, r5
 8003e74:	4630      	mov	r0, r6
 8003e76:	f7ff ffbf 	bl	8003df8 <sbrk_aligned>
 8003e7a:	1c43      	adds	r3, r0, #1
 8003e7c:	4604      	mov	r4, r0
 8003e7e:	d158      	bne.n	8003f32 <_malloc_r+0xf6>
 8003e80:	f8d8 4000 	ldr.w	r4, [r8]
 8003e84:	4627      	mov	r7, r4
 8003e86:	2f00      	cmp	r7, #0
 8003e88:	d143      	bne.n	8003f12 <_malloc_r+0xd6>
 8003e8a:	2c00      	cmp	r4, #0
 8003e8c:	d04b      	beq.n	8003f26 <_malloc_r+0xea>
 8003e8e:	6823      	ldr	r3, [r4, #0]
 8003e90:	4639      	mov	r1, r7
 8003e92:	4630      	mov	r0, r6
 8003e94:	eb04 0903 	add.w	r9, r4, r3
 8003e98:	f000 fe10 	bl	8004abc <_sbrk_r>
 8003e9c:	4581      	cmp	r9, r0
 8003e9e:	d142      	bne.n	8003f26 <_malloc_r+0xea>
 8003ea0:	6821      	ldr	r1, [r4, #0]
 8003ea2:	4630      	mov	r0, r6
 8003ea4:	1a6d      	subs	r5, r5, r1
 8003ea6:	4629      	mov	r1, r5
 8003ea8:	f7ff ffa6 	bl	8003df8 <sbrk_aligned>
 8003eac:	3001      	adds	r0, #1
 8003eae:	d03a      	beq.n	8003f26 <_malloc_r+0xea>
 8003eb0:	6823      	ldr	r3, [r4, #0]
 8003eb2:	442b      	add	r3, r5
 8003eb4:	6023      	str	r3, [r4, #0]
 8003eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	bb62      	cbnz	r2, 8003f18 <_malloc_r+0xdc>
 8003ebe:	f8c8 7000 	str.w	r7, [r8]
 8003ec2:	e00f      	b.n	8003ee4 <_malloc_r+0xa8>
 8003ec4:	6822      	ldr	r2, [r4, #0]
 8003ec6:	1b52      	subs	r2, r2, r5
 8003ec8:	d420      	bmi.n	8003f0c <_malloc_r+0xd0>
 8003eca:	2a0b      	cmp	r2, #11
 8003ecc:	d917      	bls.n	8003efe <_malloc_r+0xc2>
 8003ece:	1961      	adds	r1, r4, r5
 8003ed0:	42a3      	cmp	r3, r4
 8003ed2:	6025      	str	r5, [r4, #0]
 8003ed4:	bf18      	it	ne
 8003ed6:	6059      	strne	r1, [r3, #4]
 8003ed8:	6863      	ldr	r3, [r4, #4]
 8003eda:	bf08      	it	eq
 8003edc:	f8c8 1000 	streq.w	r1, [r8]
 8003ee0:	5162      	str	r2, [r4, r5]
 8003ee2:	604b      	str	r3, [r1, #4]
 8003ee4:	4630      	mov	r0, r6
 8003ee6:	f000 f82f 	bl	8003f48 <__malloc_unlock>
 8003eea:	f104 000b 	add.w	r0, r4, #11
 8003eee:	1d23      	adds	r3, r4, #4
 8003ef0:	f020 0007 	bic.w	r0, r0, #7
 8003ef4:	1ac2      	subs	r2, r0, r3
 8003ef6:	bf1c      	itt	ne
 8003ef8:	1a1b      	subne	r3, r3, r0
 8003efa:	50a3      	strne	r3, [r4, r2]
 8003efc:	e7af      	b.n	8003e5e <_malloc_r+0x22>
 8003efe:	6862      	ldr	r2, [r4, #4]
 8003f00:	42a3      	cmp	r3, r4
 8003f02:	bf0c      	ite	eq
 8003f04:	f8c8 2000 	streq.w	r2, [r8]
 8003f08:	605a      	strne	r2, [r3, #4]
 8003f0a:	e7eb      	b.n	8003ee4 <_malloc_r+0xa8>
 8003f0c:	4623      	mov	r3, r4
 8003f0e:	6864      	ldr	r4, [r4, #4]
 8003f10:	e7ae      	b.n	8003e70 <_malloc_r+0x34>
 8003f12:	463c      	mov	r4, r7
 8003f14:	687f      	ldr	r7, [r7, #4]
 8003f16:	e7b6      	b.n	8003e86 <_malloc_r+0x4a>
 8003f18:	461a      	mov	r2, r3
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	42a3      	cmp	r3, r4
 8003f1e:	d1fb      	bne.n	8003f18 <_malloc_r+0xdc>
 8003f20:	2300      	movs	r3, #0
 8003f22:	6053      	str	r3, [r2, #4]
 8003f24:	e7de      	b.n	8003ee4 <_malloc_r+0xa8>
 8003f26:	230c      	movs	r3, #12
 8003f28:	4630      	mov	r0, r6
 8003f2a:	6033      	str	r3, [r6, #0]
 8003f2c:	f000 f80c 	bl	8003f48 <__malloc_unlock>
 8003f30:	e794      	b.n	8003e5c <_malloc_r+0x20>
 8003f32:	6005      	str	r5, [r0, #0]
 8003f34:	e7d6      	b.n	8003ee4 <_malloc_r+0xa8>
 8003f36:	bf00      	nop
 8003f38:	2000034c 	.word	0x2000034c

08003f3c <__malloc_lock>:
 8003f3c:	4801      	ldr	r0, [pc, #4]	@ (8003f44 <__malloc_lock+0x8>)
 8003f3e:	f7ff befc 	b.w	8003d3a <__retarget_lock_acquire_recursive>
 8003f42:	bf00      	nop
 8003f44:	20000344 	.word	0x20000344

08003f48 <__malloc_unlock>:
 8003f48:	4801      	ldr	r0, [pc, #4]	@ (8003f50 <__malloc_unlock+0x8>)
 8003f4a:	f7ff bef7 	b.w	8003d3c <__retarget_lock_release_recursive>
 8003f4e:	bf00      	nop
 8003f50:	20000344 	.word	0x20000344

08003f54 <__ssputs_r>:
 8003f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f58:	461f      	mov	r7, r3
 8003f5a:	688e      	ldr	r6, [r1, #8]
 8003f5c:	4682      	mov	sl, r0
 8003f5e:	42be      	cmp	r6, r7
 8003f60:	460c      	mov	r4, r1
 8003f62:	4690      	mov	r8, r2
 8003f64:	680b      	ldr	r3, [r1, #0]
 8003f66:	d82d      	bhi.n	8003fc4 <__ssputs_r+0x70>
 8003f68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003f70:	d026      	beq.n	8003fc0 <__ssputs_r+0x6c>
 8003f72:	6965      	ldr	r5, [r4, #20]
 8003f74:	6909      	ldr	r1, [r1, #16]
 8003f76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f7a:	eba3 0901 	sub.w	r9, r3, r1
 8003f7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f82:	1c7b      	adds	r3, r7, #1
 8003f84:	444b      	add	r3, r9
 8003f86:	106d      	asrs	r5, r5, #1
 8003f88:	429d      	cmp	r5, r3
 8003f8a:	bf38      	it	cc
 8003f8c:	461d      	movcc	r5, r3
 8003f8e:	0553      	lsls	r3, r2, #21
 8003f90:	d527      	bpl.n	8003fe2 <__ssputs_r+0x8e>
 8003f92:	4629      	mov	r1, r5
 8003f94:	f7ff ff52 	bl	8003e3c <_malloc_r>
 8003f98:	4606      	mov	r6, r0
 8003f9a:	b360      	cbz	r0, 8003ff6 <__ssputs_r+0xa2>
 8003f9c:	464a      	mov	r2, r9
 8003f9e:	6921      	ldr	r1, [r4, #16]
 8003fa0:	f7ff fecd 	bl	8003d3e <memcpy>
 8003fa4:	89a3      	ldrh	r3, [r4, #12]
 8003fa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fae:	81a3      	strh	r3, [r4, #12]
 8003fb0:	6126      	str	r6, [r4, #16]
 8003fb2:	444e      	add	r6, r9
 8003fb4:	6026      	str	r6, [r4, #0]
 8003fb6:	463e      	mov	r6, r7
 8003fb8:	6165      	str	r5, [r4, #20]
 8003fba:	eba5 0509 	sub.w	r5, r5, r9
 8003fbe:	60a5      	str	r5, [r4, #8]
 8003fc0:	42be      	cmp	r6, r7
 8003fc2:	d900      	bls.n	8003fc6 <__ssputs_r+0x72>
 8003fc4:	463e      	mov	r6, r7
 8003fc6:	4632      	mov	r2, r6
 8003fc8:	4641      	mov	r1, r8
 8003fca:	6820      	ldr	r0, [r4, #0]
 8003fcc:	f000 fcf5 	bl	80049ba <memmove>
 8003fd0:	2000      	movs	r0, #0
 8003fd2:	68a3      	ldr	r3, [r4, #8]
 8003fd4:	1b9b      	subs	r3, r3, r6
 8003fd6:	60a3      	str	r3, [r4, #8]
 8003fd8:	6823      	ldr	r3, [r4, #0]
 8003fda:	4433      	add	r3, r6
 8003fdc:	6023      	str	r3, [r4, #0]
 8003fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fe2:	462a      	mov	r2, r5
 8003fe4:	f000 fd88 	bl	8004af8 <_realloc_r>
 8003fe8:	4606      	mov	r6, r0
 8003fea:	2800      	cmp	r0, #0
 8003fec:	d1e0      	bne.n	8003fb0 <__ssputs_r+0x5c>
 8003fee:	4650      	mov	r0, sl
 8003ff0:	6921      	ldr	r1, [r4, #16]
 8003ff2:	f7ff feb9 	bl	8003d68 <_free_r>
 8003ff6:	230c      	movs	r3, #12
 8003ff8:	f8ca 3000 	str.w	r3, [sl]
 8003ffc:	89a3      	ldrh	r3, [r4, #12]
 8003ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8004002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004006:	81a3      	strh	r3, [r4, #12]
 8004008:	e7e9      	b.n	8003fde <__ssputs_r+0x8a>
	...

0800400c <_svfiprintf_r>:
 800400c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004010:	4698      	mov	r8, r3
 8004012:	898b      	ldrh	r3, [r1, #12]
 8004014:	4607      	mov	r7, r0
 8004016:	061b      	lsls	r3, r3, #24
 8004018:	460d      	mov	r5, r1
 800401a:	4614      	mov	r4, r2
 800401c:	b09d      	sub	sp, #116	@ 0x74
 800401e:	d510      	bpl.n	8004042 <_svfiprintf_r+0x36>
 8004020:	690b      	ldr	r3, [r1, #16]
 8004022:	b973      	cbnz	r3, 8004042 <_svfiprintf_r+0x36>
 8004024:	2140      	movs	r1, #64	@ 0x40
 8004026:	f7ff ff09 	bl	8003e3c <_malloc_r>
 800402a:	6028      	str	r0, [r5, #0]
 800402c:	6128      	str	r0, [r5, #16]
 800402e:	b930      	cbnz	r0, 800403e <_svfiprintf_r+0x32>
 8004030:	230c      	movs	r3, #12
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	f04f 30ff 	mov.w	r0, #4294967295
 8004038:	b01d      	add	sp, #116	@ 0x74
 800403a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800403e:	2340      	movs	r3, #64	@ 0x40
 8004040:	616b      	str	r3, [r5, #20]
 8004042:	2300      	movs	r3, #0
 8004044:	9309      	str	r3, [sp, #36]	@ 0x24
 8004046:	2320      	movs	r3, #32
 8004048:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800404c:	2330      	movs	r3, #48	@ 0x30
 800404e:	f04f 0901 	mov.w	r9, #1
 8004052:	f8cd 800c 	str.w	r8, [sp, #12]
 8004056:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80041f0 <_svfiprintf_r+0x1e4>
 800405a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800405e:	4623      	mov	r3, r4
 8004060:	469a      	mov	sl, r3
 8004062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004066:	b10a      	cbz	r2, 800406c <_svfiprintf_r+0x60>
 8004068:	2a25      	cmp	r2, #37	@ 0x25
 800406a:	d1f9      	bne.n	8004060 <_svfiprintf_r+0x54>
 800406c:	ebba 0b04 	subs.w	fp, sl, r4
 8004070:	d00b      	beq.n	800408a <_svfiprintf_r+0x7e>
 8004072:	465b      	mov	r3, fp
 8004074:	4622      	mov	r2, r4
 8004076:	4629      	mov	r1, r5
 8004078:	4638      	mov	r0, r7
 800407a:	f7ff ff6b 	bl	8003f54 <__ssputs_r>
 800407e:	3001      	adds	r0, #1
 8004080:	f000 80a7 	beq.w	80041d2 <_svfiprintf_r+0x1c6>
 8004084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004086:	445a      	add	r2, fp
 8004088:	9209      	str	r2, [sp, #36]	@ 0x24
 800408a:	f89a 3000 	ldrb.w	r3, [sl]
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 809f 	beq.w	80041d2 <_svfiprintf_r+0x1c6>
 8004094:	2300      	movs	r3, #0
 8004096:	f04f 32ff 	mov.w	r2, #4294967295
 800409a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800409e:	f10a 0a01 	add.w	sl, sl, #1
 80040a2:	9304      	str	r3, [sp, #16]
 80040a4:	9307      	str	r3, [sp, #28]
 80040a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80040aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80040ac:	4654      	mov	r4, sl
 80040ae:	2205      	movs	r2, #5
 80040b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040b4:	484e      	ldr	r0, [pc, #312]	@ (80041f0 <_svfiprintf_r+0x1e4>)
 80040b6:	f000 fd11 	bl	8004adc <memchr>
 80040ba:	9a04      	ldr	r2, [sp, #16]
 80040bc:	b9d8      	cbnz	r0, 80040f6 <_svfiprintf_r+0xea>
 80040be:	06d0      	lsls	r0, r2, #27
 80040c0:	bf44      	itt	mi
 80040c2:	2320      	movmi	r3, #32
 80040c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040c8:	0711      	lsls	r1, r2, #28
 80040ca:	bf44      	itt	mi
 80040cc:	232b      	movmi	r3, #43	@ 0x2b
 80040ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040d2:	f89a 3000 	ldrb.w	r3, [sl]
 80040d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80040d8:	d015      	beq.n	8004106 <_svfiprintf_r+0xfa>
 80040da:	4654      	mov	r4, sl
 80040dc:	2000      	movs	r0, #0
 80040de:	f04f 0c0a 	mov.w	ip, #10
 80040e2:	9a07      	ldr	r2, [sp, #28]
 80040e4:	4621      	mov	r1, r4
 80040e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040ea:	3b30      	subs	r3, #48	@ 0x30
 80040ec:	2b09      	cmp	r3, #9
 80040ee:	d94b      	bls.n	8004188 <_svfiprintf_r+0x17c>
 80040f0:	b1b0      	cbz	r0, 8004120 <_svfiprintf_r+0x114>
 80040f2:	9207      	str	r2, [sp, #28]
 80040f4:	e014      	b.n	8004120 <_svfiprintf_r+0x114>
 80040f6:	eba0 0308 	sub.w	r3, r0, r8
 80040fa:	fa09 f303 	lsl.w	r3, r9, r3
 80040fe:	4313      	orrs	r3, r2
 8004100:	46a2      	mov	sl, r4
 8004102:	9304      	str	r3, [sp, #16]
 8004104:	e7d2      	b.n	80040ac <_svfiprintf_r+0xa0>
 8004106:	9b03      	ldr	r3, [sp, #12]
 8004108:	1d19      	adds	r1, r3, #4
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	9103      	str	r1, [sp, #12]
 800410e:	2b00      	cmp	r3, #0
 8004110:	bfbb      	ittet	lt
 8004112:	425b      	neglt	r3, r3
 8004114:	f042 0202 	orrlt.w	r2, r2, #2
 8004118:	9307      	strge	r3, [sp, #28]
 800411a:	9307      	strlt	r3, [sp, #28]
 800411c:	bfb8      	it	lt
 800411e:	9204      	strlt	r2, [sp, #16]
 8004120:	7823      	ldrb	r3, [r4, #0]
 8004122:	2b2e      	cmp	r3, #46	@ 0x2e
 8004124:	d10a      	bne.n	800413c <_svfiprintf_r+0x130>
 8004126:	7863      	ldrb	r3, [r4, #1]
 8004128:	2b2a      	cmp	r3, #42	@ 0x2a
 800412a:	d132      	bne.n	8004192 <_svfiprintf_r+0x186>
 800412c:	9b03      	ldr	r3, [sp, #12]
 800412e:	3402      	adds	r4, #2
 8004130:	1d1a      	adds	r2, r3, #4
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	9203      	str	r2, [sp, #12]
 8004136:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800413a:	9305      	str	r3, [sp, #20]
 800413c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80041f4 <_svfiprintf_r+0x1e8>
 8004140:	2203      	movs	r2, #3
 8004142:	4650      	mov	r0, sl
 8004144:	7821      	ldrb	r1, [r4, #0]
 8004146:	f000 fcc9 	bl	8004adc <memchr>
 800414a:	b138      	cbz	r0, 800415c <_svfiprintf_r+0x150>
 800414c:	2240      	movs	r2, #64	@ 0x40
 800414e:	9b04      	ldr	r3, [sp, #16]
 8004150:	eba0 000a 	sub.w	r0, r0, sl
 8004154:	4082      	lsls	r2, r0
 8004156:	4313      	orrs	r3, r2
 8004158:	3401      	adds	r4, #1
 800415a:	9304      	str	r3, [sp, #16]
 800415c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004160:	2206      	movs	r2, #6
 8004162:	4825      	ldr	r0, [pc, #148]	@ (80041f8 <_svfiprintf_r+0x1ec>)
 8004164:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004168:	f000 fcb8 	bl	8004adc <memchr>
 800416c:	2800      	cmp	r0, #0
 800416e:	d036      	beq.n	80041de <_svfiprintf_r+0x1d2>
 8004170:	4b22      	ldr	r3, [pc, #136]	@ (80041fc <_svfiprintf_r+0x1f0>)
 8004172:	bb1b      	cbnz	r3, 80041bc <_svfiprintf_r+0x1b0>
 8004174:	9b03      	ldr	r3, [sp, #12]
 8004176:	3307      	adds	r3, #7
 8004178:	f023 0307 	bic.w	r3, r3, #7
 800417c:	3308      	adds	r3, #8
 800417e:	9303      	str	r3, [sp, #12]
 8004180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004182:	4433      	add	r3, r6
 8004184:	9309      	str	r3, [sp, #36]	@ 0x24
 8004186:	e76a      	b.n	800405e <_svfiprintf_r+0x52>
 8004188:	460c      	mov	r4, r1
 800418a:	2001      	movs	r0, #1
 800418c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004190:	e7a8      	b.n	80040e4 <_svfiprintf_r+0xd8>
 8004192:	2300      	movs	r3, #0
 8004194:	f04f 0c0a 	mov.w	ip, #10
 8004198:	4619      	mov	r1, r3
 800419a:	3401      	adds	r4, #1
 800419c:	9305      	str	r3, [sp, #20]
 800419e:	4620      	mov	r0, r4
 80041a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041a4:	3a30      	subs	r2, #48	@ 0x30
 80041a6:	2a09      	cmp	r2, #9
 80041a8:	d903      	bls.n	80041b2 <_svfiprintf_r+0x1a6>
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d0c6      	beq.n	800413c <_svfiprintf_r+0x130>
 80041ae:	9105      	str	r1, [sp, #20]
 80041b0:	e7c4      	b.n	800413c <_svfiprintf_r+0x130>
 80041b2:	4604      	mov	r4, r0
 80041b4:	2301      	movs	r3, #1
 80041b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80041ba:	e7f0      	b.n	800419e <_svfiprintf_r+0x192>
 80041bc:	ab03      	add	r3, sp, #12
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	462a      	mov	r2, r5
 80041c2:	4638      	mov	r0, r7
 80041c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004200 <_svfiprintf_r+0x1f4>)
 80041c6:	a904      	add	r1, sp, #16
 80041c8:	f3af 8000 	nop.w
 80041cc:	1c42      	adds	r2, r0, #1
 80041ce:	4606      	mov	r6, r0
 80041d0:	d1d6      	bne.n	8004180 <_svfiprintf_r+0x174>
 80041d2:	89ab      	ldrh	r3, [r5, #12]
 80041d4:	065b      	lsls	r3, r3, #25
 80041d6:	f53f af2d 	bmi.w	8004034 <_svfiprintf_r+0x28>
 80041da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041dc:	e72c      	b.n	8004038 <_svfiprintf_r+0x2c>
 80041de:	ab03      	add	r3, sp, #12
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	462a      	mov	r2, r5
 80041e4:	4638      	mov	r0, r7
 80041e6:	4b06      	ldr	r3, [pc, #24]	@ (8004200 <_svfiprintf_r+0x1f4>)
 80041e8:	a904      	add	r1, sp, #16
 80041ea:	f000 f9bd 	bl	8004568 <_printf_i>
 80041ee:	e7ed      	b.n	80041cc <_svfiprintf_r+0x1c0>
 80041f0:	08004d55 	.word	0x08004d55
 80041f4:	08004d5b 	.word	0x08004d5b
 80041f8:	08004d5f 	.word	0x08004d5f
 80041fc:	00000000 	.word	0x00000000
 8004200:	08003f55 	.word	0x08003f55

08004204 <__sfputc_r>:
 8004204:	6893      	ldr	r3, [r2, #8]
 8004206:	b410      	push	{r4}
 8004208:	3b01      	subs	r3, #1
 800420a:	2b00      	cmp	r3, #0
 800420c:	6093      	str	r3, [r2, #8]
 800420e:	da07      	bge.n	8004220 <__sfputc_r+0x1c>
 8004210:	6994      	ldr	r4, [r2, #24]
 8004212:	42a3      	cmp	r3, r4
 8004214:	db01      	blt.n	800421a <__sfputc_r+0x16>
 8004216:	290a      	cmp	r1, #10
 8004218:	d102      	bne.n	8004220 <__sfputc_r+0x1c>
 800421a:	bc10      	pop	{r4}
 800421c:	f7ff bc7f 	b.w	8003b1e <__swbuf_r>
 8004220:	6813      	ldr	r3, [r2, #0]
 8004222:	1c58      	adds	r0, r3, #1
 8004224:	6010      	str	r0, [r2, #0]
 8004226:	7019      	strb	r1, [r3, #0]
 8004228:	4608      	mov	r0, r1
 800422a:	bc10      	pop	{r4}
 800422c:	4770      	bx	lr

0800422e <__sfputs_r>:
 800422e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004230:	4606      	mov	r6, r0
 8004232:	460f      	mov	r7, r1
 8004234:	4614      	mov	r4, r2
 8004236:	18d5      	adds	r5, r2, r3
 8004238:	42ac      	cmp	r4, r5
 800423a:	d101      	bne.n	8004240 <__sfputs_r+0x12>
 800423c:	2000      	movs	r0, #0
 800423e:	e007      	b.n	8004250 <__sfputs_r+0x22>
 8004240:	463a      	mov	r2, r7
 8004242:	4630      	mov	r0, r6
 8004244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004248:	f7ff ffdc 	bl	8004204 <__sfputc_r>
 800424c:	1c43      	adds	r3, r0, #1
 800424e:	d1f3      	bne.n	8004238 <__sfputs_r+0xa>
 8004250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004254 <_vfiprintf_r>:
 8004254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004258:	460d      	mov	r5, r1
 800425a:	4614      	mov	r4, r2
 800425c:	4698      	mov	r8, r3
 800425e:	4606      	mov	r6, r0
 8004260:	b09d      	sub	sp, #116	@ 0x74
 8004262:	b118      	cbz	r0, 800426c <_vfiprintf_r+0x18>
 8004264:	6a03      	ldr	r3, [r0, #32]
 8004266:	b90b      	cbnz	r3, 800426c <_vfiprintf_r+0x18>
 8004268:	f7ff fb3e 	bl	80038e8 <__sinit>
 800426c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800426e:	07d9      	lsls	r1, r3, #31
 8004270:	d405      	bmi.n	800427e <_vfiprintf_r+0x2a>
 8004272:	89ab      	ldrh	r3, [r5, #12]
 8004274:	059a      	lsls	r2, r3, #22
 8004276:	d402      	bmi.n	800427e <_vfiprintf_r+0x2a>
 8004278:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800427a:	f7ff fd5e 	bl	8003d3a <__retarget_lock_acquire_recursive>
 800427e:	89ab      	ldrh	r3, [r5, #12]
 8004280:	071b      	lsls	r3, r3, #28
 8004282:	d501      	bpl.n	8004288 <_vfiprintf_r+0x34>
 8004284:	692b      	ldr	r3, [r5, #16]
 8004286:	b99b      	cbnz	r3, 80042b0 <_vfiprintf_r+0x5c>
 8004288:	4629      	mov	r1, r5
 800428a:	4630      	mov	r0, r6
 800428c:	f7ff fc86 	bl	8003b9c <__swsetup_r>
 8004290:	b170      	cbz	r0, 80042b0 <_vfiprintf_r+0x5c>
 8004292:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004294:	07dc      	lsls	r4, r3, #31
 8004296:	d504      	bpl.n	80042a2 <_vfiprintf_r+0x4e>
 8004298:	f04f 30ff 	mov.w	r0, #4294967295
 800429c:	b01d      	add	sp, #116	@ 0x74
 800429e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042a2:	89ab      	ldrh	r3, [r5, #12]
 80042a4:	0598      	lsls	r0, r3, #22
 80042a6:	d4f7      	bmi.n	8004298 <_vfiprintf_r+0x44>
 80042a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042aa:	f7ff fd47 	bl	8003d3c <__retarget_lock_release_recursive>
 80042ae:	e7f3      	b.n	8004298 <_vfiprintf_r+0x44>
 80042b0:	2300      	movs	r3, #0
 80042b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80042b4:	2320      	movs	r3, #32
 80042b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042ba:	2330      	movs	r3, #48	@ 0x30
 80042bc:	f04f 0901 	mov.w	r9, #1
 80042c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80042c4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004470 <_vfiprintf_r+0x21c>
 80042c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042cc:	4623      	mov	r3, r4
 80042ce:	469a      	mov	sl, r3
 80042d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042d4:	b10a      	cbz	r2, 80042da <_vfiprintf_r+0x86>
 80042d6:	2a25      	cmp	r2, #37	@ 0x25
 80042d8:	d1f9      	bne.n	80042ce <_vfiprintf_r+0x7a>
 80042da:	ebba 0b04 	subs.w	fp, sl, r4
 80042de:	d00b      	beq.n	80042f8 <_vfiprintf_r+0xa4>
 80042e0:	465b      	mov	r3, fp
 80042e2:	4622      	mov	r2, r4
 80042e4:	4629      	mov	r1, r5
 80042e6:	4630      	mov	r0, r6
 80042e8:	f7ff ffa1 	bl	800422e <__sfputs_r>
 80042ec:	3001      	adds	r0, #1
 80042ee:	f000 80a7 	beq.w	8004440 <_vfiprintf_r+0x1ec>
 80042f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042f4:	445a      	add	r2, fp
 80042f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80042f8:	f89a 3000 	ldrb.w	r3, [sl]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 809f 	beq.w	8004440 <_vfiprintf_r+0x1ec>
 8004302:	2300      	movs	r3, #0
 8004304:	f04f 32ff 	mov.w	r2, #4294967295
 8004308:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800430c:	f10a 0a01 	add.w	sl, sl, #1
 8004310:	9304      	str	r3, [sp, #16]
 8004312:	9307      	str	r3, [sp, #28]
 8004314:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004318:	931a      	str	r3, [sp, #104]	@ 0x68
 800431a:	4654      	mov	r4, sl
 800431c:	2205      	movs	r2, #5
 800431e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004322:	4853      	ldr	r0, [pc, #332]	@ (8004470 <_vfiprintf_r+0x21c>)
 8004324:	f000 fbda 	bl	8004adc <memchr>
 8004328:	9a04      	ldr	r2, [sp, #16]
 800432a:	b9d8      	cbnz	r0, 8004364 <_vfiprintf_r+0x110>
 800432c:	06d1      	lsls	r1, r2, #27
 800432e:	bf44      	itt	mi
 8004330:	2320      	movmi	r3, #32
 8004332:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004336:	0713      	lsls	r3, r2, #28
 8004338:	bf44      	itt	mi
 800433a:	232b      	movmi	r3, #43	@ 0x2b
 800433c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004340:	f89a 3000 	ldrb.w	r3, [sl]
 8004344:	2b2a      	cmp	r3, #42	@ 0x2a
 8004346:	d015      	beq.n	8004374 <_vfiprintf_r+0x120>
 8004348:	4654      	mov	r4, sl
 800434a:	2000      	movs	r0, #0
 800434c:	f04f 0c0a 	mov.w	ip, #10
 8004350:	9a07      	ldr	r2, [sp, #28]
 8004352:	4621      	mov	r1, r4
 8004354:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004358:	3b30      	subs	r3, #48	@ 0x30
 800435a:	2b09      	cmp	r3, #9
 800435c:	d94b      	bls.n	80043f6 <_vfiprintf_r+0x1a2>
 800435e:	b1b0      	cbz	r0, 800438e <_vfiprintf_r+0x13a>
 8004360:	9207      	str	r2, [sp, #28]
 8004362:	e014      	b.n	800438e <_vfiprintf_r+0x13a>
 8004364:	eba0 0308 	sub.w	r3, r0, r8
 8004368:	fa09 f303 	lsl.w	r3, r9, r3
 800436c:	4313      	orrs	r3, r2
 800436e:	46a2      	mov	sl, r4
 8004370:	9304      	str	r3, [sp, #16]
 8004372:	e7d2      	b.n	800431a <_vfiprintf_r+0xc6>
 8004374:	9b03      	ldr	r3, [sp, #12]
 8004376:	1d19      	adds	r1, r3, #4
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	9103      	str	r1, [sp, #12]
 800437c:	2b00      	cmp	r3, #0
 800437e:	bfbb      	ittet	lt
 8004380:	425b      	neglt	r3, r3
 8004382:	f042 0202 	orrlt.w	r2, r2, #2
 8004386:	9307      	strge	r3, [sp, #28]
 8004388:	9307      	strlt	r3, [sp, #28]
 800438a:	bfb8      	it	lt
 800438c:	9204      	strlt	r2, [sp, #16]
 800438e:	7823      	ldrb	r3, [r4, #0]
 8004390:	2b2e      	cmp	r3, #46	@ 0x2e
 8004392:	d10a      	bne.n	80043aa <_vfiprintf_r+0x156>
 8004394:	7863      	ldrb	r3, [r4, #1]
 8004396:	2b2a      	cmp	r3, #42	@ 0x2a
 8004398:	d132      	bne.n	8004400 <_vfiprintf_r+0x1ac>
 800439a:	9b03      	ldr	r3, [sp, #12]
 800439c:	3402      	adds	r4, #2
 800439e:	1d1a      	adds	r2, r3, #4
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	9203      	str	r2, [sp, #12]
 80043a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80043a8:	9305      	str	r3, [sp, #20]
 80043aa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004474 <_vfiprintf_r+0x220>
 80043ae:	2203      	movs	r2, #3
 80043b0:	4650      	mov	r0, sl
 80043b2:	7821      	ldrb	r1, [r4, #0]
 80043b4:	f000 fb92 	bl	8004adc <memchr>
 80043b8:	b138      	cbz	r0, 80043ca <_vfiprintf_r+0x176>
 80043ba:	2240      	movs	r2, #64	@ 0x40
 80043bc:	9b04      	ldr	r3, [sp, #16]
 80043be:	eba0 000a 	sub.w	r0, r0, sl
 80043c2:	4082      	lsls	r2, r0
 80043c4:	4313      	orrs	r3, r2
 80043c6:	3401      	adds	r4, #1
 80043c8:	9304      	str	r3, [sp, #16]
 80043ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043ce:	2206      	movs	r2, #6
 80043d0:	4829      	ldr	r0, [pc, #164]	@ (8004478 <_vfiprintf_r+0x224>)
 80043d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043d6:	f000 fb81 	bl	8004adc <memchr>
 80043da:	2800      	cmp	r0, #0
 80043dc:	d03f      	beq.n	800445e <_vfiprintf_r+0x20a>
 80043de:	4b27      	ldr	r3, [pc, #156]	@ (800447c <_vfiprintf_r+0x228>)
 80043e0:	bb1b      	cbnz	r3, 800442a <_vfiprintf_r+0x1d6>
 80043e2:	9b03      	ldr	r3, [sp, #12]
 80043e4:	3307      	adds	r3, #7
 80043e6:	f023 0307 	bic.w	r3, r3, #7
 80043ea:	3308      	adds	r3, #8
 80043ec:	9303      	str	r3, [sp, #12]
 80043ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043f0:	443b      	add	r3, r7
 80043f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80043f4:	e76a      	b.n	80042cc <_vfiprintf_r+0x78>
 80043f6:	460c      	mov	r4, r1
 80043f8:	2001      	movs	r0, #1
 80043fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80043fe:	e7a8      	b.n	8004352 <_vfiprintf_r+0xfe>
 8004400:	2300      	movs	r3, #0
 8004402:	f04f 0c0a 	mov.w	ip, #10
 8004406:	4619      	mov	r1, r3
 8004408:	3401      	adds	r4, #1
 800440a:	9305      	str	r3, [sp, #20]
 800440c:	4620      	mov	r0, r4
 800440e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004412:	3a30      	subs	r2, #48	@ 0x30
 8004414:	2a09      	cmp	r2, #9
 8004416:	d903      	bls.n	8004420 <_vfiprintf_r+0x1cc>
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0c6      	beq.n	80043aa <_vfiprintf_r+0x156>
 800441c:	9105      	str	r1, [sp, #20]
 800441e:	e7c4      	b.n	80043aa <_vfiprintf_r+0x156>
 8004420:	4604      	mov	r4, r0
 8004422:	2301      	movs	r3, #1
 8004424:	fb0c 2101 	mla	r1, ip, r1, r2
 8004428:	e7f0      	b.n	800440c <_vfiprintf_r+0x1b8>
 800442a:	ab03      	add	r3, sp, #12
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	462a      	mov	r2, r5
 8004430:	4630      	mov	r0, r6
 8004432:	4b13      	ldr	r3, [pc, #76]	@ (8004480 <_vfiprintf_r+0x22c>)
 8004434:	a904      	add	r1, sp, #16
 8004436:	f3af 8000 	nop.w
 800443a:	4607      	mov	r7, r0
 800443c:	1c78      	adds	r0, r7, #1
 800443e:	d1d6      	bne.n	80043ee <_vfiprintf_r+0x19a>
 8004440:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004442:	07d9      	lsls	r1, r3, #31
 8004444:	d405      	bmi.n	8004452 <_vfiprintf_r+0x1fe>
 8004446:	89ab      	ldrh	r3, [r5, #12]
 8004448:	059a      	lsls	r2, r3, #22
 800444a:	d402      	bmi.n	8004452 <_vfiprintf_r+0x1fe>
 800444c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800444e:	f7ff fc75 	bl	8003d3c <__retarget_lock_release_recursive>
 8004452:	89ab      	ldrh	r3, [r5, #12]
 8004454:	065b      	lsls	r3, r3, #25
 8004456:	f53f af1f 	bmi.w	8004298 <_vfiprintf_r+0x44>
 800445a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800445c:	e71e      	b.n	800429c <_vfiprintf_r+0x48>
 800445e:	ab03      	add	r3, sp, #12
 8004460:	9300      	str	r3, [sp, #0]
 8004462:	462a      	mov	r2, r5
 8004464:	4630      	mov	r0, r6
 8004466:	4b06      	ldr	r3, [pc, #24]	@ (8004480 <_vfiprintf_r+0x22c>)
 8004468:	a904      	add	r1, sp, #16
 800446a:	f000 f87d 	bl	8004568 <_printf_i>
 800446e:	e7e4      	b.n	800443a <_vfiprintf_r+0x1e6>
 8004470:	08004d55 	.word	0x08004d55
 8004474:	08004d5b 	.word	0x08004d5b
 8004478:	08004d5f 	.word	0x08004d5f
 800447c:	00000000 	.word	0x00000000
 8004480:	0800422f 	.word	0x0800422f

08004484 <_printf_common>:
 8004484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004488:	4616      	mov	r6, r2
 800448a:	4698      	mov	r8, r3
 800448c:	688a      	ldr	r2, [r1, #8]
 800448e:	690b      	ldr	r3, [r1, #16]
 8004490:	4607      	mov	r7, r0
 8004492:	4293      	cmp	r3, r2
 8004494:	bfb8      	it	lt
 8004496:	4613      	movlt	r3, r2
 8004498:	6033      	str	r3, [r6, #0]
 800449a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800449e:	460c      	mov	r4, r1
 80044a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80044a4:	b10a      	cbz	r2, 80044aa <_printf_common+0x26>
 80044a6:	3301      	adds	r3, #1
 80044a8:	6033      	str	r3, [r6, #0]
 80044aa:	6823      	ldr	r3, [r4, #0]
 80044ac:	0699      	lsls	r1, r3, #26
 80044ae:	bf42      	ittt	mi
 80044b0:	6833      	ldrmi	r3, [r6, #0]
 80044b2:	3302      	addmi	r3, #2
 80044b4:	6033      	strmi	r3, [r6, #0]
 80044b6:	6825      	ldr	r5, [r4, #0]
 80044b8:	f015 0506 	ands.w	r5, r5, #6
 80044bc:	d106      	bne.n	80044cc <_printf_common+0x48>
 80044be:	f104 0a19 	add.w	sl, r4, #25
 80044c2:	68e3      	ldr	r3, [r4, #12]
 80044c4:	6832      	ldr	r2, [r6, #0]
 80044c6:	1a9b      	subs	r3, r3, r2
 80044c8:	42ab      	cmp	r3, r5
 80044ca:	dc2b      	bgt.n	8004524 <_printf_common+0xa0>
 80044cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044d0:	6822      	ldr	r2, [r4, #0]
 80044d2:	3b00      	subs	r3, #0
 80044d4:	bf18      	it	ne
 80044d6:	2301      	movne	r3, #1
 80044d8:	0692      	lsls	r2, r2, #26
 80044da:	d430      	bmi.n	800453e <_printf_common+0xba>
 80044dc:	4641      	mov	r1, r8
 80044de:	4638      	mov	r0, r7
 80044e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044e4:	47c8      	blx	r9
 80044e6:	3001      	adds	r0, #1
 80044e8:	d023      	beq.n	8004532 <_printf_common+0xae>
 80044ea:	6823      	ldr	r3, [r4, #0]
 80044ec:	6922      	ldr	r2, [r4, #16]
 80044ee:	f003 0306 	and.w	r3, r3, #6
 80044f2:	2b04      	cmp	r3, #4
 80044f4:	bf14      	ite	ne
 80044f6:	2500      	movne	r5, #0
 80044f8:	6833      	ldreq	r3, [r6, #0]
 80044fa:	f04f 0600 	mov.w	r6, #0
 80044fe:	bf08      	it	eq
 8004500:	68e5      	ldreq	r5, [r4, #12]
 8004502:	f104 041a 	add.w	r4, r4, #26
 8004506:	bf08      	it	eq
 8004508:	1aed      	subeq	r5, r5, r3
 800450a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800450e:	bf08      	it	eq
 8004510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004514:	4293      	cmp	r3, r2
 8004516:	bfc4      	itt	gt
 8004518:	1a9b      	subgt	r3, r3, r2
 800451a:	18ed      	addgt	r5, r5, r3
 800451c:	42b5      	cmp	r5, r6
 800451e:	d11a      	bne.n	8004556 <_printf_common+0xd2>
 8004520:	2000      	movs	r0, #0
 8004522:	e008      	b.n	8004536 <_printf_common+0xb2>
 8004524:	2301      	movs	r3, #1
 8004526:	4652      	mov	r2, sl
 8004528:	4641      	mov	r1, r8
 800452a:	4638      	mov	r0, r7
 800452c:	47c8      	blx	r9
 800452e:	3001      	adds	r0, #1
 8004530:	d103      	bne.n	800453a <_printf_common+0xb6>
 8004532:	f04f 30ff 	mov.w	r0, #4294967295
 8004536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800453a:	3501      	adds	r5, #1
 800453c:	e7c1      	b.n	80044c2 <_printf_common+0x3e>
 800453e:	2030      	movs	r0, #48	@ 0x30
 8004540:	18e1      	adds	r1, r4, r3
 8004542:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800454c:	4422      	add	r2, r4
 800454e:	3302      	adds	r3, #2
 8004550:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004554:	e7c2      	b.n	80044dc <_printf_common+0x58>
 8004556:	2301      	movs	r3, #1
 8004558:	4622      	mov	r2, r4
 800455a:	4641      	mov	r1, r8
 800455c:	4638      	mov	r0, r7
 800455e:	47c8      	blx	r9
 8004560:	3001      	adds	r0, #1
 8004562:	d0e6      	beq.n	8004532 <_printf_common+0xae>
 8004564:	3601      	adds	r6, #1
 8004566:	e7d9      	b.n	800451c <_printf_common+0x98>

08004568 <_printf_i>:
 8004568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800456c:	7e0f      	ldrb	r7, [r1, #24]
 800456e:	4691      	mov	r9, r2
 8004570:	2f78      	cmp	r7, #120	@ 0x78
 8004572:	4680      	mov	r8, r0
 8004574:	460c      	mov	r4, r1
 8004576:	469a      	mov	sl, r3
 8004578:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800457a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800457e:	d807      	bhi.n	8004590 <_printf_i+0x28>
 8004580:	2f62      	cmp	r7, #98	@ 0x62
 8004582:	d80a      	bhi.n	800459a <_printf_i+0x32>
 8004584:	2f00      	cmp	r7, #0
 8004586:	f000 80d3 	beq.w	8004730 <_printf_i+0x1c8>
 800458a:	2f58      	cmp	r7, #88	@ 0x58
 800458c:	f000 80ba 	beq.w	8004704 <_printf_i+0x19c>
 8004590:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004594:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004598:	e03a      	b.n	8004610 <_printf_i+0xa8>
 800459a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800459e:	2b15      	cmp	r3, #21
 80045a0:	d8f6      	bhi.n	8004590 <_printf_i+0x28>
 80045a2:	a101      	add	r1, pc, #4	@ (adr r1, 80045a8 <_printf_i+0x40>)
 80045a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045a8:	08004601 	.word	0x08004601
 80045ac:	08004615 	.word	0x08004615
 80045b0:	08004591 	.word	0x08004591
 80045b4:	08004591 	.word	0x08004591
 80045b8:	08004591 	.word	0x08004591
 80045bc:	08004591 	.word	0x08004591
 80045c0:	08004615 	.word	0x08004615
 80045c4:	08004591 	.word	0x08004591
 80045c8:	08004591 	.word	0x08004591
 80045cc:	08004591 	.word	0x08004591
 80045d0:	08004591 	.word	0x08004591
 80045d4:	08004717 	.word	0x08004717
 80045d8:	0800463f 	.word	0x0800463f
 80045dc:	080046d1 	.word	0x080046d1
 80045e0:	08004591 	.word	0x08004591
 80045e4:	08004591 	.word	0x08004591
 80045e8:	08004739 	.word	0x08004739
 80045ec:	08004591 	.word	0x08004591
 80045f0:	0800463f 	.word	0x0800463f
 80045f4:	08004591 	.word	0x08004591
 80045f8:	08004591 	.word	0x08004591
 80045fc:	080046d9 	.word	0x080046d9
 8004600:	6833      	ldr	r3, [r6, #0]
 8004602:	1d1a      	adds	r2, r3, #4
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6032      	str	r2, [r6, #0]
 8004608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800460c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004610:	2301      	movs	r3, #1
 8004612:	e09e      	b.n	8004752 <_printf_i+0x1ea>
 8004614:	6833      	ldr	r3, [r6, #0]
 8004616:	6820      	ldr	r0, [r4, #0]
 8004618:	1d19      	adds	r1, r3, #4
 800461a:	6031      	str	r1, [r6, #0]
 800461c:	0606      	lsls	r6, r0, #24
 800461e:	d501      	bpl.n	8004624 <_printf_i+0xbc>
 8004620:	681d      	ldr	r5, [r3, #0]
 8004622:	e003      	b.n	800462c <_printf_i+0xc4>
 8004624:	0645      	lsls	r5, r0, #25
 8004626:	d5fb      	bpl.n	8004620 <_printf_i+0xb8>
 8004628:	f9b3 5000 	ldrsh.w	r5, [r3]
 800462c:	2d00      	cmp	r5, #0
 800462e:	da03      	bge.n	8004638 <_printf_i+0xd0>
 8004630:	232d      	movs	r3, #45	@ 0x2d
 8004632:	426d      	negs	r5, r5
 8004634:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004638:	230a      	movs	r3, #10
 800463a:	4859      	ldr	r0, [pc, #356]	@ (80047a0 <_printf_i+0x238>)
 800463c:	e011      	b.n	8004662 <_printf_i+0xfa>
 800463e:	6821      	ldr	r1, [r4, #0]
 8004640:	6833      	ldr	r3, [r6, #0]
 8004642:	0608      	lsls	r0, r1, #24
 8004644:	f853 5b04 	ldr.w	r5, [r3], #4
 8004648:	d402      	bmi.n	8004650 <_printf_i+0xe8>
 800464a:	0649      	lsls	r1, r1, #25
 800464c:	bf48      	it	mi
 800464e:	b2ad      	uxthmi	r5, r5
 8004650:	2f6f      	cmp	r7, #111	@ 0x6f
 8004652:	6033      	str	r3, [r6, #0]
 8004654:	bf14      	ite	ne
 8004656:	230a      	movne	r3, #10
 8004658:	2308      	moveq	r3, #8
 800465a:	4851      	ldr	r0, [pc, #324]	@ (80047a0 <_printf_i+0x238>)
 800465c:	2100      	movs	r1, #0
 800465e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004662:	6866      	ldr	r6, [r4, #4]
 8004664:	2e00      	cmp	r6, #0
 8004666:	bfa8      	it	ge
 8004668:	6821      	ldrge	r1, [r4, #0]
 800466a:	60a6      	str	r6, [r4, #8]
 800466c:	bfa4      	itt	ge
 800466e:	f021 0104 	bicge.w	r1, r1, #4
 8004672:	6021      	strge	r1, [r4, #0]
 8004674:	b90d      	cbnz	r5, 800467a <_printf_i+0x112>
 8004676:	2e00      	cmp	r6, #0
 8004678:	d04b      	beq.n	8004712 <_printf_i+0x1aa>
 800467a:	4616      	mov	r6, r2
 800467c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004680:	fb03 5711 	mls	r7, r3, r1, r5
 8004684:	5dc7      	ldrb	r7, [r0, r7]
 8004686:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800468a:	462f      	mov	r7, r5
 800468c:	42bb      	cmp	r3, r7
 800468e:	460d      	mov	r5, r1
 8004690:	d9f4      	bls.n	800467c <_printf_i+0x114>
 8004692:	2b08      	cmp	r3, #8
 8004694:	d10b      	bne.n	80046ae <_printf_i+0x146>
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	07df      	lsls	r7, r3, #31
 800469a:	d508      	bpl.n	80046ae <_printf_i+0x146>
 800469c:	6923      	ldr	r3, [r4, #16]
 800469e:	6861      	ldr	r1, [r4, #4]
 80046a0:	4299      	cmp	r1, r3
 80046a2:	bfde      	ittt	le
 80046a4:	2330      	movle	r3, #48	@ 0x30
 80046a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80046aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80046ae:	1b92      	subs	r2, r2, r6
 80046b0:	6122      	str	r2, [r4, #16]
 80046b2:	464b      	mov	r3, r9
 80046b4:	4621      	mov	r1, r4
 80046b6:	4640      	mov	r0, r8
 80046b8:	f8cd a000 	str.w	sl, [sp]
 80046bc:	aa03      	add	r2, sp, #12
 80046be:	f7ff fee1 	bl	8004484 <_printf_common>
 80046c2:	3001      	adds	r0, #1
 80046c4:	d14a      	bne.n	800475c <_printf_i+0x1f4>
 80046c6:	f04f 30ff 	mov.w	r0, #4294967295
 80046ca:	b004      	add	sp, #16
 80046cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	f043 0320 	orr.w	r3, r3, #32
 80046d6:	6023      	str	r3, [r4, #0]
 80046d8:	2778      	movs	r7, #120	@ 0x78
 80046da:	4832      	ldr	r0, [pc, #200]	@ (80047a4 <_printf_i+0x23c>)
 80046dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046e0:	6823      	ldr	r3, [r4, #0]
 80046e2:	6831      	ldr	r1, [r6, #0]
 80046e4:	061f      	lsls	r7, r3, #24
 80046e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80046ea:	d402      	bmi.n	80046f2 <_printf_i+0x18a>
 80046ec:	065f      	lsls	r7, r3, #25
 80046ee:	bf48      	it	mi
 80046f0:	b2ad      	uxthmi	r5, r5
 80046f2:	6031      	str	r1, [r6, #0]
 80046f4:	07d9      	lsls	r1, r3, #31
 80046f6:	bf44      	itt	mi
 80046f8:	f043 0320 	orrmi.w	r3, r3, #32
 80046fc:	6023      	strmi	r3, [r4, #0]
 80046fe:	b11d      	cbz	r5, 8004708 <_printf_i+0x1a0>
 8004700:	2310      	movs	r3, #16
 8004702:	e7ab      	b.n	800465c <_printf_i+0xf4>
 8004704:	4826      	ldr	r0, [pc, #152]	@ (80047a0 <_printf_i+0x238>)
 8004706:	e7e9      	b.n	80046dc <_printf_i+0x174>
 8004708:	6823      	ldr	r3, [r4, #0]
 800470a:	f023 0320 	bic.w	r3, r3, #32
 800470e:	6023      	str	r3, [r4, #0]
 8004710:	e7f6      	b.n	8004700 <_printf_i+0x198>
 8004712:	4616      	mov	r6, r2
 8004714:	e7bd      	b.n	8004692 <_printf_i+0x12a>
 8004716:	6833      	ldr	r3, [r6, #0]
 8004718:	6825      	ldr	r5, [r4, #0]
 800471a:	1d18      	adds	r0, r3, #4
 800471c:	6961      	ldr	r1, [r4, #20]
 800471e:	6030      	str	r0, [r6, #0]
 8004720:	062e      	lsls	r6, r5, #24
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	d501      	bpl.n	800472a <_printf_i+0x1c2>
 8004726:	6019      	str	r1, [r3, #0]
 8004728:	e002      	b.n	8004730 <_printf_i+0x1c8>
 800472a:	0668      	lsls	r0, r5, #25
 800472c:	d5fb      	bpl.n	8004726 <_printf_i+0x1be>
 800472e:	8019      	strh	r1, [r3, #0]
 8004730:	2300      	movs	r3, #0
 8004732:	4616      	mov	r6, r2
 8004734:	6123      	str	r3, [r4, #16]
 8004736:	e7bc      	b.n	80046b2 <_printf_i+0x14a>
 8004738:	6833      	ldr	r3, [r6, #0]
 800473a:	2100      	movs	r1, #0
 800473c:	1d1a      	adds	r2, r3, #4
 800473e:	6032      	str	r2, [r6, #0]
 8004740:	681e      	ldr	r6, [r3, #0]
 8004742:	6862      	ldr	r2, [r4, #4]
 8004744:	4630      	mov	r0, r6
 8004746:	f000 f9c9 	bl	8004adc <memchr>
 800474a:	b108      	cbz	r0, 8004750 <_printf_i+0x1e8>
 800474c:	1b80      	subs	r0, r0, r6
 800474e:	6060      	str	r0, [r4, #4]
 8004750:	6863      	ldr	r3, [r4, #4]
 8004752:	6123      	str	r3, [r4, #16]
 8004754:	2300      	movs	r3, #0
 8004756:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800475a:	e7aa      	b.n	80046b2 <_printf_i+0x14a>
 800475c:	4632      	mov	r2, r6
 800475e:	4649      	mov	r1, r9
 8004760:	4640      	mov	r0, r8
 8004762:	6923      	ldr	r3, [r4, #16]
 8004764:	47d0      	blx	sl
 8004766:	3001      	adds	r0, #1
 8004768:	d0ad      	beq.n	80046c6 <_printf_i+0x15e>
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	079b      	lsls	r3, r3, #30
 800476e:	d413      	bmi.n	8004798 <_printf_i+0x230>
 8004770:	68e0      	ldr	r0, [r4, #12]
 8004772:	9b03      	ldr	r3, [sp, #12]
 8004774:	4298      	cmp	r0, r3
 8004776:	bfb8      	it	lt
 8004778:	4618      	movlt	r0, r3
 800477a:	e7a6      	b.n	80046ca <_printf_i+0x162>
 800477c:	2301      	movs	r3, #1
 800477e:	4632      	mov	r2, r6
 8004780:	4649      	mov	r1, r9
 8004782:	4640      	mov	r0, r8
 8004784:	47d0      	blx	sl
 8004786:	3001      	adds	r0, #1
 8004788:	d09d      	beq.n	80046c6 <_printf_i+0x15e>
 800478a:	3501      	adds	r5, #1
 800478c:	68e3      	ldr	r3, [r4, #12]
 800478e:	9903      	ldr	r1, [sp, #12]
 8004790:	1a5b      	subs	r3, r3, r1
 8004792:	42ab      	cmp	r3, r5
 8004794:	dcf2      	bgt.n	800477c <_printf_i+0x214>
 8004796:	e7eb      	b.n	8004770 <_printf_i+0x208>
 8004798:	2500      	movs	r5, #0
 800479a:	f104 0619 	add.w	r6, r4, #25
 800479e:	e7f5      	b.n	800478c <_printf_i+0x224>
 80047a0:	08004d66 	.word	0x08004d66
 80047a4:	08004d77 	.word	0x08004d77

080047a8 <__sflush_r>:
 80047a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80047ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ae:	0716      	lsls	r6, r2, #28
 80047b0:	4605      	mov	r5, r0
 80047b2:	460c      	mov	r4, r1
 80047b4:	d454      	bmi.n	8004860 <__sflush_r+0xb8>
 80047b6:	684b      	ldr	r3, [r1, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	dc02      	bgt.n	80047c2 <__sflush_r+0x1a>
 80047bc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80047be:	2b00      	cmp	r3, #0
 80047c0:	dd48      	ble.n	8004854 <__sflush_r+0xac>
 80047c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047c4:	2e00      	cmp	r6, #0
 80047c6:	d045      	beq.n	8004854 <__sflush_r+0xac>
 80047c8:	2300      	movs	r3, #0
 80047ca:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80047ce:	682f      	ldr	r7, [r5, #0]
 80047d0:	6a21      	ldr	r1, [r4, #32]
 80047d2:	602b      	str	r3, [r5, #0]
 80047d4:	d030      	beq.n	8004838 <__sflush_r+0x90>
 80047d6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80047d8:	89a3      	ldrh	r3, [r4, #12]
 80047da:	0759      	lsls	r1, r3, #29
 80047dc:	d505      	bpl.n	80047ea <__sflush_r+0x42>
 80047de:	6863      	ldr	r3, [r4, #4]
 80047e0:	1ad2      	subs	r2, r2, r3
 80047e2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80047e4:	b10b      	cbz	r3, 80047ea <__sflush_r+0x42>
 80047e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047e8:	1ad2      	subs	r2, r2, r3
 80047ea:	2300      	movs	r3, #0
 80047ec:	4628      	mov	r0, r5
 80047ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047f0:	6a21      	ldr	r1, [r4, #32]
 80047f2:	47b0      	blx	r6
 80047f4:	1c43      	adds	r3, r0, #1
 80047f6:	89a3      	ldrh	r3, [r4, #12]
 80047f8:	d106      	bne.n	8004808 <__sflush_r+0x60>
 80047fa:	6829      	ldr	r1, [r5, #0]
 80047fc:	291d      	cmp	r1, #29
 80047fe:	d82b      	bhi.n	8004858 <__sflush_r+0xb0>
 8004800:	4a28      	ldr	r2, [pc, #160]	@ (80048a4 <__sflush_r+0xfc>)
 8004802:	410a      	asrs	r2, r1
 8004804:	07d6      	lsls	r6, r2, #31
 8004806:	d427      	bmi.n	8004858 <__sflush_r+0xb0>
 8004808:	2200      	movs	r2, #0
 800480a:	6062      	str	r2, [r4, #4]
 800480c:	6922      	ldr	r2, [r4, #16]
 800480e:	04d9      	lsls	r1, r3, #19
 8004810:	6022      	str	r2, [r4, #0]
 8004812:	d504      	bpl.n	800481e <__sflush_r+0x76>
 8004814:	1c42      	adds	r2, r0, #1
 8004816:	d101      	bne.n	800481c <__sflush_r+0x74>
 8004818:	682b      	ldr	r3, [r5, #0]
 800481a:	b903      	cbnz	r3, 800481e <__sflush_r+0x76>
 800481c:	6560      	str	r0, [r4, #84]	@ 0x54
 800481e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004820:	602f      	str	r7, [r5, #0]
 8004822:	b1b9      	cbz	r1, 8004854 <__sflush_r+0xac>
 8004824:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004828:	4299      	cmp	r1, r3
 800482a:	d002      	beq.n	8004832 <__sflush_r+0x8a>
 800482c:	4628      	mov	r0, r5
 800482e:	f7ff fa9b 	bl	8003d68 <_free_r>
 8004832:	2300      	movs	r3, #0
 8004834:	6363      	str	r3, [r4, #52]	@ 0x34
 8004836:	e00d      	b.n	8004854 <__sflush_r+0xac>
 8004838:	2301      	movs	r3, #1
 800483a:	4628      	mov	r0, r5
 800483c:	47b0      	blx	r6
 800483e:	4602      	mov	r2, r0
 8004840:	1c50      	adds	r0, r2, #1
 8004842:	d1c9      	bne.n	80047d8 <__sflush_r+0x30>
 8004844:	682b      	ldr	r3, [r5, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0c6      	beq.n	80047d8 <__sflush_r+0x30>
 800484a:	2b1d      	cmp	r3, #29
 800484c:	d001      	beq.n	8004852 <__sflush_r+0xaa>
 800484e:	2b16      	cmp	r3, #22
 8004850:	d11d      	bne.n	800488e <__sflush_r+0xe6>
 8004852:	602f      	str	r7, [r5, #0]
 8004854:	2000      	movs	r0, #0
 8004856:	e021      	b.n	800489c <__sflush_r+0xf4>
 8004858:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800485c:	b21b      	sxth	r3, r3
 800485e:	e01a      	b.n	8004896 <__sflush_r+0xee>
 8004860:	690f      	ldr	r7, [r1, #16]
 8004862:	2f00      	cmp	r7, #0
 8004864:	d0f6      	beq.n	8004854 <__sflush_r+0xac>
 8004866:	0793      	lsls	r3, r2, #30
 8004868:	bf18      	it	ne
 800486a:	2300      	movne	r3, #0
 800486c:	680e      	ldr	r6, [r1, #0]
 800486e:	bf08      	it	eq
 8004870:	694b      	ldreq	r3, [r1, #20]
 8004872:	1bf6      	subs	r6, r6, r7
 8004874:	600f      	str	r7, [r1, #0]
 8004876:	608b      	str	r3, [r1, #8]
 8004878:	2e00      	cmp	r6, #0
 800487a:	ddeb      	ble.n	8004854 <__sflush_r+0xac>
 800487c:	4633      	mov	r3, r6
 800487e:	463a      	mov	r2, r7
 8004880:	4628      	mov	r0, r5
 8004882:	6a21      	ldr	r1, [r4, #32]
 8004884:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004888:	47e0      	blx	ip
 800488a:	2800      	cmp	r0, #0
 800488c:	dc07      	bgt.n	800489e <__sflush_r+0xf6>
 800488e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004892:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004896:	f04f 30ff 	mov.w	r0, #4294967295
 800489a:	81a3      	strh	r3, [r4, #12]
 800489c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800489e:	4407      	add	r7, r0
 80048a0:	1a36      	subs	r6, r6, r0
 80048a2:	e7e9      	b.n	8004878 <__sflush_r+0xd0>
 80048a4:	dfbffffe 	.word	0xdfbffffe

080048a8 <_fflush_r>:
 80048a8:	b538      	push	{r3, r4, r5, lr}
 80048aa:	690b      	ldr	r3, [r1, #16]
 80048ac:	4605      	mov	r5, r0
 80048ae:	460c      	mov	r4, r1
 80048b0:	b913      	cbnz	r3, 80048b8 <_fflush_r+0x10>
 80048b2:	2500      	movs	r5, #0
 80048b4:	4628      	mov	r0, r5
 80048b6:	bd38      	pop	{r3, r4, r5, pc}
 80048b8:	b118      	cbz	r0, 80048c2 <_fflush_r+0x1a>
 80048ba:	6a03      	ldr	r3, [r0, #32]
 80048bc:	b90b      	cbnz	r3, 80048c2 <_fflush_r+0x1a>
 80048be:	f7ff f813 	bl	80038e8 <__sinit>
 80048c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0f3      	beq.n	80048b2 <_fflush_r+0xa>
 80048ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80048cc:	07d0      	lsls	r0, r2, #31
 80048ce:	d404      	bmi.n	80048da <_fflush_r+0x32>
 80048d0:	0599      	lsls	r1, r3, #22
 80048d2:	d402      	bmi.n	80048da <_fflush_r+0x32>
 80048d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048d6:	f7ff fa30 	bl	8003d3a <__retarget_lock_acquire_recursive>
 80048da:	4628      	mov	r0, r5
 80048dc:	4621      	mov	r1, r4
 80048de:	f7ff ff63 	bl	80047a8 <__sflush_r>
 80048e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80048e4:	4605      	mov	r5, r0
 80048e6:	07da      	lsls	r2, r3, #31
 80048e8:	d4e4      	bmi.n	80048b4 <_fflush_r+0xc>
 80048ea:	89a3      	ldrh	r3, [r4, #12]
 80048ec:	059b      	lsls	r3, r3, #22
 80048ee:	d4e1      	bmi.n	80048b4 <_fflush_r+0xc>
 80048f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048f2:	f7ff fa23 	bl	8003d3c <__retarget_lock_release_recursive>
 80048f6:	e7dd      	b.n	80048b4 <_fflush_r+0xc>

080048f8 <__swhatbuf_r>:
 80048f8:	b570      	push	{r4, r5, r6, lr}
 80048fa:	460c      	mov	r4, r1
 80048fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004900:	4615      	mov	r5, r2
 8004902:	2900      	cmp	r1, #0
 8004904:	461e      	mov	r6, r3
 8004906:	b096      	sub	sp, #88	@ 0x58
 8004908:	da0c      	bge.n	8004924 <__swhatbuf_r+0x2c>
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	2100      	movs	r1, #0
 800490e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004912:	bf14      	ite	ne
 8004914:	2340      	movne	r3, #64	@ 0x40
 8004916:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800491a:	2000      	movs	r0, #0
 800491c:	6031      	str	r1, [r6, #0]
 800491e:	602b      	str	r3, [r5, #0]
 8004920:	b016      	add	sp, #88	@ 0x58
 8004922:	bd70      	pop	{r4, r5, r6, pc}
 8004924:	466a      	mov	r2, sp
 8004926:	f000 f893 	bl	8004a50 <_fstat_r>
 800492a:	2800      	cmp	r0, #0
 800492c:	dbed      	blt.n	800490a <__swhatbuf_r+0x12>
 800492e:	9901      	ldr	r1, [sp, #4]
 8004930:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004934:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004938:	4259      	negs	r1, r3
 800493a:	4159      	adcs	r1, r3
 800493c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004940:	e7eb      	b.n	800491a <__swhatbuf_r+0x22>

08004942 <__smakebuf_r>:
 8004942:	898b      	ldrh	r3, [r1, #12]
 8004944:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004946:	079d      	lsls	r5, r3, #30
 8004948:	4606      	mov	r6, r0
 800494a:	460c      	mov	r4, r1
 800494c:	d507      	bpl.n	800495e <__smakebuf_r+0x1c>
 800494e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004952:	6023      	str	r3, [r4, #0]
 8004954:	6123      	str	r3, [r4, #16]
 8004956:	2301      	movs	r3, #1
 8004958:	6163      	str	r3, [r4, #20]
 800495a:	b003      	add	sp, #12
 800495c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800495e:	466a      	mov	r2, sp
 8004960:	ab01      	add	r3, sp, #4
 8004962:	f7ff ffc9 	bl	80048f8 <__swhatbuf_r>
 8004966:	9f00      	ldr	r7, [sp, #0]
 8004968:	4605      	mov	r5, r0
 800496a:	4639      	mov	r1, r7
 800496c:	4630      	mov	r0, r6
 800496e:	f7ff fa65 	bl	8003e3c <_malloc_r>
 8004972:	b948      	cbnz	r0, 8004988 <__smakebuf_r+0x46>
 8004974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004978:	059a      	lsls	r2, r3, #22
 800497a:	d4ee      	bmi.n	800495a <__smakebuf_r+0x18>
 800497c:	f023 0303 	bic.w	r3, r3, #3
 8004980:	f043 0302 	orr.w	r3, r3, #2
 8004984:	81a3      	strh	r3, [r4, #12]
 8004986:	e7e2      	b.n	800494e <__smakebuf_r+0xc>
 8004988:	89a3      	ldrh	r3, [r4, #12]
 800498a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800498e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004992:	81a3      	strh	r3, [r4, #12]
 8004994:	9b01      	ldr	r3, [sp, #4]
 8004996:	6020      	str	r0, [r4, #0]
 8004998:	b15b      	cbz	r3, 80049b2 <__smakebuf_r+0x70>
 800499a:	4630      	mov	r0, r6
 800499c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049a0:	f000 f868 	bl	8004a74 <_isatty_r>
 80049a4:	b128      	cbz	r0, 80049b2 <__smakebuf_r+0x70>
 80049a6:	89a3      	ldrh	r3, [r4, #12]
 80049a8:	f023 0303 	bic.w	r3, r3, #3
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	81a3      	strh	r3, [r4, #12]
 80049b2:	89a3      	ldrh	r3, [r4, #12]
 80049b4:	431d      	orrs	r5, r3
 80049b6:	81a5      	strh	r5, [r4, #12]
 80049b8:	e7cf      	b.n	800495a <__smakebuf_r+0x18>

080049ba <memmove>:
 80049ba:	4288      	cmp	r0, r1
 80049bc:	b510      	push	{r4, lr}
 80049be:	eb01 0402 	add.w	r4, r1, r2
 80049c2:	d902      	bls.n	80049ca <memmove+0x10>
 80049c4:	4284      	cmp	r4, r0
 80049c6:	4623      	mov	r3, r4
 80049c8:	d807      	bhi.n	80049da <memmove+0x20>
 80049ca:	1e43      	subs	r3, r0, #1
 80049cc:	42a1      	cmp	r1, r4
 80049ce:	d008      	beq.n	80049e2 <memmove+0x28>
 80049d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049d8:	e7f8      	b.n	80049cc <memmove+0x12>
 80049da:	4601      	mov	r1, r0
 80049dc:	4402      	add	r2, r0
 80049de:	428a      	cmp	r2, r1
 80049e0:	d100      	bne.n	80049e4 <memmove+0x2a>
 80049e2:	bd10      	pop	{r4, pc}
 80049e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049ec:	e7f7      	b.n	80049de <memmove+0x24>

080049ee <_raise_r>:
 80049ee:	291f      	cmp	r1, #31
 80049f0:	b538      	push	{r3, r4, r5, lr}
 80049f2:	4605      	mov	r5, r0
 80049f4:	460c      	mov	r4, r1
 80049f6:	d904      	bls.n	8004a02 <_raise_r+0x14>
 80049f8:	2316      	movs	r3, #22
 80049fa:	6003      	str	r3, [r0, #0]
 80049fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004a00:	bd38      	pop	{r3, r4, r5, pc}
 8004a02:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004a04:	b112      	cbz	r2, 8004a0c <_raise_r+0x1e>
 8004a06:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004a0a:	b94b      	cbnz	r3, 8004a20 <_raise_r+0x32>
 8004a0c:	4628      	mov	r0, r5
 8004a0e:	f000 f853 	bl	8004ab8 <_getpid_r>
 8004a12:	4622      	mov	r2, r4
 8004a14:	4601      	mov	r1, r0
 8004a16:	4628      	mov	r0, r5
 8004a18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a1c:	f000 b83a 	b.w	8004a94 <_kill_r>
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d00a      	beq.n	8004a3a <_raise_r+0x4c>
 8004a24:	1c59      	adds	r1, r3, #1
 8004a26:	d103      	bne.n	8004a30 <_raise_r+0x42>
 8004a28:	2316      	movs	r3, #22
 8004a2a:	6003      	str	r3, [r0, #0]
 8004a2c:	2001      	movs	r0, #1
 8004a2e:	e7e7      	b.n	8004a00 <_raise_r+0x12>
 8004a30:	2100      	movs	r1, #0
 8004a32:	4620      	mov	r0, r4
 8004a34:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004a38:	4798      	blx	r3
 8004a3a:	2000      	movs	r0, #0
 8004a3c:	e7e0      	b.n	8004a00 <_raise_r+0x12>
	...

08004a40 <raise>:
 8004a40:	4b02      	ldr	r3, [pc, #8]	@ (8004a4c <raise+0xc>)
 8004a42:	4601      	mov	r1, r0
 8004a44:	6818      	ldr	r0, [r3, #0]
 8004a46:	f7ff bfd2 	b.w	80049ee <_raise_r>
 8004a4a:	bf00      	nop
 8004a4c:	20000018 	.word	0x20000018

08004a50 <_fstat_r>:
 8004a50:	b538      	push	{r3, r4, r5, lr}
 8004a52:	2300      	movs	r3, #0
 8004a54:	4d06      	ldr	r5, [pc, #24]	@ (8004a70 <_fstat_r+0x20>)
 8004a56:	4604      	mov	r4, r0
 8004a58:	4608      	mov	r0, r1
 8004a5a:	4611      	mov	r1, r2
 8004a5c:	602b      	str	r3, [r5, #0]
 8004a5e:	f7fb ff7b 	bl	8000958 <_fstat>
 8004a62:	1c43      	adds	r3, r0, #1
 8004a64:	d102      	bne.n	8004a6c <_fstat_r+0x1c>
 8004a66:	682b      	ldr	r3, [r5, #0]
 8004a68:	b103      	cbz	r3, 8004a6c <_fstat_r+0x1c>
 8004a6a:	6023      	str	r3, [r4, #0]
 8004a6c:	bd38      	pop	{r3, r4, r5, pc}
 8004a6e:	bf00      	nop
 8004a70:	20000340 	.word	0x20000340

08004a74 <_isatty_r>:
 8004a74:	b538      	push	{r3, r4, r5, lr}
 8004a76:	2300      	movs	r3, #0
 8004a78:	4d05      	ldr	r5, [pc, #20]	@ (8004a90 <_isatty_r+0x1c>)
 8004a7a:	4604      	mov	r4, r0
 8004a7c:	4608      	mov	r0, r1
 8004a7e:	602b      	str	r3, [r5, #0]
 8004a80:	f7fb ff79 	bl	8000976 <_isatty>
 8004a84:	1c43      	adds	r3, r0, #1
 8004a86:	d102      	bne.n	8004a8e <_isatty_r+0x1a>
 8004a88:	682b      	ldr	r3, [r5, #0]
 8004a8a:	b103      	cbz	r3, 8004a8e <_isatty_r+0x1a>
 8004a8c:	6023      	str	r3, [r4, #0]
 8004a8e:	bd38      	pop	{r3, r4, r5, pc}
 8004a90:	20000340 	.word	0x20000340

08004a94 <_kill_r>:
 8004a94:	b538      	push	{r3, r4, r5, lr}
 8004a96:	2300      	movs	r3, #0
 8004a98:	4d06      	ldr	r5, [pc, #24]	@ (8004ab4 <_kill_r+0x20>)
 8004a9a:	4604      	mov	r4, r0
 8004a9c:	4608      	mov	r0, r1
 8004a9e:	4611      	mov	r1, r2
 8004aa0:	602b      	str	r3, [r5, #0]
 8004aa2:	f7fb fefa 	bl	800089a <_kill>
 8004aa6:	1c43      	adds	r3, r0, #1
 8004aa8:	d102      	bne.n	8004ab0 <_kill_r+0x1c>
 8004aaa:	682b      	ldr	r3, [r5, #0]
 8004aac:	b103      	cbz	r3, 8004ab0 <_kill_r+0x1c>
 8004aae:	6023      	str	r3, [r4, #0]
 8004ab0:	bd38      	pop	{r3, r4, r5, pc}
 8004ab2:	bf00      	nop
 8004ab4:	20000340 	.word	0x20000340

08004ab8 <_getpid_r>:
 8004ab8:	f7fb bee8 	b.w	800088c <_getpid>

08004abc <_sbrk_r>:
 8004abc:	b538      	push	{r3, r4, r5, lr}
 8004abe:	2300      	movs	r3, #0
 8004ac0:	4d05      	ldr	r5, [pc, #20]	@ (8004ad8 <_sbrk_r+0x1c>)
 8004ac2:	4604      	mov	r4, r0
 8004ac4:	4608      	mov	r0, r1
 8004ac6:	602b      	str	r3, [r5, #0]
 8004ac8:	f7fb ff6c 	bl	80009a4 <_sbrk>
 8004acc:	1c43      	adds	r3, r0, #1
 8004ace:	d102      	bne.n	8004ad6 <_sbrk_r+0x1a>
 8004ad0:	682b      	ldr	r3, [r5, #0]
 8004ad2:	b103      	cbz	r3, 8004ad6 <_sbrk_r+0x1a>
 8004ad4:	6023      	str	r3, [r4, #0]
 8004ad6:	bd38      	pop	{r3, r4, r5, pc}
 8004ad8:	20000340 	.word	0x20000340

08004adc <memchr>:
 8004adc:	4603      	mov	r3, r0
 8004ade:	b510      	push	{r4, lr}
 8004ae0:	b2c9      	uxtb	r1, r1
 8004ae2:	4402      	add	r2, r0
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	d101      	bne.n	8004aee <memchr+0x12>
 8004aea:	2000      	movs	r0, #0
 8004aec:	e003      	b.n	8004af6 <memchr+0x1a>
 8004aee:	7804      	ldrb	r4, [r0, #0]
 8004af0:	3301      	adds	r3, #1
 8004af2:	428c      	cmp	r4, r1
 8004af4:	d1f6      	bne.n	8004ae4 <memchr+0x8>
 8004af6:	bd10      	pop	{r4, pc}

08004af8 <_realloc_r>:
 8004af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004afc:	4680      	mov	r8, r0
 8004afe:	4615      	mov	r5, r2
 8004b00:	460c      	mov	r4, r1
 8004b02:	b921      	cbnz	r1, 8004b0e <_realloc_r+0x16>
 8004b04:	4611      	mov	r1, r2
 8004b06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b0a:	f7ff b997 	b.w	8003e3c <_malloc_r>
 8004b0e:	b92a      	cbnz	r2, 8004b1c <_realloc_r+0x24>
 8004b10:	f7ff f92a 	bl	8003d68 <_free_r>
 8004b14:	2400      	movs	r4, #0
 8004b16:	4620      	mov	r0, r4
 8004b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b1c:	f000 f81a 	bl	8004b54 <_malloc_usable_size_r>
 8004b20:	4285      	cmp	r5, r0
 8004b22:	4606      	mov	r6, r0
 8004b24:	d802      	bhi.n	8004b2c <_realloc_r+0x34>
 8004b26:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004b2a:	d8f4      	bhi.n	8004b16 <_realloc_r+0x1e>
 8004b2c:	4629      	mov	r1, r5
 8004b2e:	4640      	mov	r0, r8
 8004b30:	f7ff f984 	bl	8003e3c <_malloc_r>
 8004b34:	4607      	mov	r7, r0
 8004b36:	2800      	cmp	r0, #0
 8004b38:	d0ec      	beq.n	8004b14 <_realloc_r+0x1c>
 8004b3a:	42b5      	cmp	r5, r6
 8004b3c:	462a      	mov	r2, r5
 8004b3e:	4621      	mov	r1, r4
 8004b40:	bf28      	it	cs
 8004b42:	4632      	movcs	r2, r6
 8004b44:	f7ff f8fb 	bl	8003d3e <memcpy>
 8004b48:	4621      	mov	r1, r4
 8004b4a:	4640      	mov	r0, r8
 8004b4c:	f7ff f90c 	bl	8003d68 <_free_r>
 8004b50:	463c      	mov	r4, r7
 8004b52:	e7e0      	b.n	8004b16 <_realloc_r+0x1e>

08004b54 <_malloc_usable_size_r>:
 8004b54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b58:	1f18      	subs	r0, r3, #4
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	bfbc      	itt	lt
 8004b5e:	580b      	ldrlt	r3, [r1, r0]
 8004b60:	18c0      	addlt	r0, r0, r3
 8004b62:	4770      	bx	lr

08004b64 <_init>:
 8004b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b66:	bf00      	nop
 8004b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b6a:	bc08      	pop	{r3}
 8004b6c:	469e      	mov	lr, r3
 8004b6e:	4770      	bx	lr

08004b70 <_fini>:
 8004b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b72:	bf00      	nop
 8004b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b76:	bc08      	pop	{r3}
 8004b78:	469e      	mov	lr, r3
 8004b7a:	4770      	bx	lr
