/* SPDX-License-Identifier: Apache-2.0 */
/* Copyright Â© 2019-2022 Tensil AI Company */

package tensil.tools.compiler

object SIMDDestination {
  val Output: Int    = 0x0
  val Register1: Int = 0x1
}
