# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Oct 15 2019 14:40:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.494028 : 0.859651 : 1.32205 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
Maximum Operating Frequency is: N/A


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
SS                 i_Tx_On             6829        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
SS                 i_Tx_On             6274                

 =====================================================================
                    End of Datasheet Report
 #####################################################################

 #####################################################################
                    6::Path Details for DataSheet
 =====================================================================


6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: i_Tx_On   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : i_Tx_On
Input Port       : SS
Pad to Pad Delay : 6829

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SS                                 Toggle_Pin_Test         0      0                  RISE  1       
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                  0      0                  RISE  1       
SS_ibuf_iopad/DOUT                 IO_PAD                  510    510                RISE  1       
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001  489    999                RISE  1       
I__5/I                             Odrv4                   0      999                RISE  1       
I__5/O                             Odrv4                   595    1594               RISE  1       
I__6/I                             IoSpan4Mux              0      1594               RISE  1       
I__6/O                             IoSpan4Mux              621    2215               RISE  1       
I__7/I                             LocalMux                0      2215               RISE  1       
I__7/O                             LocalMux                1097   3313               RISE  1       
I__8/I                             IoInMux                 0      3313               RISE  1       
I__8/O                             IoInMux                 661    3974               RISE  1       
i_Tx_On_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3974               RISE  1       
i_Tx_On_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  767    4741               FALL  1       
i_Tx_On_obuf_iopad/DIN             IO_PAD                  0      4741               FALL  1       
i_Tx_On_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2088   6829               FALL  1       
i_Tx_On                            Toggle_Pin_Test         0      6829               FALL  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: i_Tx_On   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : i_Tx_On
Input Port       : SS
Pad to Pad Delay : 6274

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SS                                 Toggle_Pin_Test         0      0                  FALL  1       
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                  0      0                  FALL  1       
SS_ibuf_iopad/DOUT                 IO_PAD                  460    460                FALL  1       
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001  489    949                FALL  1       
I__5/I                             Odrv4                   0      949                FALL  1       
I__5/O                             Odrv4                   648    1597               FALL  1       
I__6/I                             IoSpan4Mux              0      1597               FALL  1       
I__6/O                             IoSpan4Mux              740    2337               FALL  1       
I__7/I                             LocalMux                0      2337               FALL  1       
I__7/O                             LocalMux                767    3104               FALL  1       
I__8/I                             IoInMux                 0      3104               FALL  1       
I__8/O                             IoInMux                 502    3606               FALL  1       
i_Tx_On_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3606               FALL  1       
i_Tx_On_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  754    4360               RISE  1       
i_Tx_On_obuf_iopad/DIN             IO_PAD                  0      4360               RISE  1       
i_Tx_On_obuf_iopad/PACKAGEPIN:out  IO_PAD                  1914   6274               RISE  1       
i_Tx_On                            Toggle_Pin_Test         0      6274               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : i_Tx_On
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6511
---------------------------------------   ---- 
End-of-path arrival time (ps)             6511
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SS                                 Toggle_Pin_Test             0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                      0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT                 IO_PAD                    510               510   +INF  RISE       1
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001    489               999   +INF  FALL       1
I__5/I                             Odrv4                       0               999   +INF  FALL       1
I__5/O                             Odrv4                     648              1647   +INF  FALL       1
I__6/I                             IoSpan4Mux                  0              1647   +INF  FALL       1
I__6/O                             IoSpan4Mux                740              2387   +INF  FALL       1
I__7/I                             LocalMux                    0              2387   +INF  FALL       1
I__7/O                             LocalMux                  767              3154   +INF  FALL       1
I__8/I                             IoInMux                     0              3154   +INF  FALL       1
I__8/O                             IoInMux                   502              3656   +INF  FALL       1
i_Tx_On_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3656   +INF  FALL       1
i_Tx_On_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001    767              4423   +INF  FALL       1
i_Tx_On_obuf_iopad/DIN             IO_PAD                      0              4423   +INF  FALL       1
i_Tx_On_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              6511   +INF  FALL       1
i_Tx_On                            Toggle_Pin_Test             0              6511   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : i_Tx_On
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6511
---------------------------------------   ---- 
End-of-path arrival time (ps)             6511
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SS                                 Toggle_Pin_Test             0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                      0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT                 IO_PAD                    510               510   +INF  RISE       1
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001    489               999   +INF  FALL       1
I__5/I                             Odrv4                       0               999   +INF  FALL       1
I__5/O                             Odrv4                     648              1647   +INF  FALL       1
I__6/I                             IoSpan4Mux                  0              1647   +INF  FALL       1
I__6/O                             IoSpan4Mux                740              2387   +INF  FALL       1
I__7/I                             LocalMux                    0              2387   +INF  FALL       1
I__7/O                             LocalMux                  767              3154   +INF  FALL       1
I__8/I                             IoInMux                     0              3154   +INF  FALL       1
I__8/O                             IoInMux                   502              3656   +INF  FALL       1
i_Tx_On_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3656   +INF  FALL       1
i_Tx_On_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001    767              4423   +INF  FALL       1
i_Tx_On_obuf_iopad/DIN             IO_PAD                      0              4423   +INF  FALL       1
i_Tx_On_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              6511   +INF  FALL       1
i_Tx_On                            Toggle_Pin_Test             0              6511   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

