# Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
autoidx 99345
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1156.27-1156.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.28-1157.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1158.11-1158.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1160.27-1160.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.27-1161.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1162.30-1162.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1164.27-1164.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1165.28-1165.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.11-1166.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1153.11-1153.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1154.11-1154.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1168.27-1168.33"
  wire width 11 input 12 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.27-1169.33"
  wire width 18 input 13 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1170.30-1170.34"
  wire width 4 input 14 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CFG_ENABLE_F 4
  parameter \CFG_ENABLE_H 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1103.27-1103.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1104.28-1104.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1105.11-1105.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1107.27-1107.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1108.27-1108.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1109.30-1109.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.27-1111.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1112.28-1112.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.11-1113.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1098.11-1098.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1099.11-1099.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.11-1100.15"
  wire input 12 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1101.11-1101.15"
  wire input 13 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.27-1115.33"
  wire width 11 input 14 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1116.27-1116.33"
  wire width 18 input 15 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1117.30-1117.34"
  wire width 4 input 16 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1119.27-1119.33"
  wire width 11 input 17 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1120.28-1120.34"
  wire width 18 output 18 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.11-1121.15"
  wire input 19 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1123.27-1123.33"
  wire width 11 input 20 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.27-1124.33"
  wire width 18 input 21 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125.30-1125.34"
  wire width 4 input 22 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.27-1127.33"
  wire width 11 input 23 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1128.28-1128.34"
  wire width 18 output 24 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1129.11-1129.15"
  wire input 25 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1131.27-1131.33"
  wire width 11 input 26 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1132.27-1132.33"
  wire width 18 input 27 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1133.30-1133.34"
  wire width 4 input 28 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:195.14-195.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:196.14-196.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:193.14-193.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:194.14-194.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:199.14-199.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:216.14-216.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:197.14-197.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.14-198.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.14-215.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:188.15-188.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.15-205.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:192.39-192.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.39-209.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:190.15-190.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.15-207.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:184.15-184.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:201.15-201.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.14-200.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.14-217.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.15-186.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:191.39-191.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.39-208.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:189.15-189.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.15-206.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:247.14-247.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:248.14-248.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:245.14-245.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:246.14-246.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:251.14-251.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:249.14-249.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.14-250.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:240.15-240.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:244.38-244.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:242.15-242.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:236.15-236.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.14-252.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:238.15-238.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.38-243.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:241.15-241.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:294.15-294.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:293.15-293.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:295.16-295.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:273.15-273.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:272.15-272.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:270.15-270.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:274.14-274.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:312.15-312.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:308.15-308.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:310.15-310.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:313.20-313.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.15-309.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:334.15-334.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:330.15-330.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:331.15-331.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:329.15-329.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:332.22-332.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:328.15-328.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:335.16-335.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:354.15-354.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:357.15-357.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:358.16-358.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:352.15-352.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360.16-360.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:362.16-362.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.16-361.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:355.15-355.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:364.15-364.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:363.15-363.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.28-359.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:353.15-353.21"
  wire input 2 \RX_RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.9-1004.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.9-1005.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.10-1006.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.9-1017.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.9-1018.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019.10-1019.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1060.9-1060.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.9-1061.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062.10-1062.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.9-1063.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1075.9-1075.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.9-1076.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077.10-1077.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.9-1078.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.9-1031.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.9-1032.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.10-1033.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.9-1034.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.9-1045.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.9-1046.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.10-1047.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.9-1048.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:379.15-379.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.16-380.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:395.21-395.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:396.16-396.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:411.21-411.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:412.16-412.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:427.21-427.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:428.16-428.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:443.21-443.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:444.16-444.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:459.21-459.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:460.16-460.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10"
module \O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:552.15-552.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:554.16-554.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.15-528.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:531.16-531.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:529.15-529.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:503.15-503.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:508.16-508.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:506.16-506.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:504.15-504.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10"
module \O_BUF_DS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:480.15-480.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484.16-484.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.16-482.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:571.15-571.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:567.21-567.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:569.15-569.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:572.14-572.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.15-568.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:593.15-593.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:589.15-589.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.15-590.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:588.15-588.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:591.22-591.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:587.15-587.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.16-594.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:637.15-637.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.16-638.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:633.15-633.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:629.27-629.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:631.15-631.24"
  wire input 3 \LOAD_WORD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:634.15-634.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:635.16-635.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:640.15-640.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.15-639.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:636.16-636.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:630.15-630.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:610.15-610.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.14-611.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:613.15-613.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.15-612.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10"
module \PLL
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_POST_DIV 2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:659.15-659.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:660.14-660.21"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:661.14-661.26"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:662.14-662.26"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:663.14-663.26"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.14-665.18"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:658.15-658.21"
  wire input 1 \PLL_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.14-664.29"
  wire output 7 \SERDES_FAST_CLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.22-679.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:680.21-680.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:689.15-689.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.21-681.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:686.23-686.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:687.16-687.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:678.15-678.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.16-688.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:682.21-682.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:683.21-683.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.22-684.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:685.15-685.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.23-703.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:704.22-704.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.15-716.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.16-705.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:707.22-707.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:708.22-708.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:706.15-706.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:702.16-702.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:709.15-709.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:710.16-710.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:711.22-711.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.22-712.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:713.22-713.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:714.23-714.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.16-715.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.15-764.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729.22-729.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.21-730.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:731.21-731.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:765.16-765.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.21-732.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:733.21-733.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:734.15-734.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:735.21-735.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.16-736.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:737.21-737.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:738.15-738.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:739.22-739.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:740.21-740.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:741.21-741.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:742.21-742.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.21-743.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:744.15-744.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.21-745.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.16-746.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.21-747.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.15-748.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.22-749.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.15-750.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.22-751.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.16-752.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.23-753.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.22-754.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:755.16-755.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.15-756.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.22-757.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:758.16-758.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:759.22-759.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:760.15-760.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:761.16-761.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:762.21-762.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.15-763.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.15-813.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.22-778.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.21-779.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.21-780.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:814.16-814.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.21-781.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:782.21-782.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:783.15-783.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:784.21-784.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:785.16-785.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:786.21-786.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:787.15-787.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:788.22-788.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:789.21-789.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790.21-790.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.21-791.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.21-792.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.15-793.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.21-794.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.16-795.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.21-796.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.15-797.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.22-798.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.15-799.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.22-800.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:801.16-801.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:802.23-802.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:803.22-803.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804.16-804.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.15-805.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:806.22-806.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:807.16-807.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:808.22-808.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.15-809.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.16-810.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811.21-811.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.15-812.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.22-828.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.15-829.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.21-827.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.15-830.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.15-845.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.15-846.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.23-844.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.22-843.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:864.15-864.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.15-859.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.14-860.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.15-861.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.14-862.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.14-863.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:882.14-882.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.20-880.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.14-881.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:918.22-918.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:936.22-936.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:919.22-919.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:937.22-937.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:916.21-916.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:934.21-934.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:917.21-917.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:935.21-935.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:913.15-913.21"
  wire input 5 \CLK_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:932.15-932.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:915.15-915.21"
  wire input 6 \CLK_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:933.15-933.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:924.21-924.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:942.21-942.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:926.21-926.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.21-944.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:910.15-910.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.15-930.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.15-911.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:931.15-931.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:925.20-925.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.20-943.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:927.20-927.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.20-945.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:920.22-920.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:938.22-938.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:922.22-922.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:940.22-940.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:908.15-908.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:928.15-928.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.15-909.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.15-929.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:921.21-921.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.21-939.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:923.21-923.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:941.21-941.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:975.22-975.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:976.22-976.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:973.21-973.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.21-974.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:970.15-970.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.15-972.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.21-983.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:967.15-967.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:968.15-968.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.20-982.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:984.20-984.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:977.22-977.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.22-979.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.15-965.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.15-966.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978.21-978.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.21-980.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_INIT_VALUE 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1217.27-1217.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1214.11-1214.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1212.11-1212.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1218.28-1218.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1219.11-1219.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1215.11-1215.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1221.27-1221.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1213.11-1213.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1222.27-1222.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1223.30-1223.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:24.1-847.10"
module \lpif
  parameter \AIB_VERSION 2
  parameter \AIB_GENERATION 2
  parameter \AIB_LANES 4
  parameter \AIB_BITS_PER_LANE 80
  parameter \AIB_CLOCK_RATE 2000
  parameter \LPIF_CLOCK_RATE 2000
  parameter \LPIF_DATA_WIDTH 32
  parameter \LPIF_PIPELINE_STAGES 0
  parameter \MEM_CACHE_STREAM_ID 8'00000001
  parameter \IO_STREAM_ID 8'00000010
  parameter \ARB_MUX_STREAM_ID 8'00000011
  parameter \PTM_RX_DELAY 4
  parameter \LPIF_PL_PROTOCOL 3'100
  parameter \LPIF_IS_HOST 1'0
  wire $abc$20155$auto$opt_dff.cc:195:make_patterns_logic$11812
  wire $abc$20155$auto$opt_dff.cc:195:make_patterns_logic$12185
  wire $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
  attribute \keep 1
  wire $abc$20155$auto$rtlil.cc:2506:Not$11840
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1296.44-1296.58"
  wire $abc$20155$flatten\lpif_ctl_i.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1296$289_Y
  wire $abc$20155$li671_li671
  attribute \keep 1
  wire $abc$20155$lo661
  wire $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
  wire $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
  wire $abc$25235$auto$opt_dff.cc:220:make_patterns_logic$12140
  wire $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
  wire $abc$25339$li00_li00
  wire $abc$25339$li01_li01
  wire $abc$25339$li02_li02
  wire $abc$25339$li03_li03
  wire $abc$25339$li04_li04
  wire $abc$25339$li05_li05
  wire $abc$25339$li06_li06
  wire $abc$25339$li07_li07
  wire $abc$25339$li08_li08
  wire $abc$25339$li09_li09
  wire $abc$25339$li10_li10
  wire $abc$25339$li11_li11
  wire $abc$25339$li12_li12
  wire $abc$25339$li13_li13
  wire $abc$25339$li14_li14
  wire $abc$25339$li15_li15
  wire $abc$25441$auto$opt_dff.cc:220:make_patterns_logic$12070
  wire $abc$25512$auto$opt_dff.cc:220:make_patterns_logic$11884
  wire $abc$25581$auto$opt_dff.cc:220:make_patterns_logic$12201
  wire $abc$25622$auto$opt_dff.cc:220:make_patterns_logic$12043
  wire $abc$25659$auto$opt_dff.cc:220:make_patterns_logic$11853
  wire $abc$25691$auto$opt_dff.cc:195:make_patterns_logic$12188
  wire $abc$25712$auto$opt_dff.cc:220:make_patterns_logic$12153
  attribute \keep 1
  wire $abc$25712$lo1
  wire $abc$25729$auto$opt_dff.cc:220:make_patterns_logic$12095
  wire $abc$25752$auto$opt_dff.cc:220:make_patterns_logic$12174
  wire $abc$25767$auto$opt_dff.cc:220:make_patterns_logic$12204
  wire $abc$25791$auto$opt_dff.cc:195:make_patterns_logic$12214
  wire $abc$25801$auto$opt_dff.cc:195:make_patterns_logic$12143
  wire $abc$25819$auto$opt_dff.cc:195:make_patterns_logic$12146
  wire $abc$25824$auto$opt_dff.cc:220:make_patterns_logic$12211
  wire $abc$36955$li004_li004
  wire $abc$36955$li007_li007
  wire $abc$36955$li044_li044
  wire $abc$36955$li046_li046
  wire $abc$36955$li048_li048
  wire $abc$36955$li050_li050
  wire $abc$36955$li052_li052
  wire $abc$36955$li054_li054
  wire $abc$36955$li056_li056
  wire $abc$36955$li058_li058
  wire $abc$36955$li060_li060
  wire $abc$36955$li062_li062
  wire $abc$36955$li064_li064
  wire $abc$36955$li066_li066
  wire $abc$36955$li068_li068
  wire $abc$36955$li070_li070
  wire $abc$36955$li072_li072
  wire $abc$36955$li074_li074
  wire $abc$36955$li076_li076
  wire $abc$36955$li078_li078
  wire $abc$36955$li080_li080
  wire $abc$36955$li082_li082
  wire $abc$36955$li084_li084
  wire $abc$36955$li086_li086
  wire $abc$36955$li088_li088
  wire $abc$36955$li090_li090
  wire $abc$36955$li092_li092
  wire $abc$36955$li094_li094
  wire $abc$36955$li096_li096
  wire $abc$36955$li098_li098
  wire $abc$36955$li100_li100
  wire $abc$36955$li102_li102
  wire $abc$36955$li104_li104
  wire $abc$36955$li106_li106
  wire $abc$36955$li108_li108
  wire $abc$36955$li110_li110
  wire $abc$36955$li112_li112
  wire $abc$36955$li114_li114
  wire $abc$36955$li116_li116
  wire $abc$36955$li118_li118
  wire $abc$36955$li120_li120
  wire $abc$36955$li122_li122
  wire $abc$36955$li124_li124
  wire $abc$36955$li126_li126
  wire $abc$36955$li128_li128
  wire $abc$36955$li130_li130
  wire $abc$36955$li132_li132
  wire $abc$36955$li134_li134
  wire $abc$36955$li136_li136
  wire $abc$36955$li138_li138
  wire $abc$36955$li140_li140
  wire $abc$36955$li142_li142
  wire $abc$36955$li144_li144
  wire $abc$36955$li146_li146
  wire $abc$36955$li148_li148
  wire $abc$36955$li150_li150
  wire $abc$36955$li152_li152
  wire $abc$36955$li154_li154
  wire $abc$36955$li156_li156
  wire $abc$36955$li158_li158
  wire $abc$36955$li160_li160
  wire $abc$36955$li162_li162
  wire $abc$36955$li164_li164
  wire $abc$36955$li166_li166
  wire $abc$36955$li168_li168
  wire $abc$36955$li170_li170
  wire $abc$36955$li172_li172
  wire $abc$36955$li174_li174
  wire $abc$36955$li176_li176
  wire $abc$36955$li178_li178
  wire $abc$36955$li180_li180
  wire $abc$36955$li182_li182
  wire $abc$36955$li184_li184
  wire $abc$36955$li186_li186
  wire $abc$36955$li188_li188
  wire $abc$36955$li190_li190
  wire $abc$36955$li192_li192
  wire $abc$36955$li194_li194
  wire $abc$36955$li196_li196
  wire $abc$36955$li198_li198
  wire $abc$36955$li200_li200
  wire $abc$36955$li202_li202
  wire $abc$36955$li204_li204
  wire $abc$36955$li206_li206
  wire $abc$36955$li208_li208
  wire $abc$36955$li210_li210
  wire $abc$36955$li212_li212
  wire $abc$36955$li214_li214
  wire $abc$36955$li216_li216
  wire $abc$36955$li218_li218
  wire $abc$36955$li220_li220
  wire $abc$36955$li222_li222
  wire $abc$36955$li224_li224
  wire $abc$36955$li226_li226
  wire $abc$36955$li228_li228
  wire $abc$36955$li230_li230
  wire $abc$36955$li232_li232
  wire $abc$36955$li234_li234
  wire $abc$36955$li236_li236
  wire $abc$36955$li238_li238
  wire $abc$36955$li240_li240
  wire $abc$36955$li242_li242
  wire $abc$36955$li244_li244
  wire $abc$36955$li246_li246
  wire $abc$36955$li248_li248
  wire $abc$36955$li250_li250
  wire $abc$36955$li252_li252
  wire $abc$36955$li254_li254
  wire $abc$36955$li256_li256
  wire $abc$36955$li258_li258
  wire $abc$36955$li260_li260
  wire $abc$36955$li262_li262
  wire $abc$36955$li264_li264
  wire $abc$36955$li266_li266
  wire $abc$36955$li268_li268
  wire $abc$36955$li270_li270
  wire $abc$36955$li272_li272
  wire $abc$36955$li274_li274
  wire $abc$36955$li276_li276
  wire $abc$36955$li278_li278
  wire $abc$36955$li280_li280
  wire $abc$36955$li282_li282
  wire $abc$36955$li284_li284
  wire $abc$36955$li286_li286
  wire $abc$36955$li288_li288
  wire $abc$36955$li290_li290
  wire $abc$36955$li292_li292
  wire $abc$36955$li294_li294
  wire $abc$36955$li296_li296
  wire $abc$36955$li298_li298
  wire $abc$36955$li300_li300
  wire $abc$36955$li302_li302
  wire $abc$36955$li304_li304
  wire $abc$36955$li306_li306
  wire $abc$36955$li308_li308
  wire $abc$36955$li310_li310
  wire $abc$36955$li312_li312
  wire $abc$36955$li314_li314
  wire $abc$36955$li316_li316
  wire $abc$36955$li318_li318
  wire $abc$36955$li320_li320
  wire $abc$36955$li322_li322
  wire $abc$36955$li324_li324
  wire $abc$36955$li326_li326
  wire $abc$36955$li328_li328
  wire $abc$36955$li330_li330
  wire $abc$36955$li332_li332
  wire $abc$36955$li334_li334
  wire $abc$36955$li336_li336
  wire $abc$36955$li338_li338
  wire $abc$36955$li340_li340
  wire $abc$36955$li342_li342
  wire $abc$36955$li344_li344
  wire $abc$36955$li346_li346
  wire $abc$36955$li348_li348
  wire $abc$36955$li350_li350
  wire $abc$36955$li352_li352
  wire $abc$36955$li354_li354
  wire $abc$36955$li356_li356
  wire $abc$36955$li358_li358
  wire $abc$36955$li360_li360
  wire $abc$36955$li362_li362
  wire $abc$36955$li364_li364
  wire $abc$36955$li366_li366
  wire $abc$36955$li368_li368
  wire $abc$36955$li370_li370
  wire $abc$36955$li372_li372
  wire $abc$36955$li374_li374
  wire $abc$36955$li376_li376
  wire $abc$36955$li378_li378
  wire $abc$36955$li380_li380
  wire $abc$36955$li382_li382
  wire $abc$36955$li384_li384
  wire $abc$36955$li386_li386
  wire $abc$36955$li388_li388
  wire $abc$36955$li390_li390
  wire $abc$36955$li392_li392
  wire $abc$36955$li394_li394
  wire $abc$36955$li396_li396
  wire $abc$36955$li398_li398
  wire $abc$36955$li400_li400
  wire $abc$36955$li402_li402
  wire $abc$36955$li404_li404
  wire $abc$36955$li406_li406
  wire $abc$36955$li408_li408
  wire $abc$36955$li410_li410
  wire $abc$36955$li412_li412
  wire $abc$36955$li414_li414
  wire $abc$36955$li416_li416
  wire $abc$36955$li418_li418
  wire $abc$36955$li420_li420
  wire $abc$36955$li422_li422
  wire $abc$36955$li424_li424
  wire $abc$36955$li426_li426
  wire $abc$36955$li428_li428
  wire $abc$36955$li430_li430
  wire $abc$36955$li432_li432
  wire $abc$36955$li434_li434
  wire $abc$36955$li436_li436
  wire $abc$36955$li438_li438
  wire $abc$36955$li440_li440
  wire $abc$36955$li442_li442
  wire $abc$36955$li444_li444
  wire $abc$36955$li446_li446
  wire $abc$36955$li448_li448
  wire $abc$36955$li450_li450
  wire $abc$36955$li452_li452
  wire $abc$36955$li454_li454
  wire $abc$36955$li456_li456
  wire $abc$36955$li458_li458
  wire $abc$36955$li460_li460
  wire $abc$36955$li462_li462
  wire $abc$36955$li464_li464
  wire $abc$36955$li466_li466
  wire $abc$36955$li468_li468
  wire $abc$36955$li470_li470
  wire $abc$36955$li472_li472
  wire $abc$36955$li474_li474
  wire $abc$36955$li476_li476
  wire $abc$36955$li478_li478
  wire $abc$36955$li480_li480
  wire $abc$36955$li482_li482
  wire $abc$36955$li484_li484
  wire $abc$36955$li486_li486
  wire $abc$36955$li488_li488
  wire $abc$36955$li490_li490
  wire $abc$36955$li492_li492
  wire $abc$36955$li494_li494
  wire $abc$36955$li496_li496
  wire $abc$36955$li498_li498
  wire $abc$36955$li500_li500
  wire $abc$36955$li502_li502
  wire $abc$36955$li504_li504
  wire $abc$36955$li506_li506
  wire $abc$36955$li508_li508
  wire $abc$36955$li510_li510
  wire $abc$36955$li512_li512
  wire $abc$36955$li514_li514
  wire $abc$36955$li516_li516
  wire $abc$36955$li518_li518
  wire $abc$36955$li520_li520
  wire $abc$36955$li522_li522
  wire $abc$36955$li524_li524
  wire $abc$36955$li526_li526
  wire $abc$36955$li528_li528
  wire $abc$36955$li530_li530
  wire $abc$36955$li532_li532
  wire $abc$36955$li534_li534
  wire $abc$36955$li536_li536
  wire $abc$36955$li538_li538
  wire $abc$36955$li540_li540
  wire $abc$36955$li542_li542
  wire $abc$36955$li544_li544
  wire $abc$36955$li546_li546
  wire $abc$36955$li548_li548
  wire $abc$36955$li550_li550
  wire $abc$36955$li552_li552
  wire $abc$36955$li554_li554
  wire $abc$36955$li556_li556
  wire $abc$36955$li558_li558
  wire $abc$36955$li560_li560
  wire $abc$36955$li562_li562
  wire $abc$36955$li564_li564
  wire $abc$36955$li566_li566
  wire $abc$36955$li568_li568
  wire $abc$36955$li570_li570
  wire $abc$36955$li572_li572
  wire $abc$36955$li574_li574
  wire $abc$36955$li576_li576
  wire $abc$36955$li578_li578
  wire $abc$36955$li580_li580
  wire $abc$36955$li582_li582
  wire $abc$36955$li584_li584
  wire $abc$36955$li586_li586
  wire $abc$36955$li588_li588
  wire $abc$36955$li592_li592
  wire $abc$36955$li593_li593
  wire $abc$36955$li594_li594
  wire $abc$36955$li595_li595
  wire $abc$36955$li598_li598
  wire $abc$36955$li599_li599
  wire $abc$36955$li600_li600
  wire $abc$36955$li601_li601
  wire $abc$36955$li602_li602
  wire $abc$36955$li603_li603
  wire $abc$36955$li604_li604
  wire $abc$36955$li605_li605
  wire $abc$36955$li606_li606
  wire $abc$36955$li607_li607
  wire $abc$36955$li611_li611
  wire $abc$36955$li613_li613
  wire $abc$36955$li614_li614
  wire $abc$36955$li615_li615
  wire $abc$36955$li616_li616
  wire $abc$36955$li617_li617
  wire $abc$36955$li618_li618
  wire $abc$36955$li619_li619
  wire $abc$36955$li620_li620
  wire $abc$36955$li621_li621
  wire $abc$36955$li622_li622
  wire $abc$36955$li623_li623
  wire $abc$36955$li624_li624
  wire $abc$36955$li625_li625
  wire $abc$36955$li626_li626
  wire $abc$36955$li627_li627
  wire $abc$36955$li628_li628
  wire $abc$36955$li629_li629
  wire $abc$36955$li630_li630
  wire $abc$36955$li632_li632
  wire $abc$36955$li637_li637
  wire $abc$36955$li638_li638
  wire $abc$36955$li639_li639
  wire $abc$36955$li640_li640
  wire $abc$36955$li641_li641
  wire $abc$36955$li642_li642
  wire $abc$36955$li643_li643
  wire $abc$36955$li644_li644
  wire $abc$36955$li649_li649
  wire $abc$36955$li650_li650
  wire $abc$36955$li655_li655
  wire $abc$36955$li656_li656
  wire $abc$36955$li657_li657
  wire $abc$36955$li658_li658
  wire $abc$36955$li659_li659
  wire $abc$36955$li660_li660
  wire $abc$36955$li661_li661
  wire $abc$36955$li662_li662
  wire $abc$36955$li663_li663
  wire $abc$36955$li664_li664
  wire $abc$36955$li666_li666
  wire $abc$36955$li667_li667
  wire $abc$36955$li668_li668
  wire $abc$36955$li669_li669
  wire $abc$41632$li00_li00
  wire $abc$41632$li01_li01
  wire $abc$41632$li02_li02
  wire $abc$41632$li03_li03
  wire $abc$41632$li04_li04
  wire $abc$41632$li05_li05
  wire $abc$41632$li06_li06
  wire $abc$41632$li07_li07
  wire $abc$41632$li08_li08
  wire $abc$41632$li09_li09
  wire $abc$41632$li10_li10
  wire $abc$41632$li11_li11
  wire $abc$41632$li12_li12
  wire $abc$41632$li13_li13
  wire $abc$41632$li14_li14
  wire $abc$41632$li15_li15
  wire $abc$41746$li0_li0
  wire $abc$41746$li1_li1
  wire $abc$41746$li2_li2
  wire $abc$41746$li3_li3
  wire $abc$41840$li0_li0
  wire $abc$41840$li1_li1
  wire $abc$41840$li2_li2
  wire $abc$41840$li3_li3
  wire $abc$41922$li0_li0
  wire $abc$41922$li1_li1
  wire $abc$41922$li2_li2
  wire $abc$41922$li3_li3
  wire $abc$41922$li4_li4
  wire $abc$42086$li0_li0
  wire $abc$42086$li1_li1
  wire $abc$42086$li2_li2
  wire $abc$42125$li0_li0
  wire $abc$42239$li0_li0
  wire $abc$42239$li1_li1
  wire $abc$42259$li0_li0
  wire $abc$42275$li0_li0
  wire $abc$42291$li0_li0
  wire $abc$42291$li1_li1
  wire $abc$42291$li2_li2
  wire $abc$42306$li0_li0
  wire $abc$42316$li0_li0
  wire $abc$42326$li0_li0
  wire $abc$42336$li0_li0
  wire $abc$42336$li1_li1
  wire $abc$42336$li2_li2
  wire $abc$42356$li0_li0
  wire $abc$96097$new_new_n1833__
  wire $abc$96097$new_new_n1837__
  wire $abc$96097$new_new_n2080__
  wire $abc$96097$new_new_n2081__
  wire $abc$96097$new_new_n2082__
  wire $abc$96097$new_new_n2083__
  wire $abc$96097$new_new_n2097__
  wire $abc$96097$new_new_n2098__
  wire $abc$96097$new_new_n2099__
  wire $abc$96097$new_new_n2100__
  wire $abc$96097$new_new_n2101__
  wire $abc$96097$new_new_n2102__
  wire $abc$96097$new_new_n2103__
  wire $abc$96097$new_new_n2106__
  wire $abc$96097$new_new_n2107__
  wire $abc$96097$new_new_n2108__
  wire $abc$96097$new_new_n2124__
  wire $abc$96097$new_new_n2125__
  wire $abc$96097$new_new_n2126__
  wire $abc$96097$new_new_n2129__
  wire $abc$96097$new_new_n2130__
  wire $abc$96097$new_new_n2136__
  wire $abc$96097$new_new_n2138__
  wire $abc$96097$new_new_n2142__
  wire $abc$96097$new_new_n2146__
  wire $abc$96097$new_new_n2151__
  wire $abc$96097$new_new_n2152__
  wire $abc$96097$new_new_n2153__
  wire $abc$96097$new_new_n2154__
  wire $abc$96097$new_new_n2155__
  wire $abc$96097$new_new_n2157__
  wire $abc$96097$new_new_n2159__
  wire $abc$96097$new_new_n2160__
  wire $abc$96097$new_new_n2165__
  wire $abc$96097$new_new_n2166__
  wire $abc$96097$new_new_n2168__
  wire $abc$96097$new_new_n2169__
  wire $abc$96097$new_new_n2171__
  wire $abc$96097$new_new_n2172__
  wire $abc$96097$new_new_n2178__
  wire $abc$96097$new_new_n2179__
  wire $abc$96097$new_new_n2180__
  wire $abc$96097$new_new_n2181__
  wire $abc$96097$new_new_n2182__
  wire $abc$96097$new_new_n2183__
  wire $abc$96097$new_new_n2185__
  wire $abc$96097$new_new_n2186__
  wire $abc$96097$new_new_n2187__
  wire $abc$96097$new_new_n2188__
  wire $abc$96097$new_new_n2191__
  wire $abc$96097$new_new_n2192__
  wire $abc$96097$new_new_n2194__
  wire $abc$96097$new_new_n2195__
  wire $abc$96097$new_new_n2197__
  wire $abc$96097$new_new_n2198__
  wire $abc$96097$new_new_n2199__
  wire $abc$96097$new_new_n2200__
  wire $abc$96097$new_new_n2201__
  wire $abc$96097$new_new_n2203__
  wire $abc$96097$new_new_n2204__
  wire $abc$96097$new_new_n2205__
  wire $abc$96097$new_new_n2213__
  wire $abc$96097$new_new_n2214__
  wire $abc$96097$new_new_n2215__
  wire $abc$96097$new_new_n2216__
  wire $abc$96097$new_new_n2217__
  wire $abc$96097$new_new_n2218__
  wire $abc$96097$new_new_n2219__
  wire $abc$96097$new_new_n2220__
  wire $abc$96097$new_new_n2221__
  wire $abc$96097$new_new_n2223__
  wire $abc$96097$new_new_n2224__
  wire $abc$96097$new_new_n2225__
  wire $abc$96097$new_new_n2226__
  wire $abc$96097$new_new_n2227__
  wire $abc$96097$new_new_n2228__
  wire $abc$96097$new_new_n2235__
  wire $abc$96097$new_new_n2236__
  wire $abc$96097$new_new_n2242__
  wire $abc$96097$new_new_n2268__
  wire $abc$96097$new_new_n2269__
  wire $abc$96097$new_new_n2270__
  wire $abc$96097$new_new_n2274__
  wire $abc$96097$new_new_n2276__
  wire $abc$96097$new_new_n2277__
  wire $abc$96097$new_new_n2278__
  wire $abc$96097$new_new_n2279__
  wire $abc$96097$new_new_n2280__
  wire $abc$96097$new_new_n2282__
  wire $abc$96097$new_new_n2283__
  wire $abc$96097$new_new_n2284__
  wire $abc$96097$new_new_n2285__
  wire $abc$96097$new_new_n2289__
  wire $abc$96097$new_new_n2290__
  wire $abc$96097$new_new_n2291__
  wire $abc$96097$new_new_n2293__
  wire $abc$96097$new_new_n2294__
  wire $abc$96097$new_new_n2295__
  wire $abc$96097$new_new_n2296__
  wire $abc$96097$new_new_n2297__
  wire $abc$96097$new_new_n2298__
  wire $abc$96097$new_new_n2300__
  wire $abc$96097$new_new_n2302__
  wire $abc$96097$new_new_n2303__
  wire $abc$96097$new_new_n2304__
  wire $abc$96097$new_new_n2305__
  wire $abc$96097$new_new_n2307__
  wire $abc$96097$new_new_n2308__
  wire $abc$96097$new_new_n2310__
  wire $abc$96097$new_new_n2313__
  wire $abc$96097$new_new_n2316__
  wire $abc$96097$new_new_n2318__
  wire $abc$96097$new_new_n2320__
  wire $abc$96097$new_new_n2321__
  wire $abc$96097$new_new_n2322__
  wire $abc$96097$new_new_n2330__
  wire $abc$96097$new_new_n2331__
  wire $abc$96097$new_new_n2332__
  wire $abc$96097$new_new_n2333__
  wire $abc$96097$new_new_n2334__
  wire $abc$96097$new_new_n2335__
  wire $abc$96097$new_new_n2336__
  wire $abc$96097$new_new_n2337__
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56"
  wire $abc$96097$techmap$techmap71176$abc$42372$auto$blifparse.cc:377:parse_blif$42373.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$71118_Y
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56"
  wire $abc$96097$techmap$techmap71177$abc$42367$auto$blifparse.cc:377:parse_blif$42368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$71118_Y
  wire $iopadmap$align_done
  wire $iopadmap$align_err
  wire width 320 $iopadmap$data_in_f
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 16 $iopadmap$delay_x_value
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 16 $iopadmap$delay_y_value
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 16 $iopadmap$delay_z_value
  attribute \unused_bits "1 77 81 157 161 237 241 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319"
  wire width 320 $iopadmap$dout
  attribute \unused_bits "0"
  wire $iopadmap$dual_mode_select
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$fifo_empty
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$fifo_full
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$fifo_pempty
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$fifo_pfull
  attribute \unused_bits "0"
  wire $iopadmap$fs_mac_rdy
  wire $iopadmap$i_conf_done
  wire $iopadmap$lclk
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 $iopadmap$lp_cfg
  attribute \unused_bits "0"
  wire $iopadmap$lp_cfg_vld
  wire width 16 $iopadmap$lp_crc
  wire $iopadmap$lp_crc_valid
  wire width 256 $iopadmap$lp_data
  attribute \unused_bits "0"
  wire $iopadmap$lp_device_present
  wire $iopadmap$lp_exit_cg_ack
  attribute \unused_bits "0"
  wire $iopadmap$lp_flushed_all
  attribute \unused_bits "0"
  wire $iopadmap$lp_force_detect
  wire $iopadmap$lp_irdy
  wire $iopadmap$lp_linkerror
  attribute \unused_bits "0 1"
  wire width 2 $iopadmap$lp_pri
  attribute \unused_bits "0"
  wire $iopadmap$lp_rcvd_crc_err
  wire $iopadmap$lp_stallack
  wire width 4 $iopadmap$lp_state_req
  wire width 8 $iopadmap$lp_stream
  wire $iopadmap$lp_tmstmp
  wire width 8 $iopadmap$lp_tmstmp_stream
  wire $iopadmap$lp_valid
  wire $iopadmap$lp_wake_req
  wire $iopadmap$lpbk_en
  attribute \unused_bits "0"
  wire $iopadmap$m_gen2_mode
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$m_rxfifo_align_done
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$ms_rx_transfer_en
  wire width 4 $iopadmap$ms_tx_transfer_en
  wire $iopadmap$pl_phyinl1
  wire $iopadmap$pl_phyinl2
  wire $iopadmap$pl_phyinrecenter
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$power_on_reset
  wire width 2 $iopadmap$remote_rate
  wire $iopadmap$reset
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$sl_rx_transfer_en
  wire width 4 $iopadmap$sl_tx_transfer_en
  wire width 16 $iopadmap$tx_stb_intv
  wire width 4 $iopadmap$wa_error
  attribute \unused_bits "0 1 2 3"
  wire width 4 $iopadmap$wa_error_cnt
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:129.53-129.63"
  wire input 78 \align_done
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:130.53-130.62"
  wire input 79 \align_err
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:135.53-135.62"
  wire output 84 \align_fly
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:111.53-111.62"
  wire width 320 output 62 \data_in_f
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:150.53-150.66"
  wire width 16 input 98 \delay_x_value
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:151.53-151.66"
  wire width 16 input 99 \delay_y_value
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:152.53-152.66"
  wire width 16 input 100 \delay_z_value
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:126.53-126.57"
  wire width 320 input 77 \dout
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:122.53-122.69"
  wire input 73 \dual_mode_select
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:133.53-133.63"
  wire width 4 input 82 \fifo_empty
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:144.53-144.67"
  wire width 3 output 93 \fifo_empty_val
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:131.53-131.62"
  wire width 4 input 80 \fifo_full
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:142.53-142.66"
  wire width 6 output 91 \fifo_full_val
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:134.53-134.64"
  wire width 4 input 83 \fifo_pempty
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:145.53-145.68"
  wire width 3 output 94 \fifo_pempty_val
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:132.53-132.63"
  wire width 4 input 81 \fifo_pfull
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:143.53-143.67"
  wire width 6 output 92 \fifo_pfull_val
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:113.53-113.63"
  wire input 64 \fs_mac_rdy
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:124.53-124.64"
  wire input 75 \i_conf_done
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:45.53-45.57"
  wire input 1 \lclk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:98.53-98.59"
  wire width 8 input 52 \lp_cfg
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:99.53-99.63"
  wire input 53 \lp_cfg_vld
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:107.53-107.63"
  wire input 60 \lp_clk_ack
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:103.53-103.59"
  wire width 16 input 56 \lp_crc
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:104.53-104.65"
  wire input 57 \lp_crc_valid
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:62.53-62.60"
  wire width 256 input 16 \lp_data
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:105.53-105.70"
  wire input 58 \lp_device_present
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:95.53-95.67"
  wire input 49 \lp_exit_cg_ack
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:72.53-72.67"
  wire input 26 \lp_flushed_all
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:92.53-92.68"
  wire input 46 \lp_force_detect
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:61.53-61.60"
  wire input 15 \lp_irdy
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:70.53-70.65"
  wire input 24 \lp_linkerror
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:108.53-108.59"
  wire width 2 input 61 \lp_pri
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:73.53-73.68"
  wire input 27 \lp_rcvd_crc_err
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:65.53-65.64"
  wire input 19 \lp_stallack
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:66.53-66.65"
  wire width 4 input 20 \lp_state_req
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:64.53-64.62"
  wire width 8 input 18 \lp_stream
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:68.53-68.62"
  wire input 22 \lp_tmstmp
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:69.53-69.69"
  wire width 8 input 23 \lp_tmstmp_stream
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:63.53-63.61"
  wire input 17 \lp_valid
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:90.53-90.64"
  wire input 44 \lp_wake_req
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:154.53-154.60"
  wire input 101 \lpbk_en
  attribute \hdlname "lpif_ctl_i aib_aligned_to_tx"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:334.41-334.58"
  wire \lpif_ctl_i.aib_aligned_to_tx
  attribute \hdlname "lpif_ctl_i ctl_state"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1039.15-1039.24"
  wire width 3 \lpif_ctl_i.ctl_state
  attribute \hdlname "lpif_ctl_i d_pl_crc_valid"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:392.41-392.55"
  wire \lpif_ctl_i.d_pl_crc_valid
  attribute \hdlname "lpif_ctl_i d_ustrm_data_xfr_flg"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:387.61-387.81"
  wire \lpif_ctl_i.d_ustrm_data_xfr_flg
  attribute \hdlname "lpif_ctl_i dstrm_crc_valid"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:62.41-62.56"
  wire \lpif_ctl_i.dstrm_crc_valid
  attribute \hdlname "lpif_ctl_i dstrm_dvalid"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:60.41-60.53"
  wire \lpif_ctl_i.dstrm_dvalid
  attribute \hdlname "lpif_ctl_i dstrm_fifo_has_half_flit"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:335.41-335.65"
  wire \lpif_ctl_i.dstrm_fifo_has_half_flit
  attribute \hdlname "lpif_ctl_i dstrm_state"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:57.41-57.52"
  wire width 4 \lpif_ctl_i.dstrm_state
  attribute \hdlname "lpif_ctl_i dstrm_valid"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:63.41-63.52"
  wire \lpif_ctl_i.dstrm_valid
  attribute \hdlname "lpif_ctl_i lclk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:42.41-42.45"
  wire \lpif_ctl_i.lclk
  attribute \hdlname "lpif_ctl_i lp_data_beat"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:312.41-312.53"
  wire width 4 \lpif_ctl_i.lp_data_beat
  attribute \hdlname "lpif_ctl_i lp_datbeat_is_0"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:311.41-311.56"
  wire \lpif_ctl_i.lp_datbeat_is_0
  attribute \hdlname "lpif_ctl_i lp_fifo_push"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:325.41-325.53"
  wire \lpif_ctl_i.lp_fifo_push
  attribute \hdlname "lpif_ctl_i lp_tmstmp_delay[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1158.17-1158.32"
  wire \lpif_ctl_i.lp_tmstmp_delay[1]
  attribute \hdlname "lpif_ctl_i lp_tmstmp_delay[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1158.17-1158.32"
  wire \lpif_ctl_i.lp_tmstmp_delay[2]
  attribute \hdlname "lpif_ctl_i lp_tmstmp_delay[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1158.17-1158.32"
  wire \lpif_ctl_i.lp_tmstmp_delay[3]
  attribute \hdlname "lpif_ctl_i lp_tmstmp_delay[4]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1158.17-1158.32"
  wire \lpif_ctl_i.lp_tmstmp_delay[4]
  attribute \hdlname "lpif_ctl_i lp_tmstmp_stream_delay[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1159.17-1159.39"
  wire width 8 \lpif_ctl_i.lp_tmstmp_stream_delay[1]
  attribute \hdlname "lpif_ctl_i lp_tmstmp_stream_delay[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1159.17-1159.39"
  wire width 8 \lpif_ctl_i.lp_tmstmp_stream_delay[2]
  attribute \hdlname "lpif_ctl_i lp_tmstmp_stream_delay[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1159.17-1159.39"
  wire width 8 \lpif_ctl_i.lp_tmstmp_stream_delay[3]
  attribute \hdlname "lpif_ctl_i lp_tmstmp_stream_delay[4]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1159.17-1159.39"
  wire width 8 \lpif_ctl_i.lp_tmstmp_stream_delay[4]
  attribute \hdlname "lpif_ctl_i lp_trans_valid"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:50.41-50.55"
  wire \lpif_ctl_i.lp_trans_valid
  attribute \hdlname "lpif_ctl_i ns_adapter_rstn"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:108.41-108.56"
  wire width 4 \lpif_ctl_i.ns_adapter_rstn
  attribute \hdlname "lpif_ctl_i ns_mac_rdy"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:106.41-106.51"
  wire \lpif_ctl_i.ns_mac_rdy
  attribute \hdlname "lpif_ctl_i pl_crc"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:74.41-74.47"
  wire width 16 \lpif_ctl_i.pl_crc
  attribute \hdlname "lpif_ctl_i pl_crc_valid"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:75.41-75.53"
  wire \lpif_ctl_i.pl_crc_valid
  attribute \hdlname "lpif_ctl_i pl_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:73.41-73.48"
  wire width 256 \lpif_ctl_i.pl_data
  attribute \hdlname "lpif_ctl_i pl_lnk_cfg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:91.41-91.51"
  wire width 3 \lpif_ctl_i.pl_lnk_cfg
  attribute \hdlname "lpif_ctl_i pl_speedmode"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:93.41-93.53"
  wire width 3 \lpif_ctl_i.pl_speedmode
  attribute \hdlname "lpif_ctl_i pl_stream"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:77.41-77.50"
  wire width 8 \lpif_ctl_i.pl_stream
  attribute \hdlname "lpif_ctl_i pl_trdy"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:52.41-52.48"
  wire \lpif_ctl_i.pl_trdy
  attribute \hdlname "lpif_ctl_i pl_valid"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:76.41-76.49"
  wire \lpif_ctl_i.pl_valid
  attribute \hdlname "lpif_ctl_i rx_online"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:133.41-133.50"
  wire \lpif_ctl_i.rx_online
  attribute \hdlname "lpif_ctl_i syncfifo_i empty_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:215.5-215.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  attribute \unused_bits "0"
  wire \lpif_ctl_i.syncfifo_i.empty_reg
  attribute \hdlname "lpif_ctl_i syncfifo_i full_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:214.5-214.13|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  wire \lpif_ctl_i.syncfifo_i.full_reg
  attribute \hdlname "lpif_ctl_i syncfifo_i memory[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:274.26-274.32|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  wire width 282 \lpif_ctl_i.syncfifo_i.memory[0]
  attribute \hdlname "lpif_ctl_i syncfifo_i memory[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:274.26-274.32|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  wire width 282 \lpif_ctl_i.syncfifo_i.memory[1]
  attribute \hdlname "lpif_ctl_i syncfifo_i numempty_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:100.33-100.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  attribute \unused_bits "1"
  wire width 2 \lpif_ctl_i.syncfifo_i.numempty_reg
  attribute \hdlname "lpif_ctl_i syncfifo_i numfilled_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:99.33-99.46|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  wire width 2 \lpif_ctl_i.syncfifo_i.numfilled_reg
  attribute \hdlname "lpif_ctl_i syncfifo_i read_addr_nxt"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:97.33-97.46|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  wire \lpif_ctl_i.syncfifo_i.read_addr_nxt
  attribute \hdlname "lpif_ctl_i syncfifo_i read_addr_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:96.33-96.46|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  wire \lpif_ctl_i.syncfifo_i.read_addr_reg
  attribute \hdlname "lpif_ctl_i syncfifo_i write_addr_nxt"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:95.33-95.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  wire \lpif_ctl_i.syncfifo_i.write_addr_nxt
  attribute \hdlname "lpif_ctl_i syncfifo_i write_addr_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:94.33-94.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1333.3-1354.56"
  wire \lpif_ctl_i.syncfifo_i.write_addr_reg
  attribute \hdlname "lpif_ctl_i tx_mrk_userbit_vld"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:145.41-145.59"
  wire \lpif_ctl_i.tx_mrk_userbit_vld
  attribute \hdlname "lpif_ctl_i ustrm_data_beat"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:384.41-384.56"
  wire width 4 \lpif_ctl_i.ustrm_data_beat
  attribute \hdlname "lpif_ctl_i ustrm_data_xfr_flg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:387.41-387.59"
  wire \lpif_ctl_i.ustrm_data_xfr_flg
  attribute \hdlname "lpif_ctl_i ustrm_dvalid"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:68.41-68.53"
  wire \lpif_ctl_i.ustrm_dvalid
  attribute \hdlname "lpif_ctl_i ustrm_valid"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:702.3-808.61|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:71.41-71.52"
  wire \lpif_ctl_i.ustrm_valid
  attribute \hdlname "lpif_lpbk_i dout_lpbk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:534.3-548.84|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lpbk.sv:39.53-39.62"
  wire width 320 \lpif_lpbk_i.dout_lpbk
  attribute \hdlname "lpif_lpbk_i lclk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:534.3-548.84|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lpbk.sv:32.53-32.57"
  wire \lpif_lpbk_i.lclk
  attribute \hdlname "lpif_lsm_i ctl_link_up"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:36.23-36.34"
  wire \lpif_lsm_i.ctl_link_up
  attribute \hdlname "lpif_lsm_i exit_active"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:412.24-412.35"
  wire \lpif_lsm_i.exit_active
  attribute \hdlname "lpif_lsm_i exit_active_sb"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:411.24-411.38"
  wire \lpif_lsm_i.exit_active_sb
  attribute \hdlname "lpif_lsm_i lclk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:26.23-26.27"
  wire \lpif_lsm_i.lclk
  attribute \hdlname "lpif_lsm_i level_sync_i AsYnCiNpUt_ff0_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/levelsync.sv:61.17-61.35|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:1003.3-1014.56"
  wire \lpif_lsm_i.level_sync_i.AsYnCiNpUt_ff0_reg
  attribute \hdlname "lpif_lsm_i level_sync_i ff1_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/levelsync.sv:63.17-63.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:1003.3-1014.56"
  wire \lpif_lsm_i.level_sync_i.ff1_reg
  attribute \hdlname "lpif_lsm_i lp_exit_cg_ack_del"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:952.9-952.27"
  wire \lpif_lsm_i.lp_exit_cg_ack_del
  attribute \hdlname "lpif_lsm_i lp_stallack_del"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:974.9-974.24"
  wire \lpif_lsm_i.lp_stallack_del
  attribute \hdlname "lpif_lsm_i lsm_dstrm_state"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:55.23-55.38"
  wire width 4 \lpif_lsm_i.lsm_dstrm_state
  attribute \hdlname "lpif_lsm_i lsm_exit_lp"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:74.23-74.34"
  wire \lpif_lsm_i.lsm_exit_lp
  attribute \hdlname "lpif_lsm_i lsm_retstate_ACTIVE_a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:65.23-65.44"
  wire \lpif_lsm_i.lsm_retstate_ACTIVE_a
  attribute \hdlname "lpif_lsm_i lsm_retstate_IDLE_L1_1"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:66.23-66.45"
  wire \lpif_lsm_i.lsm_retstate_IDLE_L1_1
  attribute \hdlname "lpif_lsm_i lsm_retstate_LinkReset_a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:67.23-67.47"
  wire \lpif_lsm_i.lsm_retstate_LinkReset_a
  attribute \hdlname "lpif_lsm_i lsm_retstate_RETRAIN_a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:68.23-68.45"
  wire \lpif_lsm_i.lsm_retstate_RETRAIN_a
  attribute \hdlname "lpif_lsm_i lsm_retstate_SLEEP_L2"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:69.23-69.44"
  wire \lpif_lsm_i.lsm_retstate_SLEEP_L2
  attribute \hdlname "lpif_lsm_i lsm_speedmode"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:56.23-56.36"
  wire width 3 \lpif_lsm_i.lsm_speedmode
  attribute \hdlname "lpif_lsm_i lsm_state"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:517.23-517.32"
  wire width 17 \lpif_lsm_i.lsm_state
  attribute \hdlname "lpif_lsm_i lsm_state_active"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:38.23-38.39"
  wire \lpif_lsm_i.lsm_state_active
  attribute \hdlname "lpif_lsm_i pl_exit_cg_req"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:40.23-40.37"
  wire \lpif_lsm_i.pl_exit_cg_req
  attribute \hdlname "lpif_lsm_i pl_lnk_up"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:53.23-53.32"
  wire \lpif_lsm_i.pl_lnk_up
  attribute \hdlname "lpif_lsm_i pl_stallreq"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:43.23-43.34"
  wire \lpif_lsm_i.pl_stallreq
  attribute \hdlname "lpif_lsm_i pl_state_sts"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:30.23-30.35"
  wire width 4 \lpif_lsm_i.pl_state_sts
  attribute \hdlname "lpif_lsm_i pl_wake_ack"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:47.23-47.34"
  wire \lpif_lsm_i.pl_wake_ack
  attribute \hdlname "lpif_lsm_i qual_lp_stallack"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:206.24-206.40"
  wire \lpif_lsm_i.qual_lp_stallack
  attribute \hdlname "lpif_lsm_i sb_ack"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:410.24-410.30"
  wire \lpif_lsm_i.sb_ack
  attribute \hdlname "lpif_lsm_i sb_ustrm"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:94.23-94.31"
  wire width 4 \lpif_lsm_i.sb_ustrm
  attribute \hdlname "lpif_lsm_i sb_ustrm_active_req"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:292.24-292.43"
  wire \lpif_lsm_i.sb_ustrm_active_req
  attribute \hdlname "lpif_lsm_i sb_ustrm_l1_req"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:290.24-290.39"
  wire \lpif_lsm_i.sb_ustrm_l1_req
  attribute \hdlname "lpif_lsm_i sb_ustrm_l2_req"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:295.24-295.39"
  wire \lpif_lsm_i.sb_ustrm_l2_req
  attribute \hdlname "lpif_lsm_i sb_ustrm_link_error"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:294.24-294.43"
  wire \lpif_lsm_i.sb_ustrm_link_error
  attribute \hdlname "lpif_lsm_i sb_ustrm_link_reset_req"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:297.24-297.47"
  wire \lpif_lsm_i.sb_ustrm_link_reset_req
  attribute \hdlname "lpif_lsm_i sb_ustrm_link_reset_sts"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:298.24-298.47"
  wire \lpif_lsm_i.sb_ustrm_link_reset_sts
  attribute \hdlname "lpif_lsm_i sb_ustrm_link_retrain_req"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:299.24-299.49"
  wire \lpif_lsm_i.sb_ustrm_link_retrain_req
  attribute \hdlname "lpif_lsm_i sb_ustrm_link_retrain_sts"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:300.24-300.49"
  wire \lpif_lsm_i.sb_ustrm_link_retrain_sts
  attribute \hdlname "lpif_lsm_i state_req"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:153.23-153.32"
  wire width 4 \lpif_lsm_i.state_req
  attribute \hdlname "lpif_lsm_i state_req_active"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:219.24-219.40"
  wire \lpif_lsm_i.state_req_active
  attribute \hdlname "lpif_lsm_i state_req_change"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:156.23-156.39"
  wire \lpif_lsm_i.state_req_change
  attribute \hdlname "lpif_lsm_i state_req_del"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:155.23-155.36"
  wire width 4 \lpif_lsm_i.state_req_del
  attribute \hdlname "lpif_lsm_i state_req_idle_l1_1"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:222.24-222.43"
  wire \lpif_lsm_i.state_req_idle_l1_1
  attribute \hdlname "lpif_lsm_i state_req_linkreset"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:220.24-220.43"
  wire \lpif_lsm_i.state_req_linkreset
  attribute \hdlname "lpif_lsm_i state_req_nop"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:218.24-218.37"
  wire \lpif_lsm_i.state_req_nop
  attribute \hdlname "lpif_lsm_i state_req_retrain"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:221.24-221.41"
  wire \lpif_lsm_i.state_req_retrain
  attribute \hdlname "lpif_lsm_i state_req_sleep_l2"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:819.3-845.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:223.24-223.42"
  wire \lpif_lsm_i.state_req_sleep_l2
  attribute \hdlname "lpif_pipeline_i lclk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:557.3-685.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_pipeline.sv:42.53-42.57"
  wire \lpif_pipeline_i.lclk
  attribute \hdlname "lpif_pipeline_i lp_clk_ack"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:557.3-685.62|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_pipeline.sv:52.53-52.63"
  attribute \unused_bits "0"
  wire \lpif_pipeline_i.lp_clk_ack
  attribute \hdlname "lpif_prot_neg_i lclk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:396.3-430.49|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_prot_neg.sv:45.54-45.58"
  wire \lpif_prot_neg_i.lclk
  attribute \hdlname "lpif_prot_neg_i pl_inband_pres"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:396.3-430.49|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_prot_neg.sv:61.54-61.68"
  wire \lpif_prot_neg_i.pl_inband_pres
  attribute \hdlname "lpif_prot_neg_i pl_protocol"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:396.3-430.49|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_prot_neg.sv:57.54-57.65"
  wire width 3 \lpif_prot_neg_i.pl_protocol
  attribute \hdlname "lpif_prot_neg_i pl_protocol_vld"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:396.3-430.49|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_prot_neg.sv:58.54-58.69"
  wire \lpif_prot_neg_i.pl_protocol_vld
  attribute \hdlname "lpif_prot_neg_i rmote_ack"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:396.3-430.49|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_prot_neg.sv:166.15-166.24"
  wire \lpif_prot_neg_i.rmote_ack
  attribute \hdlname "lpif_prot_neg_i rmote_req"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:396.3-430.49|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_prot_neg.sv:165.15-165.24"
  wire \lpif_prot_neg_i.rmote_req
  attribute \keep 1
  attribute \onehot 1
  attribute \unused_bits "0"
  wire width 7 \lpif_prot_neg_i.state_reg
  attribute \hdlname "lpif_txrx_i genblk6.lpif_txrx_x16_asym2_full_master_top_i ll_auto_sync_i tx_auto_stb_userbit"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:443.3-526.56|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_full_master_top.sv:96.4-114.64|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/ll_auto_sync.sv:43.49-43.68|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:915.9-954.64"
  wire \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit
  attribute \hdlname "lpif_txrx_i marker_gen_i state_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:443.3-526.56|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/marker_gen.sv:34.13-34.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:2080.3-2089.61"
  wire width 2 \lpif_txrx_i.marker_gen_i.state_reg
  attribute \hdlname "lpif_txrx_i marker_gen_i user_marker"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:443.3-526.56|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/marker_gen.sv:27.22-27.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:2080.3-2089.61"
  wire width 4 \lpif_txrx_i.marker_gen_i.user_marker
  attribute \hdlname "lpif_txrx_i strobe_gen_w_delay_i level_delay count_eq_dlyval_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:443.3-526.56|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/strobe_gen_w_delay.sv:40.4-45.38|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/level_delay.sv:52.17-52.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:2061.3-2072.54"
  wire \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg
  attribute \hdlname "lpif_txrx_i strobe_gen_w_delay_i level_delay count_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:443.3-526.56|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/strobe_gen_w_delay.sv:40.4-45.38|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/level_delay.sv:51.17-51.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:2061.3-2072.54"
  wire width 16 \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg
  attribute \hdlname "lpif_txrx_i strobe_gen_w_delay_i strobe_gen count_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:443.3-526.56|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/strobe_gen_w_delay.sv:47.4-53.44|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/strobe_gen.sv:33.14-33.23|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:2061.3-2072.54"
  wire width 16 \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg
  attribute \hdlname "lpif_txrx_i strobe_gen_w_delay_i strobe_gen marker_dly_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:443.3-526.56|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/strobe_gen_w_delay.sv:47.4-53.44|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/strobe_gen.sv:32.14-32.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:2061.3-2072.54"
  wire \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.marker_dly_reg
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:123.53-123.64"
  wire input 74 \m_gen2_mode
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:119.53-119.72"
  wire width 4 input 70 \m_rxfifo_align_done
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:117.53-117.70"
  wire width 4 input 68 \ms_rx_transfer_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:116.53-116.70"
  wire width 4 input 67 \ms_tx_transfer_en
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:114.53-114.68"
  wire width 4 output 65 \ns_adapter_rstn
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:112.53-112.63"
  wire output 63 \ns_mac_rdy
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:54.53-54.62"
  wire output 9 \pl_cerror
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:96.53-96.59"
  wire width 8 output 50 \pl_cfg
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:97.53-97.63"
  wire output 51 \pl_cfg_vld
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:106.53-106.63"
  wire output 59 \pl_clk_req
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:80.53-80.68"
  wire width 3 output 34 \pl_clr_lnkeqreq
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:101.53-101.59"
  wire width 16 output 54 \pl_crc
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:102.53-102.65"
  wire output 55 \pl_crc_valid
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:49.53-49.60"
  wire width 256 output 4 \pl_data
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:89.53-89.67"
  wire output 43 \pl_err_pipestg
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:52.53-52.61"
  wire output 7 \pl_error
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:94.53-94.67"
  wire output 48 \pl_exit_cg_req
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:82.53-82.67"
  wire output 36 \pl_inband_pres
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:74.53-74.63"
  wire width 3 output 28 \pl_lnk_cfg
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:75.53-75.62"
  wire output 29 \pl_lnk_up
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:58.53-58.63"
  wire output 13 \pl_phyinl1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:59.53-59.63"
  wire output 14 \pl_phyinl2
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:93.53-93.69"
  wire output 47 \pl_phyinrecenter
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:77.53-77.64"
  wire output 31 \pl_portmode
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:78.53-78.68"
  wire output 32 \pl_portmode_val
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:87.53-87.64"
  wire width 3 output 41 \pl_protocol
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:88.53-88.68"
  wire output 42 \pl_protocol_vld
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:83.53-83.68"
  wire width 8 output 37 \pl_ptm_rx_delay
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:71.53-71.63"
  wire output 25 \pl_quiesce
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:76.53-76.71"
  wire output 30 \pl_rxframe_errmask
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:81.53-81.68"
  wire width 3 output 35 \pl_set_lnkeqreq
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:84.53-84.63"
  wire output 38 \pl_setlabs
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:85.53-85.63"
  wire output 39 \pl_setlbms
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:79.53-79.65"
  wire width 3 output 33 \pl_speedmode
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:55.53-55.64"
  wire output 10 \pl_stallreq
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:67.53-67.65"
  wire width 4 output 21 \pl_state_sts
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:51.53-51.62"
  wire width 8 output 6 \pl_stream
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:86.53-86.73"
  wire output 40 \pl_surprise_lnk_down
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:56.53-56.62"
  wire output 11 \pl_tmstmp
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:57.53-57.69"
  wire width 8 output 12 \pl_tmstmp_stream
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:53.53-53.66"
  wire output 8 \pl_trainerror
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:48.53-48.60"
  wire output 3 \pl_trdy
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:50.53-50.61"
  wire output 5 \pl_valid
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:91.53-91.64"
  wire output 45 \pl_wake_ack
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:125.53-125.67"
  wire width 4 input 76 \power_on_reset
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:146.53-146.61"
  wire width 3 output 95 \rden_dly
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:155.53-155.64"
  wire width 2 input 102 \remote_rate
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:46.53-46.58"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:149.53-149.62"
  wire output 97 \rx_online
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:140.53-140.67"
  wire width 40 output 89 \rx_stb_bit_sel
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:141.53-141.64"
  wire width 16 output 90 \rx_stb_intv
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:139.53-139.66"
  wire width 8 output 88 \rx_stb_wd_sel
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:115.53-115.70"
  wire width 4 input 66 \sl_rx_transfer_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:118.53-118.70"
  wire width 4 input 69 \sl_tx_transfer_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:148.53-148.62"
  wire output 96 \tx_online
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:137.53-137.67"
  wire width 40 output 86 \tx_stb_bit_sel
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:138.53-138.64"
  wire width 16 output 87 \tx_stb_intv
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:136.53-136.66"
  wire width 8 output 85 \tx_stb_wd_sel
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:120.53-120.61"
  wire width 4 input 71 \wa_error
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:121.53-121.65"
  wire width 4 input 72 \wa_error_cnt
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36956
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.lsm_dstrm_state [0]
    connect \E 1'1
    connect \Q \lpif_ctl_i.dstrm_state [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36957
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.lsm_dstrm_state [1]
    connect \E 1'1
    connect \Q \lpif_ctl_i.dstrm_state [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36958
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.lsm_dstrm_state [2]
    connect \E 1'1
    connect \Q \lpif_ctl_i.dstrm_state [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36959
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.lsm_dstrm_state [3]
    connect \E 1'1
    connect \Q \lpif_ctl_i.dstrm_state [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36960
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li004_li004
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_data_beat [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36963
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li007_li007
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_datbeat_is_0
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36964
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_delay[1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36965
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_delay[1]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_delay[2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36966
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_delay[2]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_delay[3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36967
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_delay[3]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_delay[4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36968
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp_stream [0]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[1] [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36969
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp_stream [1]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[1] [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36970
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp_stream [2]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[1] [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36971
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp_stream [3]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[1] [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36972
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp_stream [4]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[1] [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36973
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp_stream [5]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[1] [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36974
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp_stream [6]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[1] [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36975
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_tmstmp_stream [7]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[1] [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36976
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[1] [0]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[2] [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36977
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[1] [1]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[2] [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36978
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[1] [2]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[2] [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36979
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[1] [3]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[2] [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36980
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[1] [4]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[2] [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36981
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[1] [5]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[2] [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36982
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[1] [6]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[2] [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36983
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[1] [7]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[2] [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36984
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[2] [0]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[3] [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36985
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[2] [1]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[3] [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36986
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[2] [2]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[3] [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36987
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[2] [3]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[3] [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36988
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[2] [4]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[3] [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36989
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[2] [5]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[3] [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36990
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[2] [6]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[3] [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36991
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[2] [7]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[3] [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36992
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[3] [0]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[4] [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36993
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[3] [1]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[4] [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36994
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[3] [2]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[4] [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36995
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[3] [3]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[4] [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36996
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[3] [4]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[4] [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36997
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[3] [5]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[4] [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36998
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[3] [6]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[4] [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$36999
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_tmstmp_stream_delay[3] [7]
    connect \E 1'1
    connect \Q \lpif_ctl_i.lp_tmstmp_stream_delay[4] [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37000
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li044_li044
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [270]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37001
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [270]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37002
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li046_li046
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [271]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37003
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [271]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37004
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li048_li048
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [272]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37005
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [272]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37006
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li050_li050
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [273]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37007
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [273]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37008
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li052_li052
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [274]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37009
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [274]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37010
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li054_li054
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [275]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37011
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [275]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37012
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li056_li056
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [276]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37013
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [276]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37014
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li058_li058
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [277]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37015
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [277]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37016
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li060_li060
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [278]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37017
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [278]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [8]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37018
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li062_li062
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [279]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37019
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [279]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [9]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37020
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li064_li064
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [280]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37021
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [280]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [10]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37022
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li066_li066
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [281]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37023
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [281]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [11]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37024
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li068_li068
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [282]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37025
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [282]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [12]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37026
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li070_li070
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [283]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37027
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [283]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [13]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37028
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li072_li072
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [284]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37029
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [284]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [14]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37030
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li074_li074
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [285]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37031
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [285]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc [15]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37032
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li076_li076
    connect \E 1'1
    connect \Q \lpif_ctl_i.d_pl_crc_valid
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37033
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.d_pl_crc_valid
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_crc_valid
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37034
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li078_li078
    connect \E 1'1
    connect \Q \lpif_prot_neg_i.rmote_req
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37035
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_prot_neg_i.rmote_req
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37036
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li080_li080
    connect \E 1'1
    connect \Q \lpif_prot_neg_i.rmote_ack
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37037
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_prot_neg_i.rmote_ack
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37038
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li082_li082
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [9]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37039
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [9]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37040
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li084_li084
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [10]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37041
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [10]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37042
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li086_li086
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [11]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37043
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [11]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37044
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li088_li088
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [12]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37045
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [12]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37046
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li090_li090
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [13]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37047
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [13]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37048
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li092_li092
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [14]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37049
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [14]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37050
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li094_li094
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [15]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37051
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [15]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [8]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37052
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li096_li096
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [16]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37053
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [16]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [9]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37054
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li098_li098
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [17]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37055
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [17]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [10]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37056
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li100_li100
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [18]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37057
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [18]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [11]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37058
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li102_li102
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [19]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37059
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [19]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [12]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37060
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li104_li104
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [20]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37061
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [20]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [13]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37062
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li106_li106
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [21]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37063
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [21]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [14]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37064
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li108_li108
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [22]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37065
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [22]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [15]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37066
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li110_li110
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [23]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37067
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [23]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [16]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37068
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li112_li112
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [24]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37069
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [24]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [17]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37070
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li114_li114
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [25]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37071
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [25]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [18]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37072
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li116_li116
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [26]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37073
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [26]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [19]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37074
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li118_li118
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [27]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37075
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [27]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [20]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37076
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li120_li120
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [28]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37077
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [28]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [21]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37078
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li122_li122
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [29]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37079
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [29]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [22]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37080
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li124_li124
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [30]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37081
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [30]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [23]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37082
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li126_li126
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [31]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37083
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [31]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [24]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37084
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li128_li128
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [32]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37085
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [32]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [25]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37086
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li130_li130
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [33]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37087
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [33]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [26]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37088
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li132_li132
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [34]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37089
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [34]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [27]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37090
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li134_li134
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [35]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37091
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [35]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [28]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37092
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li136_li136
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [36]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37093
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [36]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [29]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37094
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li138_li138
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [37]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37095
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [37]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [30]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37096
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li140_li140
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [38]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37097
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [38]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [31]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37098
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li142_li142
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [39]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37099
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [39]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [32]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37100
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li144_li144
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [40]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37101
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [40]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [33]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37102
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li146_li146
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [41]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37103
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [41]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [34]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37104
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li148_li148
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [42]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37105
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [42]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [35]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37106
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li150_li150
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [43]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37107
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [43]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [36]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37108
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li152_li152
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [44]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37109
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [44]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [37]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37110
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li154_li154
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [45]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37111
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [45]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [38]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37112
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li156_li156
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [46]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37113
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [46]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [39]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37114
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li158_li158
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [47]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37115
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [47]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [40]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37116
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li160_li160
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [48]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37117
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [48]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [41]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37118
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li162_li162
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [49]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37119
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [49]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [42]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37120
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li164_li164
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [50]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37121
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [50]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [43]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37122
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li166_li166
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [51]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37123
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [51]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [44]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37124
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li168_li168
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [52]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37125
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [52]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [45]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37126
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li170_li170
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [53]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37127
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [53]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [46]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37128
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li172_li172
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [54]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37129
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [54]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [47]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37130
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li174_li174
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [55]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37131
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [55]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [48]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37132
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li176_li176
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [56]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37133
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [56]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [49]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37134
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li178_li178
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [57]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37135
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [57]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [50]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37136
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li180_li180
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [58]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37137
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [58]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [51]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37138
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li182_li182
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [59]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37139
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [59]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [52]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37140
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li184_li184
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [60]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37141
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [60]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [53]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37142
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li186_li186
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [61]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37143
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [61]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [54]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37144
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li188_li188
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [62]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37145
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [62]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [55]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37146
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li190_li190
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [63]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37147
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [63]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [56]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37148
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li192_li192
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [64]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37149
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [64]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [57]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37150
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li194_li194
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [65]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37151
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [65]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [58]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37152
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li196_li196
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [66]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37153
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [66]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [59]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37154
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li198_li198
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [67]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37155
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [67]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [60]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37156
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li200_li200
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [68]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37157
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [68]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [61]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37158
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li202_li202
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [69]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37159
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [69]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [62]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37160
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li204_li204
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [70]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37161
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [70]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [63]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37162
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li206_li206
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [71]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37163
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [71]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [64]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37164
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li208_li208
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [72]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37165
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [72]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [65]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37166
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li210_li210
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [73]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37167
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [73]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [66]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37168
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li212_li212
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [74]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37169
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [74]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [67]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37170
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li214_li214
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [75]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37171
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [75]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [68]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37172
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li216_li216
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [76]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37173
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [76]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [69]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37174
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li218_li218
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [78]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37175
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [78]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [70]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37176
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li220_li220
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [79]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37177
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [79]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [71]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37178
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li222_li222
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [80]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37179
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [80]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [72]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37180
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li224_li224
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [82]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37181
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [82]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [73]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37182
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li226_li226
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [83]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37183
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [83]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [74]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37184
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li228_li228
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [84]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37185
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [84]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [75]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37186
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li230_li230
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [85]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37187
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [85]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [76]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37188
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li232_li232
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [86]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37189
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [86]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [77]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37190
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li234_li234
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [87]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37191
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [87]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [78]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37192
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li236_li236
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [88]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37193
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [88]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [79]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37194
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li238_li238
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [89]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37195
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [89]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [80]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37196
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li240_li240
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [90]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37197
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [90]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [81]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37198
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li242_li242
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [91]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37199
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [91]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [82]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37200
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li244_li244
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [92]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37201
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [92]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [83]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37202
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li246_li246
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [93]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37203
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [93]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [84]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37204
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li248_li248
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [94]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37205
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [94]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [85]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37206
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li250_li250
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [95]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37207
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [95]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [86]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37208
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li252_li252
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [96]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37209
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [96]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [87]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37210
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li254_li254
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [97]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37211
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [97]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [88]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37212
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li256_li256
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [98]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37213
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [98]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [89]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37214
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li258_li258
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [99]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37215
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [99]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [90]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37216
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li260_li260
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [100]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37217
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [100]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [91]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37218
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li262_li262
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [101]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37219
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [101]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [92]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37220
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li264_li264
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [102]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37221
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [102]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [93]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37222
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li266_li266
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [103]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37223
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [103]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [94]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37224
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li268_li268
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [104]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37225
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [104]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [95]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37226
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li270_li270
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [105]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37227
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [105]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [96]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37228
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li272_li272
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [106]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37229
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [106]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [97]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37230
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li274_li274
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [107]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37231
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [107]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [98]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37232
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li276_li276
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [108]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37233
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [108]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [99]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37234
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li278_li278
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [109]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37235
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [109]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [100]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37236
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li280_li280
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [110]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37237
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [110]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [101]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37238
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li282_li282
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [111]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37239
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [111]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [102]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37240
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li284_li284
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [112]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37241
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [112]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [103]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37242
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li286_li286
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [113]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37243
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [113]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [104]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37244
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li288_li288
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [114]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37245
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [114]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [105]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37246
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li290_li290
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [115]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37247
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [115]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [106]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37248
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li292_li292
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [116]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37249
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [116]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [107]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37250
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li294_li294
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [117]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37251
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [117]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [108]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37252
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li296_li296
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [118]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37253
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [118]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [109]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37254
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li298_li298
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [119]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37255
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [119]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [110]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37256
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li300_li300
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [120]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37257
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [120]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [111]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37258
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li302_li302
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [121]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37259
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [121]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [112]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37260
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li304_li304
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [122]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37261
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [122]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [113]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37262
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li306_li306
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [123]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37263
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [123]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [114]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37264
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li308_li308
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [124]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37265
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [124]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [115]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37266
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li310_li310
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [125]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37267
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [125]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [116]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37268
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li312_li312
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [126]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37269
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [126]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [117]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37270
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li314_li314
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [127]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37271
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [127]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [118]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37272
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li316_li316
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [128]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37273
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [128]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [119]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37274
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li318_li318
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [129]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37275
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [129]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [120]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37276
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li320_li320
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [130]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37277
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [130]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [121]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37278
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li322_li322
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [131]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37279
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [131]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [122]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37280
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li324_li324
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [132]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37281
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [132]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [123]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37282
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li326_li326
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [133]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37283
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [133]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [124]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37284
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li328_li328
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [134]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37285
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [134]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [125]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37286
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li330_li330
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [135]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37287
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [135]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [126]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37288
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li332_li332
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [136]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37289
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [136]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [127]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37290
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li334_li334
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [137]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37291
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [137]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [128]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37292
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li336_li336
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [138]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37293
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [138]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [129]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37294
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li338_li338
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [139]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37295
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [139]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [130]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37296
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li340_li340
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [140]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37297
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [140]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [131]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37298
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li342_li342
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [141]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37299
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [141]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [132]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37300
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li344_li344
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [142]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37301
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [142]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [133]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37302
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li346_li346
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [143]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37303
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [143]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [134]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37304
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li348_li348
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [144]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37305
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [144]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [135]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37306
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li350_li350
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [145]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37307
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [145]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [136]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37308
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li352_li352
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [146]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37309
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [146]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [137]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37310
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li354_li354
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [147]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37311
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [147]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [138]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37312
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li356_li356
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [148]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37313
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [148]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [139]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37314
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li358_li358
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [149]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37315
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [149]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [140]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37316
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li360_li360
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [150]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37317
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [150]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [141]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37318
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li362_li362
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [151]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37319
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [151]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [142]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37320
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li364_li364
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [152]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37321
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [152]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [143]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37322
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li366_li366
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [153]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37323
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [153]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [144]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37324
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li368_li368
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [154]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37325
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [154]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [145]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37326
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li370_li370
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [155]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37327
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [155]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [146]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37328
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li372_li372
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [156]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37329
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [156]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [147]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37330
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li374_li374
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [158]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37331
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [158]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [148]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37332
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li376_li376
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [159]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37333
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [159]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [149]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37334
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li378_li378
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [160]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37335
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [160]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [150]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37336
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li380_li380
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [162]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37337
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [162]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [151]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37338
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li382_li382
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [163]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37339
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [163]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [152]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37340
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li384_li384
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [164]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37341
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [164]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [153]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37342
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li386_li386
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [165]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37343
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [165]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [154]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37344
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li388_li388
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [166]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37345
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [166]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [155]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37346
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li390_li390
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [167]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37347
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [167]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [156]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37348
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li392_li392
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [168]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37349
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [168]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [157]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37350
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li394_li394
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [169]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37351
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [169]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [158]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37352
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li396_li396
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [170]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37353
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [170]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [159]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37354
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li398_li398
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [171]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37355
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [171]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [160]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37356
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li400_li400
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [172]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37357
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [172]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [161]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37358
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li402_li402
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [173]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37359
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [173]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [162]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37360
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li404_li404
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [174]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37361
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [174]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [163]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37362
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li406_li406
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [175]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37363
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [175]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [164]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37364
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li408_li408
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [176]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37365
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [176]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [165]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37366
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li410_li410
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [177]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37367
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [177]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [166]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37368
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li412_li412
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [178]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37369
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [178]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [167]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37370
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li414_li414
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [179]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37371
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [179]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [168]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37372
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li416_li416
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [180]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37373
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [180]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [169]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37374
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li418_li418
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [181]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37375
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [181]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [170]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37376
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li420_li420
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [182]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37377
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [182]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [171]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37378
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li422_li422
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [183]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37379
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [183]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [172]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37380
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li424_li424
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [184]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37381
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [184]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [173]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37382
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li426_li426
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [185]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37383
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [185]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [174]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37384
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li428_li428
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [186]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37385
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [186]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [175]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37386
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li430_li430
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [187]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37387
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [187]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [176]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37388
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li432_li432
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [188]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37389
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [188]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [177]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37390
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li434_li434
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [189]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37391
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [189]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [178]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37392
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li436_li436
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [190]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37393
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [190]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [179]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37394
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li438_li438
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [191]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37395
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [191]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [180]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37396
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li440_li440
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [192]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37397
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [192]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [181]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37398
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li442_li442
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [193]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37399
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [193]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [182]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37400
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li444_li444
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [194]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37401
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [194]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [183]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37402
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li446_li446
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [195]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37403
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [195]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [184]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37404
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li448_li448
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [196]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37405
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [196]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [185]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37406
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li450_li450
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [197]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37407
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [197]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [186]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37408
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li452_li452
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [198]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37409
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [198]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [187]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37410
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li454_li454
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [199]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37411
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [199]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [188]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37412
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li456_li456
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [200]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37413
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [200]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [189]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37414
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li458_li458
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [201]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37415
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [201]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [190]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37416
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li460_li460
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [202]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37417
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [202]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [191]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37418
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li462_li462
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [203]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37419
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [203]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [192]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37420
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li464_li464
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [204]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37421
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [204]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [193]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37422
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li466_li466
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [205]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37423
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [205]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [194]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37424
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li468_li468
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [206]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37425
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [206]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [195]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37426
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li470_li470
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [207]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37427
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [207]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [196]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37428
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li472_li472
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [208]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37429
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [208]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [197]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37430
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li474_li474
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [209]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37431
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [209]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [198]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37432
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li476_li476
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [210]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37433
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [210]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [199]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37434
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li478_li478
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [211]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37435
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [211]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [200]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37436
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li480_li480
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [212]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37437
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [212]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [201]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37438
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li482_li482
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [213]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37439
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [213]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [202]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37440
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li484_li484
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [214]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37441
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [214]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [203]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37442
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li486_li486
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [215]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37443
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [215]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [204]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37444
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li488_li488
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [216]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37445
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [216]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [205]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37446
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li490_li490
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [217]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37447
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [217]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [206]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37448
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li492_li492
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [218]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37449
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [218]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [207]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37450
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li494_li494
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [219]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37451
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [219]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [208]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37452
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li496_li496
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [220]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37453
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [220]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [209]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37454
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li498_li498
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [221]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37455
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [221]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [210]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37456
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li500_li500
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [222]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37457
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [222]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [211]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37458
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li502_li502
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [223]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37459
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [223]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [212]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37460
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li504_li504
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [224]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37461
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [224]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [213]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37462
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li506_li506
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [225]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37463
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [225]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [214]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37464
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li508_li508
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [226]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37465
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [226]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [215]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37466
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li510_li510
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [227]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37467
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [227]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [216]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37468
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li512_li512
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [228]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37469
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [228]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [217]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37470
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li514_li514
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [229]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37471
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [229]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [218]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37472
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li516_li516
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [230]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37473
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [230]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [219]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37474
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li518_li518
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [231]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37475
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [231]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [220]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37476
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li520_li520
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [232]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37477
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [232]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [221]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37478
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li522_li522
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [233]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37479
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [233]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [222]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37480
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li524_li524
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [234]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37481
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [234]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [223]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37482
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li526_li526
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [235]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37483
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [235]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [224]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37484
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li528_li528
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [236]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37485
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [236]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [225]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37486
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li530_li530
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [238]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37487
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [238]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [226]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37488
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li532_li532
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [239]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37489
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [239]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [227]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37490
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li534_li534
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [240]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37491
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [240]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [228]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37492
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li536_li536
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [242]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37493
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [242]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [229]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37494
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li538_li538
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [243]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37495
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [243]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [230]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37496
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li540_li540
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [244]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37497
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [244]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [231]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37498
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li542_li542
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [245]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37499
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [245]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [232]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37500
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li544_li544
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [246]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37501
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [246]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [233]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37502
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li546_li546
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [247]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37503
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [247]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [234]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37504
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li548_li548
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [248]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37505
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [248]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [235]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37506
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li550_li550
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [249]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37507
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [249]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [236]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37508
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li552_li552
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [250]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37509
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [250]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [237]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37510
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li554_li554
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [251]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37511
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [251]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [238]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37512
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li556_li556
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [252]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37513
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [252]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [239]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37514
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li558_li558
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [253]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37515
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [253]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [240]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37516
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li560_li560
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [254]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37517
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [254]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [241]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37518
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li562_li562
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [255]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37519
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [255]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [242]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37520
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li564_li564
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [256]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37521
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [256]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [243]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37522
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li566_li566
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [257]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37523
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [257]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [244]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37524
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li568_li568
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [258]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37525
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [258]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [245]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37526
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li570_li570
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [259]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37527
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [259]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [246]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37528
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li572_li572
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [260]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37529
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [260]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [247]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37530
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li574_li574
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [261]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37531
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [261]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [248]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37532
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li576_li576
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [262]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37533
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [262]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [249]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37534
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li578_li578
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [263]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37535
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [263]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [250]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37536
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li580_li580
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [264]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37537
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [264]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [251]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37538
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li582_li582
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [265]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37539
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [265]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [252]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37540
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li584_li584
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [266]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37541
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [266]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [253]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37542
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li586_li586
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [267]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37543
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [267]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [254]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37544
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li588_li588
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [268]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37545
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [268]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_data [255]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37546
    connect \C \lpif_ctl_i.lclk
    connect \D 1'1
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_lnk_cfg [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37547
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.lsm_speedmode [2]
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_speedmode [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37548
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li592_li592
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_stream [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37549
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li593_li593
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_stream [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37550
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li594_li594
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_trdy
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37551
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li595_li595
    connect \E 1'1
    connect \Q \lpif_ctl_i.pl_valid
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37552
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.syncfifo_i.read_addr_nxt
    connect \E 1'1
    connect \Q \lpif_ctl_i.syncfifo_i.read_addr_reg
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37553
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.syncfifo_i.write_addr_nxt
    connect \E 1'1
    connect \Q \lpif_ctl_i.syncfifo_i.write_addr_reg
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37554
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li598_li598
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37555
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li599_li599
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37556
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li600_li600
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37557
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li601_li601
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37558
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li602_li602
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37559
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li603_li603
    connect \E 1'1
    connect \Q \lpif_lpbk_i.dout_lpbk [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37560
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li604_li604
    connect \E 1'1
    connect \Q \lpif_ctl_i.ustrm_dvalid
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37561
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li605_li605
    connect \E 1'1
    connect \Q \lpif_ctl_i.ustrm_valid
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37562
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li606_li606
    connect \E 1'1
    connect \Q \lpif_lsm_i.exit_active
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37563
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li607_li607
    connect \E 1'1
    connect \Q \lpif_lsm_i.exit_active_sb
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37564
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_wake_req
    connect \E 1'1
    connect \Q \lpif_lsm_i.level_sync_i.AsYnCiNpUt_ff0_reg
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37565
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.level_sync_i.AsYnCiNpUt_ff0_reg
    connect \E 1'1
    connect \Q \lpif_lsm_i.level_sync_i.ff1_reg
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37566
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_exit_cg_ack
    connect \E 1'1
    connect \Q \lpif_lsm_i.lp_exit_cg_ack_del
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37567
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li611_li611
    connect \E 1'1
    connect \Q \lpif_lsm_i.qual_lp_stallack
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37568
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.qual_lp_stallack
    connect \E 1'1
    connect \Q \lpif_lsm_i.lp_stallack_del
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37569
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li613_li613
    connect \E 1'1
    connect \Q $abc$20155$auto$rtlil.cc:2506:Not$11840
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37570
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li614_li614
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37571
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li615_li615
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37572
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li616_li616
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37573
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li617_li617
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37574
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li618_li618
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37575
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li619_li619
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37576
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li620_li620
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37577
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li621_li621
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [8]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37578
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li622_li622
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [9]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37579
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li623_li623
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [10]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37580
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li624_li624
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [11]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37581
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li625_li625
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [12]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37582
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li626_li626
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [13]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37583
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li627_li627
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [14]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37584
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li628_li628
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [15]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37585
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li629_li629
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state [16]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37586
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li630_li630
    connect \E 1'1
    connect \Q \lpif_lsm_i.lsm_state_active
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37587
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.level_sync_i.ff1_reg
    connect \E 1'1
    connect \Q \lpif_lsm_i.pl_wake_ack
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37588
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li632_li632
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ack
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37589
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [0]
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37590
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [2]
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37591
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [3]
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37592
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lpbk_i.dout_lpbk [4]
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37593
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li637_li637
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm_active_req
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37594
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li638_li638
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm_l1_req
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37595
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li639_li639
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm_l2_req
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37596
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li640_li640
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm_link_error
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37597
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li641_li641
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm_link_reset_req
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37598
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li642_li642
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm_link_reset_sts
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37599
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li643_li643
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm_link_retrain_req
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37600
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li644_li644
    connect \E 1'1
    connect \Q \lpif_lsm_i.sb_ustrm_link_retrain_sts
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37601
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_state_req [0]
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37602
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_state_req [1]
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37603
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_state_req [2]
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37604
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_state_req [3]
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37605
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li649_li649
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_active
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37606
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li650_li650
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_change
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37607
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.state_req [0]
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_del [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37608
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.state_req [1]
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_del [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37609
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.state_req [2]
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_del [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37610
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.state_req [3]
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_del [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37611
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li655_li655
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_idle_l1_1
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37612
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li656_li656
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_linkreset
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37613
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li657_li657
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_nop
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37614
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li658_li658
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_retrain
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37615
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li659_li659
    connect \E 1'1
    connect \Q \lpif_lsm_i.state_req_sleep_l2
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37616
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li660_li660
    connect \E 1'1
    connect \Q $abc$20155$lo661
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37617
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li661_li661
    connect \E 1'1
    connect \Q \lpif_prot_neg_i.state_reg [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37618
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li662_li662
    connect \E 1'1
    connect \Q \lpif_prot_neg_i.state_reg [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37619
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li663_li663
    connect \E 1'1
    connect \Q \lpif_lsm_i.ctl_link_up
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37620
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li664_li664
    connect \E 1'1
    connect \Q \lpif_prot_neg_i.state_reg [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37621
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_prot_neg_i.state_reg [1]
    connect \E 1'1
    connect \Q \lpif_prot_neg_i.state_reg [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37622
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li666_li666
    connect \E 1'1
    connect \Q \lpif_prot_neg_i.state_reg [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37623
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li667_li667
    connect \E 1'1
    connect \Q \lpif_txrx_i.marker_gen_i.state_reg [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37624
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li668_li668
    connect \E 1'1
    connect \Q \lpif_txrx_i.marker_gen_i.state_reg [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37625
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$36955$li669_li669
    connect \E 1'1
    connect \Q \lpif_ctl_i.tx_mrk_userbit_vld
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37626
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$20155$li671_li671
    connect \E 1'1
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$36955$auto$blifparse.cc:377:parse_blif$37627
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.tx_mrk_userbit_vld
    connect \E 1'1
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.marker_dly_reg
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39654
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [0]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39655
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [1]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39656
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [2]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39657
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [3]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39658
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [4]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39659
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [5]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39660
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [6]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39661
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [7]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39662
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_trans_valid
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [8]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39663
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc_valid
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [9]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39664
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [0]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [10]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39665
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [1]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [11]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39666
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [2]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [12]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39667
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [3]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [13]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39668
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [4]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [14]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39669
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [5]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [15]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39670
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [6]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [16]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39671
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [7]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [17]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39672
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [8]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [18]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39673
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [9]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [19]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39674
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [10]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [20]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39675
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [11]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [21]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39676
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [12]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [22]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39677
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [13]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [23]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39678
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [14]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [24]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39679
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [15]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [25]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39680
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [0]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [26]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39681
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [1]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [27]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39682
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [2]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [28]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39683
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [3]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [29]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39684
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [4]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [30]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39685
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [5]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [31]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39686
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [6]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [32]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39687
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [7]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [33]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39688
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [8]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [34]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39689
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [9]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [35]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39690
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [10]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [36]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39691
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [11]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [37]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39692
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [12]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [38]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39693
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [13]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [39]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39694
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [14]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [40]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39695
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [15]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [41]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39696
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [16]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [42]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39697
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [17]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [43]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39698
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [18]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [44]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39699
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [19]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [45]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39700
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [20]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [46]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39701
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [21]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [47]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39702
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [22]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [48]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39703
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [23]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [49]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39704
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [24]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [50]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39705
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [25]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [51]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39706
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [26]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [52]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39707
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [27]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [53]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39708
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [28]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [54]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39709
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [29]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [55]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39710
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [30]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [56]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39711
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [31]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [57]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39712
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [32]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [58]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39713
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [33]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [59]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39714
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [34]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [60]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39715
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [35]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [61]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39716
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [36]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [62]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39717
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [37]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [63]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39718
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [38]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [64]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39719
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [39]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [65]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39720
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [40]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [66]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39721
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [41]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [67]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39722
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [42]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [68]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39723
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [43]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [69]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39724
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [44]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [70]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39725
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [45]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [71]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39726
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [46]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [72]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39727
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [47]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [73]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39728
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [48]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [74]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39729
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [49]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [75]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39730
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [50]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [76]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39731
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [51]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [77]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39732
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [52]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [78]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39733
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [53]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [79]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39734
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [54]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [80]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39735
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [55]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [81]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39736
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [56]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [82]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39737
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [57]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [83]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39738
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [58]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [84]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39739
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [59]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [85]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39740
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [60]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [86]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39741
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [61]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [87]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39742
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [62]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [88]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39743
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [63]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [89]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39744
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [64]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [90]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39745
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [65]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [91]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39746
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [66]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [92]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39747
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [67]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [93]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39748
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [68]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [94]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39749
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [69]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [95]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39750
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [70]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [96]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39751
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [71]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [97]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39752
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [72]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [98]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39753
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [73]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [99]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39754
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [74]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [100]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39755
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [75]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [101]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39756
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [76]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [102]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39757
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [77]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [103]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39758
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [78]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [104]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39759
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [79]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [105]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39760
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [80]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [106]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39761
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [81]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [107]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39762
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [82]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [108]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39763
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [83]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [109]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39764
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [84]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [110]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39765
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [85]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [111]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39766
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [86]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [112]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39767
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [87]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [113]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39768
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [88]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [114]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39769
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [89]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [115]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39770
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [90]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [116]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39771
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [91]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [117]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39772
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [92]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [118]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39773
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [93]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [119]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39774
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [94]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [120]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39775
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [95]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [121]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39776
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [96]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [122]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39777
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [97]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [123]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39778
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [98]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [124]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39779
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [99]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [125]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39780
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [100]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [126]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39781
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [101]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [127]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39782
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [102]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [128]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39783
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [103]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [129]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39784
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [104]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [130]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39785
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [105]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [131]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39786
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [106]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [132]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39787
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [107]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [133]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39788
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [108]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [134]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39789
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [109]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [135]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39790
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [110]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [136]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39791
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [111]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [137]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39792
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [112]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [138]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39793
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [113]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [139]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39794
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [114]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [140]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39795
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [115]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [141]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39796
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [116]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [142]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39797
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [117]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [143]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39798
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [118]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [144]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39799
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [119]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [145]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39800
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [120]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [146]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39801
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [121]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [147]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39802
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [122]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [148]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39803
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [123]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [149]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39804
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [124]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [150]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39805
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [125]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [151]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39806
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [126]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [152]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39807
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [127]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [153]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39808
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [128]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [154]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39809
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [129]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [155]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39810
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [130]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [156]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39811
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [131]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [157]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39812
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [132]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [158]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39813
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [133]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [159]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39814
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [134]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [160]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39815
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [135]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [161]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39816
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [136]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [162]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39817
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [137]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [163]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39818
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [138]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [164]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39819
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [139]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [165]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39820
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [140]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [166]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39821
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [141]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [167]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39822
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [142]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [168]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39823
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [143]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [169]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39824
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [144]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [170]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39825
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [145]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [171]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39826
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [146]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [172]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39827
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [147]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [173]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39828
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [148]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [174]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39829
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [149]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [175]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39830
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [150]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [176]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39831
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [151]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [177]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39832
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [152]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [178]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39833
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [153]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [179]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39834
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [154]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [180]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39835
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [155]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [181]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39836
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [156]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [182]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39837
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [157]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [183]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39838
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [158]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [184]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39839
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [159]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [185]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39840
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [160]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [186]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39841
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [161]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [187]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39842
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [162]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [188]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39843
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [163]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [189]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39844
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [164]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [190]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39845
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [165]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [191]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39846
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [166]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [192]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39847
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [167]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [193]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39848
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [168]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [194]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39849
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [169]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [195]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39850
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [170]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [196]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39851
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [171]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [197]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39852
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [172]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [198]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39853
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [173]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [199]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39854
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [174]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [200]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39855
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [175]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [201]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39856
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [176]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [202]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39857
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [177]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [203]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39858
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [178]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [204]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39859
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [179]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [205]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39860
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [180]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [206]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39861
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [181]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [207]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39862
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [182]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [208]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39863
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [183]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [209]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39864
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [184]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [210]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39865
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [185]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [211]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39866
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [186]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [212]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39867
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [187]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [213]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39868
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [188]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [214]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39869
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [189]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [215]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39870
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [190]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [216]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39871
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [191]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [217]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39872
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [192]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [218]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39873
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [193]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [219]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39874
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [194]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [220]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39875
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [195]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [221]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39876
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [196]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [222]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39877
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [197]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [223]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39878
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [198]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [224]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39879
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [199]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [225]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39880
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [200]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [226]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39881
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [201]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [227]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39882
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [202]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [228]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39883
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [203]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [229]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39884
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [204]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [230]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39885
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [205]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [231]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39886
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [206]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [232]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39887
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [207]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [233]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39888
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [208]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [234]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39889
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [209]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [235]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39890
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [210]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [236]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39891
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [211]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [237]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39892
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [212]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [238]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39893
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [213]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [239]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39894
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [214]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [240]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39895
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [215]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [241]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39896
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [216]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [242]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39897
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [217]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [243]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39898
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [218]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [244]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39899
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [219]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [245]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39900
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [220]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [246]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39901
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [221]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [247]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39902
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [222]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [248]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39903
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [223]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [249]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39904
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [224]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [250]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39905
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [225]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [251]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39906
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [226]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [252]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39907
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [227]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [253]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39908
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [228]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [254]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39909
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [229]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [255]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39910
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [230]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [256]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39911
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [231]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [257]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39912
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [232]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [258]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39913
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [233]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [259]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39914
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [234]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [260]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39915
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [235]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [261]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39916
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [236]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [262]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39917
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [237]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [263]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39918
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [238]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [264]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39919
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [239]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [265]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39920
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [240]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [266]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39921
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [241]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [267]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39922
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [242]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [268]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39923
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [243]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [269]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39924
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [244]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [270]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39925
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [245]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [271]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39926
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [246]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [272]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39927
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [247]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [273]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39928
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [248]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [274]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39929
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [249]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [275]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39930
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [250]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [276]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39931
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [251]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [277]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39932
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [252]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [278]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39933
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [253]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [279]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39934
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [254]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [280]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$39653$auto$blifparse.cc:377:parse_blif$39935
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [255]
    connect \E $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
    connect \Q \lpif_ctl_i.syncfifo_i.memory[1] [281]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40785
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [0]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40786
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [1]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40787
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [2]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40788
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [3]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40789
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [4]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40790
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [5]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40791
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [6]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40792
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_stream [7]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40793
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.lp_trans_valid
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [8]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40794
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc_valid
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [9]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40795
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [0]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [10]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40796
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [1]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [11]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40797
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [2]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [12]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40798
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [3]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [13]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40799
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [4]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [14]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40800
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [5]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [15]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40801
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [6]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [16]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40802
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [7]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [17]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40803
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [8]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [18]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40804
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [9]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [19]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40805
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [10]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [20]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40806
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [11]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [21]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40807
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [12]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [22]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40808
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [13]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [23]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40809
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [14]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [24]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40810
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_crc [15]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [25]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40811
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [0]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [26]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40812
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [1]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [27]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40813
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [2]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [28]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40814
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [3]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [29]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40815
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [4]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [30]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40816
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [5]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [31]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40817
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [6]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [32]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40818
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [7]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [33]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40819
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [8]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [34]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40820
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [9]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [35]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40821
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [10]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [36]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40822
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [11]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [37]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40823
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [12]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [38]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40824
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [13]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [39]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40825
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [14]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [40]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40826
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [15]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [41]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40827
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [16]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [42]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40828
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [17]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [43]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40829
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [18]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [44]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40830
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [19]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [45]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40831
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [20]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [46]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40832
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [21]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [47]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40833
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [22]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [48]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40834
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [23]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [49]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40835
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [24]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [50]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40836
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [25]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [51]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40837
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [26]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [52]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40838
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [27]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [53]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40839
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [28]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [54]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40840
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [29]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [55]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40841
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [30]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [56]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40842
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [31]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [57]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40843
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [32]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [58]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40844
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [33]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [59]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40845
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [34]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [60]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40846
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [35]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [61]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40847
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [36]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [62]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40848
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [37]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [63]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40849
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [38]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [64]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40850
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [39]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [65]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40851
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [40]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [66]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40852
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [41]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [67]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40853
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [42]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [68]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40854
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [43]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [69]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40855
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [44]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [70]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40856
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [45]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [71]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40857
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [46]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [72]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40858
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [47]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [73]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40859
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [48]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [74]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40860
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [49]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [75]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40861
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [50]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [76]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40862
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [51]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [77]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40863
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [52]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [78]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40864
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [53]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [79]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40865
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [54]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [80]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40866
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [55]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [81]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40867
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [56]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [82]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40868
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [57]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [83]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40869
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [58]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [84]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40870
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [59]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [85]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40871
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [60]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [86]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40872
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [61]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [87]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40873
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [62]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [88]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40874
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [63]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [89]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40875
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [64]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [90]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40876
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [65]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [91]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40877
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [66]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [92]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40878
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [67]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [93]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40879
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [68]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [94]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40880
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [69]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [95]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40881
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [70]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [96]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40882
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [71]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [97]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40883
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [72]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [98]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40884
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [73]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [99]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40885
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [74]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [100]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40886
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [75]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [101]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40887
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [76]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [102]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40888
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [77]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [103]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40889
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [78]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [104]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40890
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [79]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [105]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40891
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [80]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [106]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40892
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [81]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [107]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40893
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [82]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [108]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40894
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [83]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [109]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40895
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [84]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [110]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40896
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [85]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [111]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40897
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [86]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [112]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40898
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [87]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [113]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40899
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [88]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [114]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40900
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [89]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [115]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40901
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [90]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [116]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40902
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [91]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [117]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40903
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [92]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [118]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40904
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [93]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [119]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40905
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [94]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [120]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40906
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [95]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [121]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40907
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [96]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [122]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40908
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [97]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [123]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40909
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [98]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [124]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40910
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [99]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [125]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40911
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [100]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [126]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40912
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [101]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [127]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40913
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [102]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [128]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40914
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [103]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [129]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40915
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [104]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [130]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40916
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [105]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [131]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40917
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [106]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [132]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40918
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [107]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [133]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40919
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [108]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [134]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40920
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [109]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [135]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40921
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [110]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [136]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40922
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [111]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [137]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40923
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [112]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [138]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40924
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [113]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [139]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40925
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [114]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [140]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40926
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [115]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [141]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40927
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [116]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [142]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40928
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [117]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [143]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40929
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [118]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [144]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40930
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [119]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [145]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40931
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [120]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [146]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40932
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [121]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [147]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40933
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [122]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [148]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40934
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [123]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [149]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40935
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [124]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [150]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40936
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [125]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [151]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40937
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [126]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [152]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40938
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [127]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [153]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40939
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [128]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [154]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40940
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [129]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [155]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40941
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [130]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [156]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40942
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [131]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [157]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40943
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [132]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [158]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40944
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [133]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [159]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40945
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [134]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [160]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40946
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [135]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [161]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40947
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [136]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [162]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40948
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [137]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [163]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40949
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [138]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [164]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40950
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [139]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [165]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40951
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [140]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [166]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40952
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [141]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [167]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40953
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [142]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [168]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40954
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [143]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [169]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40955
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [144]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [170]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40956
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [145]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [171]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40957
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [146]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [172]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40958
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [147]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [173]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40959
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [148]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [174]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40960
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [149]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [175]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40961
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [150]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [176]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40962
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [151]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [177]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40963
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [152]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [178]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40964
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [153]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [179]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40965
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [154]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [180]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40966
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [155]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [181]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40967
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [156]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [182]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40968
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [157]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [183]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40969
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [158]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [184]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40970
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [159]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [185]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40971
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [160]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [186]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40972
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [161]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [187]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40973
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [162]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [188]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40974
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [163]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [189]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40975
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [164]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [190]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40976
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [165]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [191]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40977
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [166]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [192]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40978
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [167]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [193]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40979
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [168]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [194]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40980
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [169]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [195]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40981
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [170]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [196]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40982
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [171]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [197]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40983
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [172]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [198]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40984
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [173]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [199]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40985
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [174]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [200]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40986
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [175]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [201]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40987
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [176]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [202]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40988
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [177]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [203]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40989
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [178]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [204]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40990
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [179]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [205]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40991
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [180]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [206]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40992
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [181]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [207]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40993
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [182]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [208]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40994
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [183]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [209]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40995
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [184]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [210]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40996
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [185]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [211]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40997
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [186]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [212]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40998
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [187]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [213]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$40999
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [188]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [214]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41000
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [189]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [215]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41001
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [190]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [216]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41002
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [191]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [217]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41003
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [192]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [218]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41004
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [193]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [219]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41005
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [194]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [220]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41006
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [195]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [221]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41007
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [196]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [222]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41008
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [197]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [223]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41009
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [198]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [224]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41010
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [199]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [225]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41011
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [200]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [226]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41012
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [201]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [227]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41013
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [202]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [228]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41014
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [203]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [229]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41015
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [204]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [230]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41016
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [205]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [231]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41017
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [206]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [232]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41018
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [207]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [233]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41019
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [208]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [234]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41020
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [209]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [235]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41021
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [210]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [236]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41022
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [211]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [237]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41023
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [212]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [238]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41024
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [213]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [239]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41025
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [214]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [240]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41026
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [215]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [241]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41027
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [216]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [242]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41028
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [217]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [243]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41029
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [218]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [244]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41030
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [219]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [245]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41031
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [220]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [246]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41032
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [221]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [247]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41033
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [222]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [248]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41034
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [223]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [249]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41035
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [224]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [250]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41036
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [225]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [251]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41037
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [226]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [252]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41038
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [227]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [253]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41039
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [228]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [254]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41040
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [229]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [255]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41041
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [230]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [256]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41042
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [231]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [257]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41043
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [232]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [258]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41044
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [233]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [259]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41045
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [234]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [260]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41046
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [235]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [261]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41047
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [236]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [262]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41048
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [237]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [263]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41049
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [238]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [264]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41050
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [239]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [265]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41051
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [240]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [266]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41052
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [241]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [267]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41053
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [242]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [268]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41054
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [243]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [269]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41055
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [244]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [270]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41056
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [245]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [271]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41057
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [246]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [272]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41058
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [247]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [273]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41059
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [248]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [274]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41060
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [249]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [275]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41061
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [250]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [276]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41062
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [251]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [277]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41063
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [252]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [278]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41064
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [253]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [279]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41065
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [254]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [280]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$40784$auto$blifparse.cc:377:parse_blif$41066
    connect \C \lpif_ctl_i.lclk
    connect \D $iopadmap$lp_data [255]
    connect \E $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
    connect \Q \lpif_ctl_i.syncfifo_i.memory[0] [281]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41633
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li00_li00
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41634
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li01_li01
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41635
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li02_li02
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41636
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li03_li03
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41637
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li04_li04
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41638
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li05_li05
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41639
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li06_li06
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41640
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li07_li07
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41641
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li08_li08
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [8]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41642
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li09_li09
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [9]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41643
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li10_li10
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [10]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41644
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li11_li11
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [11]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41645
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li12_li12
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [12]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41646
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li13_li13
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [13]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41647
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li14_li14
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [14]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41632$auto$blifparse.cc:377:parse_blif$41648
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41632$li15_li15
    connect \E $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [15]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41746$auto$blifparse.cc:377:parse_blif$41747
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41746$li0_li0
    connect \E $abc$25235$auto$opt_dff.cc:220:make_patterns_logic$12140
    connect \Q \lpif_lsm_i.pl_state_sts [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41746$auto$blifparse.cc:377:parse_blif$41748
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41746$li1_li1
    connect \E $abc$25235$auto$opt_dff.cc:220:make_patterns_logic$12140
    connect \Q \lpif_lsm_i.pl_state_sts [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41746$auto$blifparse.cc:377:parse_blif$41749
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41746$li2_li2
    connect \E $abc$25235$auto$opt_dff.cc:220:make_patterns_logic$12140
    connect \Q \lpif_lsm_i.pl_state_sts [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41746$auto$blifparse.cc:377:parse_blif$41750
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41746$li3_li3
    connect \E $abc$25235$auto$opt_dff.cc:220:make_patterns_logic$12140
    connect \Q \lpif_lsm_i.pl_state_sts [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41840$auto$blifparse.cc:377:parse_blif$41841
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41840$li0_li0
    connect \E $abc$25441$auto$opt_dff.cc:220:make_patterns_logic$12070
    connect \Q \lpif_lsm_i.lsm_dstrm_state [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41840$auto$blifparse.cc:377:parse_blif$41842
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41840$li1_li1
    connect \E $abc$25441$auto$opt_dff.cc:220:make_patterns_logic$12070
    connect \Q \lpif_lsm_i.lsm_dstrm_state [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41840$auto$blifparse.cc:377:parse_blif$41843
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41840$li2_li2
    connect \E $abc$25441$auto$opt_dff.cc:220:make_patterns_logic$12070
    connect \Q \lpif_lsm_i.lsm_dstrm_state [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41840$auto$blifparse.cc:377:parse_blif$41844
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41840$li3_li3
    connect \E $abc$25441$auto$opt_dff.cc:220:make_patterns_logic$12070
    connect \Q \lpif_lsm_i.lsm_dstrm_state [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41922$auto$blifparse.cc:377:parse_blif$41923
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41922$li0_li0
    connect \E $abc$25512$auto$opt_dff.cc:220:make_patterns_logic$11884
    connect \Q \lpif_lsm_i.lsm_retstate_ACTIVE_a
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41922$auto$blifparse.cc:377:parse_blif$41924
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41922$li1_li1
    connect \E $abc$25512$auto$opt_dff.cc:220:make_patterns_logic$11884
    connect \Q \lpif_lsm_i.lsm_retstate_IDLE_L1_1
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41922$auto$blifparse.cc:377:parse_blif$41925
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41922$li2_li2
    connect \E $abc$25512$auto$opt_dff.cc:220:make_patterns_logic$11884
    connect \Q \lpif_lsm_i.lsm_retstate_LinkReset_a
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41922$auto$blifparse.cc:377:parse_blif$41926
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41922$li3_li3
    connect \E $abc$25512$auto$opt_dff.cc:220:make_patterns_logic$11884
    connect \Q \lpif_lsm_i.lsm_retstate_RETRAIN_a
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41922$auto$blifparse.cc:377:parse_blif$41927
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$41922$li4_li4
    connect \E $abc$25512$auto$opt_dff.cc:220:make_patterns_logic$11884
    connect \Q \lpif_lsm_i.lsm_retstate_SLEEP_L2
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$41994
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li00_li00
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$41995
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li01_li01
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$41996
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li02_li02
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$41997
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li03_li03
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$41998
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li04_li04
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [4]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$41999
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li05_li05
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [5]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42000
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li06_li06
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [6]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42001
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li07_li07
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [7]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42002
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li08_li08
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [8]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42003
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li09_li09
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [9]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42004
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li10_li10
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [10]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42005
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li11_li11
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [11]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42006
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li12_li12
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [12]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42007
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li13_li13
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [13]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42008
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li14_li14
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [14]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$41993$auto$blifparse.cc:377:parse_blif$42009
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$25339$li15_li15
    connect \E $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
    connect \Q \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [15]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42086$auto$blifparse.cc:377:parse_blif$42087
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42086$li0_li0
    connect \E $abc$25581$auto$opt_dff.cc:220:make_patterns_logic$12201
    connect \Q \lpif_ctl_i.ctl_state [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42086$auto$blifparse.cc:377:parse_blif$42088
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42086$li1_li1
    connect \E $abc$25581$auto$opt_dff.cc:220:make_patterns_logic$12201
    connect \Q \lpif_ctl_i.ctl_state [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42086$auto$blifparse.cc:377:parse_blif$42089
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42086$li2_li2
    connect \E $abc$25581$auto$opt_dff.cc:220:make_patterns_logic$12201
    connect \Q \lpif_ctl_i.ctl_state [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42125$auto$blifparse.cc:377:parse_blif$42126
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42125$li0_li0
    connect \E $abc$25659$auto$opt_dff.cc:220:make_patterns_logic$11853
    connect \Q \lpif_lsm_i.lsm_exit_lp
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42155$auto$blifparse.cc:377:parse_blif$42156
    connect \C \lpif_ctl_i.lclk
    connect \D 1'1
    connect \E $abc$25622$auto$opt_dff.cc:220:make_patterns_logic$12043
    connect \Q \lpif_lsm_i.lsm_speedmode [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42183$auto$blifparse.cc:377:parse_blif$42184
    connect \C \lpif_ctl_i.lclk
    connect \D 1'1
    connect \E $abc$25767$auto$opt_dff.cc:220:make_patterns_logic$12204
    connect \Q \lpif_ctl_i.rx_online
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42215$auto$blifparse.cc:377:parse_blif$42216
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_lsm_i.lsm_state [0]
    connect \E $abc$25729$auto$opt_dff.cc:220:make_patterns_logic$12095
    connect \Q \lpif_lsm_i.pl_lnk_up
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42239$auto$blifparse.cc:377:parse_blif$42240
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42239$li0_li0
    connect \E $abc$25691$auto$opt_dff.cc:195:make_patterns_logic$12188
    connect \Q \lpif_ctl_i.ustrm_data_beat [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42239$auto$blifparse.cc:377:parse_blif$42241
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42239$li1_li1
    connect \E $abc$25691$auto$opt_dff.cc:195:make_patterns_logic$12188
    connect \Q \lpif_ctl_i.ustrm_data_beat [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42259$auto$blifparse.cc:377:parse_blif$42260
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42259$li0_li0
    connect \E $abc$25791$auto$opt_dff.cc:195:make_patterns_logic$12214
    connect \Q \lpif_ctl_i.aib_aligned_to_tx
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42275$auto$blifparse.cc:377:parse_blif$42276
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42275$li0_li0
    connect \E $abc$25752$auto$opt_dff.cc:220:make_patterns_logic$12174
    connect \Q $abc$20155$flatten\lpif_ctl_i.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1296$289_Y
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42291$auto$blifparse.cc:377:parse_blif$42292
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42291$li0_li0
    connect \E $abc$25712$auto$opt_dff.cc:220:make_patterns_logic$12153
    connect \Q \lpif_ctl_i.syncfifo_i.numempty_reg [0]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42291$auto$blifparse.cc:377:parse_blif$42293
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42291$li1_li1
    connect \E $abc$25712$auto$opt_dff.cc:220:make_patterns_logic$12153
    connect \Q $abc$25712$lo1
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42291$auto$blifparse.cc:377:parse_blif$42294
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42291$li2_li2
    connect \E $abc$25712$auto$opt_dff.cc:220:make_patterns_logic$12153
    connect \Q \lpif_ctl_i.syncfifo_i.numfilled_reg [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42306$auto$blifparse.cc:377:parse_blif$42307
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42306$li0_li0
    connect \E $abc$25752$auto$opt_dff.cc:220:make_patterns_logic$12174
    connect \Q \lpif_ctl_i.syncfifo_i.full_reg
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42316$auto$blifparse.cc:377:parse_blif$42317
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42316$li0_li0
    connect \E $abc$25801$auto$opt_dff.cc:195:make_patterns_logic$12143
    connect \Q \lpif_lsm_i.pl_exit_cg_req
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42326$auto$blifparse.cc:377:parse_blif$42327
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42326$li0_li0
    connect \E $abc$25819$auto$opt_dff.cc:195:make_patterns_logic$12146
    connect \Q \lpif_lsm_i.pl_stallreq
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42336$auto$blifparse.cc:377:parse_blif$42337
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42336$li0_li0
    connect \E $abc$20155$auto$opt_dff.cc:195:make_patterns_logic$11812
    connect \Q \lpif_prot_neg_i.pl_protocol [1]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42336$auto$blifparse.cc:377:parse_blif$42338
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42336$li1_li1
    connect \E $abc$20155$auto$opt_dff.cc:195:make_patterns_logic$11812
    connect \Q \lpif_prot_neg_i.pl_protocol [2]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42336$auto$blifparse.cc:377:parse_blif$42339
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42336$li2_li2
    connect \E $abc$20155$auto$opt_dff.cc:195:make_patterns_logic$11812
    connect \Q \lpif_prot_neg_i.pl_protocol_vld
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42347$auto$blifparse.cc:377:parse_blif$42348
    connect \C \lpif_ctl_i.lclk
    connect \D \lpif_ctl_i.d_ustrm_data_xfr_flg
    connect \E $abc$20155$auto$opt_dff.cc:195:make_patterns_logic$12185
    connect \Q \lpif_ctl_i.ustrm_data_xfr_flg
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42356$auto$blifparse.cc:377:parse_blif$42357
    connect \C \lpif_ctl_i.lclk
    connect \D $abc$42356$li0_li0
    connect \E \lpif_ctl_i.lp_fifo_push
    connect \Q \lpif_ctl_i.dstrm_fifo_has_half_flit
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$42362$auto$blifparse.cc:377:parse_blif$42363
    connect \C \lpif_ctl_i.lclk
    connect \D 1'1
    connect \E $abc$25824$auto$opt_dff.cc:220:make_patterns_logic$12211
    connect \Q \lpif_ctl_i.ns_mac_rdy
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65"
  cell \DFFRE $abc$42367$auto$blifparse.cc:377:parse_blif$42368
    connect \C \lpif_ctl_i.lclk
    connect \D 1'1
    connect \E $abc$96097$techmap$techmap71177$abc$42367$auto$blifparse.cc:377:parse_blif$42368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$71118_Y
    connect \Q \lpif_ctl_i.ns_adapter_rstn [3]
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65"
  cell \DFFRE $abc$42372$auto$blifparse.cc:377:parse_blif$42373
    connect \C \lpif_ctl_i.lclk
    connect \D 1'1
    connect \E $abc$96097$techmap$techmap71176$abc$42372$auto$blifparse.cc:377:parse_blif$42373.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$71118_Y
    connect \Q \lpif_prot_neg_i.pl_inband_pres
    connect \R $iopadmap$reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96098
    parameter \INIT_VALUE 8'00010000
    connect \A { \lpif_ctl_i.ctl_state [1] \lpif_ctl_i.ctl_state [2] \lpif_ctl_i.ctl_state [0] }
    connect \Y $abc$96097$techmap$techmap71177$abc$42367$auto$blifparse.cc:377:parse_blif$42368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$71118_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96099
    parameter \INIT_VALUE 8'01000000
    connect \A { \lpif_ctl_i.ctl_state [2] \lpif_ctl_i.ctl_state [0] \lpif_ctl_i.ctl_state [1] }
    connect \Y $abc$96097$techmap$techmap71176$abc$42372$auto$blifparse.cc:377:parse_blif$42373.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$71118_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96100
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [77] \lpif_ctl_i.syncfifo_i.memory[0] [77] }
    connect \Y $iopadmap$data_in_f [58]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96101
    parameter \INIT_VALUE 8'10101100
    connect \A { $iopadmap$lpbk_en $iopadmap$dout [58] $iopadmap$data_in_f [58] }
    connect \Y $abc$36955$li180_li180
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96102
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [76] \lpif_ctl_i.syncfifo_i.memory[0] [76] }
    connect \Y $iopadmap$data_in_f [57]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96103
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [57] $iopadmap$dout [57] }
    connect \Y $abc$36955$li178_li178
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96104
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [75] \lpif_ctl_i.syncfifo_i.memory[0] [75] }
    connect \Y $iopadmap$data_in_f [56]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96105
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [56] $iopadmap$dout [56] }
    connect \Y $abc$36955$li176_li176
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96106
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [74] \lpif_ctl_i.syncfifo_i.memory[0] [74] }
    connect \Y $iopadmap$data_in_f [55]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96107
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [55] $iopadmap$dout [55] }
    connect \Y $abc$36955$li174_li174
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96108
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [73] \lpif_ctl_i.syncfifo_i.memory[0] [73] }
    connect \Y $iopadmap$data_in_f [54]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96109
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [54] $iopadmap$dout [54] }
    connect \Y $abc$36955$li172_li172
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96110
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [72] \lpif_ctl_i.syncfifo_i.memory[0] [72] }
    connect \Y $iopadmap$data_in_f [53]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96111
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [53] $iopadmap$dout [53] }
    connect \Y $abc$36955$li170_li170
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96112
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [71] \lpif_ctl_i.syncfifo_i.memory[0] [71] }
    connect \Y $iopadmap$data_in_f [52]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96113
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [52] $iopadmap$dout [52] }
    connect \Y $abc$36955$li168_li168
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96114
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [70] \lpif_ctl_i.syncfifo_i.memory[0] [70] }
    connect \Y $iopadmap$data_in_f [51]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96115
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [51] $iopadmap$dout [51] }
    connect \Y $abc$36955$li166_li166
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96116
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [69] \lpif_ctl_i.syncfifo_i.memory[0] [69] }
    connect \Y $iopadmap$data_in_f [50]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96117
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [50] $iopadmap$dout [50] }
    connect \Y $abc$36955$li164_li164
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96118
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [68] \lpif_ctl_i.syncfifo_i.memory[0] [68] }
    connect \Y $iopadmap$data_in_f [49]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96119
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [49] $iopadmap$dout [49] }
    connect \Y $abc$36955$li162_li162
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96120
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [67] \lpif_ctl_i.syncfifo_i.memory[0] [67] }
    connect \Y $iopadmap$data_in_f [48]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96121
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [48] $iopadmap$dout [48] }
    connect \Y $abc$36955$li160_li160
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96122
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [66] \lpif_ctl_i.syncfifo_i.memory[0] [66] }
    connect \Y $iopadmap$data_in_f [47]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96123
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [47] $iopadmap$dout [47] }
    connect \Y $abc$36955$li158_li158
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96124
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [65] \lpif_ctl_i.syncfifo_i.memory[0] [65] }
    connect \Y $iopadmap$data_in_f [46]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96125
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [46] $iopadmap$dout [46] }
    connect \Y $abc$36955$li156_li156
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96126
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [64] \lpif_ctl_i.syncfifo_i.memory[0] [64] }
    connect \Y $iopadmap$data_in_f [45]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96127
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [45] $iopadmap$dout [45] }
    connect \Y $abc$36955$li154_li154
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96128
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [63] \lpif_ctl_i.syncfifo_i.memory[0] [63] }
    connect \Y $iopadmap$data_in_f [44]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96129
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [44] $iopadmap$dout [44] }
    connect \Y $abc$36955$li152_li152
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96130
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [62] \lpif_ctl_i.syncfifo_i.memory[0] [62] }
    connect \Y $iopadmap$data_in_f [43]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96131
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [43] $iopadmap$dout [43] }
    connect \Y $abc$36955$li150_li150
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96132
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [61] \lpif_ctl_i.syncfifo_i.memory[0] [61] }
    connect \Y $iopadmap$data_in_f [42]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96133
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [42] $iopadmap$dout [42] }
    connect \Y $abc$36955$li148_li148
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96134
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [60] \lpif_ctl_i.syncfifo_i.memory[0] [60] }
    connect \Y $iopadmap$data_in_f [41]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96135
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [41] $iopadmap$dout [41] }
    connect \Y $abc$36955$li146_li146
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96136
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [59] \lpif_ctl_i.syncfifo_i.memory[0] [59] }
    connect \Y $iopadmap$data_in_f [40]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96137
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [40] $iopadmap$dout [40] }
    connect \Y $abc$36955$li144_li144
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96138
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [58] \lpif_ctl_i.syncfifo_i.memory[0] [58] }
    connect \Y $iopadmap$data_in_f [39]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96139
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [39] $iopadmap$dout [39] }
    connect \Y $abc$36955$li142_li142
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96140
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [57] \lpif_ctl_i.syncfifo_i.memory[0] [57] }
    connect \Y $iopadmap$data_in_f [38]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96141
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [38] $iopadmap$dout [38] }
    connect \Y $abc$36955$li140_li140
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96142
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [56] \lpif_ctl_i.syncfifo_i.memory[0] [56] }
    connect \Y $iopadmap$data_in_f [37]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96143
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [37] $iopadmap$dout [37] }
    connect \Y $abc$36955$li138_li138
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96144
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [55] \lpif_ctl_i.syncfifo_i.memory[0] [55] }
    connect \Y $iopadmap$data_in_f [36]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96145
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [36] $iopadmap$dout [36] }
    connect \Y $abc$36955$li136_li136
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96146
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [54] \lpif_ctl_i.syncfifo_i.memory[0] [54] }
    connect \Y $iopadmap$data_in_f [35]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96147
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [35] $iopadmap$dout [35] }
    connect \Y $abc$36955$li134_li134
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96148
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [53] \lpif_ctl_i.syncfifo_i.memory[0] [53] }
    connect \Y $iopadmap$data_in_f [34]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96149
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [34] $iopadmap$dout [34] }
    connect \Y $abc$36955$li132_li132
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96150
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [52] \lpif_ctl_i.syncfifo_i.memory[0] [52] }
    connect \Y $iopadmap$data_in_f [33]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96151
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [33] $iopadmap$dout [33] }
    connect \Y $abc$36955$li130_li130
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96152
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [51] \lpif_ctl_i.syncfifo_i.memory[0] [51] }
    connect \Y $iopadmap$data_in_f [32]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96153
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [32] $iopadmap$dout [32] }
    connect \Y $abc$36955$li128_li128
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96154
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [50] \lpif_ctl_i.syncfifo_i.memory[0] [50] }
    connect \Y $iopadmap$data_in_f [31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96155
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [31] $iopadmap$dout [31] }
    connect \Y $abc$36955$li126_li126
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96156
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [49] \lpif_ctl_i.syncfifo_i.memory[0] [49] }
    connect \Y $iopadmap$data_in_f [30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96157
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [30] $iopadmap$dout [30] }
    connect \Y $abc$36955$li124_li124
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96158
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [48] \lpif_ctl_i.syncfifo_i.memory[0] [48] }
    connect \Y $iopadmap$data_in_f [29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96159
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [29] $iopadmap$dout [29] }
    connect \Y $abc$36955$li122_li122
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96160
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [47] \lpif_ctl_i.syncfifo_i.memory[0] [47] }
    connect \Y $iopadmap$data_in_f [28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96161
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [28] $iopadmap$dout [28] }
    connect \Y $abc$36955$li120_li120
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96162
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [46] \lpif_ctl_i.syncfifo_i.memory[0] [46] }
    connect \Y $iopadmap$data_in_f [27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96163
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [27] $iopadmap$dout [27] }
    connect \Y $abc$36955$li118_li118
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96164
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [45] \lpif_ctl_i.syncfifo_i.memory[0] [45] }
    connect \Y $iopadmap$data_in_f [26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96165
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [26] $iopadmap$dout [26] }
    connect \Y $abc$36955$li116_li116
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96166
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [44] \lpif_ctl_i.syncfifo_i.memory[0] [44] }
    connect \Y $iopadmap$data_in_f [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96167
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [25] $iopadmap$dout [25] }
    connect \Y $abc$36955$li114_li114
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96168
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [43] \lpif_ctl_i.syncfifo_i.memory[0] [43] }
    connect \Y $iopadmap$data_in_f [24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96169
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [24] $iopadmap$dout [24] }
    connect \Y $abc$36955$li112_li112
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96170
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [42] \lpif_ctl_i.syncfifo_i.memory[0] [42] }
    connect \Y $iopadmap$data_in_f [23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96171
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [23] $iopadmap$dout [23] }
    connect \Y $abc$36955$li110_li110
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96172
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [41] \lpif_ctl_i.syncfifo_i.memory[0] [41] }
    connect \Y $iopadmap$data_in_f [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96173
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [22] $iopadmap$dout [22] }
    connect \Y $abc$36955$li108_li108
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96174
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [40] \lpif_ctl_i.syncfifo_i.memory[0] [40] }
    connect \Y $iopadmap$data_in_f [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96175
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [21] $iopadmap$dout [21] }
    connect \Y $abc$36955$li106_li106
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96176
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [39] \lpif_ctl_i.syncfifo_i.memory[0] [39] }
    connect \Y $iopadmap$data_in_f [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96177
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [20] $iopadmap$dout [20] }
    connect \Y $abc$36955$li104_li104
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96178
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [38] \lpif_ctl_i.syncfifo_i.memory[0] [38] }
    connect \Y $iopadmap$data_in_f [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96179
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [19] $iopadmap$dout [19] }
    connect \Y $abc$36955$li102_li102
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96180
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [37] \lpif_ctl_i.syncfifo_i.memory[0] [37] }
    connect \Y $iopadmap$data_in_f [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96181
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [18] $iopadmap$dout [18] }
    connect \Y $abc$36955$li100_li100
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96182
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [36] \lpif_ctl_i.syncfifo_i.memory[0] [36] }
    connect \Y $iopadmap$data_in_f [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96183
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [17] $iopadmap$dout [17] }
    connect \Y $abc$36955$li098_li098
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96184
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [35] \lpif_ctl_i.syncfifo_i.memory[0] [35] }
    connect \Y $iopadmap$data_in_f [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96185
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [16] $iopadmap$dout [16] }
    connect \Y $abc$36955$li096_li096
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96186
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [34] \lpif_ctl_i.syncfifo_i.memory[0] [34] }
    connect \Y $iopadmap$data_in_f [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96187
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [15] $iopadmap$dout [15] }
    connect \Y $abc$36955$li094_li094
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96188
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [33] \lpif_ctl_i.syncfifo_i.memory[0] [33] }
    connect \Y $iopadmap$data_in_f [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96189
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [14] $iopadmap$dout [14] }
    connect \Y $abc$36955$li092_li092
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96190
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [32] \lpif_ctl_i.syncfifo_i.memory[0] [32] }
    connect \Y $iopadmap$data_in_f [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96191
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [13] $iopadmap$dout [13] }
    connect \Y $abc$36955$li090_li090
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96192
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [31] \lpif_ctl_i.syncfifo_i.memory[0] [31] }
    connect \Y $iopadmap$data_in_f [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96193
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [12] $iopadmap$dout [12] }
    connect \Y $abc$36955$li088_li088
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96194
    parameter \INIT_VALUE 64'1100111110101111000011110000111100001111000011110000111100001111
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_lsm_i.ctl_link_up \lpif_ctl_i.syncfifo_i.memory[1] [30] \lpif_ctl_i.syncfifo_i.memory[0] [30] }
    connect \Y $iopadmap$data_in_f [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96195
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [11] $iopadmap$dout [11] }
    connect \Y $abc$36955$li086_li086
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96196
    parameter \INIT_VALUE 64'1100101000000000000000000000000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.ctl_link_up \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [29] \lpif_ctl_i.syncfifo_i.memory[0] [29] }
    connect \Y $iopadmap$data_in_f [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96197
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [10] $iopadmap$dout [10] }
    connect \Y $abc$36955$li084_li084
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96198
    parameter \INIT_VALUE 64'1100101000000000000000000000000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.ctl_link_up \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [28] \lpif_ctl_i.syncfifo_i.memory[0] [28] }
    connect \Y $iopadmap$data_in_f [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96199
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [9] $iopadmap$dout [9] }
    connect \Y $abc$36955$li082_li082
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96200
    parameter \INIT_VALUE 64'1111111111111111111111111111111000000000000000000000000000000000
    connect \A { \lpif_prot_neg_i.rmote_req \lpif_prot_neg_i.state_reg [2] \lpif_prot_neg_i.state_reg [5] \lpif_prot_neg_i.state_reg [6] \lpif_prot_neg_i.state_reg [1] \lpif_prot_neg_i.state_reg [4] }
    connect \Y $abc$96097$new_new_n1833__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96201
    parameter \INIT_VALUE 4'1000
    connect \A { \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.aib_aligned_to_tx }
    connect \Y \lpif_ctl_i.dstrm_valid
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96202
    parameter \INIT_VALUE 64'1100110010101010000000000000000011110000111100001111000011110000
    connect \A { \lpif_lsm_i.ctl_link_up \lpif_ctl_i.dstrm_valid \lpif_ctl_i.syncfifo_i.read_addr_reg $abc$96097$new_new_n1833__ \lpif_ctl_i.syncfifo_i.memory[1] [27] \lpif_ctl_i.syncfifo_i.memory[0] [27] }
    connect \Y $iopadmap$data_in_f [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96203
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [8] $iopadmap$dout [8] }
    connect \Y $abc$36955$li080_li080
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96204
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [26] \lpif_ctl_i.syncfifo_i.memory[0] [26] }
    connect \Y $abc$96097$new_new_n1837__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96205
    parameter \INIT_VALUE 16'1111000011101110
    connect \A { \lpif_lsm_i.ctl_link_up $abc$96097$new_new_n1837__ \lpif_prot_neg_i.state_reg [2] \lpif_prot_neg_i.state_reg [4] }
    connect \Y $iopadmap$data_in_f [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96206
    parameter \INIT_VALUE 64'1111000011110000111011101110111011111111000000001111111100000000
    connect \A { $iopadmap$lpbk_en \lpif_lsm_i.ctl_link_up $iopadmap$dout [7] $abc$96097$new_new_n1837__ \lpif_prot_neg_i.state_reg [2] \lpif_prot_neg_i.state_reg [4] }
    connect \Y $abc$36955$li078_li078
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96207
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [9] \lpif_ctl_i.syncfifo_i.memory[0] [9] }
    connect \Y \lpif_ctl_i.dstrm_crc_valid
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96208
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en \lpif_ctl_i.dstrm_crc_valid $iopadmap$dout [286] }
    connect \Y $abc$36955$li076_li076
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96209
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [25] \lpif_ctl_i.syncfifo_i.memory[0] [25] }
    connect \Y $iopadmap$data_in_f [285]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96210
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [285] $iopadmap$dout [285] }
    connect \Y $abc$36955$li074_li074
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96211
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [24] \lpif_ctl_i.syncfifo_i.memory[0] [24] }
    connect \Y $iopadmap$data_in_f [284]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96212
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [284] $iopadmap$dout [284] }
    connect \Y $abc$36955$li072_li072
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96213
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [23] \lpif_ctl_i.syncfifo_i.memory[0] [23] }
    connect \Y $iopadmap$data_in_f [283]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96214
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [283] $iopadmap$dout [283] }
    connect \Y $abc$36955$li070_li070
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96215
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [22] \lpif_ctl_i.syncfifo_i.memory[0] [22] }
    connect \Y $iopadmap$data_in_f [282]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96216
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [282] $iopadmap$dout [282] }
    connect \Y $abc$36955$li068_li068
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96217
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [21] \lpif_ctl_i.syncfifo_i.memory[0] [21] }
    connect \Y $iopadmap$data_in_f [281]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96218
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [281] $iopadmap$dout [281] }
    connect \Y $abc$36955$li066_li066
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96219
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [20] \lpif_ctl_i.syncfifo_i.memory[0] [20] }
    connect \Y $iopadmap$data_in_f [280]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96220
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [280] $iopadmap$dout [280] }
    connect \Y $abc$36955$li064_li064
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96221
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [19] \lpif_ctl_i.syncfifo_i.memory[0] [19] }
    connect \Y $iopadmap$data_in_f [279]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96222
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [279] $iopadmap$dout [279] }
    connect \Y $abc$36955$li062_li062
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96223
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [18] \lpif_ctl_i.syncfifo_i.memory[0] [18] }
    connect \Y $iopadmap$data_in_f [278]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96224
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [278] $iopadmap$dout [278] }
    connect \Y $abc$36955$li060_li060
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96225
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [17] \lpif_ctl_i.syncfifo_i.memory[0] [17] }
    connect \Y $iopadmap$data_in_f [277]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96226
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [277] $iopadmap$dout [277] }
    connect \Y $abc$36955$li058_li058
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96227
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [16] \lpif_ctl_i.syncfifo_i.memory[0] [16] }
    connect \Y $iopadmap$data_in_f [276]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96228
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [276] $iopadmap$dout [276] }
    connect \Y $abc$36955$li056_li056
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96229
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [15] \lpif_ctl_i.syncfifo_i.memory[0] [15] }
    connect \Y $iopadmap$data_in_f [275]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96230
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [275] $iopadmap$dout [275] }
    connect \Y $abc$36955$li054_li054
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96231
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [14] \lpif_ctl_i.syncfifo_i.memory[0] [14] }
    connect \Y $iopadmap$data_in_f [274]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96232
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [274] $iopadmap$dout [274] }
    connect \Y $abc$36955$li052_li052
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96233
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [13] \lpif_ctl_i.syncfifo_i.memory[0] [13] }
    connect \Y $iopadmap$data_in_f [273]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96234
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [273] $iopadmap$dout [273] }
    connect \Y $abc$36955$li050_li050
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96235
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [12] \lpif_ctl_i.syncfifo_i.memory[0] [12] }
    connect \Y $iopadmap$data_in_f [272]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96236
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [272] $iopadmap$dout [272] }
    connect \Y $abc$36955$li048_li048
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96237
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [11] \lpif_ctl_i.syncfifo_i.memory[0] [11] }
    connect \Y $iopadmap$data_in_f [271]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96238
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [271] $iopadmap$dout [271] }
    connect \Y $abc$36955$li046_li046
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96239
    parameter \INIT_VALUE 32'10101100000000000000000000000000
    connect \A { \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[0] [10] \lpif_ctl_i.syncfifo_i.memory[1] [10] }
    connect \Y $iopadmap$data_in_f [270]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96240
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [270] $iopadmap$dout [270] }
    connect \Y $abc$36955$li044_li044
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96241
    parameter \INIT_VALUE 8'10111111
    connect \A { \lpif_ctl_i.lp_data_beat [0] $abc$20155$flatten\lpif_ctl_i.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1296$289_Y \lpif_ctl_i.aib_aligned_to_tx }
    connect \Y $abc$36955$li007_li007
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96242
    parameter \INIT_VALUE 8'01000000
    connect \A { \lpif_ctl_i.lp_data_beat [0] $abc$20155$flatten\lpif_ctl_i.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1296$289_Y \lpif_ctl_i.aib_aligned_to_tx }
    connect \Y $abc$36955$li004_li004
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96243
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [78] \lpif_ctl_i.syncfifo_i.memory[0] [78] }
    connect \Y $iopadmap$data_in_f [59]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96244
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [79] \lpif_ctl_i.syncfifo_i.memory[0] [79] }
    connect \Y $iopadmap$data_in_f [60]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96245
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [80] \lpif_ctl_i.syncfifo_i.memory[0] [80] }
    connect \Y $iopadmap$data_in_f [61]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96246
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [81] \lpif_ctl_i.syncfifo_i.memory[0] [81] }
    connect \Y $iopadmap$data_in_f [62]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96247
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [82] \lpif_ctl_i.syncfifo_i.memory[0] [82] }
    connect \Y $iopadmap$data_in_f [63]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96248
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [83] \lpif_ctl_i.syncfifo_i.memory[0] [83] }
    connect \Y $iopadmap$data_in_f [64]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96249
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [84] \lpif_ctl_i.syncfifo_i.memory[0] [84] }
    connect \Y $iopadmap$data_in_f [65]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96250
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [85] \lpif_ctl_i.syncfifo_i.memory[0] [85] }
    connect \Y $iopadmap$data_in_f [66]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96251
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [86] \lpif_ctl_i.syncfifo_i.memory[0] [86] }
    connect \Y $iopadmap$data_in_f [67]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96252
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [87] \lpif_ctl_i.syncfifo_i.memory[0] [87] }
    connect \Y $iopadmap$data_in_f [68]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96253
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [88] \lpif_ctl_i.syncfifo_i.memory[0] [88] }
    connect \Y $iopadmap$data_in_f [69]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96254
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [89] \lpif_ctl_i.syncfifo_i.memory[0] [89] }
    connect \Y $iopadmap$data_in_f [70]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96255
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [90] \lpif_ctl_i.syncfifo_i.memory[0] [90] }
    connect \Y $iopadmap$data_in_f [71]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96256
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [91] \lpif_ctl_i.syncfifo_i.memory[0] [91] }
    connect \Y $iopadmap$data_in_f [72]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96257
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [92] \lpif_ctl_i.syncfifo_i.memory[0] [92] }
    connect \Y $iopadmap$data_in_f [73]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96258
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [93] \lpif_ctl_i.syncfifo_i.memory[0] [93] }
    connect \Y $iopadmap$data_in_f [74]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96259
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [94] \lpif_ctl_i.syncfifo_i.memory[0] [94] }
    connect \Y $iopadmap$data_in_f [75]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96260
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [95] \lpif_ctl_i.syncfifo_i.memory[0] [95] }
    connect \Y $iopadmap$data_in_f [76]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96261
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [96] \lpif_ctl_i.syncfifo_i.memory[0] [96] }
    connect \Y $iopadmap$data_in_f [78]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96262
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [97] \lpif_ctl_i.syncfifo_i.memory[0] [97] }
    connect \Y $iopadmap$data_in_f [79]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96263
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [98] \lpif_ctl_i.syncfifo_i.memory[0] [98] }
    connect \Y $iopadmap$data_in_f [80]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96264
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [99] \lpif_ctl_i.syncfifo_i.memory[0] [99] }
    connect \Y $iopadmap$data_in_f [82]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96265
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [100] \lpif_ctl_i.syncfifo_i.memory[0] [100] }
    connect \Y $iopadmap$data_in_f [83]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96266
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [101] \lpif_ctl_i.syncfifo_i.memory[0] [101] }
    connect \Y $iopadmap$data_in_f [84]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96267
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [102] \lpif_ctl_i.syncfifo_i.memory[0] [102] }
    connect \Y $iopadmap$data_in_f [85]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96268
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [103] \lpif_ctl_i.syncfifo_i.memory[0] [103] }
    connect \Y $iopadmap$data_in_f [86]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96269
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [104] \lpif_ctl_i.syncfifo_i.memory[0] [104] }
    connect \Y $iopadmap$data_in_f [87]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96270
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [105] \lpif_ctl_i.syncfifo_i.memory[0] [105] }
    connect \Y $iopadmap$data_in_f [88]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96271
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [106] \lpif_ctl_i.syncfifo_i.memory[0] [106] }
    connect \Y $iopadmap$data_in_f [89]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96272
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [107] \lpif_ctl_i.syncfifo_i.memory[0] [107] }
    connect \Y $iopadmap$data_in_f [90]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96273
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [108] \lpif_ctl_i.syncfifo_i.memory[0] [108] }
    connect \Y $iopadmap$data_in_f [91]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96274
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [109] \lpif_ctl_i.syncfifo_i.memory[0] [109] }
    connect \Y $iopadmap$data_in_f [92]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96275
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [110] \lpif_ctl_i.syncfifo_i.memory[0] [110] }
    connect \Y $iopadmap$data_in_f [93]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96276
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [111] \lpif_ctl_i.syncfifo_i.memory[0] [111] }
    connect \Y $iopadmap$data_in_f [94]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96277
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [112] \lpif_ctl_i.syncfifo_i.memory[0] [112] }
    connect \Y $iopadmap$data_in_f [95]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96278
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [113] \lpif_ctl_i.syncfifo_i.memory[0] [113] }
    connect \Y $iopadmap$data_in_f [96]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96279
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [114] \lpif_ctl_i.syncfifo_i.memory[0] [114] }
    connect \Y $iopadmap$data_in_f [97]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96280
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [115] \lpif_ctl_i.syncfifo_i.memory[0] [115] }
    connect \Y $iopadmap$data_in_f [98]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96281
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [116] \lpif_ctl_i.syncfifo_i.memory[0] [116] }
    connect \Y $iopadmap$data_in_f [99]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96282
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [117] \lpif_ctl_i.syncfifo_i.memory[0] [117] }
    connect \Y $iopadmap$data_in_f [100]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96283
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [118] \lpif_ctl_i.syncfifo_i.memory[0] [118] }
    connect \Y $iopadmap$data_in_f [101]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96284
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [119] \lpif_ctl_i.syncfifo_i.memory[0] [119] }
    connect \Y $iopadmap$data_in_f [102]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96285
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [120] \lpif_ctl_i.syncfifo_i.memory[0] [120] }
    connect \Y $iopadmap$data_in_f [103]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96286
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [121] \lpif_ctl_i.syncfifo_i.memory[0] [121] }
    connect \Y $iopadmap$data_in_f [104]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96287
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [122] \lpif_ctl_i.syncfifo_i.memory[0] [122] }
    connect \Y $iopadmap$data_in_f [105]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96288
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [123] \lpif_ctl_i.syncfifo_i.memory[0] [123] }
    connect \Y $iopadmap$data_in_f [106]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96289
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [124] \lpif_ctl_i.syncfifo_i.memory[0] [124] }
    connect \Y $iopadmap$data_in_f [107]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96290
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [125] \lpif_ctl_i.syncfifo_i.memory[0] [125] }
    connect \Y $iopadmap$data_in_f [108]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96291
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [126] \lpif_ctl_i.syncfifo_i.memory[0] [126] }
    connect \Y $iopadmap$data_in_f [109]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96292
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [127] \lpif_ctl_i.syncfifo_i.memory[0] [127] }
    connect \Y $iopadmap$data_in_f [110]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96293
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [128] \lpif_ctl_i.syncfifo_i.memory[0] [128] }
    connect \Y $iopadmap$data_in_f [111]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96294
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [129] \lpif_ctl_i.syncfifo_i.memory[0] [129] }
    connect \Y $iopadmap$data_in_f [112]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96295
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [130] \lpif_ctl_i.syncfifo_i.memory[0] [130] }
    connect \Y $iopadmap$data_in_f [113]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96296
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [131] \lpif_ctl_i.syncfifo_i.memory[0] [131] }
    connect \Y $iopadmap$data_in_f [114]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96297
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [132] \lpif_ctl_i.syncfifo_i.memory[0] [132] }
    connect \Y $iopadmap$data_in_f [115]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96298
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [133] \lpif_ctl_i.syncfifo_i.memory[0] [133] }
    connect \Y $iopadmap$data_in_f [116]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96299
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [134] \lpif_ctl_i.syncfifo_i.memory[0] [134] }
    connect \Y $iopadmap$data_in_f [117]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96300
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [135] \lpif_ctl_i.syncfifo_i.memory[0] [135] }
    connect \Y $iopadmap$data_in_f [118]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96301
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [136] \lpif_ctl_i.syncfifo_i.memory[0] [136] }
    connect \Y $iopadmap$data_in_f [119]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96302
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [137] \lpif_ctl_i.syncfifo_i.memory[0] [137] }
    connect \Y $iopadmap$data_in_f [120]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96303
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [138] \lpif_ctl_i.syncfifo_i.memory[0] [138] }
    connect \Y $iopadmap$data_in_f [121]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96304
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [139] \lpif_ctl_i.syncfifo_i.memory[0] [139] }
    connect \Y $iopadmap$data_in_f [122]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96305
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [140] \lpif_ctl_i.syncfifo_i.memory[0] [140] }
    connect \Y $iopadmap$data_in_f [123]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96306
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [141] \lpif_ctl_i.syncfifo_i.memory[0] [141] }
    connect \Y $iopadmap$data_in_f [124]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96307
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [142] \lpif_ctl_i.syncfifo_i.memory[0] [142] }
    connect \Y $iopadmap$data_in_f [125]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96308
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [143] \lpif_ctl_i.syncfifo_i.memory[0] [143] }
    connect \Y $iopadmap$data_in_f [126]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96309
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [144] \lpif_ctl_i.syncfifo_i.memory[0] [144] }
    connect \Y $iopadmap$data_in_f [127]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96310
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [145] \lpif_ctl_i.syncfifo_i.memory[0] [145] }
    connect \Y $iopadmap$data_in_f [128]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96311
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [146] \lpif_ctl_i.syncfifo_i.memory[0] [146] }
    connect \Y $iopadmap$data_in_f [129]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96312
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [147] \lpif_ctl_i.syncfifo_i.memory[0] [147] }
    connect \Y $iopadmap$data_in_f [130]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96313
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [148] \lpif_ctl_i.syncfifo_i.memory[0] [148] }
    connect \Y $iopadmap$data_in_f [131]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96314
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [149] \lpif_ctl_i.syncfifo_i.memory[0] [149] }
    connect \Y $iopadmap$data_in_f [132]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96315
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [150] \lpif_ctl_i.syncfifo_i.memory[0] [150] }
    connect \Y $iopadmap$data_in_f [133]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96316
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [151] \lpif_ctl_i.syncfifo_i.memory[0] [151] }
    connect \Y $iopadmap$data_in_f [134]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96317
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [152] \lpif_ctl_i.syncfifo_i.memory[0] [152] }
    connect \Y $iopadmap$data_in_f [135]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96318
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [153] \lpif_ctl_i.syncfifo_i.memory[0] [153] }
    connect \Y $iopadmap$data_in_f [136]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96319
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [154] \lpif_ctl_i.syncfifo_i.memory[0] [154] }
    connect \Y $iopadmap$data_in_f [137]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96320
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [155] \lpif_ctl_i.syncfifo_i.memory[0] [155] }
    connect \Y $iopadmap$data_in_f [138]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96321
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [156] \lpif_ctl_i.syncfifo_i.memory[0] [156] }
    connect \Y $iopadmap$data_in_f [139]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96322
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [157] \lpif_ctl_i.syncfifo_i.memory[0] [157] }
    connect \Y $iopadmap$data_in_f [140]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96323
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [158] \lpif_ctl_i.syncfifo_i.memory[0] [158] }
    connect \Y $iopadmap$data_in_f [141]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96324
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [159] \lpif_ctl_i.syncfifo_i.memory[0] [159] }
    connect \Y $iopadmap$data_in_f [142]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96325
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [160] \lpif_ctl_i.syncfifo_i.memory[0] [160] }
    connect \Y $iopadmap$data_in_f [143]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96326
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [161] \lpif_ctl_i.syncfifo_i.memory[0] [161] }
    connect \Y $iopadmap$data_in_f [144]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96327
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [162] \lpif_ctl_i.syncfifo_i.memory[0] [162] }
    connect \Y $iopadmap$data_in_f [145]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96328
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [163] \lpif_ctl_i.syncfifo_i.memory[0] [163] }
    connect \Y $iopadmap$data_in_f [146]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96329
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [164] \lpif_ctl_i.syncfifo_i.memory[0] [164] }
    connect \Y $iopadmap$data_in_f [147]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96330
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [165] \lpif_ctl_i.syncfifo_i.memory[0] [165] }
    connect \Y $iopadmap$data_in_f [148]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96331
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [166] \lpif_ctl_i.syncfifo_i.memory[0] [166] }
    connect \Y $iopadmap$data_in_f [149]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96332
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [167] \lpif_ctl_i.syncfifo_i.memory[0] [167] }
    connect \Y $iopadmap$data_in_f [150]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96333
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [168] \lpif_ctl_i.syncfifo_i.memory[0] [168] }
    connect \Y $iopadmap$data_in_f [151]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96334
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [169] \lpif_ctl_i.syncfifo_i.memory[0] [169] }
    connect \Y $iopadmap$data_in_f [152]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96335
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [170] \lpif_ctl_i.syncfifo_i.memory[0] [170] }
    connect \Y $iopadmap$data_in_f [153]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96336
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [171] \lpif_ctl_i.syncfifo_i.memory[0] [171] }
    connect \Y $iopadmap$data_in_f [154]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96337
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [172] \lpif_ctl_i.syncfifo_i.memory[0] [172] }
    connect \Y $iopadmap$data_in_f [155]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96338
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [173] \lpif_ctl_i.syncfifo_i.memory[0] [173] }
    connect \Y $iopadmap$data_in_f [156]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96339
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [174] \lpif_ctl_i.syncfifo_i.memory[0] [174] }
    connect \Y $iopadmap$data_in_f [158]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96340
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [175] \lpif_ctl_i.syncfifo_i.memory[0] [175] }
    connect \Y $iopadmap$data_in_f [159]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96341
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [176] \lpif_ctl_i.syncfifo_i.memory[0] [176] }
    connect \Y $iopadmap$data_in_f [160]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96342
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [177] \lpif_ctl_i.syncfifo_i.memory[0] [177] }
    connect \Y $iopadmap$data_in_f [162]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96343
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [178] \lpif_ctl_i.syncfifo_i.memory[0] [178] }
    connect \Y $iopadmap$data_in_f [163]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96344
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [179] \lpif_ctl_i.syncfifo_i.memory[0] [179] }
    connect \Y $iopadmap$data_in_f [164]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96345
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [180] \lpif_ctl_i.syncfifo_i.memory[0] [180] }
    connect \Y $iopadmap$data_in_f [165]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96346
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [181] \lpif_ctl_i.syncfifo_i.memory[0] [181] }
    connect \Y $iopadmap$data_in_f [166]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96347
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [182] \lpif_ctl_i.syncfifo_i.memory[0] [182] }
    connect \Y $iopadmap$data_in_f [167]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96348
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [183] \lpif_ctl_i.syncfifo_i.memory[0] [183] }
    connect \Y $iopadmap$data_in_f [168]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96349
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [184] \lpif_ctl_i.syncfifo_i.memory[0] [184] }
    connect \Y $iopadmap$data_in_f [169]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96350
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [185] \lpif_ctl_i.syncfifo_i.memory[0] [185] }
    connect \Y $iopadmap$data_in_f [170]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96351
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [186] \lpif_ctl_i.syncfifo_i.memory[0] [186] }
    connect \Y $iopadmap$data_in_f [171]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96352
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [187] \lpif_ctl_i.syncfifo_i.memory[0] [187] }
    connect \Y $iopadmap$data_in_f [172]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96353
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [188] \lpif_ctl_i.syncfifo_i.memory[0] [188] }
    connect \Y $iopadmap$data_in_f [173]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96354
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [189] \lpif_ctl_i.syncfifo_i.memory[0] [189] }
    connect \Y $iopadmap$data_in_f [174]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96355
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [190] \lpif_ctl_i.syncfifo_i.memory[0] [190] }
    connect \Y $iopadmap$data_in_f [175]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96356
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [191] \lpif_ctl_i.syncfifo_i.memory[0] [191] }
    connect \Y $iopadmap$data_in_f [176]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96357
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [192] \lpif_ctl_i.syncfifo_i.memory[0] [192] }
    connect \Y $iopadmap$data_in_f [177]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96358
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [193] \lpif_ctl_i.syncfifo_i.memory[0] [193] }
    connect \Y $iopadmap$data_in_f [178]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96359
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [194] \lpif_ctl_i.syncfifo_i.memory[0] [194] }
    connect \Y $iopadmap$data_in_f [179]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96360
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [195] \lpif_ctl_i.syncfifo_i.memory[0] [195] }
    connect \Y $iopadmap$data_in_f [180]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96361
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [196] \lpif_ctl_i.syncfifo_i.memory[0] [196] }
    connect \Y $iopadmap$data_in_f [181]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96362
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [197] \lpif_ctl_i.syncfifo_i.memory[0] [197] }
    connect \Y $iopadmap$data_in_f [182]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96363
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [198] \lpif_ctl_i.syncfifo_i.memory[0] [198] }
    connect \Y $iopadmap$data_in_f [183]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96364
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [199] \lpif_ctl_i.syncfifo_i.memory[0] [199] }
    connect \Y $iopadmap$data_in_f [184]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96365
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [200] \lpif_ctl_i.syncfifo_i.memory[0] [200] }
    connect \Y $iopadmap$data_in_f [185]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96366
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [201] \lpif_ctl_i.syncfifo_i.memory[0] [201] }
    connect \Y $iopadmap$data_in_f [186]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96367
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [202] \lpif_ctl_i.syncfifo_i.memory[0] [202] }
    connect \Y $iopadmap$data_in_f [187]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96368
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [203] \lpif_ctl_i.syncfifo_i.memory[0] [203] }
    connect \Y $iopadmap$data_in_f [188]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96369
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [204] \lpif_ctl_i.syncfifo_i.memory[0] [204] }
    connect \Y $iopadmap$data_in_f [189]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96370
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [205] \lpif_ctl_i.syncfifo_i.memory[0] [205] }
    connect \Y $iopadmap$data_in_f [190]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96371
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [206] \lpif_ctl_i.syncfifo_i.memory[0] [206] }
    connect \Y $iopadmap$data_in_f [191]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96372
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [207] \lpif_ctl_i.syncfifo_i.memory[0] [207] }
    connect \Y $iopadmap$data_in_f [192]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96373
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [208] \lpif_ctl_i.syncfifo_i.memory[0] [208] }
    connect \Y $iopadmap$data_in_f [193]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96374
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [209] \lpif_ctl_i.syncfifo_i.memory[0] [209] }
    connect \Y $iopadmap$data_in_f [194]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96375
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [210] \lpif_ctl_i.syncfifo_i.memory[0] [210] }
    connect \Y $iopadmap$data_in_f [195]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96376
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [211] \lpif_ctl_i.syncfifo_i.memory[0] [211] }
    connect \Y $iopadmap$data_in_f [196]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96377
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [212] \lpif_ctl_i.syncfifo_i.memory[0] [212] }
    connect \Y $iopadmap$data_in_f [197]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96378
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [213] \lpif_ctl_i.syncfifo_i.memory[0] [213] }
    connect \Y $iopadmap$data_in_f [198]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96379
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [214] \lpif_ctl_i.syncfifo_i.memory[0] [214] }
    connect \Y $iopadmap$data_in_f [199]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96380
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [215] \lpif_ctl_i.syncfifo_i.memory[0] [215] }
    connect \Y $iopadmap$data_in_f [200]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96381
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [216] \lpif_ctl_i.syncfifo_i.memory[0] [216] }
    connect \Y $iopadmap$data_in_f [201]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96382
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [217] \lpif_ctl_i.syncfifo_i.memory[0] [217] }
    connect \Y $iopadmap$data_in_f [202]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96383
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [218] \lpif_ctl_i.syncfifo_i.memory[0] [218] }
    connect \Y $iopadmap$data_in_f [203]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96384
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [219] \lpif_ctl_i.syncfifo_i.memory[0] [219] }
    connect \Y $iopadmap$data_in_f [204]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96385
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [220] \lpif_ctl_i.syncfifo_i.memory[0] [220] }
    connect \Y $iopadmap$data_in_f [205]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96386
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [221] \lpif_ctl_i.syncfifo_i.memory[0] [221] }
    connect \Y $iopadmap$data_in_f [206]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96387
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [222] \lpif_ctl_i.syncfifo_i.memory[0] [222] }
    connect \Y $iopadmap$data_in_f [207]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96388
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [223] \lpif_ctl_i.syncfifo_i.memory[0] [223] }
    connect \Y $iopadmap$data_in_f [208]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96389
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [224] \lpif_ctl_i.syncfifo_i.memory[0] [224] }
    connect \Y $iopadmap$data_in_f [209]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96390
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [225] \lpif_ctl_i.syncfifo_i.memory[0] [225] }
    connect \Y $iopadmap$data_in_f [210]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96391
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [226] \lpif_ctl_i.syncfifo_i.memory[0] [226] }
    connect \Y $iopadmap$data_in_f [211]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96392
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [227] \lpif_ctl_i.syncfifo_i.memory[0] [227] }
    connect \Y $iopadmap$data_in_f [212]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96393
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [228] \lpif_ctl_i.syncfifo_i.memory[0] [228] }
    connect \Y $iopadmap$data_in_f [213]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96394
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [229] \lpif_ctl_i.syncfifo_i.memory[0] [229] }
    connect \Y $iopadmap$data_in_f [214]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96395
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [230] \lpif_ctl_i.syncfifo_i.memory[0] [230] }
    connect \Y $iopadmap$data_in_f [215]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96396
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [231] \lpif_ctl_i.syncfifo_i.memory[0] [231] }
    connect \Y $iopadmap$data_in_f [216]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96397
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [232] \lpif_ctl_i.syncfifo_i.memory[0] [232] }
    connect \Y $iopadmap$data_in_f [217]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96398
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [233] \lpif_ctl_i.syncfifo_i.memory[0] [233] }
    connect \Y $iopadmap$data_in_f [218]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96399
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [234] \lpif_ctl_i.syncfifo_i.memory[0] [234] }
    connect \Y $iopadmap$data_in_f [219]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96400
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [235] \lpif_ctl_i.syncfifo_i.memory[0] [235] }
    connect \Y $iopadmap$data_in_f [220]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96401
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [236] \lpif_ctl_i.syncfifo_i.memory[0] [236] }
    connect \Y $iopadmap$data_in_f [221]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96402
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [237] \lpif_ctl_i.syncfifo_i.memory[0] [237] }
    connect \Y $iopadmap$data_in_f [222]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96403
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [238] \lpif_ctl_i.syncfifo_i.memory[0] [238] }
    connect \Y $iopadmap$data_in_f [223]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96404
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [239] \lpif_ctl_i.syncfifo_i.memory[0] [239] }
    connect \Y $iopadmap$data_in_f [224]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96405
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [240] \lpif_ctl_i.syncfifo_i.memory[0] [240] }
    connect \Y $iopadmap$data_in_f [225]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96406
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [241] \lpif_ctl_i.syncfifo_i.memory[0] [241] }
    connect \Y $iopadmap$data_in_f [226]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96407
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [242] \lpif_ctl_i.syncfifo_i.memory[0] [242] }
    connect \Y $iopadmap$data_in_f [227]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96408
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [243] \lpif_ctl_i.syncfifo_i.memory[0] [243] }
    connect \Y $iopadmap$data_in_f [228]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96409
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [244] \lpif_ctl_i.syncfifo_i.memory[0] [244] }
    connect \Y $iopadmap$data_in_f [229]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96410
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [245] \lpif_ctl_i.syncfifo_i.memory[0] [245] }
    connect \Y $iopadmap$data_in_f [230]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96411
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [246] \lpif_ctl_i.syncfifo_i.memory[0] [246] }
    connect \Y $iopadmap$data_in_f [231]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96412
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [247] \lpif_ctl_i.syncfifo_i.memory[0] [247] }
    connect \Y $iopadmap$data_in_f [232]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96413
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [248] \lpif_ctl_i.syncfifo_i.memory[0] [248] }
    connect \Y $iopadmap$data_in_f [233]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96414
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [249] \lpif_ctl_i.syncfifo_i.memory[0] [249] }
    connect \Y $iopadmap$data_in_f [234]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96415
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [250] \lpif_ctl_i.syncfifo_i.memory[0] [250] }
    connect \Y $iopadmap$data_in_f [235]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96416
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [251] \lpif_ctl_i.syncfifo_i.memory[0] [251] }
    connect \Y $iopadmap$data_in_f [236]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96417
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [252] \lpif_ctl_i.syncfifo_i.memory[0] [252] }
    connect \Y $iopadmap$data_in_f [238]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96418
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [253] \lpif_ctl_i.syncfifo_i.memory[0] [253] }
    connect \Y $iopadmap$data_in_f [239]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96419
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [254] \lpif_ctl_i.syncfifo_i.memory[0] [254] }
    connect \Y $iopadmap$data_in_f [240]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96420
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [255] \lpif_ctl_i.syncfifo_i.memory[0] [255] }
    connect \Y $iopadmap$data_in_f [242]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96421
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [256] \lpif_ctl_i.syncfifo_i.memory[0] [256] }
    connect \Y $iopadmap$data_in_f [243]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96422
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [257] \lpif_ctl_i.syncfifo_i.memory[0] [257] }
    connect \Y $iopadmap$data_in_f [244]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96423
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [258] \lpif_ctl_i.syncfifo_i.memory[0] [258] }
    connect \Y $iopadmap$data_in_f [245]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96424
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [259] \lpif_ctl_i.syncfifo_i.memory[0] [259] }
    connect \Y $iopadmap$data_in_f [246]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96425
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [260] \lpif_ctl_i.syncfifo_i.memory[0] [260] }
    connect \Y $iopadmap$data_in_f [247]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96426
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [261] \lpif_ctl_i.syncfifo_i.memory[0] [261] }
    connect \Y $iopadmap$data_in_f [248]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96427
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [262] \lpif_ctl_i.syncfifo_i.memory[0] [262] }
    connect \Y $iopadmap$data_in_f [249]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96428
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [263] \lpif_ctl_i.syncfifo_i.memory[0] [263] }
    connect \Y $iopadmap$data_in_f [250]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96429
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [264] \lpif_ctl_i.syncfifo_i.memory[0] [264] }
    connect \Y $iopadmap$data_in_f [251]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96430
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [265] \lpif_ctl_i.syncfifo_i.memory[0] [265] }
    connect \Y $iopadmap$data_in_f [252]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96431
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [266] \lpif_ctl_i.syncfifo_i.memory[0] [266] }
    connect \Y $iopadmap$data_in_f [253]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96432
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [267] \lpif_ctl_i.syncfifo_i.memory[0] [267] }
    connect \Y $iopadmap$data_in_f [254]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96433
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [268] \lpif_ctl_i.syncfifo_i.memory[0] [268] }
    connect \Y $iopadmap$data_in_f [255]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96434
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [269] \lpif_ctl_i.syncfifo_i.memory[0] [269] }
    connect \Y $iopadmap$data_in_f [256]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96435
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [270] \lpif_ctl_i.syncfifo_i.memory[0] [270] }
    connect \Y $iopadmap$data_in_f [257]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96436
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [271] \lpif_ctl_i.syncfifo_i.memory[0] [271] }
    connect \Y $iopadmap$data_in_f [258]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96437
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [272] \lpif_ctl_i.syncfifo_i.memory[0] [272] }
    connect \Y $iopadmap$data_in_f [259]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96438
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [273] \lpif_ctl_i.syncfifo_i.memory[0] [273] }
    connect \Y $iopadmap$data_in_f [260]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96439
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [274] \lpif_ctl_i.syncfifo_i.memory[0] [274] }
    connect \Y $iopadmap$data_in_f [261]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96440
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [275] \lpif_ctl_i.syncfifo_i.memory[0] [275] }
    connect \Y $iopadmap$data_in_f [262]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96441
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [276] \lpif_ctl_i.syncfifo_i.memory[0] [276] }
    connect \Y $iopadmap$data_in_f [263]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96442
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [277] \lpif_ctl_i.syncfifo_i.memory[0] [277] }
    connect \Y $iopadmap$data_in_f [264]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96443
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [278] \lpif_ctl_i.syncfifo_i.memory[0] [278] }
    connect \Y $iopadmap$data_in_f [265]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96444
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [279] \lpif_ctl_i.syncfifo_i.memory[0] [279] }
    connect \Y $iopadmap$data_in_f [266]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96445
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [280] \lpif_ctl_i.syncfifo_i.memory[0] [280] }
    connect \Y $iopadmap$data_in_f [267]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96446
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [281] \lpif_ctl_i.syncfifo_i.memory[0] [281] }
    connect \Y $iopadmap$data_in_f [268]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96447
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { \lpif_ctl_i.syncfifo_i.memory[0] [1] \lpif_ctl_i.syncfifo_i.memory[0] [2] \lpif_ctl_i.syncfifo_i.memory[0] [4] \lpif_ctl_i.syncfifo_i.memory[0] [5] \lpif_ctl_i.syncfifo_i.memory[0] [6] \lpif_ctl_i.syncfifo_i.read_addr_reg }
    connect \Y $abc$96097$new_new_n2080__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96448
    parameter \INIT_VALUE 65536
    connect \A { \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [2] \lpif_ctl_i.syncfifo_i.memory[1] [4] \lpif_ctl_i.syncfifo_i.memory[1] [5] \lpif_ctl_i.syncfifo_i.memory[1] [6] }
    connect \Y $abc$96097$new_new_n2081__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96449
    parameter \INIT_VALUE 64'1110111111101111111011111110111111111111111111111111111100000000
    connect \A { \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[0] [7] \lpif_ctl_i.syncfifo_i.memory[0] [3] \lpif_ctl_i.syncfifo_i.memory[1] [1] \lpif_ctl_i.syncfifo_i.memory[1] [7] \lpif_ctl_i.syncfifo_i.memory[1] [3] }
    connect \Y $abc$96097$new_new_n2082__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96450
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { \lpif_ctl_i.dstrm_valid $abc$96097$new_new_n2082__ $abc$96097$new_new_n2080__ $abc$96097$new_new_n2081__ }
    connect \Y $abc$96097$new_new_n2083__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96451
    parameter \INIT_VALUE 16'0011010100000000
    connect \A { $abc$96097$new_new_n2083__ \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [0] \lpif_ctl_i.syncfifo_i.memory[0] [0] }
    connect \Y $iopadmap$data_in_f [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96452
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [8] \lpif_ctl_i.syncfifo_i.memory[0] [8] }
    connect \Y \lpif_ctl_i.dstrm_dvalid
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96453
    parameter \INIT_VALUE 4'1000
    connect \A { $iopadmap$lp_valid $iopadmap$lp_irdy }
    connect \Y \lpif_ctl_i.lp_trans_valid
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96454
    parameter \INIT_VALUE 8'10000000
    connect \A { \lpif_ctl_i.pl_trdy $iopadmap$lp_valid $iopadmap$lp_irdy }
    connect \Y \lpif_ctl_i.lp_fifo_push
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96455
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { \lpif_ctl_i.syncfifo_i.write_addr_reg \lpif_ctl_i.pl_trdy $iopadmap$lp_valid $iopadmap$lp_irdy }
    connect \Y \lpif_ctl_i.syncfifo_i.write_addr_nxt
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96456
    parameter \INIT_VALUE 8'01111000
    connect \A { \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.aib_aligned_to_tx }
    connect \Y \lpif_ctl_i.syncfifo_i.read_addr_nxt
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96457
    parameter \INIT_VALUE 4'0100
    connect \A $iopadmap$remote_rate
    connect \Y $iopadmap$tx_stb_intv [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96458
    parameter \INIT_VALUE 4'1001
    connect \A $iopadmap$remote_rate
    connect \Y $iopadmap$tx_stb_intv [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96459
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \lpif_ctl_i.ctl_state [0] $iopadmap$i_conf_done \lpif_ctl_i.ctl_state [2:1] }
    connect \Y $abc$25824$auto$opt_dff.cc:220:make_patterns_logic$12211
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96460
    parameter \INIT_VALUE 16'1111100000000000
    connect \A { $abc$20155$lo661 \lpif_lpbk_i.dout_lpbk [11:9] }
    connect \Y $abc$42336$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96461
    parameter \INIT_VALUE 16'0111000000000000
    connect \A { $abc$20155$lo661 \lpif_lpbk_i.dout_lpbk [11:9] }
    connect \Y $abc$42336$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96462
    parameter \INIT_VALUE 16'1000111100000000
    connect \A { $abc$20155$lo661 \lpif_lpbk_i.dout_lpbk [11:9] }
    connect \Y $abc$42336$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96463
    parameter \INIT_VALUE 4'1011
    connect \A { $abc$20155$lo661 \lpif_prot_neg_i.state_reg [2] }
    connect \Y $abc$20155$auto$opt_dff.cc:195:make_patterns_logic$11812
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96464
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.sb_ack \lpif_lsm_i.lsm_state [15] \lpif_lsm_i.lsm_state [12] \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.exit_active_sb \lpif_lsm_i.exit_active }
    connect \Y $abc$96097$new_new_n2097__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96465
    parameter \INIT_VALUE 4'0001
    connect \A { \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.lsm_state [7] }
    connect \Y $abc$96097$new_new_n2098__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96466
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.lsm_state [11:9] \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.lsm_state [7] }
    connect \Y $abc$96097$new_new_n2099__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96467
    parameter \INIT_VALUE 4'0100
    connect \A { \lpif_lsm_i.exit_active \lpif_lsm_i.exit_active_sb }
    connect \Y $abc$96097$new_new_n2100__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96468
    parameter \INIT_VALUE 4'0001
    connect \A \lpif_lsm_i.lsm_state [2:1]
    connect \Y $abc$96097$new_new_n2101__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96469
    parameter \INIT_VALUE 8'00000001
    connect \A { \lpif_lsm_i.lsm_state [2] \lpif_lsm_i.lsm_state [5] \lpif_lsm_i.lsm_state [1] }
    connect \Y $abc$96097$new_new_n2102__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96470
    parameter \INIT_VALUE 16'1011111100000000
    connect \A { $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_ctl_i.ctl_state }
    connect \Y $abc$96097$new_new_n2103__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96471
    parameter \INIT_VALUE 64'1111000010001000000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2103__ $abc$96097$new_new_n2102__ \lpif_lsm_i.lsm_state [3] $abc$96097$new_new_n2100__ $abc$96097$new_new_n2099__ $abc$96097$new_new_n2097__ }
    connect \Y $abc$42326$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96472
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$42326$li0_li0 \lpif_lsm_i.lp_stallack_del }
    connect \Y $abc$25819$auto$opt_dff.cc:195:make_patterns_logic$12146
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96473
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \lpif_lsm_i.sb_ack \lpif_lsm_i.lsm_state [15] \lpif_lsm_i.exit_active \lpif_lsm_i.exit_active_sb }
    connect \Y $abc$96097$new_new_n2106__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96474
    parameter \INIT_VALUE 8'01000000
    connect \A \lpif_ctl_i.ctl_state
    connect \Y $abc$96097$new_new_n2107__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96475
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_lsm_i.lsm_state [2] \lpif_lsm_i.lsm_state [5:4] \lpif_lsm_i.lsm_state [1] \lpif_lsm_i.lsm_state [3] }
    connect \Y $abc$96097$new_new_n2108__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96476
    parameter \INIT_VALUE 64'0000000011111000000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2108__ $abc$96097$new_new_n2099__ $abc$96097$new_new_n2107__ \lpif_lsm_i.lsm_state [14] $abc$96097$new_new_n2106__ \lpif_lsm_i.lsm_retstate_ACTIVE_a }
    connect \Y $abc$42316$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96477
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$42316$li0_li0 \lpif_lsm_i.lp_exit_cg_ack_del }
    connect \Y $abc$25801$auto$opt_dff.cc:195:make_patterns_logic$12143
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96478
    parameter \INIT_VALUE 8'01100000
    connect \A { \lpif_ctl_i.lp_fifo_push \lpif_ctl_i.syncfifo_i.read_addr_nxt \lpif_ctl_i.syncfifo_i.write_addr_reg }
    connect \Y $abc$42306$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96479
    parameter \INIT_VALUE 16'1000000001111111
    connect \A { $abc$25712$lo1 \lpif_ctl_i.pl_trdy $iopadmap$lp_valid $iopadmap$lp_irdy }
    connect \Y $abc$42291$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96480
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { \lpif_ctl_i.syncfifo_i.numfilled_reg [1] \lpif_ctl_i.pl_trdy $iopadmap$lp_valid $iopadmap$lp_irdy }
    connect \Y $abc$42291$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96481
    parameter \INIT_VALUE 2139127936
    connect \A { \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.aib_aligned_to_tx \lpif_ctl_i.pl_trdy $iopadmap$lp_valid $iopadmap$lp_irdy }
    connect \Y $abc$25712$auto$opt_dff.cc:220:make_patterns_logic$12153
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96482
    parameter \INIT_VALUE 8'10111110
    connect \A { \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.write_addr_reg $abc$25712$auto$opt_dff.cc:220:make_patterns_logic$12153 }
    connect \Y $abc$25752$auto$opt_dff.cc:220:make_patterns_logic$12174
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96483
    parameter \INIT_VALUE 8'10011111
    connect \A { \lpif_ctl_i.dstrm_valid \lpif_ctl_i.syncfifo_i.write_addr_nxt \lpif_ctl_i.syncfifo_i.read_addr_reg }
    connect \Y $abc$42275$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96484
    parameter \INIT_VALUE 32'11111111111111111011111100000000
    connect \A { \lpif_ctl_i.lp_fifo_push $abc$20155$flatten\lpif_ctl_i.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1296$289_Y \lpif_ctl_i.dstrm_valid \lpif_ctl_i.syncfifo_i.numempty_reg [0] \lpif_ctl_i.syncfifo_i.numfilled_reg [1] }
    connect \Y $abc$42259$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96485
    parameter \INIT_VALUE 64'1111111111111011000000000000101011110000111100000000000000000000
    connect \A { \lpif_ctl_i.syncfifo_i.numempty_reg [0] \lpif_ctl_i.tx_mrk_userbit_vld \lpif_ctl_i.lp_fifo_push \lpif_ctl_i.syncfifo_i.numfilled_reg [1] \lpif_ctl_i.dstrm_fifo_has_half_flit \lpif_ctl_i.dstrm_valid }
    connect \Y $abc$25791$auto$opt_dff.cc:195:make_patterns_logic$12214
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96486
    parameter \INIT_VALUE 4'1000
    connect \A { \lpif_ctl_i.ustrm_data_beat [0] \lpif_ctl_i.ustrm_data_beat [1] }
    connect \Y $abc$42239$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96487
    parameter \INIT_VALUE 4'0100
    connect \A \lpif_ctl_i.ustrm_data_beat [1:0]
    connect \Y $abc$42239$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96488
    parameter \INIT_VALUE 4'1110
    connect \A { \lpif_ctl_i.ustrm_data_beat [0] \lpif_ctl_i.ustrm_data_beat [1] }
    connect \Y \lpif_ctl_i.d_ustrm_data_xfr_flg
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96489
    parameter \INIT_VALUE 8'11110001
    connect \A { \lpif_ctl_i.ustrm_valid \lpif_ctl_i.ustrm_data_beat [1:0] }
    connect \Y $abc$20155$auto$opt_dff.cc:195:make_patterns_logic$12185
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96490
    parameter \INIT_VALUE 16'1111111111110001
    connect \A { \lpif_ctl_i.ustrm_data_xfr_flg \lpif_ctl_i.ustrm_valid \lpif_ctl_i.ustrm_data_beat [1:0] }
    connect \Y $abc$25691$auto$opt_dff.cc:195:make_patterns_logic$12188
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96491
    parameter \INIT_VALUE 8'11100000
    connect \A { \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.sb_ustrm_link_reset_req \lpif_lsm_i.sb_ustrm_link_reset_sts }
    connect \Y $abc$96097$new_new_n2124__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96492
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \lpif_lsm_i.lsm_state [2] \lpif_lsm_i.lsm_state [5:4] \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.lsm_state [7] \lpif_lsm_i.lsm_state [1] }
    connect \Y $abc$96097$new_new_n2125__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96493
    parameter \INIT_VALUE 223
    connect \A { \lpif_lsm_i.lsm_state [3] \lpif_lsm_i.lsm_state [1] \lpif_ctl_i.ctl_state [1:0] \lpif_ctl_i.ctl_state [2] }
    connect \Y $abc$96097$new_new_n2126__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96494
    parameter \INIT_VALUE 32'10001000111100000000000000000000
    connect \A { $abc$96097$new_new_n2126__ $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_lsm_i.ctl_link_up $abc$96097$new_new_n2125__ $abc$96097$new_new_n2124__ }
    connect \Y $abc$25729$auto$opt_dff.cc:220:make_patterns_logic$12095
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96495
    parameter \INIT_VALUE 4'0100
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [0] }
    connect \Y $abc$25339$li00_li00
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96496
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [15] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [13] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [9:8] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [6] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [3] }
    connect \Y $abc$96097$new_new_n2129__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96497
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2129__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [12:10] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [5] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [1] }
    connect \Y $abc$96097$new_new_n2130__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96498
    parameter \INIT_VALUE 64'0001000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2130__ $abc$25339$li00_li00 \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [4] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [2] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [14] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [7] }
    connect \Y $abc$20155$li671_li671
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96499
    parameter \INIT_VALUE 8'01100000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [1:0] }
    connect \Y $abc$25339$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96500
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [2:0] }
    connect \Y $abc$25339$li02_li02
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96501
    parameter \INIT_VALUE 2139095040
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [3:0] }
    connect \Y $abc$25339$li03_li03
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96502
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [4:0] }
    connect \Y $abc$25339$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96503
    parameter \INIT_VALUE 64'1000000000000000000000000000000001111111111111111111111111111111
    connect \A \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [5:0]
    connect \Y $abc$96097$new_new_n2136__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96504
    parameter \INIT_VALUE 4'0100
    connect \A { \lpif_ctl_i.rx_online $abc$96097$new_new_n2136__ }
    connect \Y $abc$25339$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96505
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [5:0]
    connect \Y $abc$96097$new_new_n2138__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96506
    parameter \INIT_VALUE 8'01100000
    connect \A { \lpif_ctl_i.rx_online $abc$96097$new_new_n2138__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [6] }
    connect \Y $abc$25339$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96507
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [7] $abc$96097$new_new_n2138__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [6] }
    connect \Y $abc$25339$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96508
    parameter \INIT_VALUE 2139095040
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [8] $abc$96097$new_new_n2138__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [6] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [7] }
    connect \Y $abc$25339$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96509
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$96097$new_new_n2138__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [8] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [6] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [7] }
    connect \Y $abc$96097$new_new_n2142__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96510
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [9] $abc$96097$new_new_n2138__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [8] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [6] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [7] }
    connect \Y $abc$25339$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96511
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [10] $abc$96097$new_new_n2142__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [9] }
    connect \Y $abc$25339$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96512
    parameter \INIT_VALUE 2139095040
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [11] $abc$96097$new_new_n2142__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [10:9] }
    connect \Y $abc$25339$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96513
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [11:8] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [6] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [7] }
    connect \Y $abc$96097$new_new_n2146__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96514
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [12] $abc$96097$new_new_n2146__ $abc$96097$new_new_n2138__ }
    connect \Y $abc$25339$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96515
    parameter \INIT_VALUE 2139095040
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [13] $abc$96097$new_new_n2146__ $abc$96097$new_new_n2138__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [12] }
    connect \Y $abc$25339$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96516
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [14] $abc$96097$new_new_n2146__ $abc$96097$new_new_n2138__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [13:12] }
    connect \Y $abc$25339$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96517
    parameter \INIT_VALUE 16'1011010000000000
    connect \A { \lpif_ctl_i.rx_online \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [15:14] $abc$25339$li14_li14 }
    connect \Y $abc$25339$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96518
    parameter \INIT_VALUE 4'0001
    connect \A { \lpif_lsm_i.lsm_state [12] \lpif_lsm_i.lsm_state [13] }
    connect \Y $abc$96097$new_new_n2151__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96519
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$96097$new_new_n2151__ $abc$96097$new_new_n2099__ \lpif_lsm_i.lsm_state [14] }
    connect \Y $abc$96097$new_new_n2152__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96520
    parameter \INIT_VALUE 4'0001
    connect \A { \lpif_lsm_i.lsm_state [5] \lpif_lsm_i.lsm_state [1] }
    connect \Y $abc$96097$new_new_n2153__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96521
    parameter \INIT_VALUE 8'10000000
    connect \A { \lpif_lsm_i.pl_exit_cg_req $iopadmap$lp_exit_cg_ack \lpif_lsm_i.lsm_state [2] }
    connect \Y $abc$96097$new_new_n2154__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96522
    parameter \INIT_VALUE 14614528
    connect \A { $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_lsm_i.lsm_state [3] \lpif_ctl_i.ctl_state [1:0] \lpif_ctl_i.ctl_state [2] }
    connect \Y $abc$96097$new_new_n2155__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96523
    parameter \INIT_VALUE 32'11111000100010000000000000000000
    connect \A { $abc$96097$new_new_n2155__ $abc$96097$new_new_n2152__ $abc$96097$new_new_n2125__ $abc$96097$new_new_n2154__ $abc$96097$new_new_n2153__ }
    connect \Y $abc$25622$auto$opt_dff.cc:220:make_patterns_logic$12043
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96524
    parameter \INIT_VALUE 8'11100000
    connect \A { \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_retrain }
    connect \Y $abc$96097$new_new_n2157__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96525
    parameter \INIT_VALUE 32'11111111111100001100110011001000
    connect \A { \lpif_lsm_i.lsm_state [6] $abc$96097$new_new_n2157__ \lpif_lsm_i.lsm_exit_lp \lpif_lsm_i.lsm_state [7] \lpif_lsm_i.sb_ustrm_active_req }
    connect \Y $abc$42125$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96526
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000111
    connect \A { \lpif_lsm_i.lsm_state [11:9] \lpif_lsm_i.lsm_exit_lp \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_change }
    connect \Y $abc$96097$new_new_n2159__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96527
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$96097$new_new_n2108__ $abc$96097$new_new_n2107__ }
    connect \Y $abc$96097$new_new_n2160__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96528
    parameter \INIT_VALUE 64'0100010011111111111101001111010000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2160__ \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.sb_ustrm_active_req \lpif_lsm_i.lsm_state [7] $abc$96097$new_new_n2152__ $abc$96097$new_new_n2159__ }
    connect \Y $abc$25659$auto$opt_dff.cc:220:make_patterns_logic$11853
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96529
    parameter \INIT_VALUE 4'0110
    connect \A { \lpif_ctl_i.ctl_state [0] \lpif_ctl_i.ctl_state [1] }
    connect \Y $abc$42086$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96530
    parameter \INIT_VALUE 8'11111000
    connect \A \lpif_ctl_i.ctl_state
    connect \Y $abc$42086$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96531
    parameter \INIT_VALUE 8'00000111
    connect \A { \lpif_ctl_i.ctl_state [0] \lpif_ctl_i.ctl_state [1] \lpif_ctl_i.ctl_state [2] }
    connect \Y $abc$42086$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96532
    parameter \INIT_VALUE 16'1000000000000000
    connect \A $iopadmap$sl_tx_transfer_en
    connect \Y $abc$96097$new_new_n2165__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96533
    parameter \INIT_VALUE 8'10000000
    connect \A $iopadmap$ms_tx_transfer_en [3:1]
    connect \Y $abc$96097$new_new_n2166__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96534
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2166__ $abc$96097$new_new_n2165__ $iopadmap$ms_tx_transfer_en [0] \lpif_ctl_i.ctl_state [0] \lpif_ctl_i.ctl_state [1] }
    connect \Y $abc$25767$auto$opt_dff.cc:220:make_patterns_logic$12204
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96535
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { $iopadmap$wa_error [1:0] $iopadmap$align_err $iopadmap$wa_error [3] $iopadmap$lp_linkerror $iopadmap$wa_error [2] }
    connect \Y $abc$96097$new_new_n2168__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96536
    parameter \INIT_VALUE 64'0111111111111111011111111111111111111111111111110000000000000000
    connect \A { \lpif_ctl_i.ctl_state [0] $iopadmap$align_done $abc$96097$new_new_n2168__ $abc$96097$new_new_n2166__ $abc$96097$new_new_n2165__ $iopadmap$ms_tx_transfer_en [0] }
    connect \Y $abc$96097$new_new_n2169__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96537
    parameter \INIT_VALUE 64'1111111100000000111111111010101011111111000011111111111111001111
    connect \A { \lpif_ctl_i.ctl_state [2:1] $abc$25767$auto$opt_dff.cc:220:make_patterns_logic$12204 \lpif_ctl_i.ctl_state [0] $iopadmap$i_conf_done $abc$96097$new_new_n2169__ }
    connect \Y $abc$25581$auto$opt_dff.cc:220:make_patterns_logic$12201
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96538
    parameter \INIT_VALUE 4'1000
    connect \A { \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_change }
    connect \Y $abc$96097$new_new_n2171__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96539
    parameter \INIT_VALUE 64'1111000011111110111100001111000011110000111100001111000011110000
    connect \A { \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.state_req_change \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.lsm_state [5] \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_retrain }
    connect \Y $abc$96097$new_new_n2172__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96540
    parameter \INIT_VALUE 15728708
    connect \A { \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2172__ \lpif_lsm_i.state_req_sleep_l2 \lpif_lsm_i.lsm_retstate_SLEEP_L2 $abc$96097$new_new_n2171__ }
    connect \Y $abc$41922$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96541
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111010001000100
    connect \A { \lpif_lsm_i.lsm_state [5:4] $abc$96097$new_new_n2157__ \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.lsm_retstate_RETRAIN_a $abc$96097$new_new_n2171__ }
    connect \Y $abc$41922$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96542
    parameter \INIT_VALUE 64'0000000000000000000100010001000100000000000000001111111111110000
    connect \A { \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2172__ \lpif_lsm_i.lsm_retstate_LinkReset_a $abc$96097$new_new_n2171__ \lpif_lsm_i.state_req_sleep_l2 \lpif_lsm_i.state_req_idle_l1_1 }
    connect \Y $abc$41922$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96543
    parameter \INIT_VALUE 15728708
    connect \A { \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2172__ \lpif_lsm_i.state_req_idle_l1_1 \lpif_lsm_i.lsm_retstate_IDLE_L1_1 $abc$96097$new_new_n2171__ }
    connect \Y $abc$41922$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96544
    parameter \INIT_VALUE 64'1111000011110000111100001111011111110000111100001111000011110000
    connect \A { \lpif_lsm_i.lsm_retstate_ACTIVE_a $abc$96097$new_new_n2171__ \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.lsm_state [5] \lpif_lsm_i.lsm_state [6] $abc$96097$new_new_n2157__ }
    connect \Y $abc$41922$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96545
    parameter \INIT_VALUE 64'1111000011110000000000000000000011110000111100001111111011110000
    connect \A { \lpif_lsm_i.lsm_state [5] \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.state_req_change \lpif_lsm_i.sb_ustrm_active_req \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_retrain }
    connect \Y $abc$96097$new_new_n2178__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96546
    parameter \INIT_VALUE 4'1000
    connect \A { \lpif_lsm_i.state_req_retrain \lpif_lsm_i.lsm_state [4] }
    connect \Y $abc$96097$new_new_n2179__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96547
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { \lpif_lsm_i.state_req_idle_l1_1 \lpif_lsm_i.sb_ustrm_l1_req \lpif_lsm_i.sb_ustrm_l2_req \lpif_lsm_i.state_req_sleep_l2 }
    connect \Y $abc$96097$new_new_n2180__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96548
    parameter \INIT_VALUE 8'00000111
    connect \A { \lpif_lsm_i.exit_active_sb \lpif_lsm_i.qual_lp_stallack \lpif_lsm_i.pl_stallreq }
    connect \Y $abc$96097$new_new_n2181__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96549
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \lpif_lsm_i.sb_ustrm_l2_req \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.sb_ustrm_l1_req \lpif_lsm_i.state_req_retrain \lpif_lsm_i.state_req_idle_l1_1 \lpif_lsm_i.state_req_sleep_l2 }
    connect \Y $abc$96097$new_new_n2182__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96550
    parameter \INIT_VALUE 64'1111111100000000111111110000000011111111000000000000111000000000
    connect \A { $abc$96097$new_new_n2182__ $abc$96097$new_new_n2181__ \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.lsm_state [5] $abc$96097$new_new_n2180__ \lpif_lsm_i.state_req_retrain }
    connect \Y $abc$96097$new_new_n2183__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96551
    parameter \INIT_VALUE 64'0000000000001101000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2155__ $abc$96097$new_new_n2101__ $abc$96097$new_new_n2183__ $abc$96097$new_new_n2125__ \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2178__ }
    connect \Y $abc$25512$auto$opt_dff.cc:220:make_patterns_logic$11884
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96552
    parameter \INIT_VALUE 64'1111000011110000111100001111011111110000111100001111000011110000
    connect \A { \lpif_lsm_i.sb_ustrm_active_req \lpif_lsm_i.lsm_state [11] \lpif_lsm_i.lsm_exit_lp \lpif_lsm_i.lsm_state [10] \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_change }
    connect \Y $abc$96097$new_new_n2185__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96553
    parameter \INIT_VALUE 16'0000000000001101
    connect \A { \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.lsm_state [7] \lpif_lsm_i.lsm_state [9] }
    connect \Y $abc$96097$new_new_n2186__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96554
    parameter \INIT_VALUE 32'11110011101010100000000000000000
    connect \A { $abc$96097$new_new_n2186__ \lpif_lsm_i.lsm_state [7] \lpif_lsm_i.sb_ustrm_active_req $abc$96097$new_new_n2171__ $abc$96097$new_new_n2185__ }
    connect \Y $abc$96097$new_new_n2187__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96555
    parameter \INIT_VALUE 64'0000000000000000111101001111111100000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2102__ $abc$96097$new_new_n2107__ \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2171__ \lpif_lsm_i.sb_ustrm_active_req }
    connect \Y $abc$96097$new_new_n2188__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96556
    parameter \INIT_VALUE 2031616
    connect \A { $abc$96097$new_new_n2188__ $abc$96097$new_new_n2187__ \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.state_req_idle_l1_1 \lpif_lsm_i.state_req_sleep_l2 }
    connect \Y $abc$41840$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96557
    parameter \INIT_VALUE 64'1111111111111111111111111111111111110000111100001111000010000000
    connect \A { $abc$96097$new_new_n2107__ $abc$96097$new_new_n2187__ \lpif_lsm_i.lsm_state [2] $abc$96097$new_new_n2153__ \lpif_lsm_i.state_req_sleep_l2 \lpif_lsm_i.lsm_state [4] }
    connect \Y $abc$41840$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96558
    parameter \INIT_VALUE 64'1111111111111111111111111010100000110000001100000011000000110000
    connect \A { $abc$96097$new_new_n2098__ \lpif_lsm_i.lsm_state [10:9] $abc$96097$new_new_n2171__ \lpif_lsm_i.sb_ustrm_active_req $abc$96097$new_new_n2159__ }
    connect \Y $abc$96097$new_new_n2191__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96559
    parameter \INIT_VALUE 16'0000000011101111
    connect \A { \lpif_lsm_i.lsm_state [2] \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.state_req_sleep_l2 \lpif_lsm_i.state_req_retrain }
    connect \Y $abc$96097$new_new_n2192__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96560
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111110111110000
    connect \A { $abc$96097$new_new_n2107__ \lpif_lsm_i.lsm_state [1] $abc$96097$new_new_n2192__ \lpif_lsm_i.lsm_state [5:4] $abc$96097$new_new_n2191__ }
    connect \Y $abc$41840$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96561
    parameter \INIT_VALUE 64'1111111111111111000011110000111100000000101010101100110010001000
    connect \A { \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.sb_ustrm_active_req \lpif_lsm_i.lsm_state [7] $abc$96097$new_new_n2157__ $abc$96097$new_new_n2171__ $abc$96097$new_new_n2159__ }
    connect \Y $abc$96097$new_new_n2194__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96562
    parameter \INIT_VALUE 64'0000000000000000000000000000000011110000111111101111000011110000
    connect \A { \lpif_lsm_i.lsm_state [1] \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.lsm_state [2] \lpif_lsm_i.lsm_state [5] \lpif_lsm_i.state_req_idle_l1_1 \lpif_lsm_i.state_req_retrain }
    connect \Y $abc$96097$new_new_n2195__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96563
    parameter \INIT_VALUE 32'11111111111111111111111100010000
    connect \A { $abc$96097$new_new_n2107__ $abc$96097$new_new_n2195__ $abc$96097$new_new_n2101__ $abc$96097$new_new_n2194__ \lpif_lsm_i.lsm_state [4] }
    connect \Y $abc$41840$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96564
    parameter \INIT_VALUE 64'0000000000000000000000001100110000000000000000000000000001011111
    connect \A { \lpif_lsm_i.lsm_state [11] \lpif_lsm_i.lsm_state [9] \lpif_lsm_i.lsm_state [10] \lpif_lsm_i.lsm_state [14] \lpif_lsm_i.sb_ustrm_active_req $abc$96097$new_new_n2151__ }
    connect \Y $abc$96097$new_new_n2197__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96565
    parameter \INIT_VALUE 16777216
    connect \A { $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.lsm_state [2:1] \lpif_lsm_i.lsm_state [3] }
    connect \Y $abc$96097$new_new_n2198__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96566
    parameter \INIT_VALUE 64'0000000000000000000000000000000011110100111111110000000011111111
    connect \A { $abc$96097$new_new_n2107__ $abc$96097$new_new_n2198__ $abc$20155$auto$rtlil.cc:2506:Not$11840 $abc$96097$new_new_n2182__ $abc$96097$new_new_n2180__ $abc$96097$new_new_n2195__ }
    connect \Y $abc$96097$new_new_n2199__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96567
    parameter \INIT_VALUE 117440512
    connect \A { \lpif_lsm_i.lsm_state [2] $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_lsm_i.lsm_state [1] $iopadmap$lp_exit_cg_ack \lpif_lsm_i.pl_exit_cg_req }
    connect \Y $abc$96097$new_new_n2200__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96568
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111111111111111000100011111000
    connect \A { $abc$96097$new_new_n2107__ $abc$96097$new_new_n2200__ \lpif_lsm_i.lsm_state [5] \lpif_lsm_i.lsm_state [3] $abc$96097$new_new_n2198__ $abc$96097$new_new_n2181__ }
    connect \Y $abc$96097$new_new_n2201__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96569
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000001111111111111
    connect \A { $abc$96097$new_new_n2201__ $abc$96097$new_new_n2199__ $abc$96097$new_new_n2098__ $abc$96097$new_new_n2160__ $abc$96097$new_new_n2197__ \lpif_lsm_i.lsm_state [8] }
    connect \Y $abc$25441$auto$opt_dff.cc:220:make_patterns_logic$12070
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96570
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111111111111111111111111111110
    connect \A { \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.lsm_state [15] \lpif_lsm_i.lsm_state [13] \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.lsm_state [10] \lpif_lsm_i.lsm_state [7] }
    connect \Y $abc$96097$new_new_n2203__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96571
    parameter \INIT_VALUE 64'0000000000000000111111101111000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.lsm_state [7] \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.state_req_change \lpif_lsm_i.sb_ustrm_active_req \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_retrain }
    connect \Y $abc$96097$new_new_n2204__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96572
    parameter \INIT_VALUE 64'0000000000000000000000001111001100000000000000000000000010101010
    connect \A { \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2204__ \lpif_lsm_i.lsm_state [2] \lpif_lsm_i.state_req_retrain \lpif_lsm_i.sb_ustrm_l1_req $abc$96097$new_new_n2203__ }
    connect \Y $abc$96097$new_new_n2205__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96573
    parameter \INIT_VALUE 16'1111111111100000
    connect \A { $abc$96097$new_new_n2107__ $abc$20155$auto$rtlil.cc:2506:Not$11840 $abc$96097$new_new_n2205__ \lpif_lsm_i.lsm_state [1] }
    connect \Y $abc$41746$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96574
    parameter \INIT_VALUE 64'0100010000001111000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2101__ $abc$96097$new_new_n2103__ \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2203__ \lpif_lsm_i.sb_ustrm_l1_req \lpif_lsm_i.state_req_retrain }
    connect \Y $abc$41746$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96575
    parameter \INIT_VALUE 64'1111111111111111111111111111111100000000111111100000000000000000
    connect \A { $abc$96097$new_new_n2107__ $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_lsm_i.lsm_state [2] $abc$96097$new_new_n2179__ \lpif_lsm_i.lsm_state [13] \lpif_lsm_i.lsm_state [10] }
    connect \Y $abc$41746$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96576
    parameter \INIT_VALUE 64'1111111100000000111000000000000011111111000000001111111100000000
    connect \A { $abc$96097$new_new_n2101__ $abc$96097$new_new_n2179__ $abc$96097$new_new_n2103__ $abc$96097$new_new_n2098__ \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.lsm_state [13] }
    connect \Y $abc$41746$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96577
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \lpif_lsm_i.pl_state_sts [3:2] \lpif_lsm_i.pl_state_sts [0] \lpif_lsm_i.pl_state_sts [1] }
    connect \Y $iopadmap$pl_phyinl2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96578
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \lpif_lsm_i.pl_state_sts [2] \lpif_lsm_i.pl_state_sts [3] \lpif_lsm_i.pl_state_sts [0] \lpif_lsm_i.pl_state_sts [1] }
    connect \Y $iopadmap$pl_phyinl1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96579
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \lpif_lsm_i.pl_state_sts [1] \lpif_lsm_i.pl_state_sts [3] \lpif_lsm_i.pl_state_sts [0] \lpif_lsm_i.pl_state_sts [2] }
    connect \Y $iopadmap$pl_phyinrecenter
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96580
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \lpif_lsm_i.lsm_state [11] \lpif_lsm_i.lsm_state [9] \lpif_lsm_i.exit_active \lpif_lsm_i.exit_active_sb }
    connect \Y $abc$96097$new_new_n2213__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96581
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $abc$96097$new_new_n2213__ \lpif_lsm_i.sb_ack \lpif_lsm_i.lsm_retstate_SLEEP_L2 \lpif_lsm_i.lsm_state [8] }
    connect \Y $abc$96097$new_new_n2214__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96582
    parameter \INIT_VALUE 253
    connect \A { \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.lsm_state [11:10] \lpif_lsm_i.lsm_state [13] \lpif_lsm_i.lsm_state [15] }
    connect \Y $abc$96097$new_new_n2215__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96583
    parameter \INIT_VALUE 64'0000000011110001000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2108__ $abc$96097$new_new_n2098__ $abc$96097$new_new_n2107__ \lpif_lsm_i.lsm_state [9] $abc$96097$new_new_n2215__ $abc$96097$new_new_n2124__ }
    connect \Y $abc$96097$new_new_n2216__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96584
    parameter \INIT_VALUE 64'1011111110111111101111111011111111111111000000000000000000000000
    connect \A { \lpif_lsm_i.lsm_state [1] $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_lsm_i.lsm_state [5] \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_active }
    connect \Y $abc$96097$new_new_n2217__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96585
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111111111111110001000011111111
    connect \A { $abc$96097$new_new_n2217__ $abc$96097$new_new_n2180__ $abc$96097$new_new_n2198__ \lpif_lsm_i.state_req_retrain \lpif_lsm_i.state_req_idle_l1_1 \lpif_lsm_i.state_req_sleep_l2 }
    connect \Y $abc$96097$new_new_n2218__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96586
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111111111111111000000000000000
    connect \A { \lpif_lsm_i.lsm_state [14] \lpif_lsm_i.lsm_state [15] \lpif_lsm_i.lsm_state [16] \lpif_lsm_i.pl_stallreq \lpif_lsm_i.qual_lp_stallack \lpif_lsm_i.lsm_retstate_IDLE_L1_1 }
    connect \Y $abc$96097$new_new_n2219__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96587
    parameter \INIT_VALUE 64'1111111111111111111111110000000111111111111111110000000000000000
    connect \A { \lpif_lsm_i.lsm_state [13:12] $iopadmap$lp_exit_cg_ack \lpif_lsm_i.sb_ustrm_link_retrain_sts \lpif_lsm_i.lsm_exit_lp \lpif_lsm_i.sb_ustrm_active_req }
    connect \Y $abc$96097$new_new_n2220__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96588
    parameter \INIT_VALUE 64'0000000011110001000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2108__ $abc$96097$new_new_n2099__ $abc$96097$new_new_n2107__ $abc$96097$new_new_n2220__ \lpif_lsm_i.lsm_state [13] $abc$96097$new_new_n2219__ }
    connect \Y $abc$96097$new_new_n2221__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96589
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001100111110001010
    connect \A { $abc$96097$new_new_n2221__ $abc$96097$new_new_n2201__ $abc$96097$new_new_n2218__ $abc$96097$new_new_n2216__ $abc$96097$new_new_n2214__ $abc$96097$new_new_n2107__ }
    connect \Y $abc$25235$auto$opt_dff.cc:220:make_patterns_logic$12140
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96590
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [13] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [10] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [12:11] }
    connect \Y $abc$96097$new_new_n2223__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96591
    parameter \INIT_VALUE 1
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [6:5] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [9] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [7] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [8] }
    connect \Y $abc$96097$new_new_n2224__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96592
    parameter \INIT_VALUE 1
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [4] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [1:0] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [3:2] }
    connect \Y $abc$96097$new_new_n2225__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96593
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$96097$new_new_n2225__ $abc$96097$new_new_n2224__ }
    connect \Y $abc$96097$new_new_n2226__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96594
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [4] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [1] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [3:2] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [15:14] }
    connect \Y $abc$96097$new_new_n2227__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96595
    parameter \INIT_VALUE 2147418112
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg $abc$96097$new_new_n2227__ $abc$96097$new_new_n2224__ $abc$96097$new_new_n2223__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.marker_dly_reg }
    connect \Y $abc$96097$new_new_n2228__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96596
    parameter \INIT_VALUE 32'10111111010000000000000000000000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [15] $abc$96097$new_new_n2226__ $abc$96097$new_new_n2223__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [14] }
    connect \Y $abc$41632$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96597
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [14] $abc$96097$new_new_n2226__ $abc$96097$new_new_n2223__ }
    connect \Y $abc$41632$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96598
    parameter \INIT_VALUE 64'1111111011111111000000010000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [13] $abc$96097$new_new_n2226__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [10] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [12:11] }
    connect \Y $abc$41632$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96599
    parameter \INIT_VALUE 32'11101111000100000000000000000000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [12] $abc$96097$new_new_n2226__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [10] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [11] }
    connect \Y $abc$41632$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96600
    parameter \INIT_VALUE 16'1011010000000000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [11] $abc$96097$new_new_n2226__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [10] }
    connect \Y $abc$41632$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96601
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$96097$new_new_n2228__ $abc$96097$new_new_n2226__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [10] }
    connect \Y $abc$41632$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96602
    parameter \INIT_VALUE 65536
    connect \A { $abc$96097$new_new_n2225__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [6:5] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [7] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [8] }
    connect \Y $abc$96097$new_new_n2235__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96603
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$96097$new_new_n2227__ $abc$96097$new_new_n2224__ $abc$96097$new_new_n2223__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.marker_dly_reg }
    connect \Y $abc$96097$new_new_n2236__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96604
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg $abc$96097$new_new_n2235__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [9] $abc$96097$new_new_n2236__ }
    connect \Y $abc$41632$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96605
    parameter \INIT_VALUE 64'1111111011111111000000010000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [8] $abc$96097$new_new_n2225__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [6:5] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [7] }
    connect \Y $abc$41632$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96606
    parameter \INIT_VALUE 32'11101111000100000000000000000000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [7] $abc$96097$new_new_n2225__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [6:5] }
    connect \Y $abc$41632$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96607
    parameter \INIT_VALUE 64'1010101010101010110011110011000000000000000000000000000000000000
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg $abc$96097$new_new_n2236__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [6] $abc$96097$new_new_n2225__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [5] $iopadmap$tx_stb_intv [6] }
    connect \Y $abc$41632$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96608
    parameter \INIT_VALUE 1429995520
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg $abc$96097$new_new_n2236__ $abc$96097$new_new_n2225__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [5] $iopadmap$tx_stb_intv [3] }
    connect \Y $abc$41632$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96609
    parameter \INIT_VALUE 8'00000001
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [1:0] \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [2] }
    connect \Y $abc$96097$new_new_n2242__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96610
    parameter \INIT_VALUE 64'0101010101010101110011110011000000000000000000000000000000000000
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg $abc$96097$new_new_n2236__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [4] $abc$96097$new_new_n2242__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [3] $iopadmap$tx_stb_intv [6] }
    connect \Y $abc$41632$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96611
    parameter \INIT_VALUE 32'10101010001111000000000000000000
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg $abc$96097$new_new_n2236__ $abc$96097$new_new_n2242__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [3] $iopadmap$tx_stb_intv [3] }
    connect \Y $abc$41632$li03_li03
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96612
    parameter \INIT_VALUE 16'1110000100000000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [2:0] }
    connect \Y $abc$41632$li02_li02
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96613
    parameter \INIT_VALUE 8'10010000
    connect \A { $abc$96097$new_new_n2228__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [1:0] }
    connect \Y $abc$41632$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96614
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000000000000000000000
    connect \A { \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [0] $abc$96097$new_new_n2227__ $abc$96097$new_new_n2224__ $abc$96097$new_new_n2223__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.marker_dly_reg }
    connect \Y $abc$41632$li00_li00
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96615
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2227__ $abc$96097$new_new_n2224__ $abc$96097$new_new_n2223__ \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [0] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg }
    connect \Y \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96616
    parameter \INIT_VALUE 64'1110111111111111111111111111111111111111111111111111111111111111
    connect \A { $abc$96097$new_new_n2227__ $abc$96097$new_new_n2224__ $abc$96097$new_new_n2223__ \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_eq_dlyval_reg \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.marker_dly_reg \lpif_txrx_i.strobe_gen_w_delay_i.strobe_gen.count_reg [0] }
    connect \Y $abc$25109$auto$opt_dff.cc:195:make_patterns_logic$11806
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96617
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \lpif_ctl_i.pl_trdy $iopadmap$lp_valid $iopadmap$lp_irdy \lpif_ctl_i.syncfifo_i.write_addr_reg }
    connect \Y $abc$23413$auto$opt_dff.cc:220:make_patterns_logic$12182
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96618
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \lpif_ctl_i.pl_trdy $iopadmap$lp_valid $iopadmap$lp_irdy \lpif_ctl_i.syncfifo_i.write_addr_reg }
    connect \Y $abc$20155$auto$opt_dff.cc:220:make_patterns_logic$12177
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96619
    parameter \INIT_VALUE 16'1111100011001111
    connect \A { $iopadmap$remote_rate \lpif_txrx_i.marker_gen_i.state_reg [0] \lpif_txrx_i.marker_gen_i.state_reg [1] }
    connect \Y $abc$36955$li669_li669
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96620
    parameter \INIT_VALUE 4'0110
    connect \A { \lpif_txrx_i.marker_gen_i.state_reg [0] \lpif_txrx_i.marker_gen_i.state_reg [1] }
    connect \Y $abc$36955$li668_li668
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96621
    parameter \INIT_VALUE 16'1111111111100000
    connect \A { \lpif_prot_neg_i.state_reg [2] \lpif_prot_neg_i.state_reg [6] \lpif_prot_neg_i.rmote_ack \lpif_prot_neg_i.rmote_req }
    connect \Y $abc$36955$li666_li666
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96622
    parameter \INIT_VALUE 8'10000000
    connect \A { \lpif_prot_neg_i.rmote_ack \lpif_prot_neg_i.rmote_req \lpif_prot_neg_i.state_reg [4] }
    connect \Y $abc$36955$li662_li662
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96623
    parameter \INIT_VALUE 16'0100111101000100
    connect \A { \lpif_prot_neg_i.state_reg [4] $abc$36955$li662_li662 $abc$96097$techmap$techmap71176$abc$42372$auto$blifparse.cc:377:parse_blif$42373.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$71118_Y $abc$20155$lo661 }
    connect \Y $abc$36955$li664_li664
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96624
    parameter \INIT_VALUE 4'1110
    connect \A { \lpif_prot_neg_i.state_reg [5] \lpif_lsm_i.ctl_link_up }
    connect \Y $abc$36955$li663_li663
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96625
    parameter \INIT_VALUE 8'00010000
    connect \A { \lpif_prot_neg_i.state_reg [6] \lpif_prot_neg_i.rmote_ack \lpif_prot_neg_i.rmote_req }
    connect \Y $abc$36955$li661_li661
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96626
    parameter \INIT_VALUE 16'1111111101000000
    connect \A { $abc$20155$lo661 \lpif_ctl_i.ctl_state [2] \lpif_ctl_i.ctl_state [0] \lpif_ctl_i.ctl_state [1] }
    connect \Y $abc$36955$li660_li660
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96627
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $iopadmap$lp_state_req [3] $iopadmap$lp_state_req [1:0] $iopadmap$lp_state_req [2] }
    connect \Y $abc$36955$li658_li658
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96628
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { $iopadmap$lp_state_req [2:0] $iopadmap$lp_state_req [3] }
    connect \Y $abc$36955$li657_li657
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96629
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { $iopadmap$lp_state_req [0] $iopadmap$lp_state_req [2:1] $iopadmap$lp_state_req [3] }
    connect \Y $abc$36955$li649_li649
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96630
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \lpif_lsm_i.sb_ustrm [3] \lpif_lsm_i.sb_ustrm [1] \lpif_lsm_i.sb_ustrm [2] \lpif_lsm_i.sb_ustrm [0] }
    connect \Y $abc$36955$li643_li643
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96631
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \lpif_lsm_i.sb_ustrm [3] \lpif_lsm_i.sb_ustrm [0] \lpif_lsm_i.sb_ustrm [2:1] }
    connect \Y $abc$36955$li642_li642
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96632
    parameter \INIT_VALUE 16'0000000100000000
    connect \A \lpif_lsm_i.sb_ustrm
    connect \Y $abc$36955$li641_li641
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96633
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \lpif_lsm_i.sb_ustrm [2] \lpif_lsm_i.sb_ustrm [0] \lpif_lsm_i.sb_ustrm [1] \lpif_lsm_i.sb_ustrm [3] }
    connect \Y $abc$36955$li640_li640
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96634
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \lpif_lsm_i.sb_ustrm [2:1] \lpif_lsm_i.sb_ustrm [3] \lpif_lsm_i.sb_ustrm [0] }
    connect \Y $abc$36955$li639_li639
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96635
    parameter \INIT_VALUE 32'11111111111111101110111111111111
    connect \A { \lpif_lsm_i.lsm_dstrm_state [0] \lpif_lsm_i.lsm_dstrm_state [3] \lpif_lsm_i.sb_ustrm [3] \lpif_lsm_i.lsm_dstrm_state [2] \lpif_lsm_i.sb_ustrm [2] }
    connect \Y $abc$96097$new_new_n2268__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96636
    parameter \INIT_VALUE 16'0011111011110001
    connect \A { \lpif_lsm_i.sb_ustrm [1] \lpif_lsm_i.lsm_dstrm_state [1] \lpif_lsm_i.sb_ustrm [0] \lpif_lsm_i.lsm_dstrm_state [3] }
    connect \Y $abc$96097$new_new_n2269__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96637
    parameter \INIT_VALUE 64'0000000100010000000000000000000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.lsm_dstrm_state [1] \lpif_lsm_i.sb_ustrm [2] \lpif_lsm_i.lsm_dstrm_state [0] \lpif_lsm_i.sb_ustrm [1] \lpif_lsm_i.lsm_dstrm_state [3] \lpif_lsm_i.sb_ustrm [3] }
    connect \Y $abc$96097$new_new_n2270__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96638
    parameter \INIT_VALUE 64'0000001101010111111111110000001100000011000000110000001100000011
    connect \A { $abc$96097$new_new_n2270__ \lpif_lsm_i.lsm_dstrm_state [0] \lpif_lsm_i.lsm_dstrm_state [2] $abc$96097$new_new_n2268__ $abc$96097$new_new_n2269__ \lpif_lsm_i.sb_ustrm [0] }
    connect \Y $abc$36955$li632_li632
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96639
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \lpif_lsm_i.sb_ustrm [0] \lpif_lsm_i.sb_ustrm [1] \lpif_lsm_i.sb_ustrm [2] \lpif_lsm_i.sb_ustrm [3] }
    connect \Y $abc$36955$li637_li637
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96640
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \lpif_lsm_i.sb_ustrm [0] \lpif_lsm_i.sb_ustrm [1] \lpif_lsm_i.sb_ustrm [3:2] }
    connect \Y $abc$36955$li644_li644
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96641
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$96097$new_new_n2151__ $abc$96097$new_new_n2099__ }
    connect \Y $abc$96097$new_new_n2274__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96642
    parameter \INIT_VALUE 64'1111011111110000000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2274__ $abc$96097$new_new_n2160__ \lpif_lsm_i.lsm_state [16] $abc$96097$new_new_n2097__ \lpif_lsm_i.qual_lp_stallack \lpif_lsm_i.pl_stallreq }
    connect \Y $abc$36955$li629_li629
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96643
    parameter \INIT_VALUE 64'1111111011111110111111100000000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.state_req_change \lpif_lsm_i.lsm_state [7:6] \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_retrain \lpif_lsm_i.state_req_active }
    connect \Y $abc$96097$new_new_n2276__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96644
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { \lpif_lsm_i.lsm_state [15] \lpif_lsm_i.sb_ack \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.lsm_state [10] \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.lsm_state [7] }
    connect \Y $abc$96097$new_new_n2277__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96645
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111111100011111
    connect \A { $abc$96097$new_new_n2277__ \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.sb_ustrm_active_req $abc$96097$new_new_n2276__ \lpif_lsm_i.lsm_state [6] \lpif_lsm_i.state_req_linkreset }
    connect \Y $abc$96097$new_new_n2278__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96646
    parameter \INIT_VALUE 64'0000000100000001000000010000000100000001111111111111111111111111
    connect \A { \lpif_lsm_i.exit_active_sb \lpif_lsm_i.qual_lp_stallack \lpif_lsm_i.pl_stallreq \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_sleep_l2 \lpif_lsm_i.state_req_idle_l1_1 }
    connect \Y $abc$96097$new_new_n2279__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96647
    parameter \INIT_VALUE 31
    connect \A { \lpif_lsm_i.lsm_state [2] \lpif_lsm_i.lsm_state [3] \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2279__ $abc$96097$new_new_n2180__ }
    connect \Y $abc$96097$new_new_n2280__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96648
    parameter \INIT_VALUE 15990784
    connect \A { $abc$96097$new_new_n2103__ \lpif_lsm_i.lsm_state [1] \lpif_lsm_i.lsm_state [5] $abc$96097$new_new_n2280__ $abc$96097$new_new_n2278__ }
    connect \Y $abc$36955$li628_li628
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96649
    parameter \INIT_VALUE 32'11111111111110000000000000000000
    connect \A { \lpif_lsm_i.lsm_state [14] \lpif_lsm_i.sb_ustrm_active_req \lpif_lsm_i.lsm_exit_lp \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_active }
    connect \Y $abc$96097$new_new_n2282__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96650
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111111111111110000000100000000
    connect \A { $abc$96097$new_new_n2220__ \lpif_lsm_i.lsm_state [13] \lpif_lsm_i.lsm_state [14] $abc$96097$new_new_n2282__ $abc$96097$new_new_n2171__ \lpif_lsm_i.sb_ustrm_link_error }
    connect \Y $abc$96097$new_new_n2283__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96651
    parameter \INIT_VALUE 248
    connect \A { \lpif_lsm_i.state_req_retrain \lpif_lsm_i.state_req_idle_l1_1 \lpif_lsm_i.exit_active_sb \lpif_lsm_i.pl_stallreq \lpif_lsm_i.qual_lp_stallack }
    connect \Y $abc$96097$new_new_n2284__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96652
    parameter \INIT_VALUE 64'0001000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2284__ $abc$96097$new_new_n2155__ $abc$96097$new_new_n2102__ \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_sleep_l2 }
    connect \Y $abc$96097$new_new_n2285__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96653
    parameter \INIT_VALUE 64'1111111111111111010000000000000001000000000000000100000000000000
    connect \A { $abc$96097$new_new_n2285__ \lpif_lsm_i.sb_ustrm_link_retrain_req $abc$96097$new_new_n2099__ $abc$96097$new_new_n2283__ $abc$96097$new_new_n2108__ $abc$96097$new_new_n2107__ }
    connect \Y $abc$36955$li627_li627
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96654
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $abc$96097$new_new_n2220__ $abc$96097$new_new_n2108__ $abc$96097$new_new_n2099__ $abc$96097$new_new_n2107__ }
    connect \Y $abc$36955$li626_li626
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96655
    parameter \INIT_VALUE 1073741824
    connect \A { $abc$96097$new_new_n2103__ $abc$96097$new_new_n2101__ $abc$96097$new_new_n2098__ \lpif_lsm_i.lsm_state [11] \lpif_lsm_i.lsm_state [8] }
    connect \Y $abc$36955$li625_li625
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96656
    parameter \INIT_VALUE 8'10000000
    connect \A { \lpif_lsm_i.lsm_state [16] \lpif_lsm_i.pl_stallreq \lpif_lsm_i.qual_lp_stallack }
    connect \Y $abc$96097$new_new_n2289__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96657
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2108__ $abc$96097$new_new_n2099__ $abc$96097$new_new_n2107__ \lpif_lsm_i.lsm_state [12] $abc$96097$new_new_n2106__ $abc$96097$new_new_n2289__ }
    connect \Y $abc$96097$new_new_n2290__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96658
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $abc$96097$new_new_n2102__ $abc$96097$new_new_n2179__ $abc$96097$new_new_n2155__ $abc$96097$new_new_n2181__ }
    connect \Y $abc$96097$new_new_n2291__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96659
    parameter \INIT_VALUE 64'1111111111111111111111111111111111111111100000001000000010000000
    connect \A { $abc$96097$new_new_n2291__ $abc$96097$new_new_n2290__ \lpif_lsm_i.lsm_retstate_RETRAIN_a \lpif_lsm_i.sb_ustrm_active_req \lpif_lsm_i.lsm_state [6] $abc$96097$new_new_n2160__ }
    connect \Y $abc$36955$li624_li624
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96660
    parameter \INIT_VALUE 520093696
    connect \A { \lpif_lsm_i.lsm_state [1] $abc$20155$auto$rtlil.cc:2506:Not$11840 \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_active }
    connect \Y $abc$96097$new_new_n2293__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96661
    parameter \INIT_VALUE 16'1111111000000000
    connect \A { \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_retrain \lpif_lsm_i.state_req_active }
    connect \Y $abc$96097$new_new_n2294__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96662
    parameter \INIT_VALUE 16'1111111100010000
    connect \A { $abc$96097$new_new_n2293__ $abc$96097$new_new_n2108__ $abc$96097$new_new_n2294__ $abc$96097$new_new_n2098__ }
    connect \Y $abc$96097$new_new_n2295__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96663
    parameter \INIT_VALUE 32'10001000111111110000111100001111
    connect \A { \lpif_lsm_i.lsm_state [9] \lpif_lsm_i.sb_ustrm_link_error \lpif_lsm_i.lsm_state [10] \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_change }
    connect \Y $abc$96097$new_new_n2296__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96664
    parameter \INIT_VALUE 64'0001000000000000111111111111111100000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2155__ $abc$96097$new_new_n2296__ \lpif_lsm_i.lsm_state [14] $abc$96097$new_new_n2159__ $abc$96097$new_new_n2171__ \lpif_lsm_i.lsm_state [12] }
    connect \Y $abc$96097$new_new_n2297__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96665
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2102__ $abc$96097$new_new_n2098__ \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.lsm_state [10] \lpif_lsm_i.sb_ustrm_link_error }
    connect \Y $abc$96097$new_new_n2298__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96666
    parameter \INIT_VALUE 64'1111111111111111111100001111000011111111111111111110111000000000
    connect \A { $abc$96097$new_new_n2298__ $abc$96097$new_new_n2107__ \lpif_lsm_i.sb_ustrm_link_error $abc$96097$new_new_n2297__ $abc$96097$new_new_n2295__ $abc$96097$new_new_n2285__ }
    connect \Y $abc$36955$li623_li623
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96667
    parameter \INIT_VALUE 64'1111000011110111111100001111000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2155__ \lpif_lsm_i.lsm_state [9] \lpif_lsm_i.sb_ustrm_link_error $abc$96097$new_new_n2124__ \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_change }
    connect \Y $abc$96097$new_new_n2300__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96668
    parameter \INIT_VALUE 32'11111111100000001000000010000000
    connect \A { $abc$96097$new_new_n2125__ $abc$96097$new_new_n2300__ $abc$96097$new_new_n2103__ $abc$96097$new_new_n2171__ \lpif_lsm_i.lsm_state [1] }
    connect \Y $abc$36955$li622_li622
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96669
    parameter \INIT_VALUE 64'1111111111110100111111110000000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.lsm_state [14] \lpif_lsm_i.state_req_change \lpif_lsm_i.lsm_exit_lp \lpif_lsm_i.state_req_active \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.sb_ustrm_active_req }
    connect \Y $abc$96097$new_new_n2302__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96670
    parameter \INIT_VALUE 64'1111111111111111111111110001000000010000000100000001000000010000
    connect \A { \lpif_lsm_i.lsm_retstate_LinkReset_a $abc$96097$new_new_n2106__ $abc$96097$new_new_n2289__ $abc$96097$new_new_n2302__ \lpif_lsm_i.lsm_exit_lp \lpif_lsm_i.state_req_active }
    connect \Y $abc$96097$new_new_n2303__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96671
    parameter \INIT_VALUE 64'1111111100000000111111110100010011111111000011111111111100000000
    connect \A { $abc$96097$new_new_n2098__ \lpif_lsm_i.sb_ustrm_link_reset_req \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2294__ \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.sb_ustrm_link_reset_sts }
    connect \Y $abc$96097$new_new_n2304__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96672
    parameter \INIT_VALUE 32'11101111111111110000000000000000
    connect \A { \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2284__ \lpif_lsm_i.sb_ustrm_link_reset_req \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_sleep_l2 }
    connect \Y $abc$96097$new_new_n2305__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96673
    parameter \INIT_VALUE 64'0000000011111000000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2155__ $abc$96097$new_new_n2102__ $abc$96097$new_new_n2305__ $abc$96097$new_new_n2304__ $abc$96097$new_new_n2303__ $abc$96097$new_new_n2274__ }
    connect \Y $abc$36955$li621_li621
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96674
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2108__ $abc$96097$new_new_n2294__ $abc$96097$new_new_n2107__ \lpif_lsm_i.sb_ustrm_link_reset_req \lpif_lsm_i.sb_ustrm_link_error \lpif_lsm_i.sb_ustrm_active_req }
    connect \Y $abc$96097$new_new_n2307__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96675
    parameter \INIT_VALUE 64'0100000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2284__ $abc$96097$new_new_n2155__ $abc$96097$new_new_n2102__ \lpif_lsm_i.sb_ustrm_l2_req \lpif_lsm_i.lsm_state [4] \lpif_lsm_i.state_req_sleep_l2 }
    connect \Y $abc$96097$new_new_n2308__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96676
    parameter \INIT_VALUE 64'1111111111111111111111111111111111111111010000000100000001000000
    connect \A { $abc$96097$new_new_n2308__ $abc$96097$new_new_n2290__ \lpif_lsm_i.lsm_retstate_SLEEP_L2 \lpif_lsm_i.lsm_state [7] $abc$96097$new_new_n2307__ \lpif_lsm_i.lsm_state [6] }
    connect \Y $abc$36955$li620_li620
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96677
    parameter \INIT_VALUE 1073741824
    connect \A { $abc$96097$new_new_n2284__ $abc$96097$new_new_n2155__ \lpif_lsm_i.sb_ustrm_l1_req $abc$96097$new_new_n2102__ $abc$96097$new_new_n2108__ }
    connect \Y $abc$96097$new_new_n2310__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96678
    parameter \INIT_VALUE 32'11111111111111111111100010001000
    connect \A { $abc$96097$new_new_n2310__ $abc$96097$new_new_n2307__ \lpif_lsm_i.lsm_state [6] $abc$96097$new_new_n2290__ \lpif_lsm_i.lsm_retstate_IDLE_L1_1 }
    connect \Y $abc$36955$li619_li619
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96679
    parameter \INIT_VALUE 64'1101111100000000000000000000000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_active \lpif_lsm_i.lsm_state [1] \lpif_ctl_i.ctl_state [1:0] \lpif_ctl_i.ctl_state [2] }
    connect \Y $abc$36955$li618_li618
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96680
    parameter \INIT_VALUE 64'1111111111111111000000010000000000000000000000000000000000000000
    connect \A { \lpif_lsm_i.lsm_state [4] $abc$96097$new_new_n2181__ $abc$96097$new_new_n2182__ \lpif_lsm_i.sb_ustrm_link_reset_req \lpif_lsm_i.sb_ustrm_link_error \lpif_lsm_i.sb_ustrm_link_retrain_req }
    connect \Y $abc$96097$new_new_n2313__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96681
    parameter \INIT_VALUE 32'11111000000000000000000000000000
    connect \A { $abc$96097$new_new_n2102__ $abc$96097$new_new_n2103__ $abc$96097$new_new_n2313__ \lpif_lsm_i.exit_active \lpif_lsm_i.lsm_state [3] }
    connect \Y $abc$36955$li617_li617
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96682
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $abc$96097$new_new_n2107__ $abc$96097$new_new_n2154__ \lpif_lsm_i.lsm_state [3] \lpif_lsm_i.exit_active }
    connect \Y $abc$36955$li616_li616
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96683
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111111011110000
    connect \A { \lpif_lsm_i.lsm_state [4:3] \lpif_lsm_i.lsm_retstate_ACTIVE_a $abc$96097$new_new_n2282__ $abc$96097$new_new_n2106__ $abc$96097$new_new_n2289__ }
    connect \Y $abc$96097$new_new_n2316__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96684
    parameter \INIT_VALUE 64'0000000011111000000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2153__ $abc$96097$new_new_n2103__ $abc$96097$new_new_n2154__ \lpif_lsm_i.lsm_state [2] $abc$96097$new_new_n2316__ $abc$96097$new_new_n2274__ }
    connect \Y $abc$36955$li615_li615
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96685
    parameter \INIT_VALUE 2031616
    connect \A { \lpif_lsm_i.lsm_state [1] \lpif_lsm_i.sb_ustrm_link_error \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_linkreset \lpif_lsm_i.state_req_active }
    connect \Y $abc$96097$new_new_n2318__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96686
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $abc$96097$new_new_n2107__ $abc$96097$new_new_n2318__ \lpif_lsm_i.ctl_link_up $abc$20155$auto$rtlil.cc:2506:Not$11840 }
    connect \Y $abc$36955$li614_li614
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96687
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111111111111111111111111111110
    connect \A { \lpif_lsm_i.lsm_state [9] \lpif_lsm_i.lsm_state [16:15] \lpif_lsm_i.lsm_state [12] \lpif_lsm_i.lsm_state [13] \lpif_lsm_i.lsm_state [14] }
    connect \Y $abc$96097$new_new_n2320__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96688
    parameter \INIT_VALUE 64'1111111111111111000011111111111111111111111111111110111011101110
    connect \A { \lpif_lsm_i.lsm_state [9] \lpif_lsm_i.lsm_state [7] \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_active \lpif_lsm_i.lsm_state [11:10] }
    connect \Y $abc$96097$new_new_n2321__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96689
    parameter \INIT_VALUE 64'0000000000000000111111110000000100000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2108__ \lpif_lsm_i.lsm_state [6] $abc$96097$new_new_n2204__ $abc$96097$new_new_n2321__ $abc$96097$new_new_n2320__ \lpif_lsm_i.lsm_state [8] }
    connect \Y $abc$96097$new_new_n2322__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96690
    parameter \INIT_VALUE 16'1111111100001110
    connect \A { $abc$96097$new_new_n2107__ $abc$96097$new_new_n2322__ \lpif_lsm_i.ctl_link_up $abc$20155$auto$rtlil.cc:2506:Not$11840 }
    connect \Y $abc$36955$li613_li613
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96691
    parameter \INIT_VALUE 16'0000011100000000
    connect \A { $iopadmap$lp_stallack $abc$20155$flatten\lpif_ctl_i.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1296$289_Y $iopadmap$lp_irdy $iopadmap$lp_valid }
    connect \Y $abc$36955$li611_li611
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96692
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { $iopadmap$lp_state_req [2:0] $iopadmap$lp_state_req [3] }
    connect \Y $abc$36955$li655_li655
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96693
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { $iopadmap$lp_state_req [0] $iopadmap$lp_state_req [3:1] }
    connect \Y $abc$36955$li656_li656
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96694
    parameter \INIT_VALUE 16'0000000100000000
    connect \A $iopadmap$lp_state_req
    connect \Y $abc$36955$li659_li659
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96695
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \lpif_lsm_i.pl_state_sts [0] \lpif_lsm_i.pl_state_sts [2] \lpif_lsm_i.pl_state_sts [3] \lpif_lsm_i.pl_state_sts [1] }
    connect \Y $abc$36955$li630_li630
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96696
    parameter \INIT_VALUE 16'1111111000000000
    connect \A { $abc$36955$li630_li630 $abc$36955$li655_li655 $abc$36955$li659_li659 $abc$36955$li656_li656 }
    connect \Y $abc$36955$li607_li607
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96697
    parameter \INIT_VALUE 16'1111110010100111
    connect \A { \lpif_lsm_i.sb_ustrm [3] \lpif_lsm_i.sb_ustrm [0] \lpif_lsm_i.sb_ustrm [2:1] }
    connect \Y $abc$96097$new_new_n2330__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96698
    parameter \INIT_VALUE 64'0000000000001101000000000000000000000000000000000000000000000000
    connect \A { $abc$96097$new_new_n2103__ $abc$96097$new_new_n2101__ \lpif_lsm_i.lsm_state [5:4] \lpif_lsm_i.exit_active \lpif_lsm_i.lsm_state [3] }
    connect \Y $abc$96097$new_new_n2331__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96699
    parameter \INIT_VALUE 64'0000000000000000000000000000000001111111000000000111111101111111
    connect \A { \lpif_lsm_i.lsm_state [3] $abc$96097$new_new_n2276__ \lpif_lsm_i.sb_ustrm_active_req $abc$96097$new_new_n2302__ $abc$96097$new_new_n2099__ $abc$96097$new_new_n2151__ }
    connect \Y $abc$96097$new_new_n2332__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96700
    parameter \INIT_VALUE 268435456
    connect \A { \lpif_lsm_i.state_req_active \lpif_lsm_i.lsm_state [9] \lpif_lsm_i.state_req_change \lpif_lsm_i.lsm_state [8] \lpif_lsm_i.lsm_state [3] }
    connect \Y $abc$96097$new_new_n2333__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96701
    parameter \INIT_VALUE 32'11111000100010000000000000000000
    connect \A { $abc$96097$new_new_n2103__ $abc$96097$new_new_n2171__ \lpif_lsm_i.lsm_state [1] $abc$96097$new_new_n2333__ $abc$96097$new_new_n2125__ }
    connect \Y $abc$96097$new_new_n2334__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96702
    parameter \INIT_VALUE 64'0000000000000000000000000000000011101011101010101010101011101011
    connect \A { \lpif_lsm_i.state_req_change \lpif_lsm_i.state_req_del [2] \lpif_lsm_i.state_req [2] \lpif_lsm_i.state_req_del [3] \lpif_lsm_i.state_req [3] \lpif_lsm_i.state_req_nop }
    connect \Y $abc$96097$new_new_n2335__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96703
    parameter \INIT_VALUE 28662
    connect \A { \lpif_lsm_i.state_req_nop \lpif_lsm_i.state_req_del [0] \lpif_lsm_i.state_req [0] \lpif_lsm_i.state_req_del [1] \lpif_lsm_i.state_req [1] }
    connect \Y $abc$96097$new_new_n2336__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96704
    parameter \INIT_VALUE 64'1111111111111111111111111111010001000100111111111111010011111111
    connect \A { $iopadmap$lp_state_req [2] $iopadmap$lp_state_req [0] $iopadmap$lp_state_req [3] $iopadmap$lp_state_req [1] $abc$96097$new_new_n2335__ $abc$96097$new_new_n2336__ }
    connect \Y $abc$96097$new_new_n2337__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96705
    parameter \INIT_VALUE 64'0000111100001111000011111011111100000000000000000000000000000000
    connect \A { $abc$36955$li630_li630 $abc$96097$new_new_n2337__ $abc$96097$new_new_n2334__ $abc$96097$new_new_n2330__ $abc$96097$new_new_n2331__ $abc$96097$new_new_n2332__ }
    connect \Y $abc$36955$li606_li606
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96706
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \lpif_lsm_i.sb_ustrm [0] \lpif_lsm_i.sb_ustrm [2:1] \lpif_lsm_i.sb_ustrm [3] }
    connect \Y $abc$36955$li638_li638
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$96097$auto$blifparse.cc:535:parse_blif$96707
    parameter \INIT_VALUE 47883
    connect \A { $abc$96097$new_new_n2334__ $abc$96097$new_new_n2332__ $abc$96097$new_new_n2331__ $abc$96097$new_new_n2335__ $abc$96097$new_new_n2336__ }
    connect \Y $abc$36955$li650_li650
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96708
    parameter \INIT_VALUE 16'1000100011110000
    connect \A { $iopadmap$lpbk_en $iopadmap$dout [287] \lpif_ctl_i.lp_datbeat_is_0 \lpif_ctl_i.aib_aligned_to_tx }
    connect \Y $abc$36955$li605_li605
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96709
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en \lpif_ctl_i.dstrm_dvalid $iopadmap$dout [269] }
    connect \Y $abc$36955$li604_li604
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96710
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$96097$new_new_n2083__ \lpif_ctl_i.syncfifo_i.read_addr_reg \lpif_ctl_i.syncfifo_i.memory[1] [0] \lpif_ctl_i.syncfifo_i.memory[0] [0] }
    connect \Y $iopadmap$data_in_f [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96711
    parameter \INIT_VALUE 64'1100110010101010000000000000000011110000111100001111000011110000
    connect \A { $iopadmap$lpbk_en $abc$96097$new_new_n2083__ \lpif_ctl_i.syncfifo_i.read_addr_reg $iopadmap$dout [6] \lpif_ctl_i.syncfifo_i.memory[1] [0] \lpif_ctl_i.syncfifo_i.memory[0] [0] }
    connect \Y $abc$36955$li603_li603
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96712
    parameter \INIT_VALUE 64'0011001101010101000000000000000011110000111100001111000011110000
    connect \A { $iopadmap$lpbk_en $abc$96097$new_new_n2083__ \lpif_ctl_i.syncfifo_i.read_addr_reg $iopadmap$dout [5] \lpif_ctl_i.syncfifo_i.memory[1] [0] \lpif_ctl_i.syncfifo_i.memory[0] [0] }
    connect \Y $abc$36955$li602_li602
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96713
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en \lpif_ctl_i.dstrm_state [3] $iopadmap$dout [4] }
    connect \Y $abc$36955$li601_li601
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96714
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en \lpif_ctl_i.dstrm_state [2] $iopadmap$dout [3] }
    connect \Y $abc$36955$li600_li600
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96715
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en \lpif_ctl_i.dstrm_state [1] $iopadmap$dout [2] }
    connect \Y $abc$36955$li599_li599
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96716
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en \lpif_ctl_i.dstrm_state [0] $iopadmap$dout [0] }
    connect \Y $abc$36955$li598_li598
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$96097$auto$blifparse.cc:535:parse_blif$96717
    parameter \INIT_VALUE 16'1111111100010000
    connect \A { \lpif_ctl_i.ustrm_dvalid \lpif_ctl_i.ustrm_data_xfr_flg \lpif_ctl_i.ustrm_data_beat [1:0] }
    connect \Y $abc$36955$li595_li595
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96718
    parameter \INIT_VALUE 64'0000000000000000111011111111111100000000000000000000000000000000
    connect \A { \lpif_lsm_i.lsm_state_active \lpif_ctl_i.syncfifo_i.full_reg \lpif_ctl_i.lp_fifo_push \lpif_ctl_i.syncfifo_i.numempty_reg [0] \lpif_ctl_i.dstrm_valid \lpif_ctl_i.syncfifo_i.numfilled_reg [1] }
    connect \Y $abc$36955$li594_li594
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96719
    parameter \INIT_VALUE 4'1011
    connect \A { \lpif_lpbk_i.dout_lpbk [5] \lpif_lpbk_i.dout_lpbk [6] }
    connect \Y $abc$36955$li592_li592
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$96097$auto$blifparse.cc:535:parse_blif$96720
    parameter \INIT_VALUE 4'0110
    connect \A { \lpif_lpbk_i.dout_lpbk [5] \lpif_lpbk_i.dout_lpbk [6] }
    connect \Y $abc$36955$li593_li593
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96721
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [268] $iopadmap$dout [268] }
    connect \Y $abc$36955$li588_li588
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96722
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [267] $iopadmap$dout [267] }
    connect \Y $abc$36955$li586_li586
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96723
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [266] $iopadmap$dout [266] }
    connect \Y $abc$36955$li584_li584
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96724
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [265] $iopadmap$dout [265] }
    connect \Y $abc$36955$li582_li582
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96725
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [264] $iopadmap$dout [264] }
    connect \Y $abc$36955$li580_li580
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96726
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [263] $iopadmap$dout [263] }
    connect \Y $abc$36955$li578_li578
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96727
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [262] $iopadmap$dout [262] }
    connect \Y $abc$36955$li576_li576
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96728
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [261] $iopadmap$dout [261] }
    connect \Y $abc$36955$li574_li574
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96729
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [260] $iopadmap$dout [260] }
    connect \Y $abc$36955$li572_li572
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96730
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [259] $iopadmap$dout [259] }
    connect \Y $abc$36955$li570_li570
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96731
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [258] $iopadmap$dout [258] }
    connect \Y $abc$36955$li568_li568
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96732
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [257] $iopadmap$dout [257] }
    connect \Y $abc$36955$li566_li566
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96733
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [256] $iopadmap$dout [256] }
    connect \Y $abc$36955$li564_li564
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96734
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [255] $iopadmap$dout [255] }
    connect \Y $abc$36955$li562_li562
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96735
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [254] $iopadmap$dout [254] }
    connect \Y $abc$36955$li560_li560
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96736
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [253] $iopadmap$dout [253] }
    connect \Y $abc$36955$li558_li558
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96737
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [252] $iopadmap$dout [252] }
    connect \Y $abc$36955$li556_li556
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96738
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [251] $iopadmap$dout [251] }
    connect \Y $abc$36955$li554_li554
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96739
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [250] $iopadmap$dout [250] }
    connect \Y $abc$36955$li552_li552
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96740
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [249] $iopadmap$dout [249] }
    connect \Y $abc$36955$li550_li550
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96741
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [248] $iopadmap$dout [248] }
    connect \Y $abc$36955$li548_li548
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96742
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [247] $iopadmap$dout [247] }
    connect \Y $abc$36955$li546_li546
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96743
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [246] $iopadmap$dout [246] }
    connect \Y $abc$36955$li544_li544
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96744
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [245] $iopadmap$dout [245] }
    connect \Y $abc$36955$li542_li542
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96745
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [244] $iopadmap$dout [244] }
    connect \Y $abc$36955$li540_li540
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96746
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [243] $iopadmap$dout [243] }
    connect \Y $abc$36955$li538_li538
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96747
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [242] $iopadmap$dout [242] }
    connect \Y $abc$36955$li536_li536
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96748
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [240] $iopadmap$dout [240] }
    connect \Y $abc$36955$li534_li534
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96749
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [239] $iopadmap$dout [239] }
    connect \Y $abc$36955$li532_li532
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96750
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [238] $iopadmap$dout [238] }
    connect \Y $abc$36955$li530_li530
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96751
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [236] $iopadmap$dout [236] }
    connect \Y $abc$36955$li528_li528
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96752
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [235] $iopadmap$dout [235] }
    connect \Y $abc$36955$li526_li526
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96753
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [234] $iopadmap$dout [234] }
    connect \Y $abc$36955$li524_li524
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96754
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [233] $iopadmap$dout [233] }
    connect \Y $abc$36955$li522_li522
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96755
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [232] $iopadmap$dout [232] }
    connect \Y $abc$36955$li520_li520
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96756
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [231] $iopadmap$dout [231] }
    connect \Y $abc$36955$li518_li518
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96757
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [230] $iopadmap$dout [230] }
    connect \Y $abc$36955$li516_li516
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96758
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [229] $iopadmap$dout [229] }
    connect \Y $abc$36955$li514_li514
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96759
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [228] $iopadmap$dout [228] }
    connect \Y $abc$36955$li512_li512
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96760
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [227] $iopadmap$dout [227] }
    connect \Y $abc$36955$li510_li510
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96761
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [226] $iopadmap$dout [226] }
    connect \Y $abc$36955$li508_li508
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96762
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [225] $iopadmap$dout [225] }
    connect \Y $abc$36955$li506_li506
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96763
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [224] $iopadmap$dout [224] }
    connect \Y $abc$36955$li504_li504
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96764
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [223] $iopadmap$dout [223] }
    connect \Y $abc$36955$li502_li502
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96765
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [222] $iopadmap$dout [222] }
    connect \Y $abc$36955$li500_li500
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96766
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [221] $iopadmap$dout [221] }
    connect \Y $abc$36955$li498_li498
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96767
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [220] $iopadmap$dout [220] }
    connect \Y $abc$36955$li496_li496
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96768
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [219] $iopadmap$dout [219] }
    connect \Y $abc$36955$li494_li494
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96769
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [218] $iopadmap$dout [218] }
    connect \Y $abc$36955$li492_li492
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96770
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [217] $iopadmap$dout [217] }
    connect \Y $abc$36955$li490_li490
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96771
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [216] $iopadmap$dout [216] }
    connect \Y $abc$36955$li488_li488
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96772
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [215] $iopadmap$dout [215] }
    connect \Y $abc$36955$li486_li486
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96773
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [214] $iopadmap$dout [214] }
    connect \Y $abc$36955$li484_li484
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96774
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [213] $iopadmap$dout [213] }
    connect \Y $abc$36955$li482_li482
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96775
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [212] $iopadmap$dout [212] }
    connect \Y $abc$36955$li480_li480
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96776
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [211] $iopadmap$dout [211] }
    connect \Y $abc$36955$li478_li478
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96777
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [210] $iopadmap$dout [210] }
    connect \Y $abc$36955$li476_li476
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96778
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [209] $iopadmap$dout [209] }
    connect \Y $abc$36955$li474_li474
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96779
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [208] $iopadmap$dout [208] }
    connect \Y $abc$36955$li472_li472
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96780
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [207] $iopadmap$dout [207] }
    connect \Y $abc$36955$li470_li470
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96781
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [206] $iopadmap$dout [206] }
    connect \Y $abc$36955$li468_li468
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96782
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [205] $iopadmap$dout [205] }
    connect \Y $abc$36955$li466_li466
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96783
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [204] $iopadmap$dout [204] }
    connect \Y $abc$36955$li464_li464
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96784
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [203] $iopadmap$dout [203] }
    connect \Y $abc$36955$li462_li462
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96785
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [202] $iopadmap$dout [202] }
    connect \Y $abc$36955$li460_li460
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96786
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [201] $iopadmap$dout [201] }
    connect \Y $abc$36955$li458_li458
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96787
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [200] $iopadmap$dout [200] }
    connect \Y $abc$36955$li456_li456
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96788
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [199] $iopadmap$dout [199] }
    connect \Y $abc$36955$li454_li454
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96789
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [198] $iopadmap$dout [198] }
    connect \Y $abc$36955$li452_li452
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96790
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [197] $iopadmap$dout [197] }
    connect \Y $abc$36955$li450_li450
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96791
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [196] $iopadmap$dout [196] }
    connect \Y $abc$36955$li448_li448
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96792
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [195] $iopadmap$dout [195] }
    connect \Y $abc$36955$li446_li446
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96793
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [194] $iopadmap$dout [194] }
    connect \Y $abc$36955$li444_li444
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96794
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [193] $iopadmap$dout [193] }
    connect \Y $abc$36955$li442_li442
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96795
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [192] $iopadmap$dout [192] }
    connect \Y $abc$36955$li440_li440
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96796
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [191] $iopadmap$dout [191] }
    connect \Y $abc$36955$li438_li438
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96797
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [190] $iopadmap$dout [190] }
    connect \Y $abc$36955$li436_li436
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96798
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [189] $iopadmap$dout [189] }
    connect \Y $abc$36955$li434_li434
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96799
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [188] $iopadmap$dout [188] }
    connect \Y $abc$36955$li432_li432
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96800
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [187] $iopadmap$dout [187] }
    connect \Y $abc$36955$li430_li430
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96801
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [186] $iopadmap$dout [186] }
    connect \Y $abc$36955$li428_li428
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96802
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [185] $iopadmap$dout [185] }
    connect \Y $abc$36955$li426_li426
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96803
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [184] $iopadmap$dout [184] }
    connect \Y $abc$36955$li424_li424
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96804
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [183] $iopadmap$dout [183] }
    connect \Y $abc$36955$li422_li422
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96805
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [182] $iopadmap$dout [182] }
    connect \Y $abc$36955$li420_li420
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96806
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [181] $iopadmap$dout [181] }
    connect \Y $abc$36955$li418_li418
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96807
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [180] $iopadmap$dout [180] }
    connect \Y $abc$36955$li416_li416
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96808
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [179] $iopadmap$dout [179] }
    connect \Y $abc$36955$li414_li414
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96809
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [178] $iopadmap$dout [178] }
    connect \Y $abc$36955$li412_li412
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96810
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [177] $iopadmap$dout [177] }
    connect \Y $abc$36955$li410_li410
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96811
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [176] $iopadmap$dout [176] }
    connect \Y $abc$36955$li408_li408
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96812
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [175] $iopadmap$dout [175] }
    connect \Y $abc$36955$li406_li406
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96813
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [174] $iopadmap$dout [174] }
    connect \Y $abc$36955$li404_li404
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96814
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [173] $iopadmap$dout [173] }
    connect \Y $abc$36955$li402_li402
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96815
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [172] $iopadmap$dout [172] }
    connect \Y $abc$36955$li400_li400
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96816
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [171] $iopadmap$dout [171] }
    connect \Y $abc$36955$li398_li398
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96817
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [170] $iopadmap$dout [170] }
    connect \Y $abc$36955$li396_li396
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96818
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [169] $iopadmap$dout [169] }
    connect \Y $abc$36955$li394_li394
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96819
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [168] $iopadmap$dout [168] }
    connect \Y $abc$36955$li392_li392
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96820
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [167] $iopadmap$dout [167] }
    connect \Y $abc$36955$li390_li390
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96821
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [166] $iopadmap$dout [166] }
    connect \Y $abc$36955$li388_li388
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96822
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [165] $iopadmap$dout [165] }
    connect \Y $abc$36955$li386_li386
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96823
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [164] $iopadmap$dout [164] }
    connect \Y $abc$36955$li384_li384
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96824
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [163] $iopadmap$dout [163] }
    connect \Y $abc$36955$li382_li382
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96825
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [162] $iopadmap$dout [162] }
    connect \Y $abc$36955$li380_li380
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96826
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [160] $iopadmap$dout [160] }
    connect \Y $abc$36955$li378_li378
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96827
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [159] $iopadmap$dout [159] }
    connect \Y $abc$36955$li376_li376
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96828
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [158] $iopadmap$dout [158] }
    connect \Y $abc$36955$li374_li374
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96829
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [156] $iopadmap$dout [156] }
    connect \Y $abc$36955$li372_li372
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96830
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [155] $iopadmap$dout [155] }
    connect \Y $abc$36955$li370_li370
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96831
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [154] $iopadmap$dout [154] }
    connect \Y $abc$36955$li368_li368
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96832
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [153] $iopadmap$dout [153] }
    connect \Y $abc$36955$li366_li366
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96833
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [152] $iopadmap$dout [152] }
    connect \Y $abc$36955$li364_li364
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96834
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [151] $iopadmap$dout [151] }
    connect \Y $abc$36955$li362_li362
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96835
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [150] $iopadmap$dout [150] }
    connect \Y $abc$36955$li360_li360
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96836
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [149] $iopadmap$dout [149] }
    connect \Y $abc$36955$li358_li358
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96837
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [148] $iopadmap$dout [148] }
    connect \Y $abc$36955$li356_li356
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96838
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [147] $iopadmap$dout [147] }
    connect \Y $abc$36955$li354_li354
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96839
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [146] $iopadmap$dout [146] }
    connect \Y $abc$36955$li352_li352
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96840
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [145] $iopadmap$dout [145] }
    connect \Y $abc$36955$li350_li350
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96841
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [144] $iopadmap$dout [144] }
    connect \Y $abc$36955$li348_li348
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96842
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [143] $iopadmap$dout [143] }
    connect \Y $abc$36955$li346_li346
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96843
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [142] $iopadmap$dout [142] }
    connect \Y $abc$36955$li344_li344
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96844
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [141] $iopadmap$dout [141] }
    connect \Y $abc$36955$li342_li342
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96845
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [140] $iopadmap$dout [140] }
    connect \Y $abc$36955$li340_li340
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96846
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [139] $iopadmap$dout [139] }
    connect \Y $abc$36955$li338_li338
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96847
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [138] $iopadmap$dout [138] }
    connect \Y $abc$36955$li336_li336
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96848
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [137] $iopadmap$dout [137] }
    connect \Y $abc$36955$li334_li334
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96849
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [136] $iopadmap$dout [136] }
    connect \Y $abc$36955$li332_li332
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96850
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [135] $iopadmap$dout [135] }
    connect \Y $abc$36955$li330_li330
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96851
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [134] $iopadmap$dout [134] }
    connect \Y $abc$36955$li328_li328
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96852
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [133] $iopadmap$dout [133] }
    connect \Y $abc$36955$li326_li326
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96853
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [132] $iopadmap$dout [132] }
    connect \Y $abc$36955$li324_li324
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96854
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [131] $iopadmap$dout [131] }
    connect \Y $abc$36955$li322_li322
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96855
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [130] $iopadmap$dout [130] }
    connect \Y $abc$36955$li320_li320
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96856
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [129] $iopadmap$dout [129] }
    connect \Y $abc$36955$li318_li318
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96857
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [128] $iopadmap$dout [128] }
    connect \Y $abc$36955$li316_li316
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96858
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [127] $iopadmap$dout [127] }
    connect \Y $abc$36955$li314_li314
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96859
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [126] $iopadmap$dout [126] }
    connect \Y $abc$36955$li312_li312
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96860
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [125] $iopadmap$dout [125] }
    connect \Y $abc$36955$li310_li310
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96861
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [124] $iopadmap$dout [124] }
    connect \Y $abc$36955$li308_li308
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96862
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [123] $iopadmap$dout [123] }
    connect \Y $abc$36955$li306_li306
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96863
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [122] $iopadmap$dout [122] }
    connect \Y $abc$36955$li304_li304
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96864
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [121] $iopadmap$dout [121] }
    connect \Y $abc$36955$li302_li302
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96865
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [120] $iopadmap$dout [120] }
    connect \Y $abc$36955$li300_li300
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96866
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [119] $iopadmap$dout [119] }
    connect \Y $abc$36955$li298_li298
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96867
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [118] $iopadmap$dout [118] }
    connect \Y $abc$36955$li296_li296
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96868
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [117] $iopadmap$dout [117] }
    connect \Y $abc$36955$li294_li294
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96869
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [116] $iopadmap$dout [116] }
    connect \Y $abc$36955$li292_li292
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96870
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [115] $iopadmap$dout [115] }
    connect \Y $abc$36955$li290_li290
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96871
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [114] $iopadmap$dout [114] }
    connect \Y $abc$36955$li288_li288
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96872
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [113] $iopadmap$dout [113] }
    connect \Y $abc$36955$li286_li286
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96873
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [112] $iopadmap$dout [112] }
    connect \Y $abc$36955$li284_li284
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96874
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [111] $iopadmap$dout [111] }
    connect \Y $abc$36955$li282_li282
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96875
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [110] $iopadmap$dout [110] }
    connect \Y $abc$36955$li280_li280
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96876
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [109] $iopadmap$dout [109] }
    connect \Y $abc$36955$li278_li278
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96877
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [108] $iopadmap$dout [108] }
    connect \Y $abc$36955$li276_li276
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96878
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [107] $iopadmap$dout [107] }
    connect \Y $abc$36955$li274_li274
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96879
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [106] $iopadmap$dout [106] }
    connect \Y $abc$36955$li272_li272
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96880
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [105] $iopadmap$dout [105] }
    connect \Y $abc$36955$li270_li270
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96881
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [104] $iopadmap$dout [104] }
    connect \Y $abc$36955$li268_li268
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96882
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [103] $iopadmap$dout [103] }
    connect \Y $abc$36955$li266_li266
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96883
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [102] $iopadmap$dout [102] }
    connect \Y $abc$36955$li264_li264
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96884
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [101] $iopadmap$dout [101] }
    connect \Y $abc$36955$li262_li262
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96885
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [100] $iopadmap$dout [100] }
    connect \Y $abc$36955$li260_li260
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96886
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [99] $iopadmap$dout [99] }
    connect \Y $abc$36955$li258_li258
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96887
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [98] $iopadmap$dout [98] }
    connect \Y $abc$36955$li256_li256
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96888
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [97] $iopadmap$dout [97] }
    connect \Y $abc$36955$li254_li254
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96889
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [96] $iopadmap$dout [96] }
    connect \Y $abc$36955$li252_li252
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96890
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [95] $iopadmap$dout [95] }
    connect \Y $abc$36955$li250_li250
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96891
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [94] $iopadmap$dout [94] }
    connect \Y $abc$36955$li248_li248
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96892
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [93] $iopadmap$dout [93] }
    connect \Y $abc$36955$li246_li246
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96893
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [92] $iopadmap$dout [92] }
    connect \Y $abc$36955$li244_li244
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96894
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [91] $iopadmap$dout [91] }
    connect \Y $abc$36955$li242_li242
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96895
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [90] $iopadmap$dout [90] }
    connect \Y $abc$36955$li240_li240
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96896
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [89] $iopadmap$dout [89] }
    connect \Y $abc$36955$li238_li238
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96897
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [88] $iopadmap$dout [88] }
    connect \Y $abc$36955$li236_li236
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96898
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [87] $iopadmap$dout [87] }
    connect \Y $abc$36955$li234_li234
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96899
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [86] $iopadmap$dout [86] }
    connect \Y $abc$36955$li232_li232
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96900
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [85] $iopadmap$dout [85] }
    connect \Y $abc$36955$li230_li230
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96901
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [84] $iopadmap$dout [84] }
    connect \Y $abc$36955$li228_li228
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96902
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [83] $iopadmap$dout [83] }
    connect \Y $abc$36955$li226_li226
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96903
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [82] $iopadmap$dout [82] }
    connect \Y $abc$36955$li224_li224
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96904
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [80] $iopadmap$dout [80] }
    connect \Y $abc$36955$li222_li222
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96905
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [79] $iopadmap$dout [79] }
    connect \Y $abc$36955$li220_li220
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96906
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [78] $iopadmap$dout [78] }
    connect \Y $abc$36955$li218_li218
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96907
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [76] $iopadmap$dout [76] }
    connect \Y $abc$36955$li216_li216
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96908
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [75] $iopadmap$dout [75] }
    connect \Y $abc$36955$li214_li214
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96909
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [74] $iopadmap$dout [74] }
    connect \Y $abc$36955$li212_li212
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96910
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [73] $iopadmap$dout [73] }
    connect \Y $abc$36955$li210_li210
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96911
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [72] $iopadmap$dout [72] }
    connect \Y $abc$36955$li208_li208
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96912
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [71] $iopadmap$dout [71] }
    connect \Y $abc$36955$li206_li206
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96913
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [70] $iopadmap$dout [70] }
    connect \Y $abc$36955$li204_li204
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96914
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [69] $iopadmap$dout [69] }
    connect \Y $abc$36955$li202_li202
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96915
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [68] $iopadmap$dout [68] }
    connect \Y $abc$36955$li200_li200
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96916
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [67] $iopadmap$dout [67] }
    connect \Y $abc$36955$li198_li198
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96917
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [66] $iopadmap$dout [66] }
    connect \Y $abc$36955$li196_li196
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96918
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [65] $iopadmap$dout [65] }
    connect \Y $abc$36955$li194_li194
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96919
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [64] $iopadmap$dout [64] }
    connect \Y $abc$36955$li192_li192
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96920
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [63] $iopadmap$dout [63] }
    connect \Y $abc$36955$li190_li190
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96921
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [62] $iopadmap$dout [62] }
    connect \Y $abc$36955$li188_li188
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96922
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [61] $iopadmap$dout [61] }
    connect \Y $abc$36955$li186_li186
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96923
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [60] $iopadmap$dout [60] }
    connect \Y $abc$36955$li184_li184
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$96097$auto$blifparse.cc:535:parse_blif$96924
    parameter \INIT_VALUE 8'11001010
    connect \A { $iopadmap$lpbk_en $iopadmap$data_in_f [59] $iopadmap$dout [59] }
    connect \Y $abc$36955$li182_li182
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96925
    parameter \INIT_VALUE 2'01
    connect \A $abc$20155$flatten\lpif_ctl_i.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1296$289_Y
    connect \Y \lpif_ctl_i.syncfifo_i.empty_reg
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96926
    parameter \INIT_VALUE 2'01
    connect \A \lpif_ctl_i.dstrm_fifo_has_half_flit
    connect \Y $abc$42356$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96927
    parameter \INIT_VALUE 2'01
    connect \A $abc$25712$lo1
    connect \Y \lpif_ctl_i.syncfifo_i.numempty_reg [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96928
    parameter \INIT_VALUE 2'01
    connect \A \lpif_ctl_i.syncfifo_i.numempty_reg [0]
    connect \Y $abc$42291$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$96097$auto$blifparse.cc:535:parse_blif$96929
    parameter \INIT_VALUE 64'1110111111111111111111111111111111111111111111111111111111111111
    connect \A { $abc$96097$new_new_n2130__ $abc$25339$li00_li00 \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [4] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [2] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [14] \lpif_txrx_i.strobe_gen_w_delay_i.level_delay.count_reg [7] }
    connect \Y $abc$25339$auto$opt_dff.cc:195:make_patterns_logic$11809
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96930
    parameter \INIT_VALUE 2'01
    connect \A $abc$20155$auto$rtlil.cc:2506:Not$11840
    connect \Y \lpif_lsm_i.lsm_state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96931
    parameter \INIT_VALUE 2'01
    connect \A $iopadmap$tx_stb_intv [3]
    connect \Y $iopadmap$tx_stb_intv [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96932
    parameter \INIT_VALUE 2'01
    connect \A $iopadmap$tx_stb_intv [6]
    connect \Y $iopadmap$tx_stb_intv [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96933
    parameter \INIT_VALUE 2'01
    connect \A \lpif_txrx_i.marker_gen_i.state_reg [0]
    connect \Y $abc$36955$li667_li667
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$96097$auto$blifparse.cc:535:parse_blif$96934
    parameter \INIT_VALUE 2'01
    connect \A $abc$20155$lo661
    connect \Y \lpif_prot_neg_i.state_reg [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$96935
    connect \I $iopadmap$lclk
    connect \O \lpif_ctl_i.lclk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.align_done
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \align_done
    connect \O $iopadmap$align_done
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.align_err
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \align_err
    connect \O $iopadmap$align_err
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.align_fly
    connect \I 1'1
    connect \O \align_fly
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f
    connect \I \lpif_ctl_i.dstrm_state [0]
    connect \O \data_in_f [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_1
    connect \I \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit
    connect \O \data_in_f [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_10
    connect \I $iopadmap$data_in_f [10]
    connect \O \data_in_f [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_100
    connect \I $iopadmap$data_in_f [100]
    connect \O \data_in_f [100]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_101
    connect \I $iopadmap$data_in_f [101]
    connect \O \data_in_f [101]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_102
    connect \I $iopadmap$data_in_f [102]
    connect \O \data_in_f [102]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_103
    connect \I $iopadmap$data_in_f [103]
    connect \O \data_in_f [103]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_104
    connect \I $iopadmap$data_in_f [104]
    connect \O \data_in_f [104]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_105
    connect \I $iopadmap$data_in_f [105]
    connect \O \data_in_f [105]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_106
    connect \I $iopadmap$data_in_f [106]
    connect \O \data_in_f [106]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_107
    connect \I $iopadmap$data_in_f [107]
    connect \O \data_in_f [107]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_108
    connect \I $iopadmap$data_in_f [108]
    connect \O \data_in_f [108]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_109
    connect \I $iopadmap$data_in_f [109]
    connect \O \data_in_f [109]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_11
    connect \I $iopadmap$data_in_f [11]
    connect \O \data_in_f [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_110
    connect \I $iopadmap$data_in_f [110]
    connect \O \data_in_f [110]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_111
    connect \I $iopadmap$data_in_f [111]
    connect \O \data_in_f [111]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_112
    connect \I $iopadmap$data_in_f [112]
    connect \O \data_in_f [112]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_113
    connect \I $iopadmap$data_in_f [113]
    connect \O \data_in_f [113]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_114
    connect \I $iopadmap$data_in_f [114]
    connect \O \data_in_f [114]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_115
    connect \I $iopadmap$data_in_f [115]
    connect \O \data_in_f [115]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_116
    connect \I $iopadmap$data_in_f [116]
    connect \O \data_in_f [116]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_117
    connect \I $iopadmap$data_in_f [117]
    connect \O \data_in_f [117]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_118
    connect \I $iopadmap$data_in_f [118]
    connect \O \data_in_f [118]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_119
    connect \I $iopadmap$data_in_f [119]
    connect \O \data_in_f [119]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_12
    connect \I $iopadmap$data_in_f [12]
    connect \O \data_in_f [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_120
    connect \I $iopadmap$data_in_f [120]
    connect \O \data_in_f [120]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_121
    connect \I $iopadmap$data_in_f [121]
    connect \O \data_in_f [121]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_122
    connect \I $iopadmap$data_in_f [122]
    connect \O \data_in_f [122]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_123
    connect \I $iopadmap$data_in_f [123]
    connect \O \data_in_f [123]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_124
    connect \I $iopadmap$data_in_f [124]
    connect \O \data_in_f [124]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_125
    connect \I $iopadmap$data_in_f [125]
    connect \O \data_in_f [125]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_126
    connect \I $iopadmap$data_in_f [126]
    connect \O \data_in_f [126]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_127
    connect \I $iopadmap$data_in_f [127]
    connect \O \data_in_f [127]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_128
    connect \I $iopadmap$data_in_f [128]
    connect \O \data_in_f [128]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_129
    connect \I $iopadmap$data_in_f [129]
    connect \O \data_in_f [129]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_13
    connect \I $iopadmap$data_in_f [13]
    connect \O \data_in_f [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_130
    connect \I $iopadmap$data_in_f [130]
    connect \O \data_in_f [130]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_131
    connect \I $iopadmap$data_in_f [131]
    connect \O \data_in_f [131]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_132
    connect \I $iopadmap$data_in_f [132]
    connect \O \data_in_f [132]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_133
    connect \I $iopadmap$data_in_f [133]
    connect \O \data_in_f [133]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_134
    connect \I $iopadmap$data_in_f [134]
    connect \O \data_in_f [134]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_135
    connect \I $iopadmap$data_in_f [135]
    connect \O \data_in_f [135]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_136
    connect \I $iopadmap$data_in_f [136]
    connect \O \data_in_f [136]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_137
    connect \I $iopadmap$data_in_f [137]
    connect \O \data_in_f [137]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_138
    connect \I $iopadmap$data_in_f [138]
    connect \O \data_in_f [138]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_139
    connect \I $iopadmap$data_in_f [139]
    connect \O \data_in_f [139]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_14
    connect \I $iopadmap$data_in_f [14]
    connect \O \data_in_f [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_140
    connect \I $iopadmap$data_in_f [140]
    connect \O \data_in_f [140]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_141
    connect \I $iopadmap$data_in_f [141]
    connect \O \data_in_f [141]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_142
    connect \I $iopadmap$data_in_f [142]
    connect \O \data_in_f [142]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_143
    connect \I $iopadmap$data_in_f [143]
    connect \O \data_in_f [143]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_144
    connect \I $iopadmap$data_in_f [144]
    connect \O \data_in_f [144]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_145
    connect \I $iopadmap$data_in_f [145]
    connect \O \data_in_f [145]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_146
    connect \I $iopadmap$data_in_f [146]
    connect \O \data_in_f [146]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_147
    connect \I $iopadmap$data_in_f [147]
    connect \O \data_in_f [147]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_148
    connect \I $iopadmap$data_in_f [148]
    connect \O \data_in_f [148]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_149
    connect \I $iopadmap$data_in_f [149]
    connect \O \data_in_f [149]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_15
    connect \I $iopadmap$data_in_f [15]
    connect \O \data_in_f [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_150
    connect \I $iopadmap$data_in_f [150]
    connect \O \data_in_f [150]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_151
    connect \I $iopadmap$data_in_f [151]
    connect \O \data_in_f [151]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_152
    connect \I $iopadmap$data_in_f [152]
    connect \O \data_in_f [152]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_153
    connect \I $iopadmap$data_in_f [153]
    connect \O \data_in_f [153]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_154
    connect \I $iopadmap$data_in_f [154]
    connect \O \data_in_f [154]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_155
    connect \I $iopadmap$data_in_f [155]
    connect \O \data_in_f [155]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_156
    connect \I $iopadmap$data_in_f [156]
    connect \O \data_in_f [156]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_157
    connect \I \lpif_ctl_i.tx_mrk_userbit_vld
    connect \O \data_in_f [157]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_158
    connect \I $iopadmap$data_in_f [158]
    connect \O \data_in_f [158]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_159
    connect \I $iopadmap$data_in_f [159]
    connect \O \data_in_f [159]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_16
    connect \I $iopadmap$data_in_f [16]
    connect \O \data_in_f [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_160
    connect \I $iopadmap$data_in_f [160]
    connect \O \data_in_f [160]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_161
    connect \I \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit
    connect \O \data_in_f [161]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_162
    connect \I $iopadmap$data_in_f [162]
    connect \O \data_in_f [162]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_163
    connect \I $iopadmap$data_in_f [163]
    connect \O \data_in_f [163]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_164
    connect \I $iopadmap$data_in_f [164]
    connect \O \data_in_f [164]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_165
    connect \I $iopadmap$data_in_f [165]
    connect \O \data_in_f [165]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_166
    connect \I $iopadmap$data_in_f [166]
    connect \O \data_in_f [166]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_167
    connect \I $iopadmap$data_in_f [167]
    connect \O \data_in_f [167]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_168
    connect \I $iopadmap$data_in_f [168]
    connect \O \data_in_f [168]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_169
    connect \I $iopadmap$data_in_f [169]
    connect \O \data_in_f [169]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_17
    connect \I $iopadmap$data_in_f [17]
    connect \O \data_in_f [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_170
    connect \I $iopadmap$data_in_f [170]
    connect \O \data_in_f [170]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_171
    connect \I $iopadmap$data_in_f [171]
    connect \O \data_in_f [171]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_172
    connect \I $iopadmap$data_in_f [172]
    connect \O \data_in_f [172]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_173
    connect \I $iopadmap$data_in_f [173]
    connect \O \data_in_f [173]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_174
    connect \I $iopadmap$data_in_f [174]
    connect \O \data_in_f [174]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_175
    connect \I $iopadmap$data_in_f [175]
    connect \O \data_in_f [175]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_176
    connect \I $iopadmap$data_in_f [176]
    connect \O \data_in_f [176]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_177
    connect \I $iopadmap$data_in_f [177]
    connect \O \data_in_f [177]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_178
    connect \I $iopadmap$data_in_f [178]
    connect \O \data_in_f [178]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_179
    connect \I $iopadmap$data_in_f [179]
    connect \O \data_in_f [179]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_18
    connect \I $iopadmap$data_in_f [18]
    connect \O \data_in_f [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_180
    connect \I $iopadmap$data_in_f [180]
    connect \O \data_in_f [180]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_181
    connect \I $iopadmap$data_in_f [181]
    connect \O \data_in_f [181]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_182
    connect \I $iopadmap$data_in_f [182]
    connect \O \data_in_f [182]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_183
    connect \I $iopadmap$data_in_f [183]
    connect \O \data_in_f [183]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_184
    connect \I $iopadmap$data_in_f [184]
    connect \O \data_in_f [184]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_185
    connect \I $iopadmap$data_in_f [185]
    connect \O \data_in_f [185]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_186
    connect \I $iopadmap$data_in_f [186]
    connect \O \data_in_f [186]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_187
    connect \I $iopadmap$data_in_f [187]
    connect \O \data_in_f [187]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_188
    connect \I $iopadmap$data_in_f [188]
    connect \O \data_in_f [188]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_189
    connect \I $iopadmap$data_in_f [189]
    connect \O \data_in_f [189]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_19
    connect \I $iopadmap$data_in_f [19]
    connect \O \data_in_f [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_190
    connect \I $iopadmap$data_in_f [190]
    connect \O \data_in_f [190]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_191
    connect \I $iopadmap$data_in_f [191]
    connect \O \data_in_f [191]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_192
    connect \I $iopadmap$data_in_f [192]
    connect \O \data_in_f [192]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_193
    connect \I $iopadmap$data_in_f [193]
    connect \O \data_in_f [193]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_194
    connect \I $iopadmap$data_in_f [194]
    connect \O \data_in_f [194]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_195
    connect \I $iopadmap$data_in_f [195]
    connect \O \data_in_f [195]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_196
    connect \I $iopadmap$data_in_f [196]
    connect \O \data_in_f [196]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_197
    connect \I $iopadmap$data_in_f [197]
    connect \O \data_in_f [197]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_198
    connect \I $iopadmap$data_in_f [198]
    connect \O \data_in_f [198]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_199
    connect \I $iopadmap$data_in_f [199]
    connect \O \data_in_f [199]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_2
    connect \I \lpif_ctl_i.dstrm_state [1]
    connect \O \data_in_f [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_20
    connect \I $iopadmap$data_in_f [20]
    connect \O \data_in_f [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_200
    connect \I $iopadmap$data_in_f [200]
    connect \O \data_in_f [200]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_201
    connect \I $iopadmap$data_in_f [201]
    connect \O \data_in_f [201]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_202
    connect \I $iopadmap$data_in_f [202]
    connect \O \data_in_f [202]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_203
    connect \I $iopadmap$data_in_f [203]
    connect \O \data_in_f [203]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_204
    connect \I $iopadmap$data_in_f [204]
    connect \O \data_in_f [204]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_205
    connect \I $iopadmap$data_in_f [205]
    connect \O \data_in_f [205]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_206
    connect \I $iopadmap$data_in_f [206]
    connect \O \data_in_f [206]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_207
    connect \I $iopadmap$data_in_f [207]
    connect \O \data_in_f [207]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_208
    connect \I $iopadmap$data_in_f [208]
    connect \O \data_in_f [208]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_209
    connect \I $iopadmap$data_in_f [209]
    connect \O \data_in_f [209]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_21
    connect \I $iopadmap$data_in_f [21]
    connect \O \data_in_f [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_210
    connect \I $iopadmap$data_in_f [210]
    connect \O \data_in_f [210]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_211
    connect \I $iopadmap$data_in_f [211]
    connect \O \data_in_f [211]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_212
    connect \I $iopadmap$data_in_f [212]
    connect \O \data_in_f [212]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_213
    connect \I $iopadmap$data_in_f [213]
    connect \O \data_in_f [213]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_214
    connect \I $iopadmap$data_in_f [214]
    connect \O \data_in_f [214]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_215
    connect \I $iopadmap$data_in_f [215]
    connect \O \data_in_f [215]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_216
    connect \I $iopadmap$data_in_f [216]
    connect \O \data_in_f [216]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_217
    connect \I $iopadmap$data_in_f [217]
    connect \O \data_in_f [217]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_218
    connect \I $iopadmap$data_in_f [218]
    connect \O \data_in_f [218]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_219
    connect \I $iopadmap$data_in_f [219]
    connect \O \data_in_f [219]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_22
    connect \I $iopadmap$data_in_f [22]
    connect \O \data_in_f [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_220
    connect \I $iopadmap$data_in_f [220]
    connect \O \data_in_f [220]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_221
    connect \I $iopadmap$data_in_f [221]
    connect \O \data_in_f [221]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_222
    connect \I $iopadmap$data_in_f [222]
    connect \O \data_in_f [222]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_223
    connect \I $iopadmap$data_in_f [223]
    connect \O \data_in_f [223]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_224
    connect \I $iopadmap$data_in_f [224]
    connect \O \data_in_f [224]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_225
    connect \I $iopadmap$data_in_f [225]
    connect \O \data_in_f [225]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_226
    connect \I $iopadmap$data_in_f [226]
    connect \O \data_in_f [226]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_227
    connect \I $iopadmap$data_in_f [227]
    connect \O \data_in_f [227]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_228
    connect \I $iopadmap$data_in_f [228]
    connect \O \data_in_f [228]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_229
    connect \I $iopadmap$data_in_f [229]
    connect \O \data_in_f [229]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_23
    connect \I $iopadmap$data_in_f [23]
    connect \O \data_in_f [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_230
    connect \I $iopadmap$data_in_f [230]
    connect \O \data_in_f [230]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_231
    connect \I $iopadmap$data_in_f [231]
    connect \O \data_in_f [231]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_232
    connect \I $iopadmap$data_in_f [232]
    connect \O \data_in_f [232]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_233
    connect \I $iopadmap$data_in_f [233]
    connect \O \data_in_f [233]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_234
    connect \I $iopadmap$data_in_f [234]
    connect \O \data_in_f [234]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_235
    connect \I $iopadmap$data_in_f [235]
    connect \O \data_in_f [235]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_236
    connect \I $iopadmap$data_in_f [236]
    connect \O \data_in_f [236]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_237
    connect \I \lpif_ctl_i.tx_mrk_userbit_vld
    connect \O \data_in_f [237]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_238
    connect \I $iopadmap$data_in_f [238]
    connect \O \data_in_f [238]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_239
    connect \I $iopadmap$data_in_f [239]
    connect \O \data_in_f [239]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_24
    connect \I $iopadmap$data_in_f [24]
    connect \O \data_in_f [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_240
    connect \I $iopadmap$data_in_f [240]
    connect \O \data_in_f [240]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_241
    connect \I \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit
    connect \O \data_in_f [241]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_242
    connect \I $iopadmap$data_in_f [242]
    connect \O \data_in_f [242]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_243
    connect \I $iopadmap$data_in_f [243]
    connect \O \data_in_f [243]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_244
    connect \I $iopadmap$data_in_f [244]
    connect \O \data_in_f [244]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_245
    connect \I $iopadmap$data_in_f [245]
    connect \O \data_in_f [245]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_246
    connect \I $iopadmap$data_in_f [246]
    connect \O \data_in_f [246]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_247
    connect \I $iopadmap$data_in_f [247]
    connect \O \data_in_f [247]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_248
    connect \I $iopadmap$data_in_f [248]
    connect \O \data_in_f [248]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_249
    connect \I $iopadmap$data_in_f [249]
    connect \O \data_in_f [249]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_25
    connect \I $iopadmap$data_in_f [25]
    connect \O \data_in_f [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_250
    connect \I $iopadmap$data_in_f [250]
    connect \O \data_in_f [250]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_251
    connect \I $iopadmap$data_in_f [251]
    connect \O \data_in_f [251]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_252
    connect \I $iopadmap$data_in_f [252]
    connect \O \data_in_f [252]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_253
    connect \I $iopadmap$data_in_f [253]
    connect \O \data_in_f [253]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_254
    connect \I $iopadmap$data_in_f [254]
    connect \O \data_in_f [254]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_255
    connect \I $iopadmap$data_in_f [255]
    connect \O \data_in_f [255]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_256
    connect \I $iopadmap$data_in_f [256]
    connect \O \data_in_f [256]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_257
    connect \I $iopadmap$data_in_f [257]
    connect \O \data_in_f [257]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_258
    connect \I $iopadmap$data_in_f [258]
    connect \O \data_in_f [258]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_259
    connect \I $iopadmap$data_in_f [259]
    connect \O \data_in_f [259]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_26
    connect \I $iopadmap$data_in_f [26]
    connect \O \data_in_f [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_260
    connect \I $iopadmap$data_in_f [260]
    connect \O \data_in_f [260]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_261
    connect \I $iopadmap$data_in_f [261]
    connect \O \data_in_f [261]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_262
    connect \I $iopadmap$data_in_f [262]
    connect \O \data_in_f [262]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_263
    connect \I $iopadmap$data_in_f [263]
    connect \O \data_in_f [263]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_264
    connect \I $iopadmap$data_in_f [264]
    connect \O \data_in_f [264]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_265
    connect \I $iopadmap$data_in_f [265]
    connect \O \data_in_f [265]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_266
    connect \I $iopadmap$data_in_f [266]
    connect \O \data_in_f [266]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_267
    connect \I $iopadmap$data_in_f [267]
    connect \O \data_in_f [267]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_268
    connect \I $iopadmap$data_in_f [268]
    connect \O \data_in_f [268]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_269
    connect \I \lpif_ctl_i.dstrm_dvalid
    connect \O \data_in_f [269]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_27
    connect \I $iopadmap$data_in_f [27]
    connect \O \data_in_f [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_270
    connect \I $iopadmap$data_in_f [270]
    connect \O \data_in_f [270]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_271
    connect \I $iopadmap$data_in_f [271]
    connect \O \data_in_f [271]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_272
    connect \I $iopadmap$data_in_f [272]
    connect \O \data_in_f [272]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_273
    connect \I $iopadmap$data_in_f [273]
    connect \O \data_in_f [273]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_274
    connect \I $iopadmap$data_in_f [274]
    connect \O \data_in_f [274]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_275
    connect \I $iopadmap$data_in_f [275]
    connect \O \data_in_f [275]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_276
    connect \I $iopadmap$data_in_f [276]
    connect \O \data_in_f [276]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_277
    connect \I $iopadmap$data_in_f [277]
    connect \O \data_in_f [277]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_278
    connect \I $iopadmap$data_in_f [278]
    connect \O \data_in_f [278]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_279
    connect \I $iopadmap$data_in_f [279]
    connect \O \data_in_f [279]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_28
    connect \I $iopadmap$data_in_f [28]
    connect \O \data_in_f [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_280
    connect \I $iopadmap$data_in_f [280]
    connect \O \data_in_f [280]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_281
    connect \I $iopadmap$data_in_f [281]
    connect \O \data_in_f [281]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_282
    connect \I $iopadmap$data_in_f [282]
    connect \O \data_in_f [282]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_283
    connect \I $iopadmap$data_in_f [283]
    connect \O \data_in_f [283]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_284
    connect \I $iopadmap$data_in_f [284]
    connect \O \data_in_f [284]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_285
    connect \I $iopadmap$data_in_f [285]
    connect \O \data_in_f [285]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_286
    connect \I \lpif_ctl_i.dstrm_crc_valid
    connect \O \data_in_f [286]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_287
    connect \I \lpif_ctl_i.dstrm_valid
    connect \O \data_in_f [287]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_288
    connect \I 1'0
    connect \O \data_in_f [288]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_289
    connect \I 1'0
    connect \O \data_in_f [289]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_29
    connect \I $iopadmap$data_in_f [29]
    connect \O \data_in_f [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_290
    connect \I 1'0
    connect \O \data_in_f [290]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_291
    connect \I 1'0
    connect \O \data_in_f [291]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_292
    connect \I 1'0
    connect \O \data_in_f [292]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_293
    connect \I 1'0
    connect \O \data_in_f [293]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_294
    connect \I 1'0
    connect \O \data_in_f [294]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_295
    connect \I 1'0
    connect \O \data_in_f [295]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_296
    connect \I 1'0
    connect \O \data_in_f [296]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_297
    connect \I 1'0
    connect \O \data_in_f [297]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_298
    connect \I 1'0
    connect \O \data_in_f [298]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_299
    connect \I 1'0
    connect \O \data_in_f [299]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_3
    connect \I \lpif_ctl_i.dstrm_state [2]
    connect \O \data_in_f [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_30
    connect \I $iopadmap$data_in_f [30]
    connect \O \data_in_f [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_300
    connect \I 1'0
    connect \O \data_in_f [300]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_301
    connect \I 1'0
    connect \O \data_in_f [301]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_302
    connect \I 1'0
    connect \O \data_in_f [302]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_303
    connect \I 1'0
    connect \O \data_in_f [303]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_304
    connect \I 1'0
    connect \O \data_in_f [304]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_305
    connect \I 1'0
    connect \O \data_in_f [305]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_306
    connect \I 1'0
    connect \O \data_in_f [306]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_307
    connect \I 1'0
    connect \O \data_in_f [307]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_308
    connect \I 1'0
    connect \O \data_in_f [308]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_309
    connect \I 1'0
    connect \O \data_in_f [309]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_31
    connect \I $iopadmap$data_in_f [31]
    connect \O \data_in_f [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_310
    connect \I 1'0
    connect \O \data_in_f [310]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_311
    connect \I 1'0
    connect \O \data_in_f [311]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_312
    connect \I 1'0
    connect \O \data_in_f [312]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_313
    connect \I 1'0
    connect \O \data_in_f [313]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_314
    connect \I 1'0
    connect \O \data_in_f [314]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_315
    connect \I 1'0
    connect \O \data_in_f [315]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_316
    connect \I 1'0
    connect \O \data_in_f [316]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_317
    connect \I \lpif_ctl_i.tx_mrk_userbit_vld
    connect \O \data_in_f [317]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_318
    connect \I 1'0
    connect \O \data_in_f [318]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_319
    connect \I 1'0
    connect \O \data_in_f [319]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_32
    connect \I $iopadmap$data_in_f [32]
    connect \O \data_in_f [32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_33
    connect \I $iopadmap$data_in_f [33]
    connect \O \data_in_f [33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_34
    connect \I $iopadmap$data_in_f [34]
    connect \O \data_in_f [34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_35
    connect \I $iopadmap$data_in_f [35]
    connect \O \data_in_f [35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_36
    connect \I $iopadmap$data_in_f [36]
    connect \O \data_in_f [36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_37
    connect \I $iopadmap$data_in_f [37]
    connect \O \data_in_f [37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_38
    connect \I $iopadmap$data_in_f [38]
    connect \O \data_in_f [38]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_39
    connect \I $iopadmap$data_in_f [39]
    connect \O \data_in_f [39]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_4
    connect \I \lpif_ctl_i.dstrm_state [3]
    connect \O \data_in_f [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_40
    connect \I $iopadmap$data_in_f [40]
    connect \O \data_in_f [40]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_41
    connect \I $iopadmap$data_in_f [41]
    connect \O \data_in_f [41]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_42
    connect \I $iopadmap$data_in_f [42]
    connect \O \data_in_f [42]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_43
    connect \I $iopadmap$data_in_f [43]
    connect \O \data_in_f [43]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_44
    connect \I $iopadmap$data_in_f [44]
    connect \O \data_in_f [44]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_45
    connect \I $iopadmap$data_in_f [45]
    connect \O \data_in_f [45]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_46
    connect \I $iopadmap$data_in_f [46]
    connect \O \data_in_f [46]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_47
    connect \I $iopadmap$data_in_f [47]
    connect \O \data_in_f [47]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_48
    connect \I $iopadmap$data_in_f [48]
    connect \O \data_in_f [48]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_49
    connect \I $iopadmap$data_in_f [49]
    connect \O \data_in_f [49]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_5
    connect \I $iopadmap$data_in_f [5]
    connect \O \data_in_f [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_50
    connect \I $iopadmap$data_in_f [50]
    connect \O \data_in_f [50]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_51
    connect \I $iopadmap$data_in_f [51]
    connect \O \data_in_f [51]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_52
    connect \I $iopadmap$data_in_f [52]
    connect \O \data_in_f [52]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_53
    connect \I $iopadmap$data_in_f [53]
    connect \O \data_in_f [53]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_54
    connect \I $iopadmap$data_in_f [54]
    connect \O \data_in_f [54]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_55
    connect \I $iopadmap$data_in_f [55]
    connect \O \data_in_f [55]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_56
    connect \I $iopadmap$data_in_f [56]
    connect \O \data_in_f [56]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_57
    connect \I $iopadmap$data_in_f [57]
    connect \O \data_in_f [57]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_58
    connect \I $iopadmap$data_in_f [58]
    connect \O \data_in_f [58]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_59
    connect \I $iopadmap$data_in_f [59]
    connect \O \data_in_f [59]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_6
    connect \I $iopadmap$data_in_f [6]
    connect \O \data_in_f [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_60
    connect \I $iopadmap$data_in_f [60]
    connect \O \data_in_f [60]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_61
    connect \I $iopadmap$data_in_f [61]
    connect \O \data_in_f [61]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_62
    connect \I $iopadmap$data_in_f [62]
    connect \O \data_in_f [62]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_63
    connect \I $iopadmap$data_in_f [63]
    connect \O \data_in_f [63]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_64
    connect \I $iopadmap$data_in_f [64]
    connect \O \data_in_f [64]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_65
    connect \I $iopadmap$data_in_f [65]
    connect \O \data_in_f [65]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_66
    connect \I $iopadmap$data_in_f [66]
    connect \O \data_in_f [66]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_67
    connect \I $iopadmap$data_in_f [67]
    connect \O \data_in_f [67]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_68
    connect \I $iopadmap$data_in_f [68]
    connect \O \data_in_f [68]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_69
    connect \I $iopadmap$data_in_f [69]
    connect \O \data_in_f [69]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_7
    connect \I $iopadmap$data_in_f [7]
    connect \O \data_in_f [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_70
    connect \I $iopadmap$data_in_f [70]
    connect \O \data_in_f [70]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_71
    connect \I $iopadmap$data_in_f [71]
    connect \O \data_in_f [71]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_72
    connect \I $iopadmap$data_in_f [72]
    connect \O \data_in_f [72]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_73
    connect \I $iopadmap$data_in_f [73]
    connect \O \data_in_f [73]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_74
    connect \I $iopadmap$data_in_f [74]
    connect \O \data_in_f [74]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_75
    connect \I $iopadmap$data_in_f [75]
    connect \O \data_in_f [75]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_76
    connect \I $iopadmap$data_in_f [76]
    connect \O \data_in_f [76]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_77
    connect \I \lpif_ctl_i.tx_mrk_userbit_vld
    connect \O \data_in_f [77]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_78
    connect \I $iopadmap$data_in_f [78]
    connect \O \data_in_f [78]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_79
    connect \I $iopadmap$data_in_f [79]
    connect \O \data_in_f [79]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_8
    connect \I $iopadmap$data_in_f [8]
    connect \O \data_in_f [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_80
    connect \I $iopadmap$data_in_f [80]
    connect \O \data_in_f [80]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_81
    connect \I \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit
    connect \O \data_in_f [81]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_82
    connect \I $iopadmap$data_in_f [82]
    connect \O \data_in_f [82]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_83
    connect \I $iopadmap$data_in_f [83]
    connect \O \data_in_f [83]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_84
    connect \I $iopadmap$data_in_f [84]
    connect \O \data_in_f [84]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_85
    connect \I $iopadmap$data_in_f [85]
    connect \O \data_in_f [85]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_86
    connect \I $iopadmap$data_in_f [86]
    connect \O \data_in_f [86]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_87
    connect \I $iopadmap$data_in_f [87]
    connect \O \data_in_f [87]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_88
    connect \I $iopadmap$data_in_f [88]
    connect \O \data_in_f [88]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_89
    connect \I $iopadmap$data_in_f [89]
    connect \O \data_in_f [89]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_9
    connect \I $iopadmap$data_in_f [9]
    connect \O \data_in_f [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_90
    connect \I $iopadmap$data_in_f [90]
    connect \O \data_in_f [90]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_91
    connect \I $iopadmap$data_in_f [91]
    connect \O \data_in_f [91]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_92
    connect \I $iopadmap$data_in_f [92]
    connect \O \data_in_f [92]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_93
    connect \I $iopadmap$data_in_f [93]
    connect \O \data_in_f [93]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_94
    connect \I $iopadmap$data_in_f [94]
    connect \O \data_in_f [94]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_95
    connect \I $iopadmap$data_in_f [95]
    connect \O \data_in_f [95]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_96
    connect \I $iopadmap$data_in_f [96]
    connect \O \data_in_f [96]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_97
    connect \I $iopadmap$data_in_f [97]
    connect \O \data_in_f [97]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_98
    connect \I $iopadmap$data_in_f [98]
    connect \O \data_in_f [98]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.data_in_f_99
    connect \I $iopadmap$data_in_f [99]
    connect \O \data_in_f [99]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [0]
    connect \O $iopadmap$delay_x_value [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [1]
    connect \O $iopadmap$delay_x_value [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [10]
    connect \O $iopadmap$delay_x_value [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [11]
    connect \O $iopadmap$delay_x_value [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [12]
    connect \O $iopadmap$delay_x_value [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [13]
    connect \O $iopadmap$delay_x_value [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [14]
    connect \O $iopadmap$delay_x_value [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [15]
    connect \O $iopadmap$delay_x_value [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [2]
    connect \O $iopadmap$delay_x_value [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [3]
    connect \O $iopadmap$delay_x_value [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [4]
    connect \O $iopadmap$delay_x_value [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [5]
    connect \O $iopadmap$delay_x_value [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [6]
    connect \O $iopadmap$delay_x_value [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [7]
    connect \O $iopadmap$delay_x_value [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [8]
    connect \O $iopadmap$delay_x_value [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_x_value_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_x_value [9]
    connect \O $iopadmap$delay_x_value [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [0]
    connect \O $iopadmap$delay_y_value [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [1]
    connect \O $iopadmap$delay_y_value [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [10]
    connect \O $iopadmap$delay_y_value [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [11]
    connect \O $iopadmap$delay_y_value [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [12]
    connect \O $iopadmap$delay_y_value [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [13]
    connect \O $iopadmap$delay_y_value [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [14]
    connect \O $iopadmap$delay_y_value [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [15]
    connect \O $iopadmap$delay_y_value [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [2]
    connect \O $iopadmap$delay_y_value [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [3]
    connect \O $iopadmap$delay_y_value [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [4]
    connect \O $iopadmap$delay_y_value [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [5]
    connect \O $iopadmap$delay_y_value [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [6]
    connect \O $iopadmap$delay_y_value [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [7]
    connect \O $iopadmap$delay_y_value [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [8]
    connect \O $iopadmap$delay_y_value [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_y_value_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_y_value [9]
    connect \O $iopadmap$delay_y_value [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [0]
    connect \O $iopadmap$delay_z_value [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [1]
    connect \O $iopadmap$delay_z_value [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [10]
    connect \O $iopadmap$delay_z_value [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [11]
    connect \O $iopadmap$delay_z_value [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [12]
    connect \O $iopadmap$delay_z_value [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [13]
    connect \O $iopadmap$delay_z_value [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [14]
    connect \O $iopadmap$delay_z_value [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [15]
    connect \O $iopadmap$delay_z_value [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [2]
    connect \O $iopadmap$delay_z_value [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [3]
    connect \O $iopadmap$delay_z_value [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [4]
    connect \O $iopadmap$delay_z_value [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [5]
    connect \O $iopadmap$delay_z_value [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [6]
    connect \O $iopadmap$delay_z_value [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [7]
    connect \O $iopadmap$delay_z_value [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [8]
    connect \O $iopadmap$delay_z_value [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.delay_z_value_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \delay_z_value [9]
    connect \O $iopadmap$delay_z_value [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [0]
    connect \O $iopadmap$dout [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [1]
    connect \O $iopadmap$dout [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [10]
    connect \O $iopadmap$dout [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_100
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [100]
    connect \O $iopadmap$dout [100]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_101
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [101]
    connect \O $iopadmap$dout [101]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_102
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [102]
    connect \O $iopadmap$dout [102]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_103
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [103]
    connect \O $iopadmap$dout [103]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_104
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [104]
    connect \O $iopadmap$dout [104]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_105
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [105]
    connect \O $iopadmap$dout [105]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_106
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [106]
    connect \O $iopadmap$dout [106]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_107
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [107]
    connect \O $iopadmap$dout [107]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_108
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [108]
    connect \O $iopadmap$dout [108]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_109
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [109]
    connect \O $iopadmap$dout [109]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [11]
    connect \O $iopadmap$dout [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_110
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [110]
    connect \O $iopadmap$dout [110]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_111
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [111]
    connect \O $iopadmap$dout [111]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_112
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [112]
    connect \O $iopadmap$dout [112]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_113
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [113]
    connect \O $iopadmap$dout [113]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_114
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [114]
    connect \O $iopadmap$dout [114]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_115
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [115]
    connect \O $iopadmap$dout [115]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_116
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [116]
    connect \O $iopadmap$dout [116]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_117
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [117]
    connect \O $iopadmap$dout [117]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_118
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [118]
    connect \O $iopadmap$dout [118]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_119
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [119]
    connect \O $iopadmap$dout [119]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [12]
    connect \O $iopadmap$dout [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_120
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [120]
    connect \O $iopadmap$dout [120]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_121
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [121]
    connect \O $iopadmap$dout [121]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_122
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [122]
    connect \O $iopadmap$dout [122]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_123
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [123]
    connect \O $iopadmap$dout [123]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_124
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [124]
    connect \O $iopadmap$dout [124]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_125
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [125]
    connect \O $iopadmap$dout [125]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_126
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [126]
    connect \O $iopadmap$dout [126]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_127
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [127]
    connect \O $iopadmap$dout [127]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_128
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [128]
    connect \O $iopadmap$dout [128]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_129
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [129]
    connect \O $iopadmap$dout [129]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [13]
    connect \O $iopadmap$dout [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_130
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [130]
    connect \O $iopadmap$dout [130]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_131
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [131]
    connect \O $iopadmap$dout [131]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_132
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [132]
    connect \O $iopadmap$dout [132]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_133
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [133]
    connect \O $iopadmap$dout [133]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_134
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [134]
    connect \O $iopadmap$dout [134]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_135
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [135]
    connect \O $iopadmap$dout [135]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_136
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [136]
    connect \O $iopadmap$dout [136]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_137
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [137]
    connect \O $iopadmap$dout [137]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_138
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [138]
    connect \O $iopadmap$dout [138]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_139
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [139]
    connect \O $iopadmap$dout [139]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [14]
    connect \O $iopadmap$dout [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_140
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [140]
    connect \O $iopadmap$dout [140]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_141
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [141]
    connect \O $iopadmap$dout [141]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_142
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [142]
    connect \O $iopadmap$dout [142]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_143
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [143]
    connect \O $iopadmap$dout [143]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_144
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [144]
    connect \O $iopadmap$dout [144]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_145
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [145]
    connect \O $iopadmap$dout [145]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_146
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [146]
    connect \O $iopadmap$dout [146]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_147
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [147]
    connect \O $iopadmap$dout [147]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_148
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [148]
    connect \O $iopadmap$dout [148]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_149
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [149]
    connect \O $iopadmap$dout [149]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [15]
    connect \O $iopadmap$dout [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_150
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [150]
    connect \O $iopadmap$dout [150]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_151
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [151]
    connect \O $iopadmap$dout [151]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_152
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [152]
    connect \O $iopadmap$dout [152]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_153
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [153]
    connect \O $iopadmap$dout [153]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_154
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [154]
    connect \O $iopadmap$dout [154]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_155
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [155]
    connect \O $iopadmap$dout [155]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_156
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [156]
    connect \O $iopadmap$dout [156]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_157
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [157]
    connect \O $iopadmap$dout [157]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_158
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [158]
    connect \O $iopadmap$dout [158]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_159
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [159]
    connect \O $iopadmap$dout [159]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [16]
    connect \O $iopadmap$dout [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_160
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [160]
    connect \O $iopadmap$dout [160]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_161
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [161]
    connect \O $iopadmap$dout [161]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_162
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [162]
    connect \O $iopadmap$dout [162]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_163
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [163]
    connect \O $iopadmap$dout [163]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_164
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [164]
    connect \O $iopadmap$dout [164]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_165
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [165]
    connect \O $iopadmap$dout [165]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_166
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [166]
    connect \O $iopadmap$dout [166]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_167
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [167]
    connect \O $iopadmap$dout [167]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_168
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [168]
    connect \O $iopadmap$dout [168]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_169
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [169]
    connect \O $iopadmap$dout [169]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [17]
    connect \O $iopadmap$dout [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_170
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [170]
    connect \O $iopadmap$dout [170]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_171
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [171]
    connect \O $iopadmap$dout [171]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_172
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [172]
    connect \O $iopadmap$dout [172]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_173
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [173]
    connect \O $iopadmap$dout [173]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_174
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [174]
    connect \O $iopadmap$dout [174]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_175
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [175]
    connect \O $iopadmap$dout [175]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_176
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [176]
    connect \O $iopadmap$dout [176]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_177
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [177]
    connect \O $iopadmap$dout [177]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_178
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [178]
    connect \O $iopadmap$dout [178]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_179
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [179]
    connect \O $iopadmap$dout [179]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [18]
    connect \O $iopadmap$dout [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_180
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [180]
    connect \O $iopadmap$dout [180]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_181
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [181]
    connect \O $iopadmap$dout [181]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_182
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [182]
    connect \O $iopadmap$dout [182]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_183
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [183]
    connect \O $iopadmap$dout [183]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_184
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [184]
    connect \O $iopadmap$dout [184]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_185
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [185]
    connect \O $iopadmap$dout [185]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_186
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [186]
    connect \O $iopadmap$dout [186]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_187
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [187]
    connect \O $iopadmap$dout [187]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_188
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [188]
    connect \O $iopadmap$dout [188]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_189
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [189]
    connect \O $iopadmap$dout [189]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [19]
    connect \O $iopadmap$dout [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_190
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [190]
    connect \O $iopadmap$dout [190]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_191
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [191]
    connect \O $iopadmap$dout [191]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_192
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [192]
    connect \O $iopadmap$dout [192]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_193
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [193]
    connect \O $iopadmap$dout [193]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_194
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [194]
    connect \O $iopadmap$dout [194]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_195
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [195]
    connect \O $iopadmap$dout [195]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_196
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [196]
    connect \O $iopadmap$dout [196]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_197
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [197]
    connect \O $iopadmap$dout [197]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_198
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [198]
    connect \O $iopadmap$dout [198]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_199
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [199]
    connect \O $iopadmap$dout [199]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [2]
    connect \O $iopadmap$dout [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [20]
    connect \O $iopadmap$dout [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_200
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [200]
    connect \O $iopadmap$dout [200]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_201
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [201]
    connect \O $iopadmap$dout [201]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_202
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [202]
    connect \O $iopadmap$dout [202]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_203
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [203]
    connect \O $iopadmap$dout [203]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_204
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [204]
    connect \O $iopadmap$dout [204]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_205
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [205]
    connect \O $iopadmap$dout [205]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_206
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [206]
    connect \O $iopadmap$dout [206]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_207
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [207]
    connect \O $iopadmap$dout [207]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_208
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [208]
    connect \O $iopadmap$dout [208]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_209
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [209]
    connect \O $iopadmap$dout [209]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [21]
    connect \O $iopadmap$dout [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_210
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [210]
    connect \O $iopadmap$dout [210]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_211
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [211]
    connect \O $iopadmap$dout [211]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_212
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [212]
    connect \O $iopadmap$dout [212]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_213
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [213]
    connect \O $iopadmap$dout [213]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_214
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [214]
    connect \O $iopadmap$dout [214]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_215
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [215]
    connect \O $iopadmap$dout [215]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_216
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [216]
    connect \O $iopadmap$dout [216]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_217
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [217]
    connect \O $iopadmap$dout [217]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_218
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [218]
    connect \O $iopadmap$dout [218]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_219
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [219]
    connect \O $iopadmap$dout [219]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [22]
    connect \O $iopadmap$dout [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_220
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [220]
    connect \O $iopadmap$dout [220]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_221
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [221]
    connect \O $iopadmap$dout [221]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_222
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [222]
    connect \O $iopadmap$dout [222]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_223
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [223]
    connect \O $iopadmap$dout [223]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_224
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [224]
    connect \O $iopadmap$dout [224]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_225
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [225]
    connect \O $iopadmap$dout [225]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_226
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [226]
    connect \O $iopadmap$dout [226]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_227
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [227]
    connect \O $iopadmap$dout [227]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_228
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [228]
    connect \O $iopadmap$dout [228]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_229
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [229]
    connect \O $iopadmap$dout [229]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [23]
    connect \O $iopadmap$dout [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_230
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [230]
    connect \O $iopadmap$dout [230]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_231
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [231]
    connect \O $iopadmap$dout [231]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_232
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [232]
    connect \O $iopadmap$dout [232]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_233
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [233]
    connect \O $iopadmap$dout [233]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_234
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [234]
    connect \O $iopadmap$dout [234]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_235
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [235]
    connect \O $iopadmap$dout [235]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_236
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [236]
    connect \O $iopadmap$dout [236]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_237
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [237]
    connect \O $iopadmap$dout [237]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_238
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [238]
    connect \O $iopadmap$dout [238]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_239
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [239]
    connect \O $iopadmap$dout [239]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [24]
    connect \O $iopadmap$dout [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_240
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [240]
    connect \O $iopadmap$dout [240]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_241
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [241]
    connect \O $iopadmap$dout [241]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_242
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [242]
    connect \O $iopadmap$dout [242]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_243
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [243]
    connect \O $iopadmap$dout [243]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_244
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [244]
    connect \O $iopadmap$dout [244]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_245
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [245]
    connect \O $iopadmap$dout [245]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_246
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [246]
    connect \O $iopadmap$dout [246]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_247
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [247]
    connect \O $iopadmap$dout [247]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_248
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [248]
    connect \O $iopadmap$dout [248]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_249
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [249]
    connect \O $iopadmap$dout [249]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [25]
    connect \O $iopadmap$dout [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_250
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [250]
    connect \O $iopadmap$dout [250]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_251
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [251]
    connect \O $iopadmap$dout [251]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_252
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [252]
    connect \O $iopadmap$dout [252]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_253
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [253]
    connect \O $iopadmap$dout [253]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_254
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [254]
    connect \O $iopadmap$dout [254]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_255
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [255]
    connect \O $iopadmap$dout [255]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_256
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [256]
    connect \O $iopadmap$dout [256]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_257
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [257]
    connect \O $iopadmap$dout [257]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_258
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [258]
    connect \O $iopadmap$dout [258]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_259
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [259]
    connect \O $iopadmap$dout [259]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [26]
    connect \O $iopadmap$dout [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_260
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [260]
    connect \O $iopadmap$dout [260]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_261
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [261]
    connect \O $iopadmap$dout [261]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_262
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [262]
    connect \O $iopadmap$dout [262]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_263
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [263]
    connect \O $iopadmap$dout [263]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_264
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [264]
    connect \O $iopadmap$dout [264]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_265
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [265]
    connect \O $iopadmap$dout [265]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_266
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [266]
    connect \O $iopadmap$dout [266]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_267
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [267]
    connect \O $iopadmap$dout [267]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_268
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [268]
    connect \O $iopadmap$dout [268]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_269
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [269]
    connect \O $iopadmap$dout [269]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [27]
    connect \O $iopadmap$dout [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_270
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [270]
    connect \O $iopadmap$dout [270]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_271
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [271]
    connect \O $iopadmap$dout [271]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_272
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [272]
    connect \O $iopadmap$dout [272]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_273
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [273]
    connect \O $iopadmap$dout [273]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_274
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [274]
    connect \O $iopadmap$dout [274]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_275
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [275]
    connect \O $iopadmap$dout [275]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_276
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [276]
    connect \O $iopadmap$dout [276]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_277
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [277]
    connect \O $iopadmap$dout [277]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_278
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [278]
    connect \O $iopadmap$dout [278]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_279
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [279]
    connect \O $iopadmap$dout [279]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [28]
    connect \O $iopadmap$dout [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_280
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [280]
    connect \O $iopadmap$dout [280]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_281
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [281]
    connect \O $iopadmap$dout [281]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_282
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [282]
    connect \O $iopadmap$dout [282]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_283
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [283]
    connect \O $iopadmap$dout [283]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_284
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [284]
    connect \O $iopadmap$dout [284]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_285
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [285]
    connect \O $iopadmap$dout [285]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_286
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [286]
    connect \O $iopadmap$dout [286]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_287
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [287]
    connect \O $iopadmap$dout [287]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_288
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [288]
    connect \O $iopadmap$dout [288]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_289
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [289]
    connect \O $iopadmap$dout [289]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [29]
    connect \O $iopadmap$dout [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_290
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [290]
    connect \O $iopadmap$dout [290]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_291
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [291]
    connect \O $iopadmap$dout [291]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_292
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [292]
    connect \O $iopadmap$dout [292]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_293
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [293]
    connect \O $iopadmap$dout [293]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_294
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [294]
    connect \O $iopadmap$dout [294]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_295
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [295]
    connect \O $iopadmap$dout [295]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_296
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [296]
    connect \O $iopadmap$dout [296]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_297
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [297]
    connect \O $iopadmap$dout [297]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_298
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [298]
    connect \O $iopadmap$dout [298]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_299
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [299]
    connect \O $iopadmap$dout [299]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [3]
    connect \O $iopadmap$dout [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [30]
    connect \O $iopadmap$dout [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_300
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [300]
    connect \O $iopadmap$dout [300]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_301
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [301]
    connect \O $iopadmap$dout [301]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_302
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [302]
    connect \O $iopadmap$dout [302]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_303
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [303]
    connect \O $iopadmap$dout [303]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_304
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [304]
    connect \O $iopadmap$dout [304]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_305
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [305]
    connect \O $iopadmap$dout [305]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_306
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [306]
    connect \O $iopadmap$dout [306]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_307
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [307]
    connect \O $iopadmap$dout [307]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_308
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [308]
    connect \O $iopadmap$dout [308]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_309
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [309]
    connect \O $iopadmap$dout [309]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [31]
    connect \O $iopadmap$dout [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_310
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [310]
    connect \O $iopadmap$dout [310]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_311
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [311]
    connect \O $iopadmap$dout [311]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_312
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [312]
    connect \O $iopadmap$dout [312]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_313
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [313]
    connect \O $iopadmap$dout [313]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_314
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [314]
    connect \O $iopadmap$dout [314]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_315
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [315]
    connect \O $iopadmap$dout [315]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_316
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [316]
    connect \O $iopadmap$dout [316]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_317
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [317]
    connect \O $iopadmap$dout [317]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_318
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [318]
    connect \O $iopadmap$dout [318]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_319
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [319]
    connect \O $iopadmap$dout [319]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_32
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [32]
    connect \O $iopadmap$dout [32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_33
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [33]
    connect \O $iopadmap$dout [33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_34
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [34]
    connect \O $iopadmap$dout [34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_35
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [35]
    connect \O $iopadmap$dout [35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_36
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [36]
    connect \O $iopadmap$dout [36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_37
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [37]
    connect \O $iopadmap$dout [37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_38
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [38]
    connect \O $iopadmap$dout [38]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_39
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [39]
    connect \O $iopadmap$dout [39]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [4]
    connect \O $iopadmap$dout [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_40
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [40]
    connect \O $iopadmap$dout [40]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_41
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [41]
    connect \O $iopadmap$dout [41]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_42
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [42]
    connect \O $iopadmap$dout [42]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_43
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [43]
    connect \O $iopadmap$dout [43]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_44
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [44]
    connect \O $iopadmap$dout [44]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_45
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [45]
    connect \O $iopadmap$dout [45]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_46
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [46]
    connect \O $iopadmap$dout [46]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_47
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [47]
    connect \O $iopadmap$dout [47]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_48
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [48]
    connect \O $iopadmap$dout [48]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_49
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [49]
    connect \O $iopadmap$dout [49]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [5]
    connect \O $iopadmap$dout [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_50
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [50]
    connect \O $iopadmap$dout [50]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_51
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [51]
    connect \O $iopadmap$dout [51]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_52
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [52]
    connect \O $iopadmap$dout [52]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_53
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [53]
    connect \O $iopadmap$dout [53]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_54
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [54]
    connect \O $iopadmap$dout [54]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_55
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [55]
    connect \O $iopadmap$dout [55]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_56
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [56]
    connect \O $iopadmap$dout [56]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_57
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [57]
    connect \O $iopadmap$dout [57]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_58
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [58]
    connect \O $iopadmap$dout [58]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_59
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [59]
    connect \O $iopadmap$dout [59]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [6]
    connect \O $iopadmap$dout [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_60
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [60]
    connect \O $iopadmap$dout [60]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_61
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [61]
    connect \O $iopadmap$dout [61]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_62
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [62]
    connect \O $iopadmap$dout [62]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_63
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [63]
    connect \O $iopadmap$dout [63]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_64
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [64]
    connect \O $iopadmap$dout [64]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_65
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [65]
    connect \O $iopadmap$dout [65]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_66
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [66]
    connect \O $iopadmap$dout [66]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_67
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [67]
    connect \O $iopadmap$dout [67]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_68
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [68]
    connect \O $iopadmap$dout [68]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_69
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [69]
    connect \O $iopadmap$dout [69]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [7]
    connect \O $iopadmap$dout [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_70
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [70]
    connect \O $iopadmap$dout [70]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_71
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [71]
    connect \O $iopadmap$dout [71]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_72
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [72]
    connect \O $iopadmap$dout [72]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_73
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [73]
    connect \O $iopadmap$dout [73]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_74
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [74]
    connect \O $iopadmap$dout [74]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_75
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [75]
    connect \O $iopadmap$dout [75]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_76
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [76]
    connect \O $iopadmap$dout [76]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_77
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [77]
    connect \O $iopadmap$dout [77]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_78
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [78]
    connect \O $iopadmap$dout [78]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_79
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [79]
    connect \O $iopadmap$dout [79]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [8]
    connect \O $iopadmap$dout [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_80
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [80]
    connect \O $iopadmap$dout [80]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_81
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [81]
    connect \O $iopadmap$dout [81]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_82
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [82]
    connect \O $iopadmap$dout [82]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_83
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [83]
    connect \O $iopadmap$dout [83]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_84
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [84]
    connect \O $iopadmap$dout [84]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_85
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [85]
    connect \O $iopadmap$dout [85]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_86
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [86]
    connect \O $iopadmap$dout [86]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_87
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [87]
    connect \O $iopadmap$dout [87]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_88
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [88]
    connect \O $iopadmap$dout [88]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_89
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [89]
    connect \O $iopadmap$dout [89]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [9]
    connect \O $iopadmap$dout [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_90
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [90]
    connect \O $iopadmap$dout [90]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_91
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [91]
    connect \O $iopadmap$dout [91]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_92
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [92]
    connect \O $iopadmap$dout [92]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_93
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [93]
    connect \O $iopadmap$dout [93]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_94
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [94]
    connect \O $iopadmap$dout [94]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_95
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [95]
    connect \O $iopadmap$dout [95]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_96
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [96]
    connect \O $iopadmap$dout [96]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_97
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [97]
    connect \O $iopadmap$dout [97]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_98
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [98]
    connect \O $iopadmap$dout [98]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dout_99
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dout [99]
    connect \O $iopadmap$dout [99]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.dual_mode_select
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dual_mode_select
    connect \O $iopadmap$dual_mode_select
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_empty
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_empty [0]
    connect \O $iopadmap$fifo_empty [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_empty_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_empty [1]
    connect \O $iopadmap$fifo_empty [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_empty_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_empty [2]
    connect \O $iopadmap$fifo_empty [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_empty_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_empty [3]
    connect \O $iopadmap$fifo_empty [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_empty_val
    connect \I 1'0
    connect \O \fifo_empty_val [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_empty_val_1
    connect \I 1'0
    connect \O \fifo_empty_val [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_empty_val_2
    connect \I 1'0
    connect \O \fifo_empty_val [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_full
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_full [0]
    connect \O $iopadmap$fifo_full [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_full_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_full [1]
    connect \O $iopadmap$fifo_full [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_full_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_full [2]
    connect \O $iopadmap$fifo_full [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_full_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_full [3]
    connect \O $iopadmap$fifo_full [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_full_val
    connect \I 1'0
    connect \O \fifo_full_val [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_full_val_1
    connect \I 1'0
    connect \O \fifo_full_val [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_full_val_2
    connect \I 1'0
    connect \O \fifo_full_val [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_full_val_3
    connect \I 1'1
    connect \O \fifo_full_val [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_full_val_4
    connect \I 1'0
    connect \O \fifo_full_val [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_full_val_5
    connect \I 1'0
    connect \O \fifo_full_val [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_pempty
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_pempty [0]
    connect \O $iopadmap$fifo_pempty [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_pempty_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_pempty [1]
    connect \O $iopadmap$fifo_pempty [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_pempty_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_pempty [2]
    connect \O $iopadmap$fifo_pempty [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_pempty_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_pempty [3]
    connect \O $iopadmap$fifo_pempty [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pempty_val
    connect \I 1'0
    connect \O \fifo_pempty_val [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pempty_val_1
    connect \I 1'0
    connect \O \fifo_pempty_val [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pempty_val_2
    connect \I 1'1
    connect \O \fifo_pempty_val [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_pfull
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_pfull [0]
    connect \O $iopadmap$fifo_pfull [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_pfull_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_pfull [1]
    connect \O $iopadmap$fifo_pfull [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_pfull_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_pfull [2]
    connect \O $iopadmap$fifo_pfull [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fifo_pfull_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fifo_pfull [3]
    connect \O $iopadmap$fifo_pfull [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pfull_val
    connect \I 1'0
    connect \O \fifo_pfull_val [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pfull_val_1
    connect \I 1'0
    connect \O \fifo_pfull_val [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pfull_val_2
    connect \I 1'1
    connect \O \fifo_pfull_val [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pfull_val_3
    connect \I 1'0
    connect \O \fifo_pfull_val [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pfull_val_4
    connect \I 1'0
    connect \O \fifo_pfull_val [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.fifo_pfull_val_5
    connect \I 1'0
    connect \O \fifo_pfull_val [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.fs_mac_rdy
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \fs_mac_rdy
    connect \O $iopadmap$fs_mac_rdy
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.i_conf_done
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_conf_done
    connect \O $iopadmap$i_conf_done
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lclk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lclk
    connect \O $iopadmap$lclk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg [0]
    connect \O $iopadmap$lp_cfg [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg [1]
    connect \O $iopadmap$lp_cfg [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg [2]
    connect \O $iopadmap$lp_cfg [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg [3]
    connect \O $iopadmap$lp_cfg [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg [4]
    connect \O $iopadmap$lp_cfg [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg [5]
    connect \O $iopadmap$lp_cfg [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg [6]
    connect \O $iopadmap$lp_cfg [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg [7]
    connect \O $iopadmap$lp_cfg [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_cfg_vld
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_cfg_vld
    connect \O $iopadmap$lp_cfg_vld
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_clk_ack
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_clk_ack
    connect \O \lpif_pipeline_i.lp_clk_ack
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [0]
    connect \O $iopadmap$lp_crc [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [1]
    connect \O $iopadmap$lp_crc [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [10]
    connect \O $iopadmap$lp_crc [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [11]
    connect \O $iopadmap$lp_crc [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [12]
    connect \O $iopadmap$lp_crc [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [13]
    connect \O $iopadmap$lp_crc [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [14]
    connect \O $iopadmap$lp_crc [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [15]
    connect \O $iopadmap$lp_crc [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [2]
    connect \O $iopadmap$lp_crc [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [3]
    connect \O $iopadmap$lp_crc [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [4]
    connect \O $iopadmap$lp_crc [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [5]
    connect \O $iopadmap$lp_crc [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [6]
    connect \O $iopadmap$lp_crc [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [7]
    connect \O $iopadmap$lp_crc [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [8]
    connect \O $iopadmap$lp_crc [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc [9]
    connect \O $iopadmap$lp_crc [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_crc_valid
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_crc_valid
    connect \O $iopadmap$lp_crc_valid
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [0]
    connect \O $iopadmap$lp_data [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [1]
    connect \O $iopadmap$lp_data [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [10]
    connect \O $iopadmap$lp_data [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_100
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [100]
    connect \O $iopadmap$lp_data [100]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_101
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [101]
    connect \O $iopadmap$lp_data [101]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_102
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [102]
    connect \O $iopadmap$lp_data [102]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_103
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [103]
    connect \O $iopadmap$lp_data [103]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_104
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [104]
    connect \O $iopadmap$lp_data [104]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_105
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [105]
    connect \O $iopadmap$lp_data [105]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_106
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [106]
    connect \O $iopadmap$lp_data [106]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_107
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [107]
    connect \O $iopadmap$lp_data [107]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_108
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [108]
    connect \O $iopadmap$lp_data [108]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_109
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [109]
    connect \O $iopadmap$lp_data [109]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [11]
    connect \O $iopadmap$lp_data [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_110
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [110]
    connect \O $iopadmap$lp_data [110]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_111
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [111]
    connect \O $iopadmap$lp_data [111]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_112
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [112]
    connect \O $iopadmap$lp_data [112]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_113
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [113]
    connect \O $iopadmap$lp_data [113]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_114
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [114]
    connect \O $iopadmap$lp_data [114]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_115
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [115]
    connect \O $iopadmap$lp_data [115]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_116
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [116]
    connect \O $iopadmap$lp_data [116]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_117
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [117]
    connect \O $iopadmap$lp_data [117]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_118
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [118]
    connect \O $iopadmap$lp_data [118]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_119
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [119]
    connect \O $iopadmap$lp_data [119]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [12]
    connect \O $iopadmap$lp_data [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_120
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [120]
    connect \O $iopadmap$lp_data [120]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_121
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [121]
    connect \O $iopadmap$lp_data [121]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_122
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [122]
    connect \O $iopadmap$lp_data [122]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_123
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [123]
    connect \O $iopadmap$lp_data [123]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_124
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [124]
    connect \O $iopadmap$lp_data [124]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_125
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [125]
    connect \O $iopadmap$lp_data [125]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_126
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [126]
    connect \O $iopadmap$lp_data [126]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_127
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [127]
    connect \O $iopadmap$lp_data [127]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_128
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [128]
    connect \O $iopadmap$lp_data [128]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_129
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [129]
    connect \O $iopadmap$lp_data [129]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [13]
    connect \O $iopadmap$lp_data [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_130
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [130]
    connect \O $iopadmap$lp_data [130]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_131
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [131]
    connect \O $iopadmap$lp_data [131]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_132
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [132]
    connect \O $iopadmap$lp_data [132]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_133
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [133]
    connect \O $iopadmap$lp_data [133]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_134
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [134]
    connect \O $iopadmap$lp_data [134]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_135
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [135]
    connect \O $iopadmap$lp_data [135]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_136
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [136]
    connect \O $iopadmap$lp_data [136]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_137
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [137]
    connect \O $iopadmap$lp_data [137]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_138
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [138]
    connect \O $iopadmap$lp_data [138]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_139
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [139]
    connect \O $iopadmap$lp_data [139]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [14]
    connect \O $iopadmap$lp_data [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_140
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [140]
    connect \O $iopadmap$lp_data [140]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_141
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [141]
    connect \O $iopadmap$lp_data [141]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_142
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [142]
    connect \O $iopadmap$lp_data [142]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_143
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [143]
    connect \O $iopadmap$lp_data [143]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_144
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [144]
    connect \O $iopadmap$lp_data [144]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_145
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [145]
    connect \O $iopadmap$lp_data [145]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_146
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [146]
    connect \O $iopadmap$lp_data [146]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_147
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [147]
    connect \O $iopadmap$lp_data [147]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_148
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [148]
    connect \O $iopadmap$lp_data [148]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_149
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [149]
    connect \O $iopadmap$lp_data [149]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [15]
    connect \O $iopadmap$lp_data [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_150
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [150]
    connect \O $iopadmap$lp_data [150]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_151
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [151]
    connect \O $iopadmap$lp_data [151]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_152
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [152]
    connect \O $iopadmap$lp_data [152]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_153
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [153]
    connect \O $iopadmap$lp_data [153]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_154
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [154]
    connect \O $iopadmap$lp_data [154]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_155
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [155]
    connect \O $iopadmap$lp_data [155]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_156
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [156]
    connect \O $iopadmap$lp_data [156]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_157
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [157]
    connect \O $iopadmap$lp_data [157]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_158
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [158]
    connect \O $iopadmap$lp_data [158]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_159
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [159]
    connect \O $iopadmap$lp_data [159]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [16]
    connect \O $iopadmap$lp_data [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_160
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [160]
    connect \O $iopadmap$lp_data [160]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_161
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [161]
    connect \O $iopadmap$lp_data [161]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_162
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [162]
    connect \O $iopadmap$lp_data [162]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_163
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [163]
    connect \O $iopadmap$lp_data [163]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_164
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [164]
    connect \O $iopadmap$lp_data [164]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_165
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [165]
    connect \O $iopadmap$lp_data [165]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_166
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [166]
    connect \O $iopadmap$lp_data [166]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_167
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [167]
    connect \O $iopadmap$lp_data [167]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_168
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [168]
    connect \O $iopadmap$lp_data [168]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_169
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [169]
    connect \O $iopadmap$lp_data [169]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [17]
    connect \O $iopadmap$lp_data [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_170
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [170]
    connect \O $iopadmap$lp_data [170]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_171
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [171]
    connect \O $iopadmap$lp_data [171]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_172
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [172]
    connect \O $iopadmap$lp_data [172]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_173
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [173]
    connect \O $iopadmap$lp_data [173]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_174
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [174]
    connect \O $iopadmap$lp_data [174]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_175
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [175]
    connect \O $iopadmap$lp_data [175]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_176
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [176]
    connect \O $iopadmap$lp_data [176]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_177
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [177]
    connect \O $iopadmap$lp_data [177]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_178
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [178]
    connect \O $iopadmap$lp_data [178]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_179
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [179]
    connect \O $iopadmap$lp_data [179]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [18]
    connect \O $iopadmap$lp_data [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_180
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [180]
    connect \O $iopadmap$lp_data [180]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_181
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [181]
    connect \O $iopadmap$lp_data [181]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_182
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [182]
    connect \O $iopadmap$lp_data [182]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_183
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [183]
    connect \O $iopadmap$lp_data [183]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_184
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [184]
    connect \O $iopadmap$lp_data [184]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_185
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [185]
    connect \O $iopadmap$lp_data [185]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_186
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [186]
    connect \O $iopadmap$lp_data [186]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_187
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [187]
    connect \O $iopadmap$lp_data [187]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_188
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [188]
    connect \O $iopadmap$lp_data [188]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_189
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [189]
    connect \O $iopadmap$lp_data [189]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [19]
    connect \O $iopadmap$lp_data [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_190
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [190]
    connect \O $iopadmap$lp_data [190]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_191
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [191]
    connect \O $iopadmap$lp_data [191]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_192
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [192]
    connect \O $iopadmap$lp_data [192]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_193
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [193]
    connect \O $iopadmap$lp_data [193]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_194
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [194]
    connect \O $iopadmap$lp_data [194]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_195
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [195]
    connect \O $iopadmap$lp_data [195]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_196
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [196]
    connect \O $iopadmap$lp_data [196]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_197
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [197]
    connect \O $iopadmap$lp_data [197]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_198
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [198]
    connect \O $iopadmap$lp_data [198]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_199
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [199]
    connect \O $iopadmap$lp_data [199]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [2]
    connect \O $iopadmap$lp_data [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [20]
    connect \O $iopadmap$lp_data [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_200
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [200]
    connect \O $iopadmap$lp_data [200]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_201
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [201]
    connect \O $iopadmap$lp_data [201]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_202
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [202]
    connect \O $iopadmap$lp_data [202]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_203
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [203]
    connect \O $iopadmap$lp_data [203]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_204
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [204]
    connect \O $iopadmap$lp_data [204]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_205
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [205]
    connect \O $iopadmap$lp_data [205]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_206
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [206]
    connect \O $iopadmap$lp_data [206]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_207
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [207]
    connect \O $iopadmap$lp_data [207]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_208
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [208]
    connect \O $iopadmap$lp_data [208]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_209
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [209]
    connect \O $iopadmap$lp_data [209]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [21]
    connect \O $iopadmap$lp_data [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_210
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [210]
    connect \O $iopadmap$lp_data [210]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_211
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [211]
    connect \O $iopadmap$lp_data [211]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_212
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [212]
    connect \O $iopadmap$lp_data [212]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_213
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [213]
    connect \O $iopadmap$lp_data [213]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_214
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [214]
    connect \O $iopadmap$lp_data [214]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_215
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [215]
    connect \O $iopadmap$lp_data [215]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_216
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [216]
    connect \O $iopadmap$lp_data [216]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_217
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [217]
    connect \O $iopadmap$lp_data [217]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_218
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [218]
    connect \O $iopadmap$lp_data [218]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_219
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [219]
    connect \O $iopadmap$lp_data [219]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [22]
    connect \O $iopadmap$lp_data [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_220
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [220]
    connect \O $iopadmap$lp_data [220]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_221
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [221]
    connect \O $iopadmap$lp_data [221]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_222
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [222]
    connect \O $iopadmap$lp_data [222]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_223
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [223]
    connect \O $iopadmap$lp_data [223]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_224
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [224]
    connect \O $iopadmap$lp_data [224]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_225
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [225]
    connect \O $iopadmap$lp_data [225]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_226
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [226]
    connect \O $iopadmap$lp_data [226]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_227
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [227]
    connect \O $iopadmap$lp_data [227]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_228
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [228]
    connect \O $iopadmap$lp_data [228]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_229
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [229]
    connect \O $iopadmap$lp_data [229]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [23]
    connect \O $iopadmap$lp_data [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_230
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [230]
    connect \O $iopadmap$lp_data [230]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_231
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [231]
    connect \O $iopadmap$lp_data [231]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_232
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [232]
    connect \O $iopadmap$lp_data [232]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_233
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [233]
    connect \O $iopadmap$lp_data [233]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_234
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [234]
    connect \O $iopadmap$lp_data [234]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_235
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [235]
    connect \O $iopadmap$lp_data [235]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_236
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [236]
    connect \O $iopadmap$lp_data [236]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_237
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [237]
    connect \O $iopadmap$lp_data [237]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_238
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [238]
    connect \O $iopadmap$lp_data [238]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_239
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [239]
    connect \O $iopadmap$lp_data [239]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [24]
    connect \O $iopadmap$lp_data [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_240
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [240]
    connect \O $iopadmap$lp_data [240]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_241
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [241]
    connect \O $iopadmap$lp_data [241]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_242
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [242]
    connect \O $iopadmap$lp_data [242]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_243
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [243]
    connect \O $iopadmap$lp_data [243]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_244
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [244]
    connect \O $iopadmap$lp_data [244]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_245
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [245]
    connect \O $iopadmap$lp_data [245]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_246
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [246]
    connect \O $iopadmap$lp_data [246]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_247
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [247]
    connect \O $iopadmap$lp_data [247]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_248
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [248]
    connect \O $iopadmap$lp_data [248]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_249
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [249]
    connect \O $iopadmap$lp_data [249]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [25]
    connect \O $iopadmap$lp_data [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_250
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [250]
    connect \O $iopadmap$lp_data [250]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_251
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [251]
    connect \O $iopadmap$lp_data [251]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_252
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [252]
    connect \O $iopadmap$lp_data [252]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_253
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [253]
    connect \O $iopadmap$lp_data [253]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_254
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [254]
    connect \O $iopadmap$lp_data [254]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_255
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [255]
    connect \O $iopadmap$lp_data [255]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [26]
    connect \O $iopadmap$lp_data [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [27]
    connect \O $iopadmap$lp_data [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [28]
    connect \O $iopadmap$lp_data [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [29]
    connect \O $iopadmap$lp_data [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [3]
    connect \O $iopadmap$lp_data [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [30]
    connect \O $iopadmap$lp_data [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [31]
    connect \O $iopadmap$lp_data [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_32
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [32]
    connect \O $iopadmap$lp_data [32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_33
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [33]
    connect \O $iopadmap$lp_data [33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_34
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [34]
    connect \O $iopadmap$lp_data [34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_35
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [35]
    connect \O $iopadmap$lp_data [35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_36
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [36]
    connect \O $iopadmap$lp_data [36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_37
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [37]
    connect \O $iopadmap$lp_data [37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_38
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [38]
    connect \O $iopadmap$lp_data [38]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_39
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [39]
    connect \O $iopadmap$lp_data [39]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [4]
    connect \O $iopadmap$lp_data [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_40
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [40]
    connect \O $iopadmap$lp_data [40]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_41
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [41]
    connect \O $iopadmap$lp_data [41]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_42
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [42]
    connect \O $iopadmap$lp_data [42]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_43
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [43]
    connect \O $iopadmap$lp_data [43]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_44
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [44]
    connect \O $iopadmap$lp_data [44]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_45
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [45]
    connect \O $iopadmap$lp_data [45]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_46
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [46]
    connect \O $iopadmap$lp_data [46]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_47
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [47]
    connect \O $iopadmap$lp_data [47]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_48
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [48]
    connect \O $iopadmap$lp_data [48]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_49
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [49]
    connect \O $iopadmap$lp_data [49]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [5]
    connect \O $iopadmap$lp_data [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_50
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [50]
    connect \O $iopadmap$lp_data [50]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_51
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [51]
    connect \O $iopadmap$lp_data [51]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_52
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [52]
    connect \O $iopadmap$lp_data [52]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_53
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [53]
    connect \O $iopadmap$lp_data [53]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_54
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [54]
    connect \O $iopadmap$lp_data [54]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_55
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [55]
    connect \O $iopadmap$lp_data [55]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_56
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [56]
    connect \O $iopadmap$lp_data [56]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_57
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [57]
    connect \O $iopadmap$lp_data [57]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_58
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [58]
    connect \O $iopadmap$lp_data [58]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_59
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [59]
    connect \O $iopadmap$lp_data [59]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [6]
    connect \O $iopadmap$lp_data [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_60
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [60]
    connect \O $iopadmap$lp_data [60]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_61
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [61]
    connect \O $iopadmap$lp_data [61]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_62
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [62]
    connect \O $iopadmap$lp_data [62]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_63
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [63]
    connect \O $iopadmap$lp_data [63]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_64
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [64]
    connect \O $iopadmap$lp_data [64]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_65
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [65]
    connect \O $iopadmap$lp_data [65]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_66
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [66]
    connect \O $iopadmap$lp_data [66]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_67
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [67]
    connect \O $iopadmap$lp_data [67]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_68
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [68]
    connect \O $iopadmap$lp_data [68]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_69
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [69]
    connect \O $iopadmap$lp_data [69]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [7]
    connect \O $iopadmap$lp_data [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_70
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [70]
    connect \O $iopadmap$lp_data [70]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_71
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [71]
    connect \O $iopadmap$lp_data [71]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_72
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [72]
    connect \O $iopadmap$lp_data [72]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_73
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [73]
    connect \O $iopadmap$lp_data [73]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_74
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [74]
    connect \O $iopadmap$lp_data [74]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_75
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [75]
    connect \O $iopadmap$lp_data [75]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_76
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [76]
    connect \O $iopadmap$lp_data [76]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_77
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [77]
    connect \O $iopadmap$lp_data [77]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_78
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [78]
    connect \O $iopadmap$lp_data [78]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_79
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [79]
    connect \O $iopadmap$lp_data [79]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [8]
    connect \O $iopadmap$lp_data [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_80
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [80]
    connect \O $iopadmap$lp_data [80]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_81
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [81]
    connect \O $iopadmap$lp_data [81]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_82
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [82]
    connect \O $iopadmap$lp_data [82]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_83
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [83]
    connect \O $iopadmap$lp_data [83]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_84
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [84]
    connect \O $iopadmap$lp_data [84]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_85
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [85]
    connect \O $iopadmap$lp_data [85]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_86
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [86]
    connect \O $iopadmap$lp_data [86]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_87
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [87]
    connect \O $iopadmap$lp_data [87]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_88
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [88]
    connect \O $iopadmap$lp_data [88]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_89
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [89]
    connect \O $iopadmap$lp_data [89]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [9]
    connect \O $iopadmap$lp_data [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_90
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [90]
    connect \O $iopadmap$lp_data [90]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_91
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [91]
    connect \O $iopadmap$lp_data [91]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_92
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [92]
    connect \O $iopadmap$lp_data [92]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_93
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [93]
    connect \O $iopadmap$lp_data [93]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_94
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [94]
    connect \O $iopadmap$lp_data [94]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_95
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [95]
    connect \O $iopadmap$lp_data [95]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_96
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [96]
    connect \O $iopadmap$lp_data [96]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_97
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [97]
    connect \O $iopadmap$lp_data [97]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_98
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [98]
    connect \O $iopadmap$lp_data [98]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_data_99
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_data [99]
    connect \O $iopadmap$lp_data [99]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_device_present
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_device_present
    connect \O $iopadmap$lp_device_present
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_exit_cg_ack
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_exit_cg_ack
    connect \O $iopadmap$lp_exit_cg_ack
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_flushed_all
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_flushed_all
    connect \O $iopadmap$lp_flushed_all
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_force_detect
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_force_detect
    connect \O $iopadmap$lp_force_detect
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_irdy
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_irdy
    connect \O $iopadmap$lp_irdy
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_linkerror
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_linkerror
    connect \O $iopadmap$lp_linkerror
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_pri
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_pri [0]
    connect \O $iopadmap$lp_pri [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_pri_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_pri [1]
    connect \O $iopadmap$lp_pri [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_rcvd_crc_err
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_rcvd_crc_err
    connect \O $iopadmap$lp_rcvd_crc_err
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stallack
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stallack
    connect \O $iopadmap$lp_stallack
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_state_req
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_state_req [0]
    connect \O $iopadmap$lp_state_req [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_state_req_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_state_req [1]
    connect \O $iopadmap$lp_state_req [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_state_req_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_state_req [2]
    connect \O $iopadmap$lp_state_req [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_state_req_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_state_req [3]
    connect \O $iopadmap$lp_state_req [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stream
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stream [0]
    connect \O $iopadmap$lp_stream [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stream_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stream [1]
    connect \O $iopadmap$lp_stream [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stream_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stream [2]
    connect \O $iopadmap$lp_stream [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stream_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stream [3]
    connect \O $iopadmap$lp_stream [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stream_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stream [4]
    connect \O $iopadmap$lp_stream [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stream_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stream [5]
    connect \O $iopadmap$lp_stream [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stream_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stream [6]
    connect \O $iopadmap$lp_stream [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_stream_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_stream [7]
    connect \O $iopadmap$lp_stream [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp
    connect \O $iopadmap$lp_tmstmp
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp_stream
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp_stream [0]
    connect \O $iopadmap$lp_tmstmp_stream [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp_stream_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp_stream [1]
    connect \O $iopadmap$lp_tmstmp_stream [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp_stream_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp_stream [2]
    connect \O $iopadmap$lp_tmstmp_stream [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp_stream_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp_stream [3]
    connect \O $iopadmap$lp_tmstmp_stream [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp_stream_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp_stream [4]
    connect \O $iopadmap$lp_tmstmp_stream [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp_stream_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp_stream [5]
    connect \O $iopadmap$lp_tmstmp_stream [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp_stream_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp_stream [6]
    connect \O $iopadmap$lp_tmstmp_stream [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_tmstmp_stream_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_tmstmp_stream [7]
    connect \O $iopadmap$lp_tmstmp_stream [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_valid
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_valid
    connect \O $iopadmap$lp_valid
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lp_wake_req
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lp_wake_req
    connect \O $iopadmap$lp_wake_req
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.lpbk_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lpbk_en
    connect \O $iopadmap$lpbk_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.m_gen2_mode
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \m_gen2_mode
    connect \O $iopadmap$m_gen2_mode
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.m_rxfifo_align_done
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \m_rxfifo_align_done [0]
    connect \O $iopadmap$m_rxfifo_align_done [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.m_rxfifo_align_done_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \m_rxfifo_align_done [1]
    connect \O $iopadmap$m_rxfifo_align_done [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.m_rxfifo_align_done_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \m_rxfifo_align_done [2]
    connect \O $iopadmap$m_rxfifo_align_done [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.m_rxfifo_align_done_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \m_rxfifo_align_done [3]
    connect \O $iopadmap$m_rxfifo_align_done [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.ms_rx_transfer_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ms_rx_transfer_en [0]
    connect \O $iopadmap$ms_rx_transfer_en [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.ms_rx_transfer_en_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ms_rx_transfer_en [1]
    connect \O $iopadmap$ms_rx_transfer_en [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.ms_rx_transfer_en_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ms_rx_transfer_en [2]
    connect \O $iopadmap$ms_rx_transfer_en [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.ms_rx_transfer_en_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ms_rx_transfer_en [3]
    connect \O $iopadmap$ms_rx_transfer_en [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.ms_tx_transfer_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ms_tx_transfer_en [0]
    connect \O $iopadmap$ms_tx_transfer_en [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.ms_tx_transfer_en_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ms_tx_transfer_en [1]
    connect \O $iopadmap$ms_tx_transfer_en [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.ms_tx_transfer_en_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ms_tx_transfer_en [2]
    connect \O $iopadmap$ms_tx_transfer_en [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.ms_tx_transfer_en_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ms_tx_transfer_en [3]
    connect \O $iopadmap$ms_tx_transfer_en [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.ns_adapter_rstn
    connect \I \lpif_ctl_i.ns_adapter_rstn [3]
    connect \O \ns_adapter_rstn [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.ns_adapter_rstn_1
    connect \I \lpif_ctl_i.ns_adapter_rstn [3]
    connect \O \ns_adapter_rstn [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.ns_adapter_rstn_2
    connect \I \lpif_ctl_i.ns_adapter_rstn [3]
    connect \O \ns_adapter_rstn [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.ns_adapter_rstn_3
    connect \I \lpif_ctl_i.ns_adapter_rstn [3]
    connect \O \ns_adapter_rstn [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.ns_mac_rdy
    connect \I \lpif_ctl_i.ns_mac_rdy
    connect \O \ns_mac_rdy
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cerror
    connect \I 1'0
    connect \O \pl_cerror
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg
    connect \I 1'0
    connect \O \pl_cfg [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg_1
    connect \I 1'0
    connect \O \pl_cfg [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg_2
    connect \I 1'0
    connect \O \pl_cfg [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg_3
    connect \I 1'0
    connect \O \pl_cfg [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg_4
    connect \I 1'0
    connect \O \pl_cfg [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg_5
    connect \I 1'0
    connect \O \pl_cfg [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg_6
    connect \I 1'0
    connect \O \pl_cfg [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg_7
    connect \I 1'0
    connect \O \pl_cfg [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_cfg_vld
    connect \I 1'0
    connect \O \pl_cfg_vld
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_clk_req
    connect \I 1'0
    connect \O \pl_clk_req
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_clr_lnkeqreq
    connect \I 1'0
    connect \O \pl_clr_lnkeqreq [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_clr_lnkeqreq_1
    connect \I 1'0
    connect \O \pl_clr_lnkeqreq [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_clr_lnkeqreq_2
    connect \I 1'0
    connect \O \pl_clr_lnkeqreq [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc
    connect \I \lpif_ctl_i.pl_crc [0]
    connect \O \pl_crc [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_1
    connect \I \lpif_ctl_i.pl_crc [1]
    connect \O \pl_crc [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_10
    connect \I \lpif_ctl_i.pl_crc [10]
    connect \O \pl_crc [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_11
    connect \I \lpif_ctl_i.pl_crc [11]
    connect \O \pl_crc [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_12
    connect \I \lpif_ctl_i.pl_crc [12]
    connect \O \pl_crc [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_13
    connect \I \lpif_ctl_i.pl_crc [13]
    connect \O \pl_crc [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_14
    connect \I \lpif_ctl_i.pl_crc [14]
    connect \O \pl_crc [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_15
    connect \I \lpif_ctl_i.pl_crc [15]
    connect \O \pl_crc [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_2
    connect \I \lpif_ctl_i.pl_crc [2]
    connect \O \pl_crc [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_3
    connect \I \lpif_ctl_i.pl_crc [3]
    connect \O \pl_crc [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_4
    connect \I \lpif_ctl_i.pl_crc [4]
    connect \O \pl_crc [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_5
    connect \I \lpif_ctl_i.pl_crc [5]
    connect \O \pl_crc [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_6
    connect \I \lpif_ctl_i.pl_crc [6]
    connect \O \pl_crc [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_7
    connect \I \lpif_ctl_i.pl_crc [7]
    connect \O \pl_crc [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_8
    connect \I \lpif_ctl_i.pl_crc [8]
    connect \O \pl_crc [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_9
    connect \I \lpif_ctl_i.pl_crc [9]
    connect \O \pl_crc [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_crc_valid
    connect \I \lpif_ctl_i.pl_crc_valid
    connect \O \pl_crc_valid
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data
    connect \I \lpif_ctl_i.pl_data [0]
    connect \O \pl_data [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_1
    connect \I \lpif_ctl_i.pl_data [1]
    connect \O \pl_data [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_10
    connect \I \lpif_ctl_i.pl_data [10]
    connect \O \pl_data [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_100
    connect \I \lpif_ctl_i.pl_data [100]
    connect \O \pl_data [100]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_101
    connect \I \lpif_ctl_i.pl_data [101]
    connect \O \pl_data [101]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_102
    connect \I \lpif_ctl_i.pl_data [102]
    connect \O \pl_data [102]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_103
    connect \I \lpif_ctl_i.pl_data [103]
    connect \O \pl_data [103]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_104
    connect \I \lpif_ctl_i.pl_data [104]
    connect \O \pl_data [104]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_105
    connect \I \lpif_ctl_i.pl_data [105]
    connect \O \pl_data [105]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_106
    connect \I \lpif_ctl_i.pl_data [106]
    connect \O \pl_data [106]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_107
    connect \I \lpif_ctl_i.pl_data [107]
    connect \O \pl_data [107]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_108
    connect \I \lpif_ctl_i.pl_data [108]
    connect \O \pl_data [108]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_109
    connect \I \lpif_ctl_i.pl_data [109]
    connect \O \pl_data [109]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_11
    connect \I \lpif_ctl_i.pl_data [11]
    connect \O \pl_data [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_110
    connect \I \lpif_ctl_i.pl_data [110]
    connect \O \pl_data [110]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_111
    connect \I \lpif_ctl_i.pl_data [111]
    connect \O \pl_data [111]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_112
    connect \I \lpif_ctl_i.pl_data [112]
    connect \O \pl_data [112]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_113
    connect \I \lpif_ctl_i.pl_data [113]
    connect \O \pl_data [113]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_114
    connect \I \lpif_ctl_i.pl_data [114]
    connect \O \pl_data [114]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_115
    connect \I \lpif_ctl_i.pl_data [115]
    connect \O \pl_data [115]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_116
    connect \I \lpif_ctl_i.pl_data [116]
    connect \O \pl_data [116]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_117
    connect \I \lpif_ctl_i.pl_data [117]
    connect \O \pl_data [117]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_118
    connect \I \lpif_ctl_i.pl_data [118]
    connect \O \pl_data [118]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_119
    connect \I \lpif_ctl_i.pl_data [119]
    connect \O \pl_data [119]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_12
    connect \I \lpif_ctl_i.pl_data [12]
    connect \O \pl_data [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_120
    connect \I \lpif_ctl_i.pl_data [120]
    connect \O \pl_data [120]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_121
    connect \I \lpif_ctl_i.pl_data [121]
    connect \O \pl_data [121]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_122
    connect \I \lpif_ctl_i.pl_data [122]
    connect \O \pl_data [122]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_123
    connect \I \lpif_ctl_i.pl_data [123]
    connect \O \pl_data [123]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_124
    connect \I \lpif_ctl_i.pl_data [124]
    connect \O \pl_data [124]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_125
    connect \I \lpif_ctl_i.pl_data [125]
    connect \O \pl_data [125]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_126
    connect \I \lpif_ctl_i.pl_data [126]
    connect \O \pl_data [126]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_127
    connect \I \lpif_ctl_i.pl_data [127]
    connect \O \pl_data [127]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_128
    connect \I \lpif_ctl_i.pl_data [128]
    connect \O \pl_data [128]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_129
    connect \I \lpif_ctl_i.pl_data [129]
    connect \O \pl_data [129]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_13
    connect \I \lpif_ctl_i.pl_data [13]
    connect \O \pl_data [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_130
    connect \I \lpif_ctl_i.pl_data [130]
    connect \O \pl_data [130]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_131
    connect \I \lpif_ctl_i.pl_data [131]
    connect \O \pl_data [131]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_132
    connect \I \lpif_ctl_i.pl_data [132]
    connect \O \pl_data [132]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_133
    connect \I \lpif_ctl_i.pl_data [133]
    connect \O \pl_data [133]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_134
    connect \I \lpif_ctl_i.pl_data [134]
    connect \O \pl_data [134]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_135
    connect \I \lpif_ctl_i.pl_data [135]
    connect \O \pl_data [135]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_136
    connect \I \lpif_ctl_i.pl_data [136]
    connect \O \pl_data [136]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_137
    connect \I \lpif_ctl_i.pl_data [137]
    connect \O \pl_data [137]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_138
    connect \I \lpif_ctl_i.pl_data [138]
    connect \O \pl_data [138]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_139
    connect \I \lpif_ctl_i.pl_data [139]
    connect \O \pl_data [139]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_14
    connect \I \lpif_ctl_i.pl_data [14]
    connect \O \pl_data [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_140
    connect \I \lpif_ctl_i.pl_data [140]
    connect \O \pl_data [140]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_141
    connect \I \lpif_ctl_i.pl_data [141]
    connect \O \pl_data [141]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_142
    connect \I \lpif_ctl_i.pl_data [142]
    connect \O \pl_data [142]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_143
    connect \I \lpif_ctl_i.pl_data [143]
    connect \O \pl_data [143]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_144
    connect \I \lpif_ctl_i.pl_data [144]
    connect \O \pl_data [144]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_145
    connect \I \lpif_ctl_i.pl_data [145]
    connect \O \pl_data [145]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_146
    connect \I \lpif_ctl_i.pl_data [146]
    connect \O \pl_data [146]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_147
    connect \I \lpif_ctl_i.pl_data [147]
    connect \O \pl_data [147]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_148
    connect \I \lpif_ctl_i.pl_data [148]
    connect \O \pl_data [148]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_149
    connect \I \lpif_ctl_i.pl_data [149]
    connect \O \pl_data [149]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_15
    connect \I \lpif_ctl_i.pl_data [15]
    connect \O \pl_data [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_150
    connect \I \lpif_ctl_i.pl_data [150]
    connect \O \pl_data [150]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_151
    connect \I \lpif_ctl_i.pl_data [151]
    connect \O \pl_data [151]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_152
    connect \I \lpif_ctl_i.pl_data [152]
    connect \O \pl_data [152]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_153
    connect \I \lpif_ctl_i.pl_data [153]
    connect \O \pl_data [153]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_154
    connect \I \lpif_ctl_i.pl_data [154]
    connect \O \pl_data [154]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_155
    connect \I \lpif_ctl_i.pl_data [155]
    connect \O \pl_data [155]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_156
    connect \I \lpif_ctl_i.pl_data [156]
    connect \O \pl_data [156]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_157
    connect \I \lpif_ctl_i.pl_data [157]
    connect \O \pl_data [157]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_158
    connect \I \lpif_ctl_i.pl_data [158]
    connect \O \pl_data [158]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_159
    connect \I \lpif_ctl_i.pl_data [159]
    connect \O \pl_data [159]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_16
    connect \I \lpif_ctl_i.pl_data [16]
    connect \O \pl_data [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_160
    connect \I \lpif_ctl_i.pl_data [160]
    connect \O \pl_data [160]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_161
    connect \I \lpif_ctl_i.pl_data [161]
    connect \O \pl_data [161]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_162
    connect \I \lpif_ctl_i.pl_data [162]
    connect \O \pl_data [162]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_163
    connect \I \lpif_ctl_i.pl_data [163]
    connect \O \pl_data [163]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_164
    connect \I \lpif_ctl_i.pl_data [164]
    connect \O \pl_data [164]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_165
    connect \I \lpif_ctl_i.pl_data [165]
    connect \O \pl_data [165]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_166
    connect \I \lpif_ctl_i.pl_data [166]
    connect \O \pl_data [166]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_167
    connect \I \lpif_ctl_i.pl_data [167]
    connect \O \pl_data [167]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_168
    connect \I \lpif_ctl_i.pl_data [168]
    connect \O \pl_data [168]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_169
    connect \I \lpif_ctl_i.pl_data [169]
    connect \O \pl_data [169]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_17
    connect \I \lpif_ctl_i.pl_data [17]
    connect \O \pl_data [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_170
    connect \I \lpif_ctl_i.pl_data [170]
    connect \O \pl_data [170]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_171
    connect \I \lpif_ctl_i.pl_data [171]
    connect \O \pl_data [171]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_172
    connect \I \lpif_ctl_i.pl_data [172]
    connect \O \pl_data [172]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_173
    connect \I \lpif_ctl_i.pl_data [173]
    connect \O \pl_data [173]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_174
    connect \I \lpif_ctl_i.pl_data [174]
    connect \O \pl_data [174]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_175
    connect \I \lpif_ctl_i.pl_data [175]
    connect \O \pl_data [175]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_176
    connect \I \lpif_ctl_i.pl_data [176]
    connect \O \pl_data [176]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_177
    connect \I \lpif_ctl_i.pl_data [177]
    connect \O \pl_data [177]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_178
    connect \I \lpif_ctl_i.pl_data [178]
    connect \O \pl_data [178]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_179
    connect \I \lpif_ctl_i.pl_data [179]
    connect \O \pl_data [179]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_18
    connect \I \lpif_ctl_i.pl_data [18]
    connect \O \pl_data [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_180
    connect \I \lpif_ctl_i.pl_data [180]
    connect \O \pl_data [180]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_181
    connect \I \lpif_ctl_i.pl_data [181]
    connect \O \pl_data [181]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_182
    connect \I \lpif_ctl_i.pl_data [182]
    connect \O \pl_data [182]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_183
    connect \I \lpif_ctl_i.pl_data [183]
    connect \O \pl_data [183]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_184
    connect \I \lpif_ctl_i.pl_data [184]
    connect \O \pl_data [184]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_185
    connect \I \lpif_ctl_i.pl_data [185]
    connect \O \pl_data [185]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_186
    connect \I \lpif_ctl_i.pl_data [186]
    connect \O \pl_data [186]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_187
    connect \I \lpif_ctl_i.pl_data [187]
    connect \O \pl_data [187]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_188
    connect \I \lpif_ctl_i.pl_data [188]
    connect \O \pl_data [188]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_189
    connect \I \lpif_ctl_i.pl_data [189]
    connect \O \pl_data [189]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_19
    connect \I \lpif_ctl_i.pl_data [19]
    connect \O \pl_data [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_190
    connect \I \lpif_ctl_i.pl_data [190]
    connect \O \pl_data [190]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_191
    connect \I \lpif_ctl_i.pl_data [191]
    connect \O \pl_data [191]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_192
    connect \I \lpif_ctl_i.pl_data [192]
    connect \O \pl_data [192]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_193
    connect \I \lpif_ctl_i.pl_data [193]
    connect \O \pl_data [193]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_194
    connect \I \lpif_ctl_i.pl_data [194]
    connect \O \pl_data [194]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_195
    connect \I \lpif_ctl_i.pl_data [195]
    connect \O \pl_data [195]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_196
    connect \I \lpif_ctl_i.pl_data [196]
    connect \O \pl_data [196]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_197
    connect \I \lpif_ctl_i.pl_data [197]
    connect \O \pl_data [197]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_198
    connect \I \lpif_ctl_i.pl_data [198]
    connect \O \pl_data [198]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_199
    connect \I \lpif_ctl_i.pl_data [199]
    connect \O \pl_data [199]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_2
    connect \I \lpif_ctl_i.pl_data [2]
    connect \O \pl_data [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_20
    connect \I \lpif_ctl_i.pl_data [20]
    connect \O \pl_data [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_200
    connect \I \lpif_ctl_i.pl_data [200]
    connect \O \pl_data [200]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_201
    connect \I \lpif_ctl_i.pl_data [201]
    connect \O \pl_data [201]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_202
    connect \I \lpif_ctl_i.pl_data [202]
    connect \O \pl_data [202]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_203
    connect \I \lpif_ctl_i.pl_data [203]
    connect \O \pl_data [203]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_204
    connect \I \lpif_ctl_i.pl_data [204]
    connect \O \pl_data [204]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_205
    connect \I \lpif_ctl_i.pl_data [205]
    connect \O \pl_data [205]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_206
    connect \I \lpif_ctl_i.pl_data [206]
    connect \O \pl_data [206]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_207
    connect \I \lpif_ctl_i.pl_data [207]
    connect \O \pl_data [207]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_208
    connect \I \lpif_ctl_i.pl_data [208]
    connect \O \pl_data [208]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_209
    connect \I \lpif_ctl_i.pl_data [209]
    connect \O \pl_data [209]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_21
    connect \I \lpif_ctl_i.pl_data [21]
    connect \O \pl_data [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_210
    connect \I \lpif_ctl_i.pl_data [210]
    connect \O \pl_data [210]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_211
    connect \I \lpif_ctl_i.pl_data [211]
    connect \O \pl_data [211]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_212
    connect \I \lpif_ctl_i.pl_data [212]
    connect \O \pl_data [212]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_213
    connect \I \lpif_ctl_i.pl_data [213]
    connect \O \pl_data [213]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_214
    connect \I \lpif_ctl_i.pl_data [214]
    connect \O \pl_data [214]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_215
    connect \I \lpif_ctl_i.pl_data [215]
    connect \O \pl_data [215]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_216
    connect \I \lpif_ctl_i.pl_data [216]
    connect \O \pl_data [216]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_217
    connect \I \lpif_ctl_i.pl_data [217]
    connect \O \pl_data [217]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_218
    connect \I \lpif_ctl_i.pl_data [218]
    connect \O \pl_data [218]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_219
    connect \I \lpif_ctl_i.pl_data [219]
    connect \O \pl_data [219]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_22
    connect \I \lpif_ctl_i.pl_data [22]
    connect \O \pl_data [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_220
    connect \I \lpif_ctl_i.pl_data [220]
    connect \O \pl_data [220]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_221
    connect \I \lpif_ctl_i.pl_data [221]
    connect \O \pl_data [221]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_222
    connect \I \lpif_ctl_i.pl_data [222]
    connect \O \pl_data [222]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_223
    connect \I \lpif_ctl_i.pl_data [223]
    connect \O \pl_data [223]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_224
    connect \I \lpif_ctl_i.pl_data [224]
    connect \O \pl_data [224]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_225
    connect \I \lpif_ctl_i.pl_data [225]
    connect \O \pl_data [225]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_226
    connect \I \lpif_ctl_i.pl_data [226]
    connect \O \pl_data [226]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_227
    connect \I \lpif_ctl_i.pl_data [227]
    connect \O \pl_data [227]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_228
    connect \I \lpif_ctl_i.pl_data [228]
    connect \O \pl_data [228]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_229
    connect \I \lpif_ctl_i.pl_data [229]
    connect \O \pl_data [229]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_23
    connect \I \lpif_ctl_i.pl_data [23]
    connect \O \pl_data [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_230
    connect \I \lpif_ctl_i.pl_data [230]
    connect \O \pl_data [230]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_231
    connect \I \lpif_ctl_i.pl_data [231]
    connect \O \pl_data [231]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_232
    connect \I \lpif_ctl_i.pl_data [232]
    connect \O \pl_data [232]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_233
    connect \I \lpif_ctl_i.pl_data [233]
    connect \O \pl_data [233]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_234
    connect \I \lpif_ctl_i.pl_data [234]
    connect \O \pl_data [234]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_235
    connect \I \lpif_ctl_i.pl_data [235]
    connect \O \pl_data [235]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_236
    connect \I \lpif_ctl_i.pl_data [236]
    connect \O \pl_data [236]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_237
    connect \I \lpif_ctl_i.pl_data [237]
    connect \O \pl_data [237]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_238
    connect \I \lpif_ctl_i.pl_data [238]
    connect \O \pl_data [238]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_239
    connect \I \lpif_ctl_i.pl_data [239]
    connect \O \pl_data [239]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_24
    connect \I \lpif_ctl_i.pl_data [24]
    connect \O \pl_data [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_240
    connect \I \lpif_ctl_i.pl_data [240]
    connect \O \pl_data [240]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_241
    connect \I \lpif_ctl_i.pl_data [241]
    connect \O \pl_data [241]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_242
    connect \I \lpif_ctl_i.pl_data [242]
    connect \O \pl_data [242]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_243
    connect \I \lpif_ctl_i.pl_data [243]
    connect \O \pl_data [243]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_244
    connect \I \lpif_ctl_i.pl_data [244]
    connect \O \pl_data [244]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_245
    connect \I \lpif_ctl_i.pl_data [245]
    connect \O \pl_data [245]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_246
    connect \I \lpif_ctl_i.pl_data [246]
    connect \O \pl_data [246]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_247
    connect \I \lpif_ctl_i.pl_data [247]
    connect \O \pl_data [247]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_248
    connect \I \lpif_ctl_i.pl_data [248]
    connect \O \pl_data [248]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_249
    connect \I \lpif_ctl_i.pl_data [249]
    connect \O \pl_data [249]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_25
    connect \I \lpif_ctl_i.pl_data [25]
    connect \O \pl_data [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_250
    connect \I \lpif_ctl_i.pl_data [250]
    connect \O \pl_data [250]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_251
    connect \I \lpif_ctl_i.pl_data [251]
    connect \O \pl_data [251]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_252
    connect \I \lpif_ctl_i.pl_data [252]
    connect \O \pl_data [252]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_253
    connect \I \lpif_ctl_i.pl_data [253]
    connect \O \pl_data [253]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_254
    connect \I \lpif_ctl_i.pl_data [254]
    connect \O \pl_data [254]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_255
    connect \I \lpif_ctl_i.pl_data [255]
    connect \O \pl_data [255]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_26
    connect \I \lpif_ctl_i.pl_data [26]
    connect \O \pl_data [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_27
    connect \I \lpif_ctl_i.pl_data [27]
    connect \O \pl_data [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_28
    connect \I \lpif_ctl_i.pl_data [28]
    connect \O \pl_data [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_29
    connect \I \lpif_ctl_i.pl_data [29]
    connect \O \pl_data [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_3
    connect \I \lpif_ctl_i.pl_data [3]
    connect \O \pl_data [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_30
    connect \I \lpif_ctl_i.pl_data [30]
    connect \O \pl_data [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_31
    connect \I \lpif_ctl_i.pl_data [31]
    connect \O \pl_data [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_32
    connect \I \lpif_ctl_i.pl_data [32]
    connect \O \pl_data [32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_33
    connect \I \lpif_ctl_i.pl_data [33]
    connect \O \pl_data [33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_34
    connect \I \lpif_ctl_i.pl_data [34]
    connect \O \pl_data [34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_35
    connect \I \lpif_ctl_i.pl_data [35]
    connect \O \pl_data [35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_36
    connect \I \lpif_ctl_i.pl_data [36]
    connect \O \pl_data [36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_37
    connect \I \lpif_ctl_i.pl_data [37]
    connect \O \pl_data [37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_38
    connect \I \lpif_ctl_i.pl_data [38]
    connect \O \pl_data [38]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_39
    connect \I \lpif_ctl_i.pl_data [39]
    connect \O \pl_data [39]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_4
    connect \I \lpif_ctl_i.pl_data [4]
    connect \O \pl_data [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_40
    connect \I \lpif_ctl_i.pl_data [40]
    connect \O \pl_data [40]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_41
    connect \I \lpif_ctl_i.pl_data [41]
    connect \O \pl_data [41]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_42
    connect \I \lpif_ctl_i.pl_data [42]
    connect \O \pl_data [42]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_43
    connect \I \lpif_ctl_i.pl_data [43]
    connect \O \pl_data [43]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_44
    connect \I \lpif_ctl_i.pl_data [44]
    connect \O \pl_data [44]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_45
    connect \I \lpif_ctl_i.pl_data [45]
    connect \O \pl_data [45]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_46
    connect \I \lpif_ctl_i.pl_data [46]
    connect \O \pl_data [46]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_47
    connect \I \lpif_ctl_i.pl_data [47]
    connect \O \pl_data [47]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_48
    connect \I \lpif_ctl_i.pl_data [48]
    connect \O \pl_data [48]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_49
    connect \I \lpif_ctl_i.pl_data [49]
    connect \O \pl_data [49]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_5
    connect \I \lpif_ctl_i.pl_data [5]
    connect \O \pl_data [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_50
    connect \I \lpif_ctl_i.pl_data [50]
    connect \O \pl_data [50]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_51
    connect \I \lpif_ctl_i.pl_data [51]
    connect \O \pl_data [51]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_52
    connect \I \lpif_ctl_i.pl_data [52]
    connect \O \pl_data [52]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_53
    connect \I \lpif_ctl_i.pl_data [53]
    connect \O \pl_data [53]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_54
    connect \I \lpif_ctl_i.pl_data [54]
    connect \O \pl_data [54]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_55
    connect \I \lpif_ctl_i.pl_data [55]
    connect \O \pl_data [55]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_56
    connect \I \lpif_ctl_i.pl_data [56]
    connect \O \pl_data [56]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_57
    connect \I \lpif_ctl_i.pl_data [57]
    connect \O \pl_data [57]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_58
    connect \I \lpif_ctl_i.pl_data [58]
    connect \O \pl_data [58]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_59
    connect \I \lpif_ctl_i.pl_data [59]
    connect \O \pl_data [59]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_6
    connect \I \lpif_ctl_i.pl_data [6]
    connect \O \pl_data [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_60
    connect \I \lpif_ctl_i.pl_data [60]
    connect \O \pl_data [60]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_61
    connect \I \lpif_ctl_i.pl_data [61]
    connect \O \pl_data [61]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_62
    connect \I \lpif_ctl_i.pl_data [62]
    connect \O \pl_data [62]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_63
    connect \I \lpif_ctl_i.pl_data [63]
    connect \O \pl_data [63]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_64
    connect \I \lpif_ctl_i.pl_data [64]
    connect \O \pl_data [64]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_65
    connect \I \lpif_ctl_i.pl_data [65]
    connect \O \pl_data [65]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_66
    connect \I \lpif_ctl_i.pl_data [66]
    connect \O \pl_data [66]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_67
    connect \I \lpif_ctl_i.pl_data [67]
    connect \O \pl_data [67]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_68
    connect \I \lpif_ctl_i.pl_data [68]
    connect \O \pl_data [68]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_69
    connect \I \lpif_ctl_i.pl_data [69]
    connect \O \pl_data [69]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_7
    connect \I \lpif_ctl_i.pl_data [7]
    connect \O \pl_data [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_70
    connect \I \lpif_ctl_i.pl_data [70]
    connect \O \pl_data [70]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_71
    connect \I \lpif_ctl_i.pl_data [71]
    connect \O \pl_data [71]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_72
    connect \I \lpif_ctl_i.pl_data [72]
    connect \O \pl_data [72]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_73
    connect \I \lpif_ctl_i.pl_data [73]
    connect \O \pl_data [73]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_74
    connect \I \lpif_ctl_i.pl_data [74]
    connect \O \pl_data [74]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_75
    connect \I \lpif_ctl_i.pl_data [75]
    connect \O \pl_data [75]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_76
    connect \I \lpif_ctl_i.pl_data [76]
    connect \O \pl_data [76]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_77
    connect \I \lpif_ctl_i.pl_data [77]
    connect \O \pl_data [77]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_78
    connect \I \lpif_ctl_i.pl_data [78]
    connect \O \pl_data [78]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_79
    connect \I \lpif_ctl_i.pl_data [79]
    connect \O \pl_data [79]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_8
    connect \I \lpif_ctl_i.pl_data [8]
    connect \O \pl_data [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_80
    connect \I \lpif_ctl_i.pl_data [80]
    connect \O \pl_data [80]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_81
    connect \I \lpif_ctl_i.pl_data [81]
    connect \O \pl_data [81]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_82
    connect \I \lpif_ctl_i.pl_data [82]
    connect \O \pl_data [82]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_83
    connect \I \lpif_ctl_i.pl_data [83]
    connect \O \pl_data [83]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_84
    connect \I \lpif_ctl_i.pl_data [84]
    connect \O \pl_data [84]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_85
    connect \I \lpif_ctl_i.pl_data [85]
    connect \O \pl_data [85]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_86
    connect \I \lpif_ctl_i.pl_data [86]
    connect \O \pl_data [86]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_87
    connect \I \lpif_ctl_i.pl_data [87]
    connect \O \pl_data [87]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_88
    connect \I \lpif_ctl_i.pl_data [88]
    connect \O \pl_data [88]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_89
    connect \I \lpif_ctl_i.pl_data [89]
    connect \O \pl_data [89]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_9
    connect \I \lpif_ctl_i.pl_data [9]
    connect \O \pl_data [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_90
    connect \I \lpif_ctl_i.pl_data [90]
    connect \O \pl_data [90]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_91
    connect \I \lpif_ctl_i.pl_data [91]
    connect \O \pl_data [91]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_92
    connect \I \lpif_ctl_i.pl_data [92]
    connect \O \pl_data [92]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_93
    connect \I \lpif_ctl_i.pl_data [93]
    connect \O \pl_data [93]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_94
    connect \I \lpif_ctl_i.pl_data [94]
    connect \O \pl_data [94]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_95
    connect \I \lpif_ctl_i.pl_data [95]
    connect \O \pl_data [95]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_96
    connect \I \lpif_ctl_i.pl_data [96]
    connect \O \pl_data [96]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_97
    connect \I \lpif_ctl_i.pl_data [97]
    connect \O \pl_data [97]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_98
    connect \I \lpif_ctl_i.pl_data [98]
    connect \O \pl_data [98]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_data_99
    connect \I \lpif_ctl_i.pl_data [99]
    connect \O \pl_data [99]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_err_pipestg
    connect \I 1'0
    connect \O \pl_err_pipestg
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_error
    connect \I 1'0
    connect \O \pl_error
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_exit_cg_req
    connect \I \lpif_lsm_i.pl_exit_cg_req
    connect \O \pl_exit_cg_req
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_inband_pres
    connect \I \lpif_prot_neg_i.pl_inband_pres
    connect \O \pl_inband_pres
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_lnk_cfg
    connect \I \lpif_ctl_i.pl_lnk_cfg [2]
    connect \O \pl_lnk_cfg [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_lnk_cfg_1
    connect \I 1'0
    connect \O \pl_lnk_cfg [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_lnk_cfg_2
    connect \I \lpif_ctl_i.pl_lnk_cfg [2]
    connect \O \pl_lnk_cfg [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_lnk_up
    connect \I \lpif_lsm_i.pl_lnk_up
    connect \O \pl_lnk_up
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_phyinl1
    connect \I $iopadmap$pl_phyinl1
    connect \O \pl_phyinl1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_phyinl2
    connect \I $iopadmap$pl_phyinl2
    connect \O \pl_phyinl2
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_phyinrecenter
    connect \I $iopadmap$pl_phyinrecenter
    connect \O \pl_phyinrecenter
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_portmode
    connect \I \lpif_prot_neg_i.pl_inband_pres
    connect \O \pl_portmode
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_portmode_val
    connect \I \lpif_prot_neg_i.pl_inband_pres
    connect \O \pl_portmode_val
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_protocol
    connect \I \lpif_prot_neg_i.pl_protocol [1]
    connect \O \pl_protocol [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_protocol_1
    connect \I \lpif_prot_neg_i.pl_protocol [1]
    connect \O \pl_protocol [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_protocol_2
    connect \I \lpif_prot_neg_i.pl_protocol [2]
    connect \O \pl_protocol [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_protocol_vld
    connect \I \lpif_prot_neg_i.pl_protocol_vld
    connect \O \pl_protocol_vld
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_ptm_rx_delay
    connect \I 1'0
    connect \O \pl_ptm_rx_delay [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_ptm_rx_delay_1
    connect \I 1'1
    connect \O \pl_ptm_rx_delay [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_ptm_rx_delay_2
    connect \I 1'0
    connect \O \pl_ptm_rx_delay [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_ptm_rx_delay_3
    connect \I 1'0
    connect \O \pl_ptm_rx_delay [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_ptm_rx_delay_4
    connect \I 1'0
    connect \O \pl_ptm_rx_delay [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_ptm_rx_delay_5
    connect \I 1'0
    connect \O \pl_ptm_rx_delay [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_ptm_rx_delay_6
    connect \I 1'0
    connect \O \pl_ptm_rx_delay [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_ptm_rx_delay_7
    connect \I 1'0
    connect \O \pl_ptm_rx_delay [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_quiesce
    connect \I 1'0
    connect \O \pl_quiesce
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_rxframe_errmask
    connect \I 1'0
    connect \O \pl_rxframe_errmask
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_set_lnkeqreq
    connect \I 1'0
    connect \O \pl_set_lnkeqreq [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_set_lnkeqreq_1
    connect \I 1'0
    connect \O \pl_set_lnkeqreq [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_set_lnkeqreq_2
    connect \I 1'0
    connect \O \pl_set_lnkeqreq [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_setlabs
    connect \I 1'0
    connect \O \pl_setlabs
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_setlbms
    connect \I 1'0
    connect \O \pl_setlbms
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_speedmode
    connect \I 1'0
    connect \O \pl_speedmode [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_speedmode_1
    connect \I 1'0
    connect \O \pl_speedmode [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_speedmode_2
    connect \I \lpif_ctl_i.pl_speedmode [2]
    connect \O \pl_speedmode [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stallreq
    connect \I \lpif_lsm_i.pl_stallreq
    connect \O \pl_stallreq
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_state_sts
    connect \I \lpif_lsm_i.pl_state_sts [0]
    connect \O \pl_state_sts [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_state_sts_1
    connect \I \lpif_lsm_i.pl_state_sts [1]
    connect \O \pl_state_sts [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_state_sts_2
    connect \I \lpif_lsm_i.pl_state_sts [2]
    connect \O \pl_state_sts [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_state_sts_3
    connect \I \lpif_lsm_i.pl_state_sts [3]
    connect \O \pl_state_sts [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stream
    connect \I \lpif_ctl_i.pl_stream [0]
    connect \O \pl_stream [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stream_1
    connect \I \lpif_ctl_i.pl_stream [1]
    connect \O \pl_stream [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stream_2
    connect \I 1'0
    connect \O \pl_stream [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stream_3
    connect \I 1'0
    connect \O \pl_stream [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stream_4
    connect \I 1'0
    connect \O \pl_stream [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stream_5
    connect \I 1'0
    connect \O \pl_stream [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stream_6
    connect \I 1'0
    connect \O \pl_stream [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_stream_7
    connect \I 1'0
    connect \O \pl_stream [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_surprise_lnk_down
    connect \I 1'0
    connect \O \pl_surprise_lnk_down
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp
    connect \I \lpif_ctl_i.lp_tmstmp_delay[4]
    connect \O \pl_tmstmp
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp_stream
    connect \I \lpif_ctl_i.lp_tmstmp_stream_delay[4] [0]
    connect \O \pl_tmstmp_stream [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp_stream_1
    connect \I \lpif_ctl_i.lp_tmstmp_stream_delay[4] [1]
    connect \O \pl_tmstmp_stream [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp_stream_2
    connect \I \lpif_ctl_i.lp_tmstmp_stream_delay[4] [2]
    connect \O \pl_tmstmp_stream [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp_stream_3
    connect \I \lpif_ctl_i.lp_tmstmp_stream_delay[4] [3]
    connect \O \pl_tmstmp_stream [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp_stream_4
    connect \I \lpif_ctl_i.lp_tmstmp_stream_delay[4] [4]
    connect \O \pl_tmstmp_stream [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp_stream_5
    connect \I \lpif_ctl_i.lp_tmstmp_stream_delay[4] [5]
    connect \O \pl_tmstmp_stream [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp_stream_6
    connect \I \lpif_ctl_i.lp_tmstmp_stream_delay[4] [6]
    connect \O \pl_tmstmp_stream [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_tmstmp_stream_7
    connect \I \lpif_ctl_i.lp_tmstmp_stream_delay[4] [7]
    connect \O \pl_tmstmp_stream [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_trainerror
    connect \I 1'0
    connect \O \pl_trainerror
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_trdy
    connect \I \lpif_ctl_i.pl_trdy
    connect \O \pl_trdy
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_valid
    connect \I \lpif_ctl_i.pl_valid
    connect \O \pl_valid
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.pl_wake_ack
    connect \I \lpif_lsm_i.pl_wake_ack
    connect \O \pl_wake_ack
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.power_on_reset
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \power_on_reset [0]
    connect \O $iopadmap$power_on_reset [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.power_on_reset_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \power_on_reset [1]
    connect \O $iopadmap$power_on_reset [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.power_on_reset_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \power_on_reset [2]
    connect \O $iopadmap$power_on_reset [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.power_on_reset_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \power_on_reset [3]
    connect \O $iopadmap$power_on_reset [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rden_dly
    connect \I 1'0
    connect \O \rden_dly [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rden_dly_1
    connect \I 1'0
    connect \O \rden_dly [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rden_dly_2
    connect \I 1'0
    connect \O \rden_dly [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.remote_rate
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \remote_rate [0]
    connect \O $iopadmap$remote_rate [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.remote_rate_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \remote_rate [1]
    connect \O $iopadmap$remote_rate [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.reset
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \reset
    connect \O $iopadmap$reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_online
    connect \I \lpif_ctl_i.rx_online
    connect \O \rx_online
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel
    connect \I 1'0
    connect \O \rx_stb_bit_sel [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_1
    connect \I 1'1
    connect \O \rx_stb_bit_sel [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_10
    connect \I 1'0
    connect \O \rx_stb_bit_sel [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_11
    connect \I 1'0
    connect \O \rx_stb_bit_sel [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_12
    connect \I 1'0
    connect \O \rx_stb_bit_sel [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_13
    connect \I 1'0
    connect \O \rx_stb_bit_sel [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_14
    connect \I 1'0
    connect \O \rx_stb_bit_sel [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_15
    connect \I 1'0
    connect \O \rx_stb_bit_sel [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_16
    connect \I 1'0
    connect \O \rx_stb_bit_sel [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_17
    connect \I 1'0
    connect \O \rx_stb_bit_sel [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_18
    connect \I 1'0
    connect \O \rx_stb_bit_sel [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_19
    connect \I 1'0
    connect \O \rx_stb_bit_sel [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_2
    connect \I 1'0
    connect \O \rx_stb_bit_sel [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_20
    connect \I 1'0
    connect \O \rx_stb_bit_sel [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_21
    connect \I 1'0
    connect \O \rx_stb_bit_sel [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_22
    connect \I 1'0
    connect \O \rx_stb_bit_sel [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_23
    connect \I 1'0
    connect \O \rx_stb_bit_sel [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_24
    connect \I 1'0
    connect \O \rx_stb_bit_sel [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_25
    connect \I 1'0
    connect \O \rx_stb_bit_sel [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_26
    connect \I 1'0
    connect \O \rx_stb_bit_sel [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_27
    connect \I 1'0
    connect \O \rx_stb_bit_sel [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_28
    connect \I 1'0
    connect \O \rx_stb_bit_sel [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_29
    connect \I 1'0
    connect \O \rx_stb_bit_sel [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_3
    connect \I 1'0
    connect \O \rx_stb_bit_sel [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_30
    connect \I 1'0
    connect \O \rx_stb_bit_sel [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_31
    connect \I 1'0
    connect \O \rx_stb_bit_sel [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_32
    connect \I 1'0
    connect \O \rx_stb_bit_sel [32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_33
    connect \I 1'0
    connect \O \rx_stb_bit_sel [33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_34
    connect \I 1'0
    connect \O \rx_stb_bit_sel [34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_35
    connect \I 1'0
    connect \O \rx_stb_bit_sel [35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_36
    connect \I 1'0
    connect \O \rx_stb_bit_sel [36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_37
    connect \I 1'0
    connect \O \rx_stb_bit_sel [37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_38
    connect \I 1'0
    connect \O \rx_stb_bit_sel [38]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_39
    connect \I 1'0
    connect \O \rx_stb_bit_sel [39]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_4
    connect \I 1'0
    connect \O \rx_stb_bit_sel [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_5
    connect \I 1'0
    connect \O \rx_stb_bit_sel [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_6
    connect \I 1'0
    connect \O \rx_stb_bit_sel [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_7
    connect \I 1'0
    connect \O \rx_stb_bit_sel [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_8
    connect \I 1'0
    connect \O \rx_stb_bit_sel [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_bit_sel_9
    connect \I 1'0
    connect \O \rx_stb_bit_sel [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv
    connect \I 1'0
    connect \O \rx_stb_intv [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_1
    connect \I 1'0
    connect \O \rx_stb_intv [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_10
    connect \I 1'0
    connect \O \rx_stb_intv [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_11
    connect \I 1'0
    connect \O \rx_stb_intv [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_12
    connect \I 1'0
    connect \O \rx_stb_intv [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_13
    connect \I 1'0
    connect \O \rx_stb_intv [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_14
    connect \I 1'0
    connect \O \rx_stb_intv [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_15
    connect \I 1'0
    connect \O \rx_stb_intv [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_2
    connect \I 1'0
    connect \O \rx_stb_intv [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_3
    connect \I 1'1
    connect \O \rx_stb_intv [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_4
    connect \I 1'1
    connect \O \rx_stb_intv [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_5
    connect \I 1'0
    connect \O \rx_stb_intv [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_6
    connect \I 1'0
    connect \O \rx_stb_intv [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_7
    connect \I 1'0
    connect \O \rx_stb_intv [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_8
    connect \I 1'0
    connect \O \rx_stb_intv [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_intv_9
    connect \I 1'0
    connect \O \rx_stb_intv [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_wd_sel
    connect \I 1'1
    connect \O \rx_stb_wd_sel [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_wd_sel_1
    connect \I 1'0
    connect \O \rx_stb_wd_sel [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_wd_sel_2
    connect \I 1'0
    connect \O \rx_stb_wd_sel [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_wd_sel_3
    connect \I 1'0
    connect \O \rx_stb_wd_sel [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_wd_sel_4
    connect \I 1'0
    connect \O \rx_stb_wd_sel [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_wd_sel_5
    connect \I 1'0
    connect \O \rx_stb_wd_sel [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_wd_sel_6
    connect \I 1'0
    connect \O \rx_stb_wd_sel [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.rx_stb_wd_sel_7
    connect \I 1'0
    connect \O \rx_stb_wd_sel [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.sl_rx_transfer_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \sl_rx_transfer_en [0]
    connect \O $iopadmap$sl_rx_transfer_en [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.sl_rx_transfer_en_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \sl_rx_transfer_en [1]
    connect \O $iopadmap$sl_rx_transfer_en [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.sl_rx_transfer_en_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \sl_rx_transfer_en [2]
    connect \O $iopadmap$sl_rx_transfer_en [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.sl_rx_transfer_en_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \sl_rx_transfer_en [3]
    connect \O $iopadmap$sl_rx_transfer_en [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.sl_tx_transfer_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \sl_tx_transfer_en [0]
    connect \O $iopadmap$sl_tx_transfer_en [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.sl_tx_transfer_en_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \sl_tx_transfer_en [1]
    connect \O $iopadmap$sl_tx_transfer_en [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.sl_tx_transfer_en_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \sl_tx_transfer_en [2]
    connect \O $iopadmap$sl_tx_transfer_en [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.sl_tx_transfer_en_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \sl_tx_transfer_en [3]
    connect \O $iopadmap$sl_tx_transfer_en [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_online
    connect \I \lpif_ctl_i.rx_online
    connect \O \tx_online
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel
    connect \I 1'0
    connect \O \tx_stb_bit_sel [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_1
    connect \I 1'1
    connect \O \tx_stb_bit_sel [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_10
    connect \I 1'0
    connect \O \tx_stb_bit_sel [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_11
    connect \I 1'0
    connect \O \tx_stb_bit_sel [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_12
    connect \I 1'0
    connect \O \tx_stb_bit_sel [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_13
    connect \I 1'0
    connect \O \tx_stb_bit_sel [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_14
    connect \I 1'0
    connect \O \tx_stb_bit_sel [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_15
    connect \I 1'0
    connect \O \tx_stb_bit_sel [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_16
    connect \I 1'0
    connect \O \tx_stb_bit_sel [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_17
    connect \I 1'0
    connect \O \tx_stb_bit_sel [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_18
    connect \I 1'0
    connect \O \tx_stb_bit_sel [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_19
    connect \I 1'0
    connect \O \tx_stb_bit_sel [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_2
    connect \I 1'0
    connect \O \tx_stb_bit_sel [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_20
    connect \I 1'0
    connect \O \tx_stb_bit_sel [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_21
    connect \I 1'0
    connect \O \tx_stb_bit_sel [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_22
    connect \I 1'0
    connect \O \tx_stb_bit_sel [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_23
    connect \I 1'0
    connect \O \tx_stb_bit_sel [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_24
    connect \I 1'0
    connect \O \tx_stb_bit_sel [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_25
    connect \I 1'0
    connect \O \tx_stb_bit_sel [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_26
    connect \I 1'0
    connect \O \tx_stb_bit_sel [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_27
    connect \I 1'0
    connect \O \tx_stb_bit_sel [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_28
    connect \I 1'0
    connect \O \tx_stb_bit_sel [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_29
    connect \I 1'0
    connect \O \tx_stb_bit_sel [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_3
    connect \I 1'0
    connect \O \tx_stb_bit_sel [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_30
    connect \I 1'0
    connect \O \tx_stb_bit_sel [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_31
    connect \I 1'0
    connect \O \tx_stb_bit_sel [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_32
    connect \I 1'0
    connect \O \tx_stb_bit_sel [32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_33
    connect \I 1'0
    connect \O \tx_stb_bit_sel [33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_34
    connect \I 1'0
    connect \O \tx_stb_bit_sel [34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_35
    connect \I 1'0
    connect \O \tx_stb_bit_sel [35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_36
    connect \I 1'0
    connect \O \tx_stb_bit_sel [36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_37
    connect \I 1'0
    connect \O \tx_stb_bit_sel [37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_38
    connect \I 1'0
    connect \O \tx_stb_bit_sel [38]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_39
    connect \I 1'0
    connect \O \tx_stb_bit_sel [39]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_4
    connect \I 1'0
    connect \O \tx_stb_bit_sel [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_5
    connect \I 1'0
    connect \O \tx_stb_bit_sel [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_6
    connect \I 1'0
    connect \O \tx_stb_bit_sel [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_7
    connect \I 1'0
    connect \O \tx_stb_bit_sel [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_8
    connect \I 1'0
    connect \O \tx_stb_bit_sel [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_bit_sel_9
    connect \I 1'0
    connect \O \tx_stb_bit_sel [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv
    connect \I 1'0
    connect \O \tx_stb_intv [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_1
    connect \I 1'0
    connect \O \tx_stb_intv [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_10
    connect \I 1'0
    connect \O \tx_stb_intv [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_11
    connect \I 1'0
    connect \O \tx_stb_intv [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_12
    connect \I 1'0
    connect \O \tx_stb_intv [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_13
    connect \I 1'0
    connect \O \tx_stb_intv [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_14
    connect \I 1'0
    connect \O \tx_stb_intv [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_15
    connect \I 1'0
    connect \O \tx_stb_intv [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_2
    connect \I 1'0
    connect \O \tx_stb_intv [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_3
    connect \I $iopadmap$tx_stb_intv [3]
    connect \O \tx_stb_intv [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_4
    connect \I $iopadmap$tx_stb_intv [4]
    connect \O \tx_stb_intv [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_5
    connect \I $iopadmap$tx_stb_intv [5]
    connect \O \tx_stb_intv [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_6
    connect \I $iopadmap$tx_stb_intv [6]
    connect \O \tx_stb_intv [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_7
    connect \I 1'0
    connect \O \tx_stb_intv [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_8
    connect \I 1'0
    connect \O \tx_stb_intv [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_intv_9
    connect \I 1'0
    connect \O \tx_stb_intv [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_wd_sel
    connect \I 1'1
    connect \O \tx_stb_wd_sel [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_wd_sel_1
    connect \I 1'0
    connect \O \tx_stb_wd_sel [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_wd_sel_2
    connect \I 1'0
    connect \O \tx_stb_wd_sel [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_wd_sel_3
    connect \I 1'0
    connect \O \tx_stb_wd_sel [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_wd_sel_4
    connect \I 1'0
    connect \O \tx_stb_wd_sel [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_wd_sel_5
    connect \I 1'0
    connect \O \tx_stb_wd_sel [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_wd_sel_6
    connect \I 1'0
    connect \O \tx_stb_wd_sel [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$lpif.tx_stb_wd_sel_7
    connect \I 1'0
    connect \O \tx_stb_wd_sel [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.wa_error
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \wa_error [0]
    connect \O $iopadmap$wa_error [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.wa_error_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \wa_error [1]
    connect \O $iopadmap$wa_error [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.wa_error_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \wa_error [2]
    connect \O $iopadmap$wa_error [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.wa_error_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \wa_error [3]
    connect \O $iopadmap$wa_error [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.wa_error_cnt
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \wa_error_cnt [0]
    connect \O $iopadmap$wa_error_cnt [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.wa_error_cnt_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \wa_error_cnt [1]
    connect \O $iopadmap$wa_error_cnt [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.wa_error_cnt_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \wa_error_cnt [2]
    connect \O $iopadmap$wa_error_cnt [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$lpif.wa_error_cnt_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \wa_error_cnt [3]
    connect \O $iopadmap$wa_error_cnt [3]
  end
  connect { $iopadmap$data_in_f [319:286] $iopadmap$data_in_f [269] $iopadmap$data_in_f [241] $iopadmap$data_in_f [237] $iopadmap$data_in_f [161] $iopadmap$data_in_f [157] $iopadmap$data_in_f [81] $iopadmap$data_in_f [77] $iopadmap$data_in_f [4:0] } { 2'00 \lpif_ctl_i.tx_mrk_userbit_vld 29'00000000000000000000000000000 \lpif_ctl_i.dstrm_valid \lpif_ctl_i.dstrm_crc_valid \lpif_ctl_i.dstrm_dvalid \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit \lpif_ctl_i.tx_mrk_userbit_vld \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit \lpif_ctl_i.tx_mrk_userbit_vld \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit \lpif_ctl_i.tx_mrk_userbit_vld \lpif_ctl_i.dstrm_state [3:1] \lpif_txrx_i.genblk6.lpif_txrx_x16_asym2_full_master_top_i.ll_auto_sync_i.tx_auto_stb_userbit \lpif_ctl_i.dstrm_state [0] }
  connect \lpif_ctl_i.lp_data_beat [3:1] 3'000
  connect \lpif_ctl_i.ns_adapter_rstn [2:0] { \lpif_ctl_i.ns_adapter_rstn [3] \lpif_ctl_i.ns_adapter_rstn [3] \lpif_ctl_i.ns_adapter_rstn [3] }
  connect \lpif_ctl_i.pl_lnk_cfg [1:0] { 1'0 \lpif_ctl_i.pl_lnk_cfg [2] }
  connect \lpif_ctl_i.pl_speedmode [1:0] 2'00
  connect \lpif_ctl_i.pl_stream [7:2] 6'000000
  connect \lpif_ctl_i.syncfifo_i.numfilled_reg [0] \lpif_ctl_i.syncfifo_i.numempty_reg [0]
  connect \lpif_ctl_i.ustrm_data_beat [3:2] 2'00
  connect { \lpif_lpbk_i.dout_lpbk [319:286] \lpif_lpbk_i.dout_lpbk [269] \lpif_lpbk_i.dout_lpbk [241] \lpif_lpbk_i.dout_lpbk [237] \lpif_lpbk_i.dout_lpbk [161] \lpif_lpbk_i.dout_lpbk [157] \lpif_lpbk_i.dout_lpbk [81] \lpif_lpbk_i.dout_lpbk [77] \lpif_lpbk_i.dout_lpbk [8:7] \lpif_lpbk_i.dout_lpbk [1] } { 32'x \lpif_ctl_i.ustrm_valid \lpif_ctl_i.d_pl_crc_valid \lpif_ctl_i.ustrm_dvalid 6'x \lpif_prot_neg_i.rmote_ack \lpif_prot_neg_i.rmote_req 1'x }
  connect \lpif_lpbk_i.lclk \lpif_ctl_i.lclk
  connect \lpif_lsm_i.lclk \lpif_ctl_i.lclk
  connect \lpif_lsm_i.lsm_speedmode [1:0] 2'00
  connect \lpif_pipeline_i.lclk \lpif_ctl_i.lclk
  connect \lpif_prot_neg_i.lclk \lpif_ctl_i.lclk
  connect \lpif_prot_neg_i.pl_protocol [0] \lpif_prot_neg_i.pl_protocol [1]
  connect \lpif_prot_neg_i.state_reg [3] \lpif_lsm_i.ctl_link_up
  connect \lpif_txrx_i.marker_gen_i.user_marker { 3'000 \lpif_ctl_i.tx_mrk_userbit_vld }
  connect { $iopadmap$tx_stb_intv [15:7] $iopadmap$tx_stb_intv [2:0] } 12'000000000000
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
