// Seed: 687932901
module module_0;
  tri1 id_1;
  assign id_1 = -1 - -1;
  logic id_2, id_3;
  integer id_4;
  initial #id_5 id_2 = #1 id_5[-1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
