
quadrocopter_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036c8  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08003808  08003808  00013808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003878  08003878  00013878  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800387c  0800387c  0001387c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000003c  20000000  08003880  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ac  2000003c  080038bc  0002003c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200000e8  080038bc  000200e8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000075cf  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015a4  00000000  00000000  00027634  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000930  00000000  00000000  00028bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000838  00000000  00000000  00029508  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000033fb  00000000  00000000  00029d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002872  00000000  00000000  0002d13b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002f9ad  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000267c  00000000  00000000  0002fa2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000320a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000003c 	.word	0x2000003c
 800015c:	00000000 	.word	0x00000000
 8000160:	080037f0 	.word	0x080037f0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000040 	.word	0x20000040
 800017c:	080037f0 	.word	0x080037f0

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002be:	f1a4 0401 	sub.w	r4, r4, #1
 80002c2:	d1e9      	bne.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f092 0f00 	teq	r2, #0
 800046a:	bf14      	ite	ne
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	4770      	bxeq	lr
 8000472:	b530      	push	{r4, r5, lr}
 8000474:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000480:	e720      	b.n	80002c4 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_ul2d>:
 8000484:	ea50 0201 	orrs.w	r2, r0, r1
 8000488:	bf08      	it	eq
 800048a:	4770      	bxeq	lr
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	f04f 0500 	mov.w	r5, #0
 8000492:	e00a      	b.n	80004aa <__aeabi_l2d+0x16>

08000494 <__aeabi_l2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004a2:	d502      	bpl.n	80004aa <__aeabi_l2d+0x16>
 80004a4:	4240      	negs	r0, r0
 80004a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b6:	f43f aedc 	beq.w	8000272 <__adddf3+0xe6>
 80004ba:	f04f 0203 	mov.w	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004d2:	f1c2 0320 	rsb	r3, r2, #32
 80004d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004da:	fa20 f002 	lsr.w	r0, r0, r2
 80004de:	fa01 fe03 	lsl.w	lr, r1, r3
 80004e2:	ea40 000e 	orr.w	r0, r0, lr
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	4414      	add	r4, r2
 80004ec:	e6c1      	b.n	8000272 <__adddf3+0xe6>
 80004ee:	bf00      	nop

080004f0 <__aeabi_dmul>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fe:	bf1d      	ittte	ne
 8000500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000504:	ea94 0f0c 	teqne	r4, ip
 8000508:	ea95 0f0c 	teqne	r5, ip
 800050c:	f000 f8de 	bleq	80006cc <__aeabi_dmul+0x1dc>
 8000510:	442c      	add	r4, r5
 8000512:	ea81 0603 	eor.w	r6, r1, r3
 8000516:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800051a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000522:	bf18      	it	ne
 8000524:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000528:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800052c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000530:	d038      	beq.n	80005a4 <__aeabi_dmul+0xb4>
 8000532:	fba0 ce02 	umull	ip, lr, r0, r2
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000542:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000546:	f04f 0600 	mov.w	r6, #0
 800054a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054e:	f09c 0f00 	teq	ip, #0
 8000552:	bf18      	it	ne
 8000554:	f04e 0e01 	orrne.w	lr, lr, #1
 8000558:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800055c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000560:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000564:	d204      	bcs.n	8000570 <__aeabi_dmul+0x80>
 8000566:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800056a:	416d      	adcs	r5, r5
 800056c:	eb46 0606 	adc.w	r6, r6, r6
 8000570:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000574:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000578:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800057c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000580:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000584:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000588:	bf88      	it	hi
 800058a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058e:	d81e      	bhi.n	80005ce <__aeabi_dmul+0xde>
 8000590:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a8:	ea46 0101 	orr.w	r1, r6, r1
 80005ac:	ea40 0002 	orr.w	r0, r0, r2
 80005b0:	ea81 0103 	eor.w	r1, r1, r3
 80005b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b8:	bfc2      	ittt	gt
 80005ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005c2:	bd70      	popgt	{r4, r5, r6, pc}
 80005c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c8:	f04f 0e00 	mov.w	lr, #0
 80005cc:	3c01      	subs	r4, #1
 80005ce:	f300 80ab 	bgt.w	8000728 <__aeabi_dmul+0x238>
 80005d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d6:	bfde      	ittt	le
 80005d8:	2000      	movle	r0, #0
 80005da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd70      	pople	{r4, r5, r6, pc}
 80005e0:	f1c4 0400 	rsb	r4, r4, #0
 80005e4:	3c20      	subs	r4, #32
 80005e6:	da35      	bge.n	8000654 <__aeabi_dmul+0x164>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc1b      	bgt.n	8000624 <__aeabi_dmul+0x134>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0520 	rsb	r5, r4, #32
 80005f4:	fa00 f305 	lsl.w	r3, r0, r5
 80005f8:	fa20 f004 	lsr.w	r0, r0, r4
 80005fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000600:	ea40 0002 	orr.w	r0, r0, r2
 8000604:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	fa21 f604 	lsr.w	r6, r1, r4
 8000614:	eb42 0106 	adc.w	r1, r2, r6
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 040c 	rsb	r4, r4, #12
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f304 	lsl.w	r3, r0, r4
 8000630:	fa20 f005 	lsr.w	r0, r0, r5
 8000634:	fa01 f204 	lsl.w	r2, r1, r4
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000644:	f141 0100 	adc.w	r1, r1, #0
 8000648:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800064c:	bf08      	it	eq
 800064e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f205 	lsl.w	r2, r0, r5
 800065c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000660:	fa20 f304 	lsr.w	r3, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea43 0302 	orr.w	r3, r3, r2
 800066c:	fa21 f004 	lsr.w	r0, r1, r4
 8000670:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000674:	fa21 f204 	lsr.w	r2, r1, r4
 8000678:	ea20 0002 	bic.w	r0, r0, r2
 800067c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f094 0f00 	teq	r4, #0
 8000690:	d10f      	bne.n	80006b2 <__aeabi_dmul+0x1c2>
 8000692:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000696:	0040      	lsls	r0, r0, #1
 8000698:	eb41 0101 	adc.w	r1, r1, r1
 800069c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3c01      	subeq	r4, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1a6>
 80006a6:	ea41 0106 	orr.w	r1, r1, r6
 80006aa:	f095 0f00 	teq	r5, #0
 80006ae:	bf18      	it	ne
 80006b0:	4770      	bxne	lr
 80006b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	eb43 0303 	adc.w	r3, r3, r3
 80006bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c0:	bf08      	it	eq
 80006c2:	3d01      	subeq	r5, #1
 80006c4:	d0f7      	beq.n	80006b6 <__aeabi_dmul+0x1c6>
 80006c6:	ea43 0306 	orr.w	r3, r3, r6
 80006ca:	4770      	bx	lr
 80006cc:	ea94 0f0c 	teq	r4, ip
 80006d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d4:	bf18      	it	ne
 80006d6:	ea95 0f0c 	teqne	r5, ip
 80006da:	d00c      	beq.n	80006f6 <__aeabi_dmul+0x206>
 80006dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e0:	bf18      	it	ne
 80006e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e6:	d1d1      	bne.n	800068c <__aeabi_dmul+0x19c>
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	f04f 0000 	mov.w	r0, #0
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fa:	bf06      	itte	eq
 80006fc:	4610      	moveq	r0, r2
 80006fe:	4619      	moveq	r1, r3
 8000700:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000704:	d019      	beq.n	800073a <__aeabi_dmul+0x24a>
 8000706:	ea94 0f0c 	teq	r4, ip
 800070a:	d102      	bne.n	8000712 <__aeabi_dmul+0x222>
 800070c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000710:	d113      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000712:	ea95 0f0c 	teq	r5, ip
 8000716:	d105      	bne.n	8000724 <__aeabi_dmul+0x234>
 8000718:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800071c:	bf1c      	itt	ne
 800071e:	4610      	movne	r0, r2
 8000720:	4619      	movne	r1, r3
 8000722:	d10a      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000724:	ea81 0103 	eor.w	r1, r1, r3
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	bd70      	pop	{r4, r5, r6, pc}
 800073a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000742:	bd70      	pop	{r4, r5, r6, pc}

08000744 <__aeabi_ddiv>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800074a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000752:	bf1d      	ittte	ne
 8000754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000758:	ea94 0f0c 	teqne	r4, ip
 800075c:	ea95 0f0c 	teqne	r5, ip
 8000760:	f000 f8a7 	bleq	80008b2 <__aeabi_ddiv+0x16e>
 8000764:	eba4 0405 	sub.w	r4, r4, r5
 8000768:	ea81 0e03 	eor.w	lr, r1, r3
 800076c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000770:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000774:	f000 8088 	beq.w	8000888 <__aeabi_ddiv+0x144>
 8000778:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800077c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000780:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000784:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000788:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800078c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000790:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000794:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000798:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800079c:	429d      	cmp	r5, r3
 800079e:	bf08      	it	eq
 80007a0:	4296      	cmpeq	r6, r2
 80007a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007aa:	d202      	bcs.n	80007b2 <__aeabi_ddiv+0x6e>
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	1ab6      	subs	r6, r6, r2
 80007b4:	eb65 0503 	sbc.w	r5, r5, r3
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000820:	ea55 0e06 	orrs.w	lr, r5, r6
 8000824:	d018      	beq.n	8000858 <__aeabi_ddiv+0x114>
 8000826:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800082a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000832:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000836:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800083a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000842:	d1c0      	bne.n	80007c6 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	d10b      	bne.n	8000862 <__aeabi_ddiv+0x11e>
 800084a:	ea41 0100 	orr.w	r1, r1, r0
 800084e:	f04f 0000 	mov.w	r0, #0
 8000852:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000856:	e7b6      	b.n	80007c6 <__aeabi_ddiv+0x82>
 8000858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800085c:	bf04      	itt	eq
 800085e:	4301      	orreq	r1, r0
 8000860:	2000      	moveq	r0, #0
 8000862:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000866:	bf88      	it	hi
 8000868:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800086c:	f63f aeaf 	bhi.w	80005ce <__aeabi_dmul+0xde>
 8000870:	ebb5 0c03 	subs.w	ip, r5, r3
 8000874:	bf04      	itt	eq
 8000876:	ebb6 0c02 	subseq.w	ip, r6, r2
 800087a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087e:	f150 0000 	adcs.w	r0, r0, #0
 8000882:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800088c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000890:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000894:	bfc2      	ittt	gt
 8000896:	ebd4 050c 	rsbsgt	r5, r4, ip
 800089a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089e:	bd70      	popgt	{r4, r5, r6, pc}
 80008a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a4:	f04f 0e00 	mov.w	lr, #0
 80008a8:	3c01      	subs	r4, #1
 80008aa:	e690      	b.n	80005ce <__aeabi_dmul+0xde>
 80008ac:	ea45 0e06 	orr.w	lr, r5, r6
 80008b0:	e68d      	b.n	80005ce <__aeabi_dmul+0xde>
 80008b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b6:	ea94 0f0c 	teq	r4, ip
 80008ba:	bf08      	it	eq
 80008bc:	ea95 0f0c 	teqeq	r5, ip
 80008c0:	f43f af3b 	beq.w	800073a <__aeabi_dmul+0x24a>
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	d10a      	bne.n	80008e0 <__aeabi_ddiv+0x19c>
 80008ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ce:	f47f af34 	bne.w	800073a <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	f47f af25 	bne.w	8000724 <__aeabi_dmul+0x234>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e72c      	b.n	800073a <__aeabi_dmul+0x24a>
 80008e0:	ea95 0f0c 	teq	r5, ip
 80008e4:	d106      	bne.n	80008f4 <__aeabi_ddiv+0x1b0>
 80008e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ea:	f43f aefd 	beq.w	80006e8 <__aeabi_dmul+0x1f8>
 80008ee:	4610      	mov	r0, r2
 80008f0:	4619      	mov	r1, r3
 80008f2:	e722      	b.n	800073a <__aeabi_dmul+0x24a>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	f47f aec5 	bne.w	800068c <__aeabi_dmul+0x19c>
 8000902:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000906:	f47f af0d 	bne.w	8000724 <__aeabi_dmul+0x234>
 800090a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090e:	f47f aeeb 	bne.w	80006e8 <__aeabi_dmul+0x1f8>
 8000912:	e712      	b.n	800073a <__aeabi_dmul+0x24a>

08000914 <__aeabi_d2f>:
 8000914:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000918:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800091c:	bf24      	itt	cs
 800091e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000922:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000926:	d90d      	bls.n	8000944 <__aeabi_d2f+0x30>
 8000928:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800092c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000930:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000934:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000938:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800093c:	bf08      	it	eq
 800093e:	f020 0001 	biceq.w	r0, r0, #1
 8000942:	4770      	bx	lr
 8000944:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000948:	d121      	bne.n	800098e <__aeabi_d2f+0x7a>
 800094a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800094e:	bfbc      	itt	lt
 8000950:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000954:	4770      	bxlt	lr
 8000956:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800095e:	f1c2 0218 	rsb	r2, r2, #24
 8000962:	f1c2 0c20 	rsb	ip, r2, #32
 8000966:	fa10 f30c 	lsls.w	r3, r0, ip
 800096a:	fa20 f002 	lsr.w	r0, r0, r2
 800096e:	bf18      	it	ne
 8000970:	f040 0001 	orrne.w	r0, r0, #1
 8000974:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000978:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800097c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000980:	ea40 000c 	orr.w	r0, r0, ip
 8000984:	fa23 f302 	lsr.w	r3, r3, r2
 8000988:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800098c:	e7cc      	b.n	8000928 <__aeabi_d2f+0x14>
 800098e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000992:	d107      	bne.n	80009a4 <__aeabi_d2f+0x90>
 8000994:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000998:	bf1e      	ittt	ne
 800099a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800099e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009a2:	4770      	bxne	lr
 80009a4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009a8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_frsub>:
 80009b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80009b8:	e002      	b.n	80009c0 <__addsf3>
 80009ba:	bf00      	nop

080009bc <__aeabi_fsub>:
 80009bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080009c0 <__addsf3>:
 80009c0:	0042      	lsls	r2, r0, #1
 80009c2:	bf1f      	itttt	ne
 80009c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009c8:	ea92 0f03 	teqne	r2, r3
 80009cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009d4:	d06a      	beq.n	8000aac <__addsf3+0xec>
 80009d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009de:	bfc1      	itttt	gt
 80009e0:	18d2      	addgt	r2, r2, r3
 80009e2:	4041      	eorgt	r1, r0
 80009e4:	4048      	eorgt	r0, r1
 80009e6:	4041      	eorgt	r1, r0
 80009e8:	bfb8      	it	lt
 80009ea:	425b      	neglt	r3, r3
 80009ec:	2b19      	cmp	r3, #25
 80009ee:	bf88      	it	hi
 80009f0:	4770      	bxhi	lr
 80009f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009fe:	bf18      	it	ne
 8000a00:	4240      	negne	r0, r0
 8000a02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a06:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a0a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a0e:	bf18      	it	ne
 8000a10:	4249      	negne	r1, r1
 8000a12:	ea92 0f03 	teq	r2, r3
 8000a16:	d03f      	beq.n	8000a98 <__addsf3+0xd8>
 8000a18:	f1a2 0201 	sub.w	r2, r2, #1
 8000a1c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a20:	eb10 000c 	adds.w	r0, r0, ip
 8000a24:	f1c3 0320 	rsb	r3, r3, #32
 8000a28:	fa01 f103 	lsl.w	r1, r1, r3
 8000a2c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a30:	d502      	bpl.n	8000a38 <__addsf3+0x78>
 8000a32:	4249      	negs	r1, r1
 8000a34:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a38:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a3c:	d313      	bcc.n	8000a66 <__addsf3+0xa6>
 8000a3e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a42:	d306      	bcc.n	8000a52 <__addsf3+0x92>
 8000a44:	0840      	lsrs	r0, r0, #1
 8000a46:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a4a:	f102 0201 	add.w	r2, r2, #1
 8000a4e:	2afe      	cmp	r2, #254	; 0xfe
 8000a50:	d251      	bcs.n	8000af6 <__addsf3+0x136>
 8000a52:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a5a:	bf08      	it	eq
 8000a5c:	f020 0001 	biceq.w	r0, r0, #1
 8000a60:	ea40 0003 	orr.w	r0, r0, r3
 8000a64:	4770      	bx	lr
 8000a66:	0049      	lsls	r1, r1, #1
 8000a68:	eb40 0000 	adc.w	r0, r0, r0
 8000a6c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a70:	f1a2 0201 	sub.w	r2, r2, #1
 8000a74:	d1ed      	bne.n	8000a52 <__addsf3+0x92>
 8000a76:	fab0 fc80 	clz	ip, r0
 8000a7a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a7e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a82:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a86:	bfaa      	itet	ge
 8000a88:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a8c:	4252      	neglt	r2, r2
 8000a8e:	4318      	orrge	r0, r3
 8000a90:	bfbc      	itt	lt
 8000a92:	40d0      	lsrlt	r0, r2
 8000a94:	4318      	orrlt	r0, r3
 8000a96:	4770      	bx	lr
 8000a98:	f092 0f00 	teq	r2, #0
 8000a9c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000aa0:	bf06      	itte	eq
 8000aa2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000aa6:	3201      	addeq	r2, #1
 8000aa8:	3b01      	subne	r3, #1
 8000aaa:	e7b5      	b.n	8000a18 <__addsf3+0x58>
 8000aac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ab0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ab4:	bf18      	it	ne
 8000ab6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aba:	d021      	beq.n	8000b00 <__addsf3+0x140>
 8000abc:	ea92 0f03 	teq	r2, r3
 8000ac0:	d004      	beq.n	8000acc <__addsf3+0x10c>
 8000ac2:	f092 0f00 	teq	r2, #0
 8000ac6:	bf08      	it	eq
 8000ac8:	4608      	moveq	r0, r1
 8000aca:	4770      	bx	lr
 8000acc:	ea90 0f01 	teq	r0, r1
 8000ad0:	bf1c      	itt	ne
 8000ad2:	2000      	movne	r0, #0
 8000ad4:	4770      	bxne	lr
 8000ad6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ada:	d104      	bne.n	8000ae6 <__addsf3+0x126>
 8000adc:	0040      	lsls	r0, r0, #1
 8000ade:	bf28      	it	cs
 8000ae0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ae4:	4770      	bx	lr
 8000ae6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000aea:	bf3c      	itt	cc
 8000aec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000af0:	4770      	bxcc	lr
 8000af2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000af6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000afa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000afe:	4770      	bx	lr
 8000b00:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b04:	bf16      	itet	ne
 8000b06:	4608      	movne	r0, r1
 8000b08:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b0c:	4601      	movne	r1, r0
 8000b0e:	0242      	lsls	r2, r0, #9
 8000b10:	bf06      	itte	eq
 8000b12:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b16:	ea90 0f01 	teqeq	r0, r1
 8000b1a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_ui2f>:
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e004      	b.n	8000b30 <__aeabi_i2f+0x8>
 8000b26:	bf00      	nop

08000b28 <__aeabi_i2f>:
 8000b28:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b2c:	bf48      	it	mi
 8000b2e:	4240      	negmi	r0, r0
 8000b30:	ea5f 0c00 	movs.w	ip, r0
 8000b34:	bf08      	it	eq
 8000b36:	4770      	bxeq	lr
 8000b38:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b3c:	4601      	mov	r1, r0
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	e01c      	b.n	8000b7e <__aeabi_l2f+0x2a>

08000b44 <__aeabi_ul2f>:
 8000b44:	ea50 0201 	orrs.w	r2, r0, r1
 8000b48:	bf08      	it	eq
 8000b4a:	4770      	bxeq	lr
 8000b4c:	f04f 0300 	mov.w	r3, #0
 8000b50:	e00a      	b.n	8000b68 <__aeabi_l2f+0x14>
 8000b52:	bf00      	nop

08000b54 <__aeabi_l2f>:
 8000b54:	ea50 0201 	orrs.w	r2, r0, r1
 8000b58:	bf08      	it	eq
 8000b5a:	4770      	bxeq	lr
 8000b5c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b60:	d502      	bpl.n	8000b68 <__aeabi_l2f+0x14>
 8000b62:	4240      	negs	r0, r0
 8000b64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b68:	ea5f 0c01 	movs.w	ip, r1
 8000b6c:	bf02      	ittt	eq
 8000b6e:	4684      	moveq	ip, r0
 8000b70:	4601      	moveq	r1, r0
 8000b72:	2000      	moveq	r0, #0
 8000b74:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b78:	bf08      	it	eq
 8000b7a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b7e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b82:	fabc f28c 	clz	r2, ip
 8000b86:	3a08      	subs	r2, #8
 8000b88:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b8c:	db10      	blt.n	8000bb0 <__aeabi_l2f+0x5c>
 8000b8e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b92:	4463      	add	r3, ip
 8000b94:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b98:	f1c2 0220 	rsb	r2, r2, #32
 8000b9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ba0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ba4:	eb43 0002 	adc.w	r0, r3, r2
 8000ba8:	bf08      	it	eq
 8000baa:	f020 0001 	biceq.w	r0, r0, #1
 8000bae:	4770      	bx	lr
 8000bb0:	f102 0220 	add.w	r2, r2, #32
 8000bb4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bb8:	f1c2 0220 	rsb	r2, r2, #32
 8000bbc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000bc0:	fa21 f202 	lsr.w	r2, r1, r2
 8000bc4:	eb43 0002 	adc.w	r0, r3, r2
 8000bc8:	bf08      	it	eq
 8000bca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bce:	4770      	bx	lr

08000bd0 <__aeabi_fmul>:
 8000bd0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bd8:	bf1e      	ittt	ne
 8000bda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bde:	ea92 0f0c 	teqne	r2, ip
 8000be2:	ea93 0f0c 	teqne	r3, ip
 8000be6:	d06f      	beq.n	8000cc8 <__aeabi_fmul+0xf8>
 8000be8:	441a      	add	r2, r3
 8000bea:	ea80 0c01 	eor.w	ip, r0, r1
 8000bee:	0240      	lsls	r0, r0, #9
 8000bf0:	bf18      	it	ne
 8000bf2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bf6:	d01e      	beq.n	8000c36 <__aeabi_fmul+0x66>
 8000bf8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bfc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c00:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c04:	fba0 3101 	umull	r3, r1, r0, r1
 8000c08:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c0c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c10:	bf3e      	ittt	cc
 8000c12:	0049      	lslcc	r1, r1, #1
 8000c14:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c18:	005b      	lslcc	r3, r3, #1
 8000c1a:	ea40 0001 	orr.w	r0, r0, r1
 8000c1e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c22:	2afd      	cmp	r2, #253	; 0xfd
 8000c24:	d81d      	bhi.n	8000c62 <__aeabi_fmul+0x92>
 8000c26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c2e:	bf08      	it	eq
 8000c30:	f020 0001 	biceq.w	r0, r0, #1
 8000c34:	4770      	bx	lr
 8000c36:	f090 0f00 	teq	r0, #0
 8000c3a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c3e:	bf08      	it	eq
 8000c40:	0249      	lsleq	r1, r1, #9
 8000c42:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c46:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c4a:	3a7f      	subs	r2, #127	; 0x7f
 8000c4c:	bfc2      	ittt	gt
 8000c4e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c52:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c56:	4770      	bxgt	lr
 8000c58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5c:	f04f 0300 	mov.w	r3, #0
 8000c60:	3a01      	subs	r2, #1
 8000c62:	dc5d      	bgt.n	8000d20 <__aeabi_fmul+0x150>
 8000c64:	f112 0f19 	cmn.w	r2, #25
 8000c68:	bfdc      	itt	le
 8000c6a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c6e:	4770      	bxle	lr
 8000c70:	f1c2 0200 	rsb	r2, r2, #0
 8000c74:	0041      	lsls	r1, r0, #1
 8000c76:	fa21 f102 	lsr.w	r1, r1, r2
 8000c7a:	f1c2 0220 	rsb	r2, r2, #32
 8000c7e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c82:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c86:	f140 0000 	adc.w	r0, r0, #0
 8000c8a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c8e:	bf08      	it	eq
 8000c90:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c94:	4770      	bx	lr
 8000c96:	f092 0f00 	teq	r2, #0
 8000c9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c9e:	bf02      	ittt	eq
 8000ca0:	0040      	lsleq	r0, r0, #1
 8000ca2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ca6:	3a01      	subeq	r2, #1
 8000ca8:	d0f9      	beq.n	8000c9e <__aeabi_fmul+0xce>
 8000caa:	ea40 000c 	orr.w	r0, r0, ip
 8000cae:	f093 0f00 	teq	r3, #0
 8000cb2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	bf02      	ittt	eq
 8000cb8:	0049      	lsleq	r1, r1, #1
 8000cba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000cbe:	3b01      	subeq	r3, #1
 8000cc0:	d0f9      	beq.n	8000cb6 <__aeabi_fmul+0xe6>
 8000cc2:	ea41 010c 	orr.w	r1, r1, ip
 8000cc6:	e78f      	b.n	8000be8 <__aeabi_fmul+0x18>
 8000cc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ccc:	ea92 0f0c 	teq	r2, ip
 8000cd0:	bf18      	it	ne
 8000cd2:	ea93 0f0c 	teqne	r3, ip
 8000cd6:	d00a      	beq.n	8000cee <__aeabi_fmul+0x11e>
 8000cd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cdc:	bf18      	it	ne
 8000cde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ce2:	d1d8      	bne.n	8000c96 <__aeabi_fmul+0xc6>
 8000ce4:	ea80 0001 	eor.w	r0, r0, r1
 8000ce8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cec:	4770      	bx	lr
 8000cee:	f090 0f00 	teq	r0, #0
 8000cf2:	bf17      	itett	ne
 8000cf4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cf8:	4608      	moveq	r0, r1
 8000cfa:	f091 0f00 	teqne	r1, #0
 8000cfe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d02:	d014      	beq.n	8000d2e <__aeabi_fmul+0x15e>
 8000d04:	ea92 0f0c 	teq	r2, ip
 8000d08:	d101      	bne.n	8000d0e <__aeabi_fmul+0x13e>
 8000d0a:	0242      	lsls	r2, r0, #9
 8000d0c:	d10f      	bne.n	8000d2e <__aeabi_fmul+0x15e>
 8000d0e:	ea93 0f0c 	teq	r3, ip
 8000d12:	d103      	bne.n	8000d1c <__aeabi_fmul+0x14c>
 8000d14:	024b      	lsls	r3, r1, #9
 8000d16:	bf18      	it	ne
 8000d18:	4608      	movne	r0, r1
 8000d1a:	d108      	bne.n	8000d2e <__aeabi_fmul+0x15e>
 8000d1c:	ea80 0001 	eor.w	r0, r0, r1
 8000d20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d2c:	4770      	bx	lr
 8000d2e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d32:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_fdiv>:
 8000d38:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d40:	bf1e      	ittt	ne
 8000d42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d46:	ea92 0f0c 	teqne	r2, ip
 8000d4a:	ea93 0f0c 	teqne	r3, ip
 8000d4e:	d069      	beq.n	8000e24 <__aeabi_fdiv+0xec>
 8000d50:	eba2 0203 	sub.w	r2, r2, r3
 8000d54:	ea80 0c01 	eor.w	ip, r0, r1
 8000d58:	0249      	lsls	r1, r1, #9
 8000d5a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d5e:	d037      	beq.n	8000dd0 <__aeabi_fdiv+0x98>
 8000d60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d64:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d68:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	428b      	cmp	r3, r1
 8000d72:	bf38      	it	cc
 8000d74:	005b      	lslcc	r3, r3, #1
 8000d76:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d7a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	bf24      	itt	cs
 8000d82:	1a5b      	subcs	r3, r3, r1
 8000d84:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d88:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d8c:	bf24      	itt	cs
 8000d8e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d92:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d96:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d9a:	bf24      	itt	cs
 8000d9c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000da0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000da4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000da8:	bf24      	itt	cs
 8000daa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000dae:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000db2:	011b      	lsls	r3, r3, #4
 8000db4:	bf18      	it	ne
 8000db6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000dba:	d1e0      	bne.n	8000d7e <__aeabi_fdiv+0x46>
 8000dbc:	2afd      	cmp	r2, #253	; 0xfd
 8000dbe:	f63f af50 	bhi.w	8000c62 <__aeabi_fmul+0x92>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dc8:	bf08      	it	eq
 8000dca:	f020 0001 	biceq.w	r0, r0, #1
 8000dce:	4770      	bx	lr
 8000dd0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dd4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dd8:	327f      	adds	r2, #127	; 0x7f
 8000dda:	bfc2      	ittt	gt
 8000ddc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000de0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000de4:	4770      	bxgt	lr
 8000de6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dea:	f04f 0300 	mov.w	r3, #0
 8000dee:	3a01      	subs	r2, #1
 8000df0:	e737      	b.n	8000c62 <__aeabi_fmul+0x92>
 8000df2:	f092 0f00 	teq	r2, #0
 8000df6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dfa:	bf02      	ittt	eq
 8000dfc:	0040      	lsleq	r0, r0, #1
 8000dfe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e02:	3a01      	subeq	r2, #1
 8000e04:	d0f9      	beq.n	8000dfa <__aeabi_fdiv+0xc2>
 8000e06:	ea40 000c 	orr.w	r0, r0, ip
 8000e0a:	f093 0f00 	teq	r3, #0
 8000e0e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0049      	lsleq	r1, r1, #1
 8000e16:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e1a:	3b01      	subeq	r3, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fdiv+0xda>
 8000e1e:	ea41 010c 	orr.w	r1, r1, ip
 8000e22:	e795      	b.n	8000d50 <__aeabi_fdiv+0x18>
 8000e24:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e28:	ea92 0f0c 	teq	r2, ip
 8000e2c:	d108      	bne.n	8000e40 <__aeabi_fdiv+0x108>
 8000e2e:	0242      	lsls	r2, r0, #9
 8000e30:	f47f af7d 	bne.w	8000d2e <__aeabi_fmul+0x15e>
 8000e34:	ea93 0f0c 	teq	r3, ip
 8000e38:	f47f af70 	bne.w	8000d1c <__aeabi_fmul+0x14c>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e776      	b.n	8000d2e <__aeabi_fmul+0x15e>
 8000e40:	ea93 0f0c 	teq	r3, ip
 8000e44:	d104      	bne.n	8000e50 <__aeabi_fdiv+0x118>
 8000e46:	024b      	lsls	r3, r1, #9
 8000e48:	f43f af4c 	beq.w	8000ce4 <__aeabi_fmul+0x114>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	e76e      	b.n	8000d2e <__aeabi_fmul+0x15e>
 8000e50:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e54:	bf18      	it	ne
 8000e56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	d1ca      	bne.n	8000df2 <__aeabi_fdiv+0xba>
 8000e5c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e60:	f47f af5c 	bne.w	8000d1c <__aeabi_fmul+0x14c>
 8000e64:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e68:	f47f af3c 	bne.w	8000ce4 <__aeabi_fmul+0x114>
 8000e6c:	e75f      	b.n	8000d2e <__aeabi_fmul+0x15e>
 8000e6e:	bf00      	nop

08000e70 <__gesf2>:
 8000e70:	f04f 3cff 	mov.w	ip, #4294967295
 8000e74:	e006      	b.n	8000e84 <__cmpsf2+0x4>
 8000e76:	bf00      	nop

08000e78 <__lesf2>:
 8000e78:	f04f 0c01 	mov.w	ip, #1
 8000e7c:	e002      	b.n	8000e84 <__cmpsf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__cmpsf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e94:	bf18      	it	ne
 8000e96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e9a:	d011      	beq.n	8000ec0 <__cmpsf2+0x40>
 8000e9c:	b001      	add	sp, #4
 8000e9e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ea2:	bf18      	it	ne
 8000ea4:	ea90 0f01 	teqne	r0, r1
 8000ea8:	bf58      	it	pl
 8000eaa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000eae:	bf88      	it	hi
 8000eb0:	17c8      	asrhi	r0, r1, #31
 8000eb2:	bf38      	it	cc
 8000eb4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000eb8:	bf18      	it	ne
 8000eba:	f040 0001 	orrne.w	r0, r0, #1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ec4:	d102      	bne.n	8000ecc <__cmpsf2+0x4c>
 8000ec6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eca:	d105      	bne.n	8000ed8 <__cmpsf2+0x58>
 8000ecc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ed0:	d1e4      	bne.n	8000e9c <__cmpsf2+0x1c>
 8000ed2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ed6:	d0e1      	beq.n	8000e9c <__cmpsf2+0x1c>
 8000ed8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <__aeabi_cfrcmple>:
 8000ee0:	4684      	mov	ip, r0
 8000ee2:	4608      	mov	r0, r1
 8000ee4:	4661      	mov	r1, ip
 8000ee6:	e7ff      	b.n	8000ee8 <__aeabi_cfcmpeq>

08000ee8 <__aeabi_cfcmpeq>:
 8000ee8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000eea:	f7ff ffc9 	bl	8000e80 <__cmpsf2>
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	bf48      	it	mi
 8000ef2:	f110 0f00 	cmnmi.w	r0, #0
 8000ef6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ef8 <__aeabi_fcmpeq>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff fff4 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f00:	bf0c      	ite	eq
 8000f02:	2001      	moveq	r0, #1
 8000f04:	2000      	movne	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmplt>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffea 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f14:	bf34      	ite	cc
 8000f16:	2001      	movcc	r0, #1
 8000f18:	2000      	movcs	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmple>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffe0 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f28:	bf94      	ite	ls
 8000f2a:	2001      	movls	r0, #1
 8000f2c:	2000      	movhi	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_fcmpge>:
 8000f34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f38:	f7ff ffd2 	bl	8000ee0 <__aeabi_cfrcmple>
 8000f3c:	bf94      	ite	ls
 8000f3e:	2001      	movls	r0, #1
 8000f40:	2000      	movhi	r0, #0
 8000f42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f46:	bf00      	nop

08000f48 <__aeabi_fcmpgt>:
 8000f48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f4c:	f7ff ffc8 	bl	8000ee0 <__aeabi_cfrcmple>
 8000f50:	bf34      	ite	cc
 8000f52:	2001      	movcc	r0, #1
 8000f54:	2000      	movcs	r0, #0
 8000f56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5a:	bf00      	nop

08000f5c <__aeabi_f2iz>:
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f64:	d30f      	bcc.n	8000f86 <__aeabi_f2iz+0x2a>
 8000f66:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f6a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f6e:	d90d      	bls.n	8000f8c <__aeabi_f2iz+0x30>
 8000f70:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f78:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f7c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f80:	bf18      	it	ne
 8000f82:	4240      	negne	r0, r0
 8000f84:	4770      	bx	lr
 8000f86:	f04f 0000 	mov.w	r0, #0
 8000f8a:	4770      	bx	lr
 8000f8c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f90:	d101      	bne.n	8000f96 <__aeabi_f2iz+0x3a>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	d105      	bne.n	8000fa2 <__aeabi_f2iz+0x46>
 8000f96:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f9a:	bf08      	it	eq
 8000f9c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000fa0:	4770      	bx	lr
 8000fa2:	f04f 0000 	mov.w	r0, #0
 8000fa6:	4770      	bx	lr

08000fa8 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000fb0:	4a05      	ldr	r2, [pc, #20]	; (8000fc8 <NVIC_PriorityGroupConfig+0x20>)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fbc:	60d3      	str	r3, [r2, #12]
}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	73fb      	strb	r3, [r7, #15]
 8000fd8:	2300      	movs	r3, #0
 8000fda:	73bb      	strb	r3, [r7, #14]
 8000fdc:	230f      	movs	r3, #15
 8000fde:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	78db      	ldrb	r3, [r3, #3]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d038      	beq.n	800105a <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000fe8:	4b26      	ldr	r3, [pc, #152]	; (8001084 <NVIC_Init+0xb8>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	43db      	mvns	r3, r3
 8000fee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ff2:	0a1b      	lsrs	r3, r3, #8
 8000ff4:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000ff6:	7bfb      	ldrb	r3, [r7, #15]
 8000ff8:	f1c3 0304 	rsb	r3, r3, #4
 8000ffc:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000ffe:	7b7a      	ldrb	r2, [r7, #13]
 8001000:	7bfb      	ldrb	r3, [r7, #15]
 8001002:	fa42 f303 	asr.w	r3, r2, r3
 8001006:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	785b      	ldrb	r3, [r3, #1]
 800100c:	461a      	mov	r2, r3
 800100e:	7bbb      	ldrb	r3, [r7, #14]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	789a      	ldrb	r2, [r3, #2]
 800101a:	7b7b      	ldrb	r3, [r7, #13]
 800101c:	4013      	ands	r3, r2
 800101e:	b2da      	uxtb	r2, r3
 8001020:	7bfb      	ldrb	r3, [r7, #15]
 8001022:	4313      	orrs	r3, r2
 8001024:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	011b      	lsls	r3, r3, #4
 800102a:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800102c:	4a16      	ldr	r2, [pc, #88]	; (8001088 <NVIC_Init+0xbc>)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	4413      	add	r3, r2
 8001034:	7bfa      	ldrb	r2, [r7, #15]
 8001036:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800103a:	4a13      	ldr	r2, [pc, #76]	; (8001088 <NVIC_Init+0xbc>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	095b      	lsrs	r3, r3, #5
 8001042:	b2db      	uxtb	r3, r3
 8001044:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	f003 031f 	and.w	r3, r3, #31
 800104e:	2101      	movs	r1, #1
 8001050:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001054:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001058:	e00f      	b.n	800107a <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800105a:	490b      	ldr	r1, [pc, #44]	; (8001088 <NVIC_Init+0xbc>)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	095b      	lsrs	r3, r3, #5
 8001062:	b2db      	uxtb	r3, r3
 8001064:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	f003 031f 	and.w	r3, r3, #31
 800106e:	2201      	movs	r2, #1
 8001070:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001072:	f100 0320 	add.w	r3, r0, #32
 8001076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800107a:	bf00      	nop
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr
 8001084:	e000ed00 	.word	0xe000ed00
 8001088:	e000e100 	.word	0xe000e100

0800108c <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800108c:	b480      	push	{r7}
 800108e:	b087      	sub	sp, #28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]
 80010a6:	e07e      	b.n	80011a6 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80010a8:	2201      	movs	r2, #1
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80010bc:	68fa      	ldr	r2, [r7, #12]
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d16d      	bne.n	80011a0 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	2103      	movs	r1, #3
 80010ce:	fa01 f303 	lsl.w	r3, r1, r3
 80010d2:	43db      	mvns	r3, r3
 80010d4:	401a      	ands	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	791b      	ldrb	r3, [r3, #4]
 80010e2:	4619      	mov	r1, r3
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ec:	431a      	orrs	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	791b      	ldrb	r3, [r3, #4]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d003      	beq.n	8001102 <GPIO_Init+0x76>
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	791b      	ldrb	r3, [r3, #4]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d136      	bne.n	8001170 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689a      	ldr	r2, [r3, #8]
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	2103      	movs	r1, #3
 800110c:	fa01 f303 	lsl.w	r3, r1, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	401a      	ands	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	795b      	ldrb	r3, [r3, #5]
 8001120:	4619      	mov	r1, r3
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	fa01 f303 	lsl.w	r3, r1, r3
 800112a:	431a      	orrs	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	889b      	ldrh	r3, [r3, #4]
 8001134:	b29a      	uxth	r2, r3
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	b29b      	uxth	r3, r3
 800113a:	2101      	movs	r1, #1
 800113c:	fa01 f303 	lsl.w	r3, r1, r3
 8001140:	b29b      	uxth	r3, r3
 8001142:	43db      	mvns	r3, r3
 8001144:	b29b      	uxth	r3, r3
 8001146:	4013      	ands	r3, r2
 8001148:	b29a      	uxth	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	889b      	ldrh	r3, [r3, #4]
 8001152:	b29b      	uxth	r3, r3
 8001154:	b21a      	sxth	r2, r3
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	799b      	ldrb	r3, [r3, #6]
 800115a:	4619      	mov	r1, r3
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	b29b      	uxth	r3, r3
 8001160:	fa01 f303 	lsl.w	r3, r1, r3
 8001164:	b21b      	sxth	r3, r3
 8001166:	4313      	orrs	r3, r2
 8001168:	b21b      	sxth	r3, r3
 800116a:	b29a      	uxth	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	b29b      	uxth	r3, r3
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	2103      	movs	r1, #3
 800117c:	fa01 f303 	lsl.w	r3, r1, r3
 8001180:	43db      	mvns	r3, r3
 8001182:	401a      	ands	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68da      	ldr	r2, [r3, #12]
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	79db      	ldrb	r3, [r3, #7]
 8001190:	4619      	mov	r1, r3
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	fa01 f303 	lsl.w	r3, r1, r3
 800119a:	431a      	orrs	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	3301      	adds	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	2b0f      	cmp	r3, #15
 80011aa:	f67f af7d 	bls.w	80010a8 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80011ae:	bf00      	nop
 80011b0:	371c      	adds	r7, #28
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	887a      	ldrh	r2, [r7, #2]
 80011c8:	831a      	strh	r2, [r3, #24]
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	887a      	ldrh	r2, [r7, #2]
 80011e4:	835a      	strh	r2, [r3, #26]
}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr

080011f0 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	807b      	strh	r3, [r7, #2]
 80011fc:	4613      	mov	r3, r2
 80011fe:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001200:	2300      	movs	r3, #0
 8001202:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001208:	787a      	ldrb	r2, [r7, #1]
 800120a:	887b      	ldrh	r3, [r7, #2]
 800120c:	f003 0307 	and.w	r3, r3, #7
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001218:	887b      	ldrh	r3, [r7, #2]
 800121a:	08db      	lsrs	r3, r3, #3
 800121c:	b29b      	uxth	r3, r3
 800121e:	4618      	mov	r0, r3
 8001220:	887b      	ldrh	r3, [r7, #2]
 8001222:	08db      	lsrs	r3, r3, #3
 8001224:	b29b      	uxth	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3208      	adds	r2, #8
 800122c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001230:	887b      	ldrh	r3, [r7, #2]
 8001232:	f003 0307 	and.w	r3, r3, #7
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	210f      	movs	r1, #15
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	ea02 0103 	and.w	r1, r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f100 0208 	add.w	r2, r0, #8
 800124a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800124e:	887b      	ldrh	r3, [r7, #2]
 8001250:	08db      	lsrs	r3, r3, #3
 8001252:	b29b      	uxth	r3, r3
 8001254:	461a      	mov	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3208      	adds	r2, #8
 800125a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4313      	orrs	r3, r2
 8001262:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8001264:	887b      	ldrh	r3, [r7, #2]
 8001266:	08db      	lsrs	r3, r3, #3
 8001268:	b29b      	uxth	r3, r3
 800126a:	461a      	mov	r2, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3208      	adds	r2, #8
 8001270:	68b9      	ldr	r1, [r7, #8]
 8001272:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001276:	bf00      	nop
 8001278:	3714      	adds	r7, #20
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr

08001280 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	; 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
 800128c:	2300      	movs	r3, #0
 800128e:	61bb      	str	r3, [r7, #24]
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80012a0:	4b5f      	ldr	r3, [pc, #380]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f003 030c 	and.w	r3, r3, #12
 80012a8:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	2b0c      	cmp	r3, #12
 80012ae:	d865      	bhi.n	800137c <RCC_GetClocksFreq+0xfc>
 80012b0:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <RCC_GetClocksFreq+0x38>)
 80012b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b6:	bf00      	nop
 80012b8:	080012ed 	.word	0x080012ed
 80012bc:	0800137d 	.word	0x0800137d
 80012c0:	0800137d 	.word	0x0800137d
 80012c4:	0800137d 	.word	0x0800137d
 80012c8:	0800130d 	.word	0x0800130d
 80012cc:	0800137d 	.word	0x0800137d
 80012d0:	0800137d 	.word	0x0800137d
 80012d4:	0800137d 	.word	0x0800137d
 80012d8:	08001315 	.word	0x08001315
 80012dc:	0800137d 	.word	0x0800137d
 80012e0:	0800137d 	.word	0x0800137d
 80012e4:	0800137d 	.word	0x0800137d
 80012e8:	0800131d 	.word	0x0800131d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80012ec:	4b4c      	ldr	r3, [pc, #304]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80012f4:	0b5b      	lsrs	r3, r3, #13
 80012f6:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	3301      	adds	r3, #1
 80012fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	461a      	mov	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	601a      	str	r2, [r3, #0]
      break;
 800130a:	e047      	b.n	800139c <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a45      	ldr	r2, [pc, #276]	; (8001424 <RCC_GetClocksFreq+0x1a4>)
 8001310:	601a      	str	r2, [r3, #0]
      break;
 8001312:	e043      	b.n	800139c <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a44      	ldr	r2, [pc, #272]	; (8001428 <RCC_GetClocksFreq+0x1a8>)
 8001318:	601a      	str	r2, [r3, #0]
      break;
 800131a:	e03f      	b.n	800139c <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800131c:	4b40      	ldr	r3, [pc, #256]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001324:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001326:	4b3e      	ldr	r3, [pc, #248]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800132e:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	0c9b      	lsrs	r3, r3, #18
 8001334:	4a3d      	ldr	r2, [pc, #244]	; (800142c <RCC_GetClocksFreq+0x1ac>)
 8001336:	5cd3      	ldrb	r3, [r2, r3]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	0d9b      	lsrs	r3, r3, #22
 8001340:	3301      	adds	r3, #1
 8001342:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001344:	4b36      	ldr	r3, [pc, #216]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800134c:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d109      	bne.n	8001368 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	4a33      	ldr	r2, [pc, #204]	; (8001424 <RCC_GetClocksFreq+0x1a4>)
 8001358:	fb02 f203 	mul.w	r2, r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001366:	e019      	b.n	800139c <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	4a2f      	ldr	r2, [pc, #188]	; (8001428 <RCC_GetClocksFreq+0x1a8>)
 800136c:	fb02 f203 	mul.w	r2, r2, r3
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	fbb2 f2f3 	udiv	r2, r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	601a      	str	r2, [r3, #0]
      }
      break;
 800137a:	e00f      	b.n	800139c <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 800137c:	4b28      	ldr	r3, [pc, #160]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001384:	0b5b      	lsrs	r3, r3, #13
 8001386:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	3301      	adds	r3, #1
 800138c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	461a      	mov	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	601a      	str	r2, [r3, #0]
      break;
 800139a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800139c:	4b20      	ldr	r3, [pc, #128]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013a4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 80013ac:	4a20      	ldr	r2, [pc, #128]	; (8001430 <RCC_GetClocksFreq+0x1b0>)
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	4413      	add	r3, r2
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	40da      	lsrs	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80013cc:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80013d4:	4a16      	ldr	r2, [pc, #88]	; (8001430 <RCC_GetClocksFreq+0x1b0>)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	4413      	add	r3, r2
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685a      	ldr	r2, [r3, #4]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	40da      	lsrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80013f4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	0adb      	lsrs	r3, r3, #11
 80013fa:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80013fc:	4a0c      	ldr	r2, [pc, #48]	; (8001430 <RCC_GetClocksFreq+0x1b0>)
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	4413      	add	r3, r2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	40da      	lsrs	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	60da      	str	r2, [r3, #12]
}
 8001414:	bf00      	nop
 8001416:	3724      	adds	r7, #36	; 0x24
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800
 8001424:	00f42400 	.word	0x00f42400
 8001428:	007a1200 	.word	0x007a1200
 800142c:	20000000 	.word	0x20000000
 8001430:	2000000c 	.word	0x2000000c

08001434 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	460b      	mov	r3, r1
 800143e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d006      	beq.n	8001454 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001446:	4909      	ldr	r1, [pc, #36]	; (800146c <RCC_AHBPeriphClockCmd+0x38>)
 8001448:	4b08      	ldr	r3, [pc, #32]	; (800146c <RCC_AHBPeriphClockCmd+0x38>)
 800144a:	69da      	ldr	r2, [r3, #28]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4313      	orrs	r3, r2
 8001450:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001452:	e006      	b.n	8001462 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001454:	4905      	ldr	r1, [pc, #20]	; (800146c <RCC_AHBPeriphClockCmd+0x38>)
 8001456:	4b05      	ldr	r3, [pc, #20]	; (800146c <RCC_AHBPeriphClockCmd+0x38>)
 8001458:	69da      	ldr	r2, [r3, #28]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	43db      	mvns	r3, r3
 800145e:	4013      	ands	r3, r2
 8001460:	61cb      	str	r3, [r1, #28]
  }
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	40023800 	.word	0x40023800

08001470 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d006      	beq.n	8001490 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001482:	4909      	ldr	r1, [pc, #36]	; (80014a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001484:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001486:	6a1a      	ldr	r2, [r3, #32]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4313      	orrs	r3, r2
 800148c:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800148e:	e006      	b.n	800149e <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001490:	4905      	ldr	r1, [pc, #20]	; (80014a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001492:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001494:	6a1a      	ldr	r2, [r3, #32]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	43db      	mvns	r3, r3
 800149a:	4013      	ands	r3, r2
 800149c:	620b      	str	r3, [r1, #32]
  }
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	40023800 	.word	0x40023800

080014ac <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	460b      	mov	r3, r1
 80014b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014b8:	78fb      	ldrb	r3, [r7, #3]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d006      	beq.n	80014cc <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80014be:	4909      	ldr	r1, [pc, #36]	; (80014e4 <RCC_APB1PeriphClockCmd+0x38>)
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <RCC_APB1PeriphClockCmd+0x38>)
 80014c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80014ca:	e006      	b.n	80014da <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80014cc:	4905      	ldr	r1, [pc, #20]	; (80014e4 <RCC_APB1PeriphClockCmd+0x38>)
 80014ce:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <RCC_APB1PeriphClockCmd+0x38>)
 80014d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	43db      	mvns	r3, r3
 80014d6:	4013      	ands	r3, r2
 80014d8:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	40023800 	.word	0x40023800

080014e8 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 80014fc:	89fb      	ldrh	r3, [r7, #14]
 80014fe:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001502:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	881a      	ldrh	r2, [r3, #0]
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	885b      	ldrh	r3, [r3, #2]
 800150c:	4313      	orrs	r3, r2
 800150e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001514:	4313      	orrs	r3, r2
 8001516:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800151c:	4313      	orrs	r3, r2
 800151e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001524:	4313      	orrs	r3, r2
 8001526:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800152c:	4313      	orrs	r3, r2
 800152e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001534:	4313      	orrs	r3, r2
 8001536:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800153c:	4313      	orrs	r3, r2
 800153e:	b29a      	uxth	r2, r3
 8001540:	89fb      	ldrh	r3, [r7, #14]
 8001542:	4313      	orrs	r3, r2
 8001544:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	89fa      	ldrh	r2, [r7, #14]
 800154a:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	8b9b      	ldrh	r3, [r3, #28]
 8001550:	b29b      	uxth	r3, r3
 8001552:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001556:	b29a      	uxth	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	8a1a      	ldrh	r2, [r3, #16]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	821a      	strh	r2, [r3, #16]
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop

08001570 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800157c:	78fb      	ldrb	r3, [r7, #3]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d008      	beq.n	8001594 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	b29b      	uxth	r3, r3
 8001588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800158c:	b29a      	uxth	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8001592:	e007      	b.n	80015a4 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	b29b      	uxth	r3, r3
 800159a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800159e:	b29a      	uxth	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	801a      	strh	r2, [r3, #0]
  }
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop

080015b0 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3
  *         in SPI mode or 2 or 3 in I2S mode.
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	899b      	ldrh	r3, [r3, #12]
 80015bc:	b29b      	uxth	r3, r3
}
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	887a      	ldrh	r2, [r7, #2]
 80015d8:	819a      	strh	r2, [r3, #12]
}
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	460b      	mov	r3, r1
 80015ee:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80015f0:	2300      	movs	r3, #0
 80015f2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	891b      	ldrh	r3, [r3, #8]
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	887b      	ldrh	r3, [r7, #2]
 80015fc:	4013      	ands	r3, r2
 80015fe:	b29b      	uxth	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d002      	beq.n	800160a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001604:	2301      	movs	r3, #1
 8001606:	73fb      	strb	r3, [r7, #15]
 8001608:	e001      	b.n	800160e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800160a:	2300      	movs	r3, #0
 800160c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800160e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop

0800161c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001626:	2300      	movs	r3, #0
 8001628:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001636:	d00b      	beq.n	8001650 <TIM_TimeBaseInit+0x34>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4a1c      	ldr	r2, [pc, #112]	; (80016ac <TIM_TimeBaseInit+0x90>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d007      	beq.n	8001650 <TIM_TimeBaseInit+0x34>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	4a1b      	ldr	r2, [pc, #108]	; (80016b0 <TIM_TimeBaseInit+0x94>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d003      	beq.n	8001650 <TIM_TimeBaseInit+0x34>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4a1a      	ldr	r2, [pc, #104]	; (80016b4 <TIM_TimeBaseInit+0x98>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d108      	bne.n	8001662 <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8001650:	89fb      	ldrh	r3, [r7, #14]
 8001652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001656:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	885a      	ldrh	r2, [r3, #2]
 800165c:	89fb      	ldrh	r3, [r7, #14]
 800165e:	4313      	orrs	r3, r2
 8001660:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a14      	ldr	r2, [pc, #80]	; (80016b8 <TIM_TimeBaseInit+0x9c>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d00c      	beq.n	8001684 <TIM_TimeBaseInit+0x68>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a13      	ldr	r2, [pc, #76]	; (80016bc <TIM_TimeBaseInit+0xa0>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d008      	beq.n	8001684 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8001672:	89fb      	ldrh	r3, [r7, #14]
 8001674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001678:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	891a      	ldrh	r2, [r3, #8]
 800167e:	89fb      	ldrh	r3, [r7, #14]
 8001680:	4313      	orrs	r3, r2
 8001682:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	89fa      	ldrh	r2, [r7, #14]
 8001688:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	881a      	ldrh	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2201      	movs	r2, #1
 800169e:	829a      	strh	r2, [r3, #20]
}
 80016a0:	bf00      	nop
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40000400 	.word	0x40000400
 80016b0:	40000800 	.word	0x40000800
 80016b4:	40000c00 	.word	0x40000c00
 80016b8:	40001000 	.word	0x40001000
 80016bc:	40001400 	.word	0x40001400

080016c0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d008      	beq.n	80016e4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	881b      	ldrh	r3, [r3, #0]
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	b29a      	uxth	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80016e2:	e007      	b.n	80016f4 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	f023 0301 	bic.w	r3, r3, #1
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	801a      	strh	r2, [r3, #0]
  }
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop

08001700 <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001700:	b480      	push	{r7}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	81fb      	strh	r3, [r7, #14]
 800170e:	2300      	movs	r3, #0
 8001710:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	8c1b      	ldrh	r3, [r3, #32]
 8001716:	b29b      	uxth	r3, r3
 8001718:	f023 0301 	bic.w	r3, r3, #1
 800171c:	b29a      	uxth	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	8c1b      	ldrh	r3, [r3, #32]
 8001726:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	8b1b      	ldrh	r3, [r3, #24]
 800172c:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 800172e:	89fb      	ldrh	r3, [r7, #14]
 8001730:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001734:	81fb      	strh	r3, [r7, #14]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8001736:	89fb      	ldrh	r3, [r7, #14]
 8001738:	f023 0303 	bic.w	r3, r3, #3
 800173c:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	881a      	ldrh	r2, [r3, #0]
 8001742:	89fb      	ldrh	r3, [r7, #14]
 8001744:	4313      	orrs	r3, r2
 8001746:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8001748:	89bb      	ldrh	r3, [r7, #12]
 800174a:	f023 0302 	bic.w	r3, r3, #2
 800174e:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	891a      	ldrh	r2, [r3, #8]
 8001754:	89bb      	ldrh	r3, [r7, #12]
 8001756:	4313      	orrs	r3, r2
 8001758:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	885a      	ldrh	r2, [r3, #2]
 800175e:	89bb      	ldrh	r3, [r7, #12]
 8001760:	4313      	orrs	r3, r2
 8001762:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	89fa      	ldrh	r2, [r7, #14]
 8001770:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	89ba      	ldrh	r2, [r7, #12]
 8001776:	841a      	strh	r2, [r3, #32]
}
 8001778:	bf00      	nop
 800177a:	3714      	adds	r7, #20
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop

08001784 <TIM_OC2Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	81fb      	strh	r3, [r7, #14]
 8001792:	2300      	movs	r3, #0
 8001794:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	8c1b      	ldrh	r3, [r3, #32]
 800179a:	b29b      	uxth	r3, r3
 800179c:	f023 0310 	bic.w	r3, r3, #16
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	8c1b      	ldrh	r3, [r3, #32]
 80017aa:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	8b1b      	ldrh	r3, [r3, #24]
 80017b0:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 80017b2:	89fb      	ldrh	r3, [r7, #14]
 80017b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80017b8:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	881b      	ldrh	r3, [r3, #0]
 80017be:	021b      	lsls	r3, r3, #8
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	89fb      	ldrh	r3, [r7, #14]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80017c8:	89bb      	ldrh	r3, [r7, #12]
 80017ca:	f023 0320 	bic.w	r3, r3, #32
 80017ce:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	891b      	ldrh	r3, [r3, #8]
 80017d4:	011b      	lsls	r3, r3, #4
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	89bb      	ldrh	r3, [r7, #12]
 80017da:	4313      	orrs	r3, r2
 80017dc:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	885b      	ldrh	r3, [r3, #2]
 80017e2:	011b      	lsls	r3, r3, #4
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	89bb      	ldrh	r3, [r7, #12]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685a      	ldr	r2, [r3, #4]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	639a      	str	r2, [r3, #56]	; 0x38
    
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	89fa      	ldrh	r2, [r7, #14]
 80017f8:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	89ba      	ldrh	r2, [r7, #12]
 80017fe:	841a      	strh	r2, [r3, #32]
}
 8001800:	bf00      	nop
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop

0800180c <TIM_OC3Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	81fb      	strh	r3, [r7, #14]
 800181a:	2300      	movs	r3, #0
 800181c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	8c1b      	ldrh	r3, [r3, #32]
 8001822:	b29b      	uxth	r3, r3
 8001824:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001828:	b29a      	uxth	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	8c1b      	ldrh	r3, [r3, #32]
 8001832:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	8b9b      	ldrh	r3, [r3, #28]
 8001838:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 800183a:	89fb      	ldrh	r3, [r7, #14]
 800183c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001840:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	881a      	ldrh	r2, [r3, #0]
 8001846:	89fb      	ldrh	r3, [r7, #14]
 8001848:	4313      	orrs	r3, r2
 800184a:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 800184c:	89bb      	ldrh	r3, [r7, #12]
 800184e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001852:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	891b      	ldrh	r3, [r3, #8]
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	b29a      	uxth	r2, r3
 800185c:	89bb      	ldrh	r3, [r7, #12]
 800185e:	4313      	orrs	r3, r2
 8001860:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	885b      	ldrh	r3, [r3, #2]
 8001866:	021b      	lsls	r3, r3, #8
 8001868:	b29a      	uxth	r2, r3
 800186a:	89bb      	ldrh	r3, [r7, #12]
 800186c:	4313      	orrs	r3, r2
 800186e:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685a      	ldr	r2, [r3, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	89fa      	ldrh	r2, [r7, #14]
 800187c:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	89ba      	ldrh	r2, [r7, #12]
 8001882:	841a      	strh	r2, [r3, #32]
}
 8001884:	bf00      	nop
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop

08001890 <TIM_OC4Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	81fb      	strh	r3, [r7, #14]
 800189e:	2300      	movs	r3, #0
 80018a0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	8c1b      	ldrh	r3, [r3, #32]
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	8c1b      	ldrh	r3, [r3, #32]
 80018b6:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	8b9b      	ldrh	r3, [r3, #28]
 80018bc:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 80018be:	89fb      	ldrh	r3, [r7, #14]
 80018c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80018c4:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	881b      	ldrh	r3, [r3, #0]
 80018ca:	021b      	lsls	r3, r3, #8
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	89fb      	ldrh	r3, [r7, #14]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 80018d4:	89bb      	ldrh	r3, [r7, #12]
 80018d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018da:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	891b      	ldrh	r3, [r3, #8]
 80018e0:	031b      	lsls	r3, r3, #12
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	89bb      	ldrh	r3, [r7, #12]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	885b      	ldrh	r3, [r3, #2]
 80018ee:	031b      	lsls	r3, r3, #12
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	89bb      	ldrh	r3, [r7, #12]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685a      	ldr	r2, [r3, #4]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	89fa      	ldrh	r2, [r7, #14]
 8001904:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	89ba      	ldrh	r2, [r7, #12]
 800190a:	841a      	strh	r2, [r3, #32]
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop

08001918 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001924:	2300      	movs	r3, #0
 8001926:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	8b1b      	ldrh	r3, [r3, #24]
 800192c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800192e:	89fb      	ldrh	r3, [r7, #14]
 8001930:	f023 0308 	bic.w	r3, r3, #8
 8001934:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001936:	89fa      	ldrh	r2, [r7, #14]
 8001938:	887b      	ldrh	r3, [r7, #2]
 800193a:	4313      	orrs	r3, r2
 800193c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	89fa      	ldrh	r2, [r7, #14]
 8001942:	831a      	strh	r2, [r3, #24]
}
 8001944:	bf00      	nop
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	bc80      	pop	{r7}
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop

08001950 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	460b      	mov	r3, r1
 800195a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	8b1b      	ldrh	r3, [r3, #24]
 8001964:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8001966:	89fb      	ldrh	r3, [r7, #14]
 8001968:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800196c:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800196e:	887b      	ldrh	r3, [r7, #2]
 8001970:	021b      	lsls	r3, r3, #8
 8001972:	b29a      	uxth	r2, r3
 8001974:	89fb      	ldrh	r3, [r7, #14]
 8001976:	4313      	orrs	r3, r2
 8001978:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	89fa      	ldrh	r2, [r7, #14]
 800197e:	831a      	strh	r2, [r3, #24]
}
 8001980:	bf00      	nop
 8001982:	3714      	adds	r7, #20
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop

0800198c <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	460b      	mov	r3, r1
 8001996:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	8b9b      	ldrh	r3, [r3, #28]
 80019a0:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 80019a2:	89fb      	ldrh	r3, [r7, #14]
 80019a4:	f023 0308 	bic.w	r3, r3, #8
 80019a8:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80019aa:	89fa      	ldrh	r2, [r7, #14]
 80019ac:	887b      	ldrh	r3, [r7, #2]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	89fa      	ldrh	r2, [r7, #14]
 80019b6:	839a      	strh	r2, [r3, #28]
}
 80019b8:	bf00      	nop
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop

080019c4 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	460b      	mov	r3, r1
 80019ce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	8b9b      	ldrh	r3, [r3, #28]
 80019d8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 80019da:	89fb      	ldrh	r3, [r7, #14]
 80019dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80019e0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80019e2:	887b      	ldrh	r3, [r7, #2]
 80019e4:	021b      	lsls	r3, r3, #8
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	89fb      	ldrh	r3, [r7, #14]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	89fa      	ldrh	r2, [r7, #14]
 80019f2:	839a      	strh	r2, [r3, #28]
}
 80019f4:	bf00      	nop
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop

08001a00 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	807b      	strh	r3, [r7, #2]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a10:	787b      	ldrb	r3, [r7, #1]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d008      	beq.n	8001a28 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	899b      	ldrh	r3, [r3, #12]
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	887b      	ldrh	r3, [r7, #2]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001a26:	e009      	b.n	8001a3c <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	899b      	ldrh	r3, [r3, #12]
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	887b      	ldrh	r3, [r7, #2]
 8001a30:	43db      	mvns	r3, r3
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	4013      	ands	r3, r2
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	819a      	strh	r2, [r3, #12]
  }
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop

08001a48 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001a54:	2300      	movs	r3, #0
 8001a56:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	81bb      	strh	r3, [r7, #12]
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	8a1b      	ldrh	r3, [r3, #16]
 8001a64:	b29a      	uxth	r2, r3
 8001a66:	887b      	ldrh	r3, [r7, #2]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	899b      	ldrh	r3, [r3, #12]
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	887b      	ldrh	r3, [r7, #2]
 8001a74:	4013      	ands	r3, r2
 8001a76:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001a78:	89bb      	ldrh	r3, [r7, #12]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d005      	beq.n	8001a8a <TIM_GetITStatus+0x42>
 8001a7e:	897b      	ldrh	r3, [r7, #10]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d002      	beq.n	8001a8a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001a84:	2301      	movs	r3, #1
 8001a86:	73fb      	strb	r3, [r7, #15]
 8001a88:	e001      	b.n	8001a8e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop

08001a9c <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001aa8:	887b      	ldrh	r3, [r7, #2]
 8001aaa:	43db      	mvns	r3, r3
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	821a      	strh	r2, [r3, #16]
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08a      	sub	sp, #40	; 0x28
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aca:	2300      	movs	r3, #0
 8001acc:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	8a1b      	ldrh	r3, [r3, #16]
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	88db      	ldrh	r3, [r3, #6]
 8001aea:	461a      	mov	r2, r3
 8001aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aee:	4313      	orrs	r3, r2
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	899b      	ldrh	r3, [r3, #12]
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b04:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001b08:	f023 030c 	bic.w	r3, r3, #12
 8001b0c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	889a      	ldrh	r2, [r3, #4]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	891b      	ldrh	r3, [r3, #8]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	461a      	mov	r2, r3
 8001b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b26:	4313      	orrs	r3, r2
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	8a9b      	ldrh	r3, [r3, #20]
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	899b      	ldrh	r3, [r3, #12]
 8001b46:	461a      	mov	r2, r3
 8001b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001b56:	f107 0308 	add.w	r3, r7, #8
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fb90 	bl	8001280 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a2e      	ldr	r2, [pc, #184]	; (8001c1c <USART_Init+0x160>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d102      	bne.n	8001b6e <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	623b      	str	r3, [r7, #32]
 8001b6c:	e001      	b.n	8001b72 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	899b      	ldrh	r3, [r3, #12]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	da0c      	bge.n	8001b98 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001b7e:	6a3a      	ldr	r2, [r7, #32]
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	009a      	lsls	r2, r3, #2
 8001b88:	441a      	add	r2, r3
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b94:	61fb      	str	r3, [r7, #28]
 8001b96:	e00b      	b.n	8001bb0 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001b98:	6a3a      	ldr	r2, [r7, #32]
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	009a      	lsls	r2, r3, #2
 8001ba2:	441a      	add	r2, r3
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bae:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	4a1b      	ldr	r2, [pc, #108]	; (8001c20 <USART_Init+0x164>)
 8001bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb8:	095b      	lsrs	r3, r3, #5
 8001bba:	011b      	lsls	r3, r3, #4
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	091b      	lsrs	r3, r3, #4
 8001bc2:	2264      	movs	r2, #100	; 0x64
 8001bc4:	fb02 f303 	mul.w	r3, r2, r3
 8001bc8:	69fa      	ldr	r2, [r7, #28]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	899b      	ldrh	r3, [r3, #12]
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	b21b      	sxth	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	da0c      	bge.n	8001bf4 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	3332      	adds	r3, #50	; 0x32
 8001be0:	4a0f      	ldr	r2, [pc, #60]	; (8001c20 <USART_Init+0x164>)
 8001be2:	fba2 2303 	umull	r2, r3, r2, r3
 8001be6:	095b      	lsrs	r3, r3, #5
 8001be8:	f003 0307 	and.w	r3, r3, #7
 8001bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8001bf2:	e00b      	b.n	8001c0c <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	011b      	lsls	r3, r3, #4
 8001bf8:	3332      	adds	r3, #50	; 0x32
 8001bfa:	4a09      	ldr	r2, [pc, #36]	; (8001c20 <USART_Init+0x164>)
 8001bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001c00:	095b      	lsrs	r3, r3, #5
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	811a      	strh	r2, [r3, #8]
}
 8001c14:	bf00      	nop
 8001c16:	3728      	adds	r7, #40	; 0x28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40013800 	.word	0x40013800
 8001c20:	51eb851f 	.word	0x51eb851f

08001c24 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d008      	beq.n	8001c48 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	899b      	ldrh	r3, [r3, #12]
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001c46:	e007      	b.n	8001c58 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	899b      	ldrh	r3, [r3, #12]
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	819a      	strh	r2, [r3, #12]
  }
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop

08001c64 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001c70:	887b      	ldrh	r3, [r7, #2]
 8001c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	809a      	strh	r2, [r3, #4]
}
 8001c7c:	bf00      	nop
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bc80      	pop	{r7}
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop

08001c88 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b087      	sub	sp, #28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	807b      	strh	r3, [r7, #2]
 8001c94:	4613      	mov	r3, r2
 8001c96:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001cac:	887b      	ldrh	r3, [r7, #2]
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	095b      	lsrs	r3, r3, #5
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001cb6:	887b      	ldrh	r3, [r7, #2]
 8001cb8:	f003 031f 	and.w	r3, r3, #31
 8001cbc:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d103      	bne.n	8001cd6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	330c      	adds	r3, #12
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	e009      	b.n	8001cea <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d103      	bne.n	8001ce4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	3310      	adds	r3, #16
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	e002      	b.n	8001cea <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	3314      	adds	r3, #20
 8001ce8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001cea:	787b      	ldrb	r3, [r7, #1]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d006      	beq.n	8001cfe <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	6811      	ldr	r1, [r2, #0]
 8001cf6:	68ba      	ldr	r2, [r7, #8]
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001cfc:	e006      	b.n	8001d0c <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	6811      	ldr	r1, [r2, #0]
 8001d04:	68ba      	ldr	r2, [r7, #8]
 8001d06:	43d2      	mvns	r2, r2
 8001d08:	400a      	ands	r2, r1
 8001d0a:	601a      	str	r2, [r3, #0]
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	371c      	adds	r7, #28
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop

08001d18 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001d24:	2300      	movs	r3, #0
 8001d26:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	887b      	ldrh	r3, [r7, #2]
 8001d30:	4013      	ands	r3, r2
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d002      	beq.n	8001d3e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	73fb      	strb	r3, [r7, #15]
 8001d3c:	e001      	b.n	8001d42 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop

08001d50 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	6039      	str	r1, [r7, #0]
 8001d5a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	da0b      	bge.n	8001d7c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001d64:	490d      	ldr	r1, [pc, #52]	; (8001d9c <NVIC_SetPriority+0x4c>)
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	f003 030f 	and.w	r3, r3, #15
 8001d6c:	3b04      	subs	r3, #4
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	0112      	lsls	r2, r2, #4
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	440b      	add	r3, r1
 8001d78:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001d7a:	e009      	b.n	8001d90 <NVIC_SetPriority+0x40>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001d7c:	4908      	ldr	r1, [pc, #32]	; (8001da0 <NVIC_SetPriority+0x50>)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	0112      	lsls	r2, r2, #4
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	e000ed00 	.word	0xe000ed00
 8001da0:	e000e100 	.word	0xe000e100

08001da4 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001db2:	d301      	bcc.n	8001db8 <SysTick_Config+0x14>
 8001db4:	2301      	movs	r3, #1
 8001db6:	e011      	b.n	8001ddc <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001db8:	4a0a      	ldr	r2, [pc, #40]	; (8001de4 <SysTick_Config+0x40>)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8001dc4:	210f      	movs	r1, #15
 8001dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8001dca:	f7ff ffc1 	bl	8001d50 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001dce:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <SysTick_Config+0x40>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <SysTick_Config+0x40>)
 8001dd6:	2207      	movs	r2, #7
 8001dd8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	e000e010 	.word	0xe000e010

08001de8 <init_delay>:
 */
#include <common/delay.h>

__IO static uint32_t time_us = 0;

void init_delay(){
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
	SystemInit();
 8001dec:	f001 f9c0 	bl	8003170 <SystemInit>
	SystemCoreClockUpdate();
 8001df0:	f001 f9f2 	bl	80031d8 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/delay_divider_us);
 8001df4:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <init_delay+0x24>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a05      	ldr	r2, [pc, #20]	; (8001e10 <init_delay+0x28>)
 8001dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfe:	099b      	lsrs	r3, r3, #6
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ffcf 	bl	8001da4 <SysTick_Config>
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	2000001c 	.word	0x2000001c
 8001e10:	10624dd3 	.word	0x10624dd3

08001e14 <delay_decrement>:

void delay_decrement (void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
	  if (time_us > 0x00)
 8001e18:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <delay_decrement+0x20>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d004      	beq.n	8001e2a <delay_decrement+0x16>
	  {
		  time_us--;
 8001e20:	4b04      	ldr	r3, [pc, #16]	; (8001e34 <delay_decrement+0x20>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	3b01      	subs	r3, #1
 8001e26:	4a03      	ldr	r2, [pc, #12]	; (8001e34 <delay_decrement+0x20>)
 8001e28:	6013      	str	r3, [r2, #0]
	  }
}
 8001e2a:	bf00      	nop
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000058 	.word	0x20000058

08001e38 <delay_ms>:

void delay_ms(uint32_t t)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	time_us = t;
 8001e40:	4a06      	ldr	r2, [pc, #24]	; (8001e5c <delay_ms+0x24>)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6013      	str	r3, [r2, #0]
	while(time_us > 0)
 8001e46:	bf00      	nop
 8001e48:	4b04      	ldr	r3, [pc, #16]	; (8001e5c <delay_ms+0x24>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1fb      	bne.n	8001e48 <delay_ms+0x10>
	{
		// decrement from hero to zero
	}
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	20000058 	.word	0x20000058

08001e60 <init_SPI1>:
 *  Created on: 18. 12. 2016
 *      Author: Miroslav Koht
 */
#include<communication/spi.h>

void init_SPI1(void){
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b088      	sub	sp, #32
 8001e64:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;
	SPI_InitTypeDef SPI_InitStruct;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001e66:	2101      	movs	r1, #1
 8001e68:	2001      	movs	r0, #1
 8001e6a:	f7ff fae3 	bl	8001434 <RCC_AHBPeriphClockCmd>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_6 | GPIO_Pin_5;
 8001e6e:	23e0      	movs	r3, #224	; 0xe0
 8001e70:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001e72:	2302      	movs	r3, #2
 8001e74:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001e76:	2300      	movs	r3, #0
 8001e78:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e82:	f107 0318 	add.w	r3, r7, #24
 8001e86:	4619      	mov	r1, r3
 8001e88:	4823      	ldr	r0, [pc, #140]	; (8001f18 <init_SPI1+0xb8>)
 8001e8a:	f7ff f8ff 	bl	800108c <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_SPI1);
 8001e8e:	2205      	movs	r2, #5
 8001e90:	2105      	movs	r1, #5
 8001e92:	4821      	ldr	r0, [pc, #132]	; (8001f18 <init_SPI1+0xb8>)
 8001e94:	f7ff f9ac 	bl	80011f0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 8001e98:	2205      	movs	r2, #5
 8001e9a:	2106      	movs	r1, #6
 8001e9c:	481e      	ldr	r0, [pc, #120]	; (8001f18 <init_SPI1+0xb8>)
 8001e9e:	f7ff f9a7 	bl	80011f0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 8001ea2:	2205      	movs	r2, #5
 8001ea4:	2107      	movs	r1, #7
 8001ea6:	481c      	ldr	r0, [pc, #112]	; (8001f18 <init_SPI1+0xb8>)
 8001ea8:	f7ff f9a2 	bl	80011f0 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_8;
 8001eac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001eb0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec2:	f107 0318 	add.w	r3, r7, #24
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4813      	ldr	r0, [pc, #76]	; (8001f18 <init_SPI1+0xb8>)
 8001eca:	f7ff f8df 	bl	800108c <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001ece:	2101      	movs	r1, #1
 8001ed0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ed4:	f7ff facc 	bl	8001470 <RCC_APB2PeriphClockCmd>

	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	80bb      	strh	r3, [r7, #4]
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 8001edc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001ee0:	80fb      	strh	r3, [r7, #6]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	813b      	strh	r3, [r7, #8]

	SPI_InitStruct.SPI_CPOL = SPI_CPOL_High;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	817b      	strh	r3, [r7, #10]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_2Edge;
 8001eea:	2301      	movs	r3, #1
 8001eec:	81bb      	strh	r3, [r7, #12]

	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 8001eee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ef2:	81fb      	strh	r3, [r7, #14]
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8001ef4:	2318      	movs	r3, #24
 8001ef6:	823b      	strh	r3, [r7, #16]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	827b      	strh	r3, [r7, #18]
	SPI_Init(SPI1, &SPI_InitStruct);
 8001efc:	1d3b      	adds	r3, r7, #4
 8001efe:	4619      	mov	r1, r3
 8001f00:	4806      	ldr	r0, [pc, #24]	; (8001f1c <init_SPI1+0xbc>)
 8001f02:	f7ff faf1 	bl	80014e8 <SPI_Init>

	SPI_Cmd(SPI1, ENABLE);
 8001f06:	2101      	movs	r1, #1
 8001f08:	4804      	ldr	r0, [pc, #16]	; (8001f1c <init_SPI1+0xbc>)
 8001f0a:	f7ff fb31 	bl	8001570 <SPI_Cmd>
}
 8001f0e:	bf00      	nop
 8001f10:	3720      	adds	r7, #32
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40020000 	.word	0x40020000
 8001f1c:	40013000 	.word	0x40013000

08001f20 <write_reg>:

void write_reg(uint8_t WriteAddr, uint8_t WriteData )
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	460a      	mov	r2, r1
 8001f2a:	71fb      	strb	r3, [r7, #7]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	71bb      	strb	r3, [r7, #6]
	chip_select();
 8001f30:	f000 f8a0 	bl	8002074 <chip_select>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8001f34:	bf00      	nop
 8001f36:	2102      	movs	r1, #2
 8001f38:	481a      	ldr	r0, [pc, #104]	; (8001fa4 <write_reg+0x84>)
 8001f3a:	f7ff fb53 	bl	80015e4 <SPI_I2S_GetFlagStatus>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0f8      	beq.n	8001f36 <write_reg+0x16>
	SPI_I2S_SendData(SPI1, WriteAddr);
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4816      	ldr	r0, [pc, #88]	; (8001fa4 <write_reg+0x84>)
 8001f4c:	f7ff fb3c 	bl	80015c8 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8001f50:	bf00      	nop
 8001f52:	2101      	movs	r1, #1
 8001f54:	4813      	ldr	r0, [pc, #76]	; (8001fa4 <write_reg+0x84>)
 8001f56:	f7ff fb45 	bl	80015e4 <SPI_I2S_GetFlagStatus>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0f8      	beq.n	8001f52 <write_reg+0x32>
	SPI_I2S_ReceiveData(SPI1);
 8001f60:	4810      	ldr	r0, [pc, #64]	; (8001fa4 <write_reg+0x84>)
 8001f62:	f7ff fb25 	bl	80015b0 <SPI_I2S_ReceiveData>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8001f66:	bf00      	nop
 8001f68:	2102      	movs	r1, #2
 8001f6a:	480e      	ldr	r0, [pc, #56]	; (8001fa4 <write_reg+0x84>)
 8001f6c:	f7ff fb3a 	bl	80015e4 <SPI_I2S_GetFlagStatus>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0f8      	beq.n	8001f68 <write_reg+0x48>
	SPI_I2S_SendData(SPI1, WriteData);
 8001f76:	79bb      	ldrb	r3, [r7, #6]
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4809      	ldr	r0, [pc, #36]	; (8001fa4 <write_reg+0x84>)
 8001f7e:	f7ff fb23 	bl	80015c8 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8001f82:	bf00      	nop
 8001f84:	2101      	movs	r1, #1
 8001f86:	4807      	ldr	r0, [pc, #28]	; (8001fa4 <write_reg+0x84>)
 8001f88:	f7ff fb2c 	bl	80015e4 <SPI_I2S_GetFlagStatus>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0f8      	beq.n	8001f84 <write_reg+0x64>
	SPI_I2S_ReceiveData(SPI1);
 8001f92:	4804      	ldr	r0, [pc, #16]	; (8001fa4 <write_reg+0x84>)
 8001f94:	f7ff fb0c 	bl	80015b0 <SPI_I2S_ReceiveData>
	chip_deselect();
 8001f98:	f000 f878 	bl	800208c <chip_deselect>
}
 8001f9c:	bf00      	nop
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40013000 	.word	0x40013000

08001fa8 <read_reg>:

uint8_t read_reg(uint8_t ReadAddr)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	71fb      	strb	r3, [r7, #7]
	chip_select();
 8001fb2:	f000 f85f 	bl	8002074 <chip_select>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8001fb6:	bf00      	nop
 8001fb8:	2102      	movs	r1, #2
 8001fba:	481b      	ldr	r0, [pc, #108]	; (8002028 <read_reg+0x80>)
 8001fbc:	f7ff fb12 	bl	80015e4 <SPI_I2S_GetFlagStatus>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f8      	beq.n	8001fb8 <read_reg+0x10>
	SPI_I2S_SendData(SPI1, ReadAddr);
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4816      	ldr	r0, [pc, #88]	; (8002028 <read_reg+0x80>)
 8001fce:	f7ff fafb 	bl	80015c8 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8001fd2:	bf00      	nop
 8001fd4:	2101      	movs	r1, #1
 8001fd6:	4814      	ldr	r0, [pc, #80]	; (8002028 <read_reg+0x80>)
 8001fd8:	f7ff fb04 	bl	80015e4 <SPI_I2S_GetFlagStatus>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f8      	beq.n	8001fd4 <read_reg+0x2c>
	SPI_I2S_ReceiveData(SPI1); //Clear RXNE bit
 8001fe2:	4811      	ldr	r0, [pc, #68]	; (8002028 <read_reg+0x80>)
 8001fe4:	f7ff fae4 	bl	80015b0 <SPI_I2S_ReceiveData>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8001fe8:	bf00      	nop
 8001fea:	2102      	movs	r1, #2
 8001fec:	480e      	ldr	r0, [pc, #56]	; (8002028 <read_reg+0x80>)
 8001fee:	f7ff faf9 	bl	80015e4 <SPI_I2S_GetFlagStatus>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f8      	beq.n	8001fea <read_reg+0x42>
	SPI_I2S_SendData(SPI1, 0x00); //Dummy byte to generate clock
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	480b      	ldr	r0, [pc, #44]	; (8002028 <read_reg+0x80>)
 8001ffc:	f7ff fae4 	bl	80015c8 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8002000:	bf00      	nop
 8002002:	2101      	movs	r1, #1
 8002004:	4808      	ldr	r0, [pc, #32]	; (8002028 <read_reg+0x80>)
 8002006:	f7ff faed 	bl	80015e4 <SPI_I2S_GetFlagStatus>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d0f8      	beq.n	8002002 <read_reg+0x5a>
	uint8_t data =  SPI_I2S_ReceiveData(SPI1);
 8002010:	4805      	ldr	r0, [pc, #20]	; (8002028 <read_reg+0x80>)
 8002012:	f7ff facd 	bl	80015b0 <SPI_I2S_ReceiveData>
 8002016:	4603      	mov	r3, r0
 8002018:	73fb      	strb	r3, [r7, #15]

	chip_deselect();
 800201a:	f000 f837 	bl	800208c <chip_deselect>
	return data;
 800201e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40013000 	.word	0x40013000

0800202c <read_regs>:

void read_regs( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
 8002038:	73fb      	strb	r3, [r7, #15]
    uint16_t  i = 0;
 800203a:	2300      	movs	r3, #0
 800203c:	82fb      	strh	r3, [r7, #22]
    for(i=0; i<Bytes; i++){
 800203e:	2300      	movs	r3, #0
 8002040:	82fb      	strh	r3, [r7, #22]
 8002042:	e00f      	b.n	8002064 <read_regs+0x38>
    	ReadBuf[i] = read_reg(ReadAddr+i);
 8002044:	8afb      	ldrh	r3, [r7, #22]
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	18d4      	adds	r4, r2, r3
 800204a:	8afb      	ldrh	r3, [r7, #22]
 800204c:	b2da      	uxtb	r2, r3
 800204e:	7bfb      	ldrb	r3, [r7, #15]
 8002050:	4413      	add	r3, r2
 8002052:	b2db      	uxtb	r3, r3
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff ffa7 	bl	8001fa8 <read_reg>
 800205a:	4603      	mov	r3, r0
 800205c:	7023      	strb	r3, [r4, #0]
}

void read_regs( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
    uint16_t  i = 0;
    for(i=0; i<Bytes; i++){
 800205e:	8afb      	ldrh	r3, [r7, #22]
 8002060:	3301      	adds	r3, #1
 8002062:	82fb      	strh	r3, [r7, #22]
 8002064:	8afa      	ldrh	r2, [r7, #22]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	429a      	cmp	r2, r3
 800206a:	d3eb      	bcc.n	8002044 <read_regs+0x18>
    	ReadBuf[i] = read_reg(ReadAddr+i);
    }
}
 800206c:	bf00      	nop
 800206e:	371c      	adds	r7, #28
 8002070:	46bd      	mov	sp, r7
 8002072:	bd90      	pop	{r4, r7, pc}

08002074 <chip_select>:

void chip_select(void){
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOA, GPIO_Pin_8);
 8002078:	f44f 7180 	mov.w	r1, #256	; 0x100
 800207c:	4802      	ldr	r0, [pc, #8]	; (8002088 <chip_select+0x14>)
 800207e:	f7ff f8a9 	bl	80011d4 <GPIO_ResetBits>
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40020000 	.word	0x40020000

0800208c <chip_deselect>:
void chip_deselect(void){
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOA, GPIO_Pin_8);
 8002090:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002094:	4802      	ldr	r0, [pc, #8]	; (80020a0 <chip_deselect+0x14>)
 8002096:	f7ff f88f 	bl	80011b8 <GPIO_SetBits>
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40020000 	.word	0x40020000

080020a4 <usart_init>:
 *      Author: Miroslav Koht
 */

#include <communication/usart.h>

void usart_init(){
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b088      	sub	sp, #32
 80020a8:	af00      	add	r7, sp, #0

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80020aa:	2101      	movs	r1, #1
 80020ac:	2001      	movs	r0, #1
 80020ae:	f7ff f9c1 	bl	8001434 <RCC_AHBPeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 80020b2:	2207      	movs	r2, #7
 80020b4:	2102      	movs	r1, #2
 80020b6:	4827      	ldr	r0, [pc, #156]	; (8002154 <usart_init+0xb0>)
 80020b8:	f7ff f89a 	bl	80011f0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 80020bc:	2207      	movs	r2, #7
 80020be:	2103      	movs	r1, #3
 80020c0:	4824      	ldr	r0, [pc, #144]	; (8002154 <usart_init+0xb0>)
 80020c2:	f7ff f895 	bl	80011f0 <GPIO_PinAFConfig>

	GPIO_InitTypeDef GPIO_usart;

	GPIO_usart.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 80020c6:	230c      	movs	r3, #12
 80020c8:	61bb      	str	r3, [r7, #24]
	GPIO_usart.GPIO_Mode = GPIO_Mode_AF;
 80020ca:	2302      	movs	r3, #2
 80020cc:	773b      	strb	r3, [r7, #28]
	GPIO_usart.GPIO_OType = GPIO_OType_PP;
 80020ce:	2300      	movs	r3, #0
 80020d0:	77bb      	strb	r3, [r7, #30]
	GPIO_usart.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	77fb      	strb	r3, [r7, #31]
	GPIO_usart.GPIO_Speed = GPIO_Speed_40MHz;
 80020d6:	2303      	movs	r3, #3
 80020d8:	777b      	strb	r3, [r7, #29]

	GPIO_Init(GPIOA,&GPIO_usart);
 80020da:	f107 0318 	add.w	r3, r7, #24
 80020de:	4619      	mov	r1, r3
 80020e0:	481c      	ldr	r0, [pc, #112]	; (8002154 <usart_init+0xb0>)
 80020e2:	f7fe ffd3 	bl	800108c <GPIO_Init>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80020e6:	2101      	movs	r1, #1
 80020e8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80020ec:	f7ff f9de 	bl	80014ac <RCC_APB1PeriphClockCmd>

	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 9600;
 80020f0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80020f4:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80020f6:	2300      	movs	r3, #0
 80020f8:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80020fa:	2300      	movs	r3, #0
 80020fc:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80020fe:	2300      	movs	r3, #0
 8002100:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002102:	2300      	movs	r3, #0
 8002104:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002106:	230c      	movs	r3, #12
 8002108:	827b      	strh	r3, [r7, #18]
	USART_Init(USART2, &USART_InitStructure);
 800210a:	f107 0308 	add.w	r3, r7, #8
 800210e:	4619      	mov	r1, r3
 8002110:	4811      	ldr	r0, [pc, #68]	; (8002158 <usart_init+0xb4>)
 8002112:	f7ff fcd3 	bl	8001abc <USART_Init>
	USART_Cmd(USART2, ENABLE);
 8002116:	2101      	movs	r1, #1
 8002118:	480f      	ldr	r0, [pc, #60]	; (8002158 <usart_init+0xb4>)
 800211a:	f7ff fd83 	bl	8001c24 <USART_Cmd>

	//interrupt
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 800211e:	2201      	movs	r2, #1
 8002120:	f240 5125 	movw	r1, #1317	; 0x525
 8002124:	480c      	ldr	r0, [pc, #48]	; (8002158 <usart_init+0xb4>)
 8002126:	f7ff fdaf 	bl	8001c88 <USART_ITConfig>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 800212a:	f44f 7040 	mov.w	r0, #768	; 0x300
 800212e:	f7fe ff3b 	bl	8000fa8 <NVIC_PriorityGroupConfig>

	  /* Enable the USARTx Interrupt */
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8002132:	2326      	movs	r3, #38	; 0x26
 8002134:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8002136:	2301      	movs	r3, #1
 8002138:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800213e:	2301      	movs	r3, #1
 8002140:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	4618      	mov	r0, r3
 8002146:	f7fe ff41 	bl	8000fcc <NVIC_Init>
}
 800214a:	bf00      	nop
 800214c:	3720      	adds	r7, #32
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40020000 	.word	0x40020000
 8002158:	40004400 	.word	0x40004400

0800215c <USART_send_function>:

void USART_send_function(char text[]){
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]

	uint16_t i = 0;
 8002164:	2300      	movs	r3, #0
 8002166:	81fb      	strh	r3, [r7, #14]
	while(text[i] != '\0'){
 8002168:	e013      	b.n	8002192 <USART_send_function+0x36>
		USART_SendData(USART2, text[i]);
 800216a:	89fb      	ldrh	r3, [r7, #14]
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	4413      	add	r3, r2
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	b29b      	uxth	r3, r3
 8002174:	4619      	mov	r1, r3
 8002176:	4810      	ldr	r0, [pc, #64]	; (80021b8 <USART_send_function+0x5c>)
 8002178:	f7ff fd74 	bl	8001c64 <USART_SendData>
		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 800217c:	bf00      	nop
 800217e:	2140      	movs	r1, #64	; 0x40
 8002180:	480d      	ldr	r0, [pc, #52]	; (80021b8 <USART_send_function+0x5c>)
 8002182:	f7ff fdc9 	bl	8001d18 <USART_GetFlagStatus>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0f8      	beq.n	800217e <USART_send_function+0x22>
		i++;
 800218c:	89fb      	ldrh	r3, [r7, #14]
 800218e:	3301      	adds	r3, #1
 8002190:	81fb      	strh	r3, [r7, #14]
}

void USART_send_function(char text[]){

	uint16_t i = 0;
	while(text[i] != '\0'){
 8002192:	89fb      	ldrh	r3, [r7, #14]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4413      	add	r3, r2
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1e5      	bne.n	800216a <USART_send_function+0xe>
		USART_SendData(USART2, text[i]);
		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
		i++;
	}
	while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 800219e:	bf00      	nop
 80021a0:	2140      	movs	r1, #64	; 0x40
 80021a2:	4805      	ldr	r0, [pc, #20]	; (80021b8 <USART_send_function+0x5c>)
 80021a4:	f7ff fdb8 	bl	8001d18 <USART_GetFlagStatus>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f8      	beq.n	80021a0 <USART_send_function+0x44>

}
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40004400 	.word	0x40004400

080021bc <mpu9250_init>:
 */
#include <device_libraries/MPU_9250.h>

#define MPU_InitRegNum 17

uint8_t  mpu9250_init(int sample_rate_div,int low_pass_filter){
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08c      	sub	sp, #48	; 0x30
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
	init_delay();
 80021c6:	f7ff fe0f 	bl	8001de8 <init_delay>
	uint8_t i = 0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    init_SPI1();
 80021d0:	f7ff fe46 	bl	8001e60 <init_SPI1>
    delay_ms(500);
 80021d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021d8:	f7ff fe2e 	bl	8001e38 <delay_ms>
    uint8_t MPU_Init_Data[MPU_InitRegNum][2] = {
 80021dc:	2380      	movs	r3, #128	; 0x80
 80021de:	733b      	strb	r3, [r7, #12]
 80021e0:	236b      	movs	r3, #107	; 0x6b
 80021e2:	737b      	strb	r3, [r7, #13]
 80021e4:	2301      	movs	r3, #1
 80021e6:	73bb      	strb	r3, [r7, #14]
 80021e8:	236b      	movs	r3, #107	; 0x6b
 80021ea:	73fb      	strb	r3, [r7, #15]
 80021ec:	2300      	movs	r3, #0
 80021ee:	743b      	strb	r3, [r7, #16]
 80021f0:	236c      	movs	r3, #108	; 0x6c
 80021f2:	747b      	strb	r3, [r7, #17]
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	74bb      	strb	r3, [r7, #18]
 80021fa:	231a      	movs	r3, #26
 80021fc:	74fb      	strb	r3, [r7, #19]
 80021fe:	2318      	movs	r3, #24
 8002200:	753b      	strb	r3, [r7, #20]
 8002202:	231b      	movs	r3, #27
 8002204:	757b      	strb	r3, [r7, #21]
 8002206:	2308      	movs	r3, #8
 8002208:	75bb      	strb	r3, [r7, #22]
 800220a:	231c      	movs	r3, #28
 800220c:	75fb      	strb	r3, [r7, #23]
 800220e:	2309      	movs	r3, #9
 8002210:	763b      	strb	r3, [r7, #24]
 8002212:	231d      	movs	r3, #29
 8002214:	767b      	strb	r3, [r7, #25]
 8002216:	2330      	movs	r3, #48	; 0x30
 8002218:	76bb      	strb	r3, [r7, #26]
 800221a:	2337      	movs	r3, #55	; 0x37
 800221c:	76fb      	strb	r3, [r7, #27]
 800221e:	2320      	movs	r3, #32
 8002220:	773b      	strb	r3, [r7, #28]
 8002222:	236a      	movs	r3, #106	; 0x6a
 8002224:	777b      	strb	r3, [r7, #29]
 8002226:	230d      	movs	r3, #13
 8002228:	77bb      	strb	r3, [r7, #30]
 800222a:	2324      	movs	r3, #36	; 0x24
 800222c:	77fb      	strb	r3, [r7, #31]
 800222e:	230c      	movs	r3, #12
 8002230:	f887 3020 	strb.w	r3, [r7, #32]
 8002234:	2325      	movs	r3, #37	; 0x25
 8002236:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800223a:	230b      	movs	r3, #11
 800223c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002240:	2326      	movs	r3, #38	; 0x26
 8002242:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002246:	2301      	movs	r3, #1
 8002248:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800224c:	2363      	movs	r3, #99	; 0x63
 800224e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8002252:	2381      	movs	r3, #129	; 0x81
 8002254:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002258:	2327      	movs	r3, #39	; 0x27
 800225a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800225e:	230a      	movs	r3, #10
 8002260:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8002264:	2326      	movs	r3, #38	; 0x26
 8002266:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800226a:	2312      	movs	r3, #18
 800226c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002270:	2363      	movs	r3, #99	; 0x63
 8002272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002276:	2381      	movs	r3, #129	; 0x81
 8002278:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800227c:	2327      	movs	r3, #39	; 0x27
 800227e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        {0x12, MPUREG_I2C_SLV0_DO}, // Register value to continuous measurement in 16bit
        {0x81, MPUREG_I2C_SLV0_CTRL}  //Enable I2C and set 1 byte

    };

    for(i=0; i<MPU_InitRegNum; i++) {
 8002282:	2300      	movs	r3, #0
 8002284:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002288:	e01b      	b.n	80022c2 <mpu9250_init+0x106>
    	write_reg(MPU_Init_Data[i][1], MPU_Init_Data[i][0]);
 800228a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002294:	4413      	add	r3, r2
 8002296:	f813 2c23 	ldrb.w	r2, [r3, #-35]
 800229a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80022a4:	440b      	add	r3, r1
 80022a6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80022aa:	4619      	mov	r1, r3
 80022ac:	4610      	mov	r0, r2
 80022ae:	f7ff fe37 	bl	8001f20 <write_reg>
    	delay_ms(2);
 80022b2:	2002      	movs	r0, #2
 80022b4:	f7ff fdc0 	bl	8001e38 <delay_ms>
        {0x12, MPUREG_I2C_SLV0_DO}, // Register value to continuous measurement in 16bit
        {0x81, MPUREG_I2C_SLV0_CTRL}  //Enable I2C and set 1 byte

    };

    for(i=0; i<MPU_InitRegNum; i++) {
 80022b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022bc:	3301      	adds	r3, #1
 80022be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80022c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022c6:	2b10      	cmp	r3, #16
 80022c8:	d9df      	bls.n	800228a <mpu9250_init+0xce>
    	write_reg(MPU_Init_Data[i][1], MPU_Init_Data[i][0]);
    	delay_ms(2);
    }

    set_gyro_scale(BITS_FS_2000DPS);    //Set full scale range for gyroscope
 80022ca:	2018      	movs	r0, #24
 80022cc:	f000 f8b0 	bl	8002430 <set_gyro_scale>
    set_acc_scale(BITS_FS_4G);
 80022d0:	2008      	movs	r0, #8
 80022d2:	f000 f805 	bl	80022e0 <set_acc_scale>
    return 0;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3730      	adds	r7, #48	; 0x30
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <set_acc_scale>:

uint32_t  set_acc_scale(int scale){
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
    unsigned int temp_scale;
    write_reg(MPUREG_ACCEL_CONFIG, scale);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	4619      	mov	r1, r3
 80022ee:	201c      	movs	r0, #28
 80022f0:	f7ff fe16 	bl	8001f20 <write_reg>

    switch (scale){
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b18      	cmp	r3, #24
 80022f8:	d848      	bhi.n	800238c <set_acc_scale+0xac>
 80022fa:	a201      	add	r2, pc, #4	; (adr r2, 8002300 <set_acc_scale+0x20>)
 80022fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002300:	08002365 	.word	0x08002365
 8002304:	0800238d 	.word	0x0800238d
 8002308:	0800238d 	.word	0x0800238d
 800230c:	0800238d 	.word	0x0800238d
 8002310:	0800238d 	.word	0x0800238d
 8002314:	0800238d 	.word	0x0800238d
 8002318:	0800238d 	.word	0x0800238d
 800231c:	0800238d 	.word	0x0800238d
 8002320:	0800236f 	.word	0x0800236f
 8002324:	0800238d 	.word	0x0800238d
 8002328:	0800238d 	.word	0x0800238d
 800232c:	0800238d 	.word	0x0800238d
 8002330:	0800238d 	.word	0x0800238d
 8002334:	0800238d 	.word	0x0800238d
 8002338:	0800238d 	.word	0x0800238d
 800233c:	0800238d 	.word	0x0800238d
 8002340:	08002379 	.word	0x08002379
 8002344:	0800238d 	.word	0x0800238d
 8002348:	0800238d 	.word	0x0800238d
 800234c:	0800238d 	.word	0x0800238d
 8002350:	0800238d 	.word	0x0800238d
 8002354:	0800238d 	.word	0x0800238d
 8002358:	0800238d 	.word	0x0800238d
 800235c:	0800238d 	.word	0x0800238d
 8002360:	08002383 	.word	0x08002383
        case BITS_FS_2G:
            acc_divider=16384;
 8002364:	4b31      	ldr	r3, [pc, #196]	; (800242c <set_acc_scale+0x14c>)
 8002366:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 800236a:	601a      	str	r2, [r3, #0]
        break;
 800236c:	e00e      	b.n	800238c <set_acc_scale+0xac>
        case BITS_FS_4G:
            acc_divider=8192;
 800236e:	4b2f      	ldr	r3, [pc, #188]	; (800242c <set_acc_scale+0x14c>)
 8002370:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8002374:	601a      	str	r2, [r3, #0]
        break;
 8002376:	e009      	b.n	800238c <set_acc_scale+0xac>
        case BITS_FS_8G:
            acc_divider=4096;
 8002378:	4b2c      	ldr	r3, [pc, #176]	; (800242c <set_acc_scale+0x14c>)
 800237a:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 800237e:	601a      	str	r2, [r3, #0]
        break;
 8002380:	e004      	b.n	800238c <set_acc_scale+0xac>
        case BITS_FS_16G:
            acc_divider=2048;
 8002382:	4b2a      	ldr	r3, [pc, #168]	; (800242c <set_acc_scale+0x14c>)
 8002384:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8002388:	601a      	str	r2, [r3, #0]
        break;
 800238a:	bf00      	nop
    }
    temp_scale=read_reg(READ_FLAG | MPUREG_ACCEL_CONFIG);
 800238c:	209c      	movs	r0, #156	; 0x9c
 800238e:	f7ff fe0b 	bl	8001fa8 <read_reg>
 8002392:	4603      	mov	r3, r0
 8002394:	60fb      	str	r3, [r7, #12]

    switch (temp_scale){
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2b18      	cmp	r3, #24
 800239a:	d841      	bhi.n	8002420 <set_acc_scale+0x140>
 800239c:	a201      	add	r2, pc, #4	; (adr r2, 80023a4 <set_acc_scale+0xc4>)
 800239e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a2:	bf00      	nop
 80023a4:	08002409 	.word	0x08002409
 80023a8:	08002421 	.word	0x08002421
 80023ac:	08002421 	.word	0x08002421
 80023b0:	08002421 	.word	0x08002421
 80023b4:	08002421 	.word	0x08002421
 80023b8:	08002421 	.word	0x08002421
 80023bc:	08002421 	.word	0x08002421
 80023c0:	08002421 	.word	0x08002421
 80023c4:	0800240f 	.word	0x0800240f
 80023c8:	08002421 	.word	0x08002421
 80023cc:	08002421 	.word	0x08002421
 80023d0:	08002421 	.word	0x08002421
 80023d4:	08002421 	.word	0x08002421
 80023d8:	08002421 	.word	0x08002421
 80023dc:	08002421 	.word	0x08002421
 80023e0:	08002421 	.word	0x08002421
 80023e4:	08002415 	.word	0x08002415
 80023e8:	08002421 	.word	0x08002421
 80023ec:	08002421 	.word	0x08002421
 80023f0:	08002421 	.word	0x08002421
 80023f4:	08002421 	.word	0x08002421
 80023f8:	08002421 	.word	0x08002421
 80023fc:	08002421 	.word	0x08002421
 8002400:	08002421 	.word	0x08002421
 8002404:	0800241b 	.word	0x0800241b
        case BITS_FS_2G:
            temp_scale=2;
 8002408:	2302      	movs	r3, #2
 800240a:	60fb      	str	r3, [r7, #12]
        break;
 800240c:	e008      	b.n	8002420 <set_acc_scale+0x140>
        case BITS_FS_4G:
            temp_scale=4;
 800240e:	2304      	movs	r3, #4
 8002410:	60fb      	str	r3, [r7, #12]
        break;
 8002412:	e005      	b.n	8002420 <set_acc_scale+0x140>
        case BITS_FS_8G:
            temp_scale=8;
 8002414:	2308      	movs	r3, #8
 8002416:	60fb      	str	r3, [r7, #12]
        break;
 8002418:	e002      	b.n	8002420 <set_acc_scale+0x140>
        case BITS_FS_16G:
            temp_scale=16;
 800241a:	2310      	movs	r3, #16
 800241c:	60fb      	str	r3, [r7, #12]
        break;
 800241e:	bf00      	nop
    }
    return temp_scale;
 8002420:	68fb      	ldr	r3, [r7, #12]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	200000a0 	.word	0x200000a0

08002430 <set_gyro_scale>:

uint32_t set_gyro_scale(int scale){
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
    unsigned int temp_scale;
    write_reg(MPUREG_GYRO_CONFIG, scale);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	4619      	mov	r1, r3
 800243e:	201b      	movs	r0, #27
 8002440:	f7ff fd6e 	bl	8001f20 <write_reg>
    switch (scale){
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b18      	cmp	r3, #24
 8002448:	d844      	bhi.n	80024d4 <set_gyro_scale+0xa4>
 800244a:	a201      	add	r2, pc, #4	; (adr r2, 8002450 <set_gyro_scale+0x20>)
 800244c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002450:	080024b5 	.word	0x080024b5
 8002454:	080024d5 	.word	0x080024d5
 8002458:	080024d5 	.word	0x080024d5
 800245c:	080024d5 	.word	0x080024d5
 8002460:	080024d5 	.word	0x080024d5
 8002464:	080024d5 	.word	0x080024d5
 8002468:	080024d5 	.word	0x080024d5
 800246c:	080024d5 	.word	0x080024d5
 8002470:	080024bd 	.word	0x080024bd
 8002474:	080024d5 	.word	0x080024d5
 8002478:	080024d5 	.word	0x080024d5
 800247c:	080024d5 	.word	0x080024d5
 8002480:	080024d5 	.word	0x080024d5
 8002484:	080024d5 	.word	0x080024d5
 8002488:	080024d5 	.word	0x080024d5
 800248c:	080024d5 	.word	0x080024d5
 8002490:	080024c5 	.word	0x080024c5
 8002494:	080024d5 	.word	0x080024d5
 8002498:	080024d5 	.word	0x080024d5
 800249c:	080024d5 	.word	0x080024d5
 80024a0:	080024d5 	.word	0x080024d5
 80024a4:	080024d5 	.word	0x080024d5
 80024a8:	080024d5 	.word	0x080024d5
 80024ac:	080024d5 	.word	0x080024d5
 80024b0:	080024cd 	.word	0x080024cd
        case BITS_FS_250DPS:
            gyro_divider=131;
 80024b4:	4b30      	ldr	r3, [pc, #192]	; (8002578 <set_gyro_scale+0x148>)
 80024b6:	4a31      	ldr	r2, [pc, #196]	; (800257c <set_gyro_scale+0x14c>)
 80024b8:	601a      	str	r2, [r3, #0]
        break;
 80024ba:	e00b      	b.n	80024d4 <set_gyro_scale+0xa4>
        case BITS_FS_500DPS:
            gyro_divider=65.5;
 80024bc:	4b2e      	ldr	r3, [pc, #184]	; (8002578 <set_gyro_scale+0x148>)
 80024be:	4a30      	ldr	r2, [pc, #192]	; (8002580 <set_gyro_scale+0x150>)
 80024c0:	601a      	str	r2, [r3, #0]
        break;
 80024c2:	e007      	b.n	80024d4 <set_gyro_scale+0xa4>
        case BITS_FS_1000DPS:
            gyro_divider=32.8;
 80024c4:	4b2c      	ldr	r3, [pc, #176]	; (8002578 <set_gyro_scale+0x148>)
 80024c6:	4a2f      	ldr	r2, [pc, #188]	; (8002584 <set_gyro_scale+0x154>)
 80024c8:	601a      	str	r2, [r3, #0]
        break;
 80024ca:	e003      	b.n	80024d4 <set_gyro_scale+0xa4>
        case BITS_FS_2000DPS:
            gyro_divider=16.4;
 80024cc:	4b2a      	ldr	r3, [pc, #168]	; (8002578 <set_gyro_scale+0x148>)
 80024ce:	4a2e      	ldr	r2, [pc, #184]	; (8002588 <set_gyro_scale+0x158>)
 80024d0:	601a      	str	r2, [r3, #0]
        break;
 80024d2:	bf00      	nop
    }
    temp_scale=read_reg(READ_FLAG | MPUREG_GYRO_CONFIG);
 80024d4:	209b      	movs	r0, #155	; 0x9b
 80024d6:	f7ff fd67 	bl	8001fa8 <read_reg>
 80024da:	4603      	mov	r3, r0
 80024dc:	60fb      	str	r3, [r7, #12]
    switch (temp_scale){
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2b18      	cmp	r3, #24
 80024e2:	d844      	bhi.n	800256e <set_gyro_scale+0x13e>
 80024e4:	a201      	add	r2, pc, #4	; (adr r2, 80024ec <set_gyro_scale+0xbc>)
 80024e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ea:	bf00      	nop
 80024ec:	08002551 	.word	0x08002551
 80024f0:	0800256f 	.word	0x0800256f
 80024f4:	0800256f 	.word	0x0800256f
 80024f8:	0800256f 	.word	0x0800256f
 80024fc:	0800256f 	.word	0x0800256f
 8002500:	0800256f 	.word	0x0800256f
 8002504:	0800256f 	.word	0x0800256f
 8002508:	0800256f 	.word	0x0800256f
 800250c:	08002557 	.word	0x08002557
 8002510:	0800256f 	.word	0x0800256f
 8002514:	0800256f 	.word	0x0800256f
 8002518:	0800256f 	.word	0x0800256f
 800251c:	0800256f 	.word	0x0800256f
 8002520:	0800256f 	.word	0x0800256f
 8002524:	0800256f 	.word	0x0800256f
 8002528:	0800256f 	.word	0x0800256f
 800252c:	0800255f 	.word	0x0800255f
 8002530:	0800256f 	.word	0x0800256f
 8002534:	0800256f 	.word	0x0800256f
 8002538:	0800256f 	.word	0x0800256f
 800253c:	0800256f 	.word	0x0800256f
 8002540:	0800256f 	.word	0x0800256f
 8002544:	0800256f 	.word	0x0800256f
 8002548:	0800256f 	.word	0x0800256f
 800254c:	08002567 	.word	0x08002567
        case BITS_FS_250DPS:
            temp_scale=250;
 8002550:	23fa      	movs	r3, #250	; 0xfa
 8002552:	60fb      	str	r3, [r7, #12]
        break;
 8002554:	e00b      	b.n	800256e <set_gyro_scale+0x13e>
        case BITS_FS_500DPS:
            temp_scale=500;
 8002556:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800255a:	60fb      	str	r3, [r7, #12]
        break;
 800255c:	e007      	b.n	800256e <set_gyro_scale+0x13e>
        case BITS_FS_1000DPS:
            temp_scale=1000;
 800255e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002562:	60fb      	str	r3, [r7, #12]
        break;
 8002564:	e003      	b.n	800256e <set_gyro_scale+0x13e>
        case BITS_FS_2000DPS:
            temp_scale=2000;
 8002566:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800256a:	60fb      	str	r3, [r7, #12]
        break;
 800256c:	bf00      	nop
    }
    return temp_scale;
 800256e:	68fb      	ldr	r3, [r7, #12]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20000090 	.word	0x20000090
 800257c:	43030000 	.word	0x43030000
 8002580:	42830000 	.word	0x42830000
 8002584:	42033333 	.word	0x42033333
 8002588:	41833333 	.word	0x41833333

0800258c <calib_acc>:

void calib_acc()
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
    uint8_t response[4];
    int temp_scale;
    //READ CURRENT ACC SCALE
    temp_scale=read_reg(READ_FLAG | MPUREG_ACCEL_CONFIG);
 8002592:	209c      	movs	r0, #156	; 0x9c
 8002594:	f7ff fd08 	bl	8001fa8 <read_reg>
 8002598:	4603      	mov	r3, r0
 800259a:	607b      	str	r3, [r7, #4]
    set_acc_scale(BITS_FS_8G);
 800259c:	2010      	movs	r0, #16
 800259e:	f7ff fe9f 	bl	80022e0 <set_acc_scale>
    //ENABLE SELF TEST need modify
    //temp_scale=WriteReg(MPUREG_ACCEL_CONFIG, 0x80>>axis);

    read_regs(READ_FLAG |MPUREG_SELF_TEST_X,response,4);
 80025a2:	463b      	mov	r3, r7
 80025a4:	2204      	movs	r2, #4
 80025a6:	4619      	mov	r1, r3
 80025a8:	208d      	movs	r0, #141	; 0x8d
 80025aa:	f7ff fd3f 	bl	800202c <read_regs>
    calib_data[0]=((response[0]&11100000)>>3)|((response[3]&00110000)>>4);
 80025ae:	783b      	ldrb	r3, [r7, #0]
 80025b0:	10da      	asrs	r2, r3, #3
 80025b2:	4b12      	ldr	r3, [pc, #72]	; (80025fc <calib_acc+0x70>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	78fa      	ldrb	r2, [r7, #3]
 80025b8:	1112      	asrs	r2, r2, #4
 80025ba:	f402 6210 	and.w	r2, r2, #2304	; 0x900
 80025be:	4313      	orrs	r3, r2
 80025c0:	4a0f      	ldr	r2, [pc, #60]	; (8002600 <calib_acc+0x74>)
 80025c2:	6013      	str	r3, [r2, #0]
    calib_data[1]=((response[1]&11100000)>>3)|((response[3]&00001100)>>2);
 80025c4:	787b      	ldrb	r3, [r7, #1]
 80025c6:	10da      	asrs	r2, r3, #3
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <calib_acc+0x70>)
 80025ca:	4013      	ands	r3, r2
 80025cc:	78fa      	ldrb	r2, [r7, #3]
 80025ce:	1092      	asrs	r2, r2, #2
 80025d0:	f002 0290 	and.w	r2, r2, #144	; 0x90
 80025d4:	4313      	orrs	r3, r2
 80025d6:	4a0a      	ldr	r2, [pc, #40]	; (8002600 <calib_acc+0x74>)
 80025d8:	6053      	str	r3, [r2, #4]
    calib_data[2]=((response[2]&11100000)>>3)|((response[3]&00000011));
 80025da:	78bb      	ldrb	r3, [r7, #2]
 80025dc:	10da      	asrs	r2, r3, #3
 80025de:	4b07      	ldr	r3, [pc, #28]	; (80025fc <calib_acc+0x70>)
 80025e0:	4013      	ands	r3, r2
 80025e2:	78fa      	ldrb	r2, [r7, #3]
 80025e4:	f002 0209 	and.w	r2, r2, #9
 80025e8:	4313      	orrs	r3, r2
 80025ea:	4a05      	ldr	r2, [pc, #20]	; (8002600 <calib_acc+0x74>)
 80025ec:	6093      	str	r3, [r2, #8]

    set_acc_scale(temp_scale);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7ff fe76 	bl	80022e0 <set_acc_scale>
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	00152bec 	.word	0x00152bec
 8002600:	20000078 	.word	0x20000078

08002604 <read_acc>:

void read_acc()
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_ACCEL_XOUT_H,response,6);
 800260a:	1d3b      	adds	r3, r7, #4
 800260c:	2206      	movs	r2, #6
 800260e:	4619      	mov	r1, r3
 8002610:	20bb      	movs	r0, #187	; 0xbb
 8002612:	f7ff fd0b 	bl	800202c <read_regs>
    for(i=0; i<3; i++) {
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	e02e      	b.n	800267a <read_acc+0x76>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	f107 0218 	add.w	r2, r7, #24
 8002624:	4413      	add	r3, r2
 8002626:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800262a:	021b      	lsls	r3, r3, #8
 800262c:	b21a      	sxth	r2, r3
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	3301      	adds	r3, #1
 8002634:	f107 0118 	add.w	r1, r7, #24
 8002638:	440b      	add	r3, r1
 800263a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800263e:	b21b      	sxth	r3, r3
 8002640:	4313      	orrs	r3, r2
 8002642:	827b      	strh	r3, [r7, #18]
        data=(float)bit_data;
 8002644:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002648:	4618      	mov	r0, r3
 800264a:	f7fe fa6d 	bl	8000b28 <__aeabi_i2f>
 800264e:	4603      	mov	r3, r0
 8002650:	60fb      	str	r3, [r7, #12]
        accelerometer_data[i]=(data/acc_divider)*10;
 8002652:	4b0d      	ldr	r3, [pc, #52]	; (8002688 <read_acc+0x84>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4619      	mov	r1, r3
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f7fe fb6d 	bl	8000d38 <__aeabi_fdiv>
 800265e:	4603      	mov	r3, r0
 8002660:	490a      	ldr	r1, [pc, #40]	; (800268c <read_acc+0x88>)
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe fab4 	bl	8000bd0 <__aeabi_fmul>
 8002668:	4603      	mov	r3, r0
 800266a:	4619      	mov	r1, r3
 800266c:	4a08      	ldr	r2, [pc, #32]	; (8002690 <read_acc+0x8c>)
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_ACCEL_XOUT_H,response,6);
    for(i=0; i<3; i++) {
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	3301      	adds	r3, #1
 8002678:	617b      	str	r3, [r7, #20]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	2b02      	cmp	r3, #2
 800267e:	ddcd      	ble.n	800261c <read_acc+0x18>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
        data=(float)bit_data;
        accelerometer_data[i]=(data/acc_divider)*10;
    }
}
 8002680:	bf00      	nop
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	200000a0 	.word	0x200000a0
 800268c:	41200000 	.word	0x41200000
 8002690:	2000005c 	.word	0x2000005c

08002694 <read_rot>:

void read_rot()
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_GYRO_XOUT_H,response,6);
 800269a:	1d3b      	adds	r3, r7, #4
 800269c:	2206      	movs	r2, #6
 800269e:	4619      	mov	r1, r3
 80026a0:	20c3      	movs	r0, #195	; 0xc3
 80026a2:	f7ff fcc3 	bl	800202c <read_regs>
    for(i=0; i<3; i++) {
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	e029      	b.n	8002700 <read_rot+0x6c>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	f107 0218 	add.w	r2, r7, #24
 80026b4:	4413      	add	r3, r2
 80026b6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80026ba:	021b      	lsls	r3, r3, #8
 80026bc:	b21a      	sxth	r2, r3
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	3301      	adds	r3, #1
 80026c4:	f107 0118 	add.w	r1, r7, #24
 80026c8:	440b      	add	r3, r1
 80026ca:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80026ce:	b21b      	sxth	r3, r3
 80026d0:	4313      	orrs	r3, r2
 80026d2:	827b      	strh	r3, [r7, #18]
        data=(float)bit_data;
 80026d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fe fa25 	bl	8000b28 <__aeabi_i2f>
 80026de:	4603      	mov	r3, r0
 80026e0:	60fb      	str	r3, [r7, #12]
        gyroscope_data[i]=data/gyro_divider;
 80026e2:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <read_rot+0x7c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4619      	mov	r1, r3
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f7fe fb25 	bl	8000d38 <__aeabi_fdiv>
 80026ee:	4603      	mov	r3, r0
 80026f0:	4619      	mov	r1, r3
 80026f2:	4a08      	ldr	r2, [pc, #32]	; (8002714 <read_rot+0x80>)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_GYRO_XOUT_H,response,6);
    for(i=0; i<3; i++) {
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	3301      	adds	r3, #1
 80026fe:	617b      	str	r3, [r7, #20]
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	2b02      	cmp	r3, #2
 8002704:	ddd2      	ble.n	80026ac <read_rot+0x18>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
        data=(float)bit_data;
        gyroscope_data[i]=data/gyro_divider;
    }
}
 8002706:	bf00      	nop
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000090 	.word	0x20000090
 8002714:	20000084 	.word	0x20000084

08002718 <motor_init>:
 *  Created on: 21. 12. 2016
 *      Author: Asus
 */
#include <device_libraries/motor_control.h>

void motor_init(){
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0

	 TIM2_PWM_init();
 800271e:	f000 f88b 	bl	8002838 <TIM2_PWM_init>
	 PWM_init();
 8002722:	f000 f8a9 	bl	8002878 <PWM_init>
	 GPIO_PWM_init();
 8002726:	f000 f8e5 	bl	80028f4 <GPIO_PWM_init>
	 delay_ms(200);
 800272a:	20c8      	movs	r0, #200	; 0xc8
 800272c:	f7ff fb84 	bl	8001e38 <delay_ms>
	 for (int i=1;i<=4;i++){
 8002730:	2301      	movs	r3, #1
 8002732:	607b      	str	r3, [r7, #4]
 8002734:	e008      	b.n	8002748 <motor_init+0x30>
		 set_throttle(i, 0);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2100      	movs	r1, #0
 800273c:	4618      	mov	r0, r3
 800273e:	f000 f841 	bl	80027c4 <set_throttle>

	 TIM2_PWM_init();
	 PWM_init();
	 GPIO_PWM_init();
	 delay_ms(200);
	 for (int i=1;i<=4;i++){
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	3301      	adds	r3, #1
 8002746:	607b      	str	r3, [r7, #4]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b04      	cmp	r3, #4
 800274c:	ddf3      	ble.n	8002736 <motor_init+0x1e>
		 set_throttle(i, 0);
	 }
	 delay_ms(1000);
 800274e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002752:	f7ff fb71 	bl	8001e38 <delay_ms>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop

08002760 <motor_start>:

void motor_start(){
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
	 for (int i=1;i<=4;i++){
 8002766:	2301      	movs	r3, #1
 8002768:	607b      	str	r3, [r7, #4]
 800276a:	e008      	b.n	800277e <motor_start+0x1e>
		 set_throttle(i,NOMINAL_THROTTLE/2);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	b2db      	uxtb	r3, r3
 8002770:	210f      	movs	r1, #15
 8002772:	4618      	mov	r0, r3
 8002774:	f000 f826 	bl	80027c4 <set_throttle>
	 }
	 delay_ms(1000);
}

void motor_start(){
	 for (int i=1;i<=4;i++){
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3301      	adds	r3, #1
 800277c:	607b      	str	r3, [r7, #4]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b04      	cmp	r3, #4
 8002782:	ddf3      	ble.n	800276c <motor_start+0xc>
		 set_throttle(i,NOMINAL_THROTTLE/2);
	 }
	 current_throttle = NOMINAL_THROTTLE/2;
 8002784:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <motor_start+0x60>)
 8002786:	220f      	movs	r2, #15
 8002788:	701a      	strb	r2, [r3, #0]
	 delay_ms(1000);
 800278a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800278e:	f7ff fb53 	bl	8001e38 <delay_ms>
	 for (int i=1;i<=4;i++){
 8002792:	2301      	movs	r3, #1
 8002794:	603b      	str	r3, [r7, #0]
 8002796:	e008      	b.n	80027aa <motor_start+0x4a>
		 set_throttle(i,NOMINAL_THROTTLE);
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	b2db      	uxtb	r3, r3
 800279c:	211e      	movs	r1, #30
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 f810 	bl	80027c4 <set_throttle>
	 for (int i=1;i<=4;i++){
		 set_throttle(i,NOMINAL_THROTTLE/2);
	 }
	 current_throttle = NOMINAL_THROTTLE/2;
	 delay_ms(1000);
	 for (int i=1;i<=4;i++){
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	3301      	adds	r3, #1
 80027a8:	603b      	str	r3, [r7, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	ddf3      	ble.n	8002798 <motor_start+0x38>
		 set_throttle(i,NOMINAL_THROTTLE);
	 }
	 current_throttle =  NOMINAL_THROTTLE;
 80027b0:	4b03      	ldr	r3, [pc, #12]	; (80027c0 <motor_start+0x60>)
 80027b2:	221e      	movs	r2, #30
 80027b4:	701a      	strb	r2, [r3, #0]
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	200000b0 	.word	0x200000b0

080027c4 <set_throttle>:

void set_throttle(uint8_t motor, int8_t data){
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	460a      	mov	r2, r1
 80027ce:	71fb      	strb	r3, [r7, #7]
 80027d0:	4613      	mov	r3, r2
 80027d2:	71bb      	strb	r3, [r7, #6]

	switch(motor)
 80027d4:	79fb      	ldrb	r3, [r7, #7]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d828      	bhi.n	800282e <set_throttle+0x6a>
 80027dc:	a201      	add	r2, pc, #4	; (adr r2, 80027e4 <set_throttle+0x20>)
 80027de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e2:	bf00      	nop
 80027e4:	080027f5 	.word	0x080027f5
 80027e8:	08002803 	.word	0x08002803
 80027ec:	08002811 	.word	0x08002811
 80027f0:	0800281f 	.word	0x0800281f
	{
		case 1: {
			TIM2->CCR1 = 100+(int8_t)(data);
 80027f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80027fc:	3364      	adds	r3, #100	; 0x64
 80027fe:	6353      	str	r3, [r2, #52]	; 0x34
			break;
 8002800:	e014      	b.n	800282c <set_throttle+0x68>
		}
		case 2: {
			TIM2->CCR2 = 100+(int8_t)(data);
 8002802:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002806:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800280a:	3364      	adds	r3, #100	; 0x64
 800280c:	6393      	str	r3, [r2, #56]	; 0x38
			break;
 800280e:	e00d      	b.n	800282c <set_throttle+0x68>
		}
		case 3: {
			TIM2->CCR3 = 100+(int8_t)(data);
 8002810:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002814:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002818:	3364      	adds	r3, #100	; 0x64
 800281a:	63d3      	str	r3, [r2, #60]	; 0x3c
			break;
 800281c:	e006      	b.n	800282c <set_throttle+0x68>
		}
		case 4: {
			TIM2->CCR4 = 100+(int8_t)(data);
 800281e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002822:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002826:	3364      	adds	r3, #100	; 0x64
 8002828:	6413      	str	r3, [r2, #64]	; 0x40
			break;
 800282a:	bf00      	nop
		}
	}
	return;
 800282c:	bf00      	nop
 800282e:	bf00      	nop
}
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <TIM2_PWM_init>:

void TIM2_PWM_init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0

	TIM_TimeBaseInitTypeDef TIM_BaseStruct;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800283e:	2101      	movs	r1, #1
 8002840:	2001      	movs	r0, #1
 8002842:	f7fe fe33 	bl	80014ac <RCC_APB1PeriphClockCmd>

	TIM_BaseStruct.TIM_Prescaler = 160;
 8002846:	23a0      	movs	r3, #160	; 0xa0
 8002848:	80bb      	strh	r3, [r7, #4]
	TIM_BaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 800284a:	2300      	movs	r3, #0
 800284c:	80fb      	strh	r3, [r7, #6]
    TIM_BaseStruct.TIM_Period = 1999; // f[Hz] PWM bude 50hz, nastavenie periody casovaca
 800284e:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8002852:	60bb      	str	r3, [r7, #8]
    TIM_BaseStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8002854:	2300      	movs	r3, #0
 8002856:	81bb      	strh	r3, [r7, #12]

    TIM_TimeBaseInit(TIM2, &TIM_BaseStruct);
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	4619      	mov	r1, r3
 800285c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002860:	f7fe fedc 	bl	800161c <TIM_TimeBaseInit>
    TIM_Cmd(TIM2, ENABLE);
 8002864:	2101      	movs	r1, #1
 8002866:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800286a:	f7fe ff29 	bl	80016c0 <TIM_Cmd>
}
 800286e:	bf00      	nop
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop

08002878 <PWM_init>:

void PWM_init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
	TIM_OCInitTypeDef TIM_OCStruct;
	uint16_t pulse_length = 0;
 800287e:	2300      	movs	r3, #0
 8002880:	81fb      	strh	r3, [r7, #14]

    TIM_OCStruct.TIM_OCMode = TIM_OCMode_PWM2;
 8002882:	2370      	movs	r3, #112	; 0x70
 8002884:	803b      	strh	r3, [r7, #0]
    TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 8002886:	2301      	movs	r3, #1
 8002888:	807b      	strh	r3, [r7, #2]
    TIM_OCStruct.TIM_OCPolarity = TIM_OCPolarity_Low;
 800288a:	2302      	movs	r3, #2
 800288c:	813b      	strh	r3, [r7, #8]
    TIM_OCStruct.TIM_Pulse = pulse_length;
 800288e:	89fb      	ldrh	r3, [r7, #14]
 8002890:	607b      	str	r3, [r7, #4]
    TIM_OC1Init(TIM2, &TIM_OCStruct);
 8002892:	463b      	mov	r3, r7
 8002894:	4619      	mov	r1, r3
 8002896:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800289a:	f7fe ff31 	bl	8001700 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM2, TIM_OCPreload_Enable);
 800289e:	2108      	movs	r1, #8
 80028a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028a4:	f7ff f838 	bl	8001918 <TIM_OC1PreloadConfig>
    TIM_OC2Init(TIM2, &TIM_OCStruct);
 80028a8:	463b      	mov	r3, r7
 80028aa:	4619      	mov	r1, r3
 80028ac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028b0:	f7fe ff68 	bl	8001784 <TIM_OC2Init>
    TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80028b4:	2108      	movs	r1, #8
 80028b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028ba:	f7ff f849 	bl	8001950 <TIM_OC2PreloadConfig>
    TIM_OC3Init(TIM2, &TIM_OCStruct);
 80028be:	463b      	mov	r3, r7
 80028c0:	4619      	mov	r1, r3
 80028c2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028c6:	f7fe ffa1 	bl	800180c <TIM_OC3Init>
    TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80028ca:	2108      	movs	r1, #8
 80028cc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028d0:	f7ff f85c 	bl	800198c <TIM_OC3PreloadConfig>
    TIM_OC4Init(TIM2, &TIM_OCStruct);
 80028d4:	463b      	mov	r3, r7
 80028d6:	4619      	mov	r1, r3
 80028d8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028dc:	f7fe ffd8 	bl	8001890 <TIM_OC4Init>
    TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80028e0:	2108      	movs	r1, #8
 80028e2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028e6:	f7ff f86d 	bl	80019c4 <TIM_OC4PreloadConfig>
}
 80028ea:	bf00      	nop
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop

080028f4 <GPIO_PWM_init>:

void GPIO_PWM_init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct, GPIO_Button;

    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80028fa:	2101      	movs	r1, #1
 80028fc:	2001      	movs	r0, #1
 80028fe:	f7fe fd99 	bl	8001434 <RCC_AHBPeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002902:	2101      	movs	r1, #1
 8002904:	2002      	movs	r0, #2
 8002906:	f7fe fd95 	bl	8001434 <RCC_AHBPeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 800290a:	2101      	movs	r1, #1
 800290c:	2004      	movs	r0, #4
 800290e:	f7fe fd91 	bl	8001434 <RCC_AHBPeriphClockCmd>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8002912:	2303      	movs	r3, #3
 8002914:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002916:	2300      	movs	r3, #0
 8002918:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800291a:	2300      	movs	r3, #0
 800291c:	73fb      	strb	r3, [r7, #15]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800291e:	2302      	movs	r3, #2
 8002920:	733b      	strb	r3, [r7, #12]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8002922:	2303      	movs	r3, #3
 8002924:	737b      	strb	r3, [r7, #13]
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource0, GPIO_AF_TIM2);
 8002926:	2201      	movs	r2, #1
 8002928:	2100      	movs	r1, #0
 800292a:	481d      	ldr	r0, [pc, #116]	; (80029a0 <GPIO_PWM_init+0xac>)
 800292c:	f7fe fc60 	bl	80011f0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource1, GPIO_AF_TIM2);
 8002930:	2201      	movs	r2, #1
 8002932:	2101      	movs	r1, #1
 8002934:	481a      	ldr	r0, [pc, #104]	; (80029a0 <GPIO_PWM_init+0xac>)
 8002936:	f7fe fc5b 	bl	80011f0 <GPIO_PinAFConfig>
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293a:	f107 0308 	add.w	r3, r7, #8
 800293e:	4619      	mov	r1, r3
 8002940:	4817      	ldr	r0, [pc, #92]	; (80029a0 <GPIO_PWM_init+0xac>)
 8002942:	f7fe fba3 	bl	800108c <GPIO_Init>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 8002946:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800294a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800294c:	2300      	movs	r3, #0
 800294e:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002950:	2300      	movs	r3, #0
 8002952:	73fb      	strb	r3, [r7, #15]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002954:	2302      	movs	r3, #2
 8002956:	733b      	strb	r3, [r7, #12]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8002958:	2303      	movs	r3, #3
 800295a:	737b      	strb	r3, [r7, #13]
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_TIM2);
 800295c:	2201      	movs	r2, #1
 800295e:	210a      	movs	r1, #10
 8002960:	4810      	ldr	r0, [pc, #64]	; (80029a4 <GPIO_PWM_init+0xb0>)
 8002962:	f7fe fc45 	bl	80011f0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8002966:	2201      	movs	r2, #1
 8002968:	210b      	movs	r1, #11
 800296a:	480e      	ldr	r0, [pc, #56]	; (80029a4 <GPIO_PWM_init+0xb0>)
 800296c:	f7fe fc40 	bl	80011f0 <GPIO_PinAFConfig>
    GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002970:	f107 0308 	add.w	r3, r7, #8
 8002974:	4619      	mov	r1, r3
 8002976:	480b      	ldr	r0, [pc, #44]	; (80029a4 <GPIO_PWM_init+0xb0>)
 8002978:	f7fe fb88 	bl	800108c <GPIO_Init>

    GPIO_Button.GPIO_Pin = GPIO_Pin_13;
 800297c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002980:	603b      	str	r3, [r7, #0]
    GPIO_Button.GPIO_OType = GPIO_OType_PP;
 8002982:	2300      	movs	r3, #0
 8002984:	71bb      	strb	r3, [r7, #6]
    GPIO_Button.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002986:	2300      	movs	r3, #0
 8002988:	71fb      	strb	r3, [r7, #7]
    GPIO_Button.GPIO_Mode = GPIO_Mode_IN;
 800298a:	2300      	movs	r3, #0
 800298c:	713b      	strb	r3, [r7, #4]
    GPIO_Init(GPIOC, &GPIO_Button);
 800298e:	463b      	mov	r3, r7
 8002990:	4619      	mov	r1, r3
 8002992:	4805      	ldr	r0, [pc, #20]	; (80029a8 <GPIO_PWM_init+0xb4>)
 8002994:	f7fe fb7a 	bl	800108c <GPIO_Init>
}
 8002998:	bf00      	nop
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40020000 	.word	0x40020000
 80029a4:	40020400 	.word	0x40020400
 80029a8:	40020800 	.word	0x40020800

080029ac <functions_init>:
/* Includes */
#include <functions.h>

// function sleep for specific time in def, +- 2 us

void functions_init(){
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0

	desired_roll = 0;
 80029b2:	4b15      	ldr	r3, [pc, #84]	; (8002a08 <functions_init+0x5c>)
 80029b4:	f04f 0200 	mov.w	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]
	desired_pitch = 0;
 80029ba:	4b14      	ldr	r3, [pc, #80]	; (8002a0c <functions_init+0x60>)
 80029bc:	f04f 0200 	mov.w	r2, #0
 80029c0:	601a      	str	r2, [r3, #0]

    for(uint8_t i = 0;i<3;i++){
 80029c2:	2300      	movs	r3, #0
 80029c4:	71fb      	strb	r3, [r7, #7]
 80029c6:	e008      	b.n	80029da <functions_init+0x2e>
    	gyroscope_data_avg[i] = 0;
 80029c8:	79fb      	ldrb	r3, [r7, #7]
 80029ca:	4a11      	ldr	r2, [pc, #68]	; (8002a10 <functions_init+0x64>)
 80029cc:	f04f 0100 	mov.w	r1, #0
 80029d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
void functions_init(){

	desired_roll = 0;
	desired_pitch = 0;

    for(uint8_t i = 0;i<3;i++){
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	3301      	adds	r3, #1
 80029d8:	71fb      	strb	r3, [r7, #7]
 80029da:	79fb      	ldrb	r3, [r7, #7]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d9f3      	bls.n	80029c8 <functions_init+0x1c>
    	gyroscope_data_avg[i] = 0;
    }
    for(uint8_t i = 0;i<3;i++){
 80029e0:	2300      	movs	r3, #0
 80029e2:	71bb      	strb	r3, [r7, #6]
 80029e4:	e008      	b.n	80029f8 <functions_init+0x4c>
    	accelerometer_data_avg[i] = 0;
 80029e6:	79bb      	ldrb	r3, [r7, #6]
 80029e8:	4a0a      	ldr	r2, [pc, #40]	; (8002a14 <functions_init+0x68>)
 80029ea:	f04f 0100 	mov.w	r1, #0
 80029ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	desired_pitch = 0;

    for(uint8_t i = 0;i<3;i++){
    	gyroscope_data_avg[i] = 0;
    }
    for(uint8_t i = 0;i<3;i++){
 80029f2:	79bb      	ldrb	r3, [r7, #6]
 80029f4:	3301      	adds	r3, #1
 80029f6:	71bb      	strb	r3, [r7, #6]
 80029f8:	79bb      	ldrb	r3, [r7, #6]
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d9f3      	bls.n	80029e6 <functions_init+0x3a>
    	accelerometer_data_avg[i] = 0;
    }
    return;
 80029fe:	bf00      	nop
}
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr
 8002a08:	200000bc 	.word	0x200000bc
 8002a0c:	200000b4 	.word	0x200000b4
 8002a10:	200000cc 	.word	0x200000cc
 8002a14:	200000c0 	.word	0x200000c0

08002a18 <TIM4_integrating_timer>:

void TIM4_integrating_timer(int period_in_miliseconds)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b088      	sub	sp, #32
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
	uint32_t SystemTimeClock = 16000000;		//mame 16MHz vstup!!!
 8002a20:	4b1e      	ldr	r3, [pc, #120]	; (8002a9c <TIM4_integrating_timer+0x84>)
 8002a22:	61fb      	str	r3, [r7, #28]
	unsigned short inputPeriodValue = 10000;		//input clock = 10000Hz = 0,1ms
 8002a24:	f242 7310 	movw	r3, #10000	; 0x2710
 8002a28:	837b      	strh	r3, [r7, #26]
	unsigned short prescalerValue = (unsigned short) (SystemTimeClock / inputPeriodValue) - 1;
 8002a2a:	8b7b      	ldrh	r3, [r7, #26]
 8002a2c:	69fa      	ldr	r2, [r7, #28]
 8002a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	3b01      	subs	r3, #1
 8002a36:	833b      	strh	r3, [r7, #24]

	/*Structure for timer settings*/
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8002a38:	2101      	movs	r1, #1
 8002a3a:	2004      	movs	r0, #4
 8002a3c:	f7fe fd36 	bl	80014ac <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = period_in_miliseconds*10 - 1;		// 10 period * 0,0001s = 0,001s = 1ms vzorkovaci cas
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002a52:	2300      	movs	r3, #0
 8002a54:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler = prescalerValue;
 8002a56:	8b3b      	ldrh	r3, [r7, #24]
 8002a58:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8002a5a:	f107 030c 	add.w	r3, r7, #12
 8002a5e:	4619      	mov	r1, r3
 8002a60:	480f      	ldr	r0, [pc, #60]	; (8002aa0 <TIM4_integrating_timer+0x88>)
 8002a62:	f7fe fddb 	bl	800161c <TIM_TimeBaseInit>
	/* TIM Interrupts enable */
	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 8002a66:	2201      	movs	r2, #1
 8002a68:	2101      	movs	r1, #1
 8002a6a:	480d      	ldr	r0, [pc, #52]	; (8002aa0 <TIM4_integrating_timer+0x88>)
 8002a6c:	f7fe ffc8 	bl	8001a00 <TIM_ITConfig>
	TIM_Cmd(TIM4, ENABLE);
 8002a70:	2101      	movs	r1, #1
 8002a72:	480b      	ldr	r0, [pc, #44]	; (8002aa0 <TIM4_integrating_timer+0x88>)
 8002a74:	f7fe fe24 	bl	80016c0 <TIM_Cmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM4 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 8002a78:	231e      	movs	r3, #30
 8002a7a:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8002a80:	2301      	movs	r3, #1
 8002a82:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002a84:	2301      	movs	r3, #1
 8002a86:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8002a88:	f107 0308 	add.w	r3, r7, #8
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7fe fa9d 	bl	8000fcc <NVIC_Init>
}
 8002a92:	bf00      	nop
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	00f42400 	.word	0x00f42400
 8002aa0:	40000800 	.word	0x40000800

08002aa4 <TIM3_sampling_timer>:

void TIM3_sampling_timer(int period_in_miliseconds)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b088      	sub	sp, #32
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	uint32_t SystemTimeClock = 16000000;		//mame 16MHz vstup!!!
 8002aac:	4b1e      	ldr	r3, [pc, #120]	; (8002b28 <TIM3_sampling_timer+0x84>)
 8002aae:	61fb      	str	r3, [r7, #28]
	unsigned short inputPeriodValue = 10000;		//input clock = 10000Hz = 0,1ms
 8002ab0:	f242 7310 	movw	r3, #10000	; 0x2710
 8002ab4:	837b      	strh	r3, [r7, #26]
	unsigned short prescalerValue = (unsigned short) (SystemTimeClock / inputPeriodValue) - 1;
 8002ab6:	8b7b      	ldrh	r3, [r7, #26]
 8002ab8:	69fa      	ldr	r2, [r7, #28]
 8002aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	833b      	strh	r3, [r7, #24]

	/*Structure for timer settings*/
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	2002      	movs	r0, #2
 8002ac8:	f7fe fcf0 	bl	80014ac <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = period_in_miliseconds*10 - 1;		// 10 period * 0,0001s = 0,001s = 1ms vzorkovaci cas
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8002ada:	2300      	movs	r3, #0
 8002adc:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler = prescalerValue;
 8002ae2:	8b3b      	ldrh	r3, [r7, #24]
 8002ae4:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 8002ae6:	f107 030c 	add.w	r3, r7, #12
 8002aea:	4619      	mov	r1, r3
 8002aec:	480f      	ldr	r0, [pc, #60]	; (8002b2c <TIM3_sampling_timer+0x88>)
 8002aee:	f7fe fd95 	bl	800161c <TIM_TimeBaseInit>
	/* TIM Interrupts enable */
	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 8002af2:	2201      	movs	r2, #1
 8002af4:	2101      	movs	r1, #1
 8002af6:	480d      	ldr	r0, [pc, #52]	; (8002b2c <TIM3_sampling_timer+0x88>)
 8002af8:	f7fe ff82 	bl	8001a00 <TIM_ITConfig>
	TIM_Cmd(TIM3, ENABLE);
 8002afc:	2101      	movs	r1, #1
 8002afe:	480b      	ldr	r0, [pc, #44]	; (8002b2c <TIM3_sampling_timer+0x88>)
 8002b00:	f7fe fdde 	bl	80016c0 <TIM_Cmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM3 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 8002b04:	231d      	movs	r3, #29
 8002b06:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002b10:	2301      	movs	r3, #1
 8002b12:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8002b14:	f107 0308 	add.w	r3, r7, #8
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7fe fa57 	bl	8000fcc <NVIC_Init>
}
 8002b1e:	bf00      	nop
 8002b20:	3720      	adds	r7, #32
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	00f42400 	.word	0x00f42400
 8002b2c:	40000400 	.word	0x40000400

08002b30 <TIM4_IRQHandler>:



void TIM4_IRQHandler()
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM4, TIM_IT_Update) != RESET)
 8002b34:	2101      	movs	r1, #1
 8002b36:	4808      	ldr	r0, [pc, #32]	; (8002b58 <TIM4_IRQHandler+0x28>)
 8002b38:	f7fe ff86 	bl	8001a48 <TIM_GetITStatus>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d007      	beq.n	8002b52 <TIM4_IRQHandler+0x22>
    {
        TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8002b42:	2101      	movs	r1, #1
 8002b44:	4804      	ldr	r0, [pc, #16]	; (8002b58 <TIM4_IRQHandler+0x28>)
 8002b46:	f7fe ffa9 	bl	8001a9c <TIM_ClearITPendingBit>
        complementary_filter();
 8002b4a:	f000 f881 	bl	8002c50 <complementary_filter>
        PID_stabilization_control();
 8002b4e:	f000 f9d5 	bl	8002efc <PID_stabilization_control>
    }
}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40000800 	.word	0x40000800

08002b5c <TIM3_IRQHandler>:

void TIM3_IRQHandler()
{
 8002b5c:	b590      	push	{r4, r7, lr}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0

	GPIO_ResetBits(GPIOA, GPIO_Pin_10);
 8002b62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b66:	4833      	ldr	r0, [pc, #204]	; (8002c34 <TIM3_IRQHandler+0xd8>)
 8002b68:	f7fe fb34 	bl	80011d4 <GPIO_ResetBits>
    if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	4832      	ldr	r0, [pc, #200]	; (8002c38 <TIM3_IRQHandler+0xdc>)
 8002b70:	f7fe ff6a 	bl	8001a48 <TIM_GetITStatus>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d053      	beq.n	8002c22 <TIM3_IRQHandler+0xc6>
    {
        TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	482e      	ldr	r0, [pc, #184]	; (8002c38 <TIM3_IRQHandler+0xdc>)
 8002b7e:	f7fe ff8d 	bl	8001a9c <TIM_ClearITPendingBit>
        read_rot();
 8002b82:	f7ff fd87 	bl	8002694 <read_rot>
        for(uint8_t i = 0;i<3;i++){
 8002b86:	2300      	movs	r3, #0
 8002b88:	71fb      	strb	r3, [r7, #7]
 8002b8a:	e01f      	b.n	8002bcc <TIM3_IRQHandler+0x70>
        	gyroscope_data_avg[i]= (gyroscope_data_avg[i]*(moveing_average_samples-1) + gyroscope_data[i])/moveing_average_samples;
 8002b8c:	79fc      	ldrb	r4, [r7, #7]
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	4a2a      	ldr	r2, [pc, #168]	; (8002c3c <TIM3_IRQHandler+0xe0>)
 8002b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b96:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fe f818 	bl	8000bd0 <__aeabi_fmul>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	4a26      	ldr	r2, [pc, #152]	; (8002c40 <TIM3_IRQHandler+0xe4>)
 8002ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bac:	4619      	mov	r1, r3
 8002bae:	f7fd ff07 	bl	80009c0 <__addsf3>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	4923      	ldr	r1, [pc, #140]	; (8002c44 <TIM3_IRQHandler+0xe8>)
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fe f8be 	bl	8000d38 <__aeabi_fdiv>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	4b1e      	ldr	r3, [pc, #120]	; (8002c3c <TIM3_IRQHandler+0xe0>)
 8002bc2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	GPIO_ResetBits(GPIOA, GPIO_Pin_10);
    if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
    {
        TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
        read_rot();
        for(uint8_t i = 0;i<3;i++){
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	71fb      	strb	r3, [r7, #7]
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d9dc      	bls.n	8002b8c <TIM3_IRQHandler+0x30>
        	gyroscope_data_avg[i]= (gyroscope_data_avg[i]*(moveing_average_samples-1) + gyroscope_data[i])/moveing_average_samples;
        }
        read_acc();
 8002bd2:	f7ff fd17 	bl	8002604 <read_acc>
        for(uint8_t i = 0;i<3;i++){
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	71bb      	strb	r3, [r7, #6]
 8002bda:	e01f      	b.n	8002c1c <TIM3_IRQHandler+0xc0>
        	accelerometer_data_avg[i]= (accelerometer_data_avg[i]*(moveing_average_samples-1) + accelerometer_data[i])/moveing_average_samples;
 8002bdc:	79bc      	ldrb	r4, [r7, #6]
 8002bde:	79bb      	ldrb	r3, [r7, #6]
 8002be0:	4a19      	ldr	r2, [pc, #100]	; (8002c48 <TIM3_IRQHandler+0xec>)
 8002be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be6:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7fd fff0 	bl	8000bd0 <__aeabi_fmul>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	79bb      	ldrb	r3, [r7, #6]
 8002bf6:	4a15      	ldr	r2, [pc, #84]	; (8002c4c <TIM3_IRQHandler+0xf0>)
 8002bf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	f7fd fedf 	bl	80009c0 <__addsf3>
 8002c02:	4603      	mov	r3, r0
 8002c04:	490f      	ldr	r1, [pc, #60]	; (8002c44 <TIM3_IRQHandler+0xe8>)
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7fe f896 	bl	8000d38 <__aeabi_fdiv>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	461a      	mov	r2, r3
 8002c10:	4b0d      	ldr	r3, [pc, #52]	; (8002c48 <TIM3_IRQHandler+0xec>)
 8002c12:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        read_rot();
        for(uint8_t i = 0;i<3;i++){
        	gyroscope_data_avg[i]= (gyroscope_data_avg[i]*(moveing_average_samples-1) + gyroscope_data[i])/moveing_average_samples;
        }
        read_acc();
        for(uint8_t i = 0;i<3;i++){
 8002c16:	79bb      	ldrb	r3, [r7, #6]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	71bb      	strb	r3, [r7, #6]
 8002c1c:	79bb      	ldrb	r3, [r7, #6]
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d9dc      	bls.n	8002bdc <TIM3_IRQHandler+0x80>
        	accelerometer_data_avg[i]= (accelerometer_data_avg[i]*(moveing_average_samples-1) + accelerometer_data[i])/moveing_average_samples;
        }
    }
    GPIO_SetBits(GPIOA, GPIO_Pin_10);
 8002c22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c26:	4803      	ldr	r0, [pc, #12]	; (8002c34 <TIM3_IRQHandler+0xd8>)
 8002c28:	f7fe fac6 	bl	80011b8 <GPIO_SetBits>
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd90      	pop	{r4, r7, pc}
 8002c34:	40020000 	.word	0x40020000
 8002c38:	40000400 	.word	0x40000400
 8002c3c:	200000cc 	.word	0x200000cc
 8002c40:	20000084 	.word	0x20000084
 8002c44:	40a00000 	.word	0x40a00000
 8002c48:	200000c0 	.word	0x200000c0
 8002c4c:	2000005c 	.word	0x2000005c

08002c50 <complementary_filter>:
/**COMPLEMENTARY FILTER **/

#define M_PI 3.14159265359

void complementary_filter()
{
 8002c50:	b5b0      	push	{r4, r5, r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
	float pitchAcc, rollAcc;

    // Integrate the gyroscope data -> int(angularSpeed) = angle

	if (!(gyroscope_data_avg[0] < 2 && gyroscope_data_avg[0] > -2)){
 8002c56:	4ba2      	ldr	r3, [pc, #648]	; (8002ee0 <complementary_filter+0x290>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	4614      	mov	r4, r2
 8002c5e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fe f952 	bl	8000f0c <__aeabi_fcmplt>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <complementary_filter+0x22>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	461c      	mov	r4, r3
 8002c72:	b2e3      	uxtb	r3, r4
 8002c74:	f083 0301 	eor.w	r3, r3, #1
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d113      	bne.n	8002ca6 <complementary_filter+0x56>
 8002c7e:	4b98      	ldr	r3, [pc, #608]	; (8002ee0 <complementary_filter+0x290>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2201      	movs	r2, #1
 8002c84:	4614      	mov	r4, r2
 8002c86:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fe f95c 	bl	8000f48 <__aeabi_fcmpgt>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <complementary_filter+0x4a>
 8002c96:	2300      	movs	r3, #0
 8002c98:	461c      	mov	r4, r3
 8002c9a:	b2e3      	uxtb	r3, r4
 8002c9c:	f083 0301 	eor.w	r3, r3, #1
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d011      	beq.n	8002cca <complementary_filter+0x7a>
		roll = roll + gyroscope_data_avg[0] * angle_sampling;
 8002ca6:	4b8e      	ldr	r3, [pc, #568]	; (8002ee0 <complementary_filter+0x290>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	498e      	ldr	r1, [pc, #568]	; (8002ee4 <complementary_filter+0x294>)
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fd ff8f 	bl	8000bd0 <__aeabi_fmul>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b8c      	ldr	r3, [pc, #560]	; (8002ee8 <complementary_filter+0x298>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	f7fd fe7f 	bl	80009c0 <__addsf3>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	4b88      	ldr	r3, [pc, #544]	; (8002ee8 <complementary_filter+0x298>)
 8002cc8:	601a      	str	r2, [r3, #0]
	}
	if (!(gyroscope_data_avg[1] < 2 && gyroscope_data_avg[1] > -2)){
 8002cca:	4b85      	ldr	r3, [pc, #532]	; (8002ee0 <complementary_filter+0x290>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	4614      	mov	r4, r2
 8002cd2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7fe f918 	bl	8000f0c <__aeabi_fcmplt>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <complementary_filter+0x96>
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	461c      	mov	r4, r3
 8002ce6:	b2e3      	uxtb	r3, r4
 8002ce8:	f083 0301 	eor.w	r3, r3, #1
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d113      	bne.n	8002d1a <complementary_filter+0xca>
 8002cf2:	4b7b      	ldr	r3, [pc, #492]	; (8002ee0 <complementary_filter+0x290>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	4614      	mov	r4, r2
 8002cfa:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fe f922 	bl	8000f48 <__aeabi_fcmpgt>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <complementary_filter+0xbe>
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	461c      	mov	r4, r3
 8002d0e:	b2e3      	uxtb	r3, r4
 8002d10:	f083 0301 	eor.w	r3, r3, #1
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d010      	beq.n	8002d3c <complementary_filter+0xec>
		pitch = pitch  - gyroscope_data_avg[1] * angle_sampling;
 8002d1a:	4b74      	ldr	r3, [pc, #464]	; (8002eec <complementary_filter+0x29c>)
 8002d1c:	681c      	ldr	r4, [r3, #0]
 8002d1e:	4b70      	ldr	r3, [pc, #448]	; (8002ee0 <complementary_filter+0x290>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	4970      	ldr	r1, [pc, #448]	; (8002ee4 <complementary_filter+0x294>)
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd ff53 	bl	8000bd0 <__aeabi_fmul>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4620      	mov	r0, r4
 8002d30:	f7fd fe44 	bl	80009bc <__aeabi_fsub>
 8002d34:	4603      	mov	r3, r0
 8002d36:	461a      	mov	r2, r3
 8002d38:	4b6c      	ldr	r3, [pc, #432]	; (8002eec <complementary_filter+0x29c>)
 8002d3a:	601a      	str	r2, [r3, #0]
	}
	if (!(gyroscope_data_avg[2] < 2 && gyroscope_data_avg[2] > -2)){
 8002d3c:	4b68      	ldr	r3, [pc, #416]	; (8002ee0 <complementary_filter+0x290>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2201      	movs	r2, #1
 8002d42:	4614      	mov	r4, r2
 8002d44:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fe f8df 	bl	8000f0c <__aeabi_fcmplt>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d101      	bne.n	8002d58 <complementary_filter+0x108>
 8002d54:	2300      	movs	r3, #0
 8002d56:	461c      	mov	r4, r3
 8002d58:	b2e3      	uxtb	r3, r4
 8002d5a:	f083 0301 	eor.w	r3, r3, #1
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d113      	bne.n	8002d8c <complementary_filter+0x13c>
 8002d64:	4b5e      	ldr	r3, [pc, #376]	; (8002ee0 <complementary_filter+0x290>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	4614      	mov	r4, r2
 8002d6c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fe f8e9 	bl	8000f48 <__aeabi_fcmpgt>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <complementary_filter+0x130>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	461c      	mov	r4, r3
 8002d80:	b2e3      	uxtb	r3, r4
 8002d82:	f083 0301 	eor.w	r3, r3, #1
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d011      	beq.n	8002db0 <complementary_filter+0x160>
		yaw = yaw  + gyroscope_data_avg[2] * angle_sampling;
 8002d8c:	4b54      	ldr	r3, [pc, #336]	; (8002ee0 <complementary_filter+0x290>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	4954      	ldr	r1, [pc, #336]	; (8002ee4 <complementary_filter+0x294>)
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7fd ff1c 	bl	8000bd0 <__aeabi_fmul>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	4b54      	ldr	r3, [pc, #336]	; (8002ef0 <complementary_filter+0x2a0>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4619      	mov	r1, r3
 8002da2:	4610      	mov	r0, r2
 8002da4:	f7fd fe0c 	bl	80009c0 <__addsf3>
 8002da8:	4603      	mov	r3, r0
 8002daa:	461a      	mov	r2, r3
 8002dac:	4b50      	ldr	r3, [pc, #320]	; (8002ef0 <complementary_filter+0x2a0>)
 8002dae:	601a      	str	r2, [r3, #0]
	}

	//Turning around the X axis results in a vector on the Y-axis
    rollAcc = atan2f((float)accelerometer_data_avg[1], (float)accelerometer_data_avg[2]) * M_PI_deg;
 8002db0:	4b50      	ldr	r3, [pc, #320]	; (8002ef4 <complementary_filter+0x2a4>)
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	4b4f      	ldr	r3, [pc, #316]	; (8002ef4 <complementary_filter+0x2a4>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	4619      	mov	r1, r3
 8002dba:	4610      	mov	r0, r2
 8002dbc:	f000 fb6e 	bl	800349c <atan2f>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	494d      	ldr	r1, [pc, #308]	; (8002ef8 <complementary_filter+0x2a8>)
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7fd ff03 	bl	8000bd0 <__aeabi_fmul>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7fd fb3b 	bl	8000448 <__aeabi_f2d>
 8002dd2:	a33d      	add	r3, pc, #244	; (adr r3, 8002ec8 <complementary_filter+0x278>)
 8002dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd8:	f7fd fcb4 	bl	8000744 <__aeabi_ddiv>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	460c      	mov	r4, r1
 8002de0:	4618      	mov	r0, r3
 8002de2:	4621      	mov	r1, r4
 8002de4:	f7fd fd96 	bl	8000914 <__aeabi_d2f>
 8002de8:	4603      	mov	r3, r0
 8002dea:	607b      	str	r3, [r7, #4]
    roll = roll * 0.6 + rollAcc * 0.4;
 8002dec:	4b3e      	ldr	r3, [pc, #248]	; (8002ee8 <complementary_filter+0x298>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7fd fb29 	bl	8000448 <__aeabi_f2d>
 8002df6:	a336      	add	r3, pc, #216	; (adr r3, 8002ed0 <complementary_filter+0x280>)
 8002df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfc:	f7fd fb78 	bl	80004f0 <__aeabi_dmul>
 8002e00:	4603      	mov	r3, r0
 8002e02:	460c      	mov	r4, r1
 8002e04:	4625      	mov	r5, r4
 8002e06:	461c      	mov	r4, r3
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f7fd fb1d 	bl	8000448 <__aeabi_f2d>
 8002e0e:	a332      	add	r3, pc, #200	; (adr r3, 8002ed8 <complementary_filter+0x288>)
 8002e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e14:	f7fd fb6c 	bl	80004f0 <__aeabi_dmul>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	4620      	mov	r0, r4
 8002e1e:	4629      	mov	r1, r5
 8002e20:	f7fd f9b4 	bl	800018c <__adddf3>
 8002e24:	4603      	mov	r3, r0
 8002e26:	460c      	mov	r4, r1
 8002e28:	4618      	mov	r0, r3
 8002e2a:	4621      	mov	r1, r4
 8002e2c:	f7fd fd72 	bl	8000914 <__aeabi_d2f>
 8002e30:	4602      	mov	r2, r0
 8002e32:	4b2d      	ldr	r3, [pc, #180]	; (8002ee8 <complementary_filter+0x298>)
 8002e34:	601a      	str	r2, [r3, #0]

	// Turning around the Y axis results in a vector on the X-axis
    pitchAcc = atan2f((float)accelerometer_data_avg[0], (float)accelerometer_data_avg[2]) * M_PI_deg;
 8002e36:	4b2f      	ldr	r3, [pc, #188]	; (8002ef4 <complementary_filter+0x2a4>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4b2e      	ldr	r3, [pc, #184]	; (8002ef4 <complementary_filter+0x2a4>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4610      	mov	r0, r2
 8002e42:	f000 fb2b 	bl	800349c <atan2f>
 8002e46:	4603      	mov	r3, r0
 8002e48:	492b      	ldr	r1, [pc, #172]	; (8002ef8 <complementary_filter+0x2a8>)
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fd fec0 	bl	8000bd0 <__aeabi_fmul>
 8002e50:	4603      	mov	r3, r0
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fd faf8 	bl	8000448 <__aeabi_f2d>
 8002e58:	a31b      	add	r3, pc, #108	; (adr r3, 8002ec8 <complementary_filter+0x278>)
 8002e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5e:	f7fd fc71 	bl	8000744 <__aeabi_ddiv>
 8002e62:	4603      	mov	r3, r0
 8002e64:	460c      	mov	r4, r1
 8002e66:	4618      	mov	r0, r3
 8002e68:	4621      	mov	r1, r4
 8002e6a:	f7fd fd53 	bl	8000914 <__aeabi_d2f>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	603b      	str	r3, [r7, #0]
    pitch = pitch * 0.6 + pitchAcc * 0.4;
 8002e72:	4b1e      	ldr	r3, [pc, #120]	; (8002eec <complementary_filter+0x29c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fd fae6 	bl	8000448 <__aeabi_f2d>
 8002e7c:	a314      	add	r3, pc, #80	; (adr r3, 8002ed0 <complementary_filter+0x280>)
 8002e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e82:	f7fd fb35 	bl	80004f0 <__aeabi_dmul>
 8002e86:	4603      	mov	r3, r0
 8002e88:	460c      	mov	r4, r1
 8002e8a:	4625      	mov	r5, r4
 8002e8c:	461c      	mov	r4, r3
 8002e8e:	6838      	ldr	r0, [r7, #0]
 8002e90:	f7fd fada 	bl	8000448 <__aeabi_f2d>
 8002e94:	a310      	add	r3, pc, #64	; (adr r3, 8002ed8 <complementary_filter+0x288>)
 8002e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e9a:	f7fd fb29 	bl	80004f0 <__aeabi_dmul>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	4620      	mov	r0, r4
 8002ea4:	4629      	mov	r1, r5
 8002ea6:	f7fd f971 	bl	800018c <__adddf3>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	460c      	mov	r4, r1
 8002eae:	4618      	mov	r0, r3
 8002eb0:	4621      	mov	r1, r4
 8002eb2:	f7fd fd2f 	bl	8000914 <__aeabi_d2f>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	4b0c      	ldr	r3, [pc, #48]	; (8002eec <complementary_filter+0x29c>)
 8002eba:	601a      	str	r2, [r3, #0]

}
 8002ebc:	bf00      	nop
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ec4:	f3af 8000 	nop.w
 8002ec8:	54442eea 	.word	0x54442eea
 8002ecc:	400921fb 	.word	0x400921fb
 8002ed0:	33333333 	.word	0x33333333
 8002ed4:	3fe33333 	.word	0x3fe33333
 8002ed8:	9999999a 	.word	0x9999999a
 8002edc:	3fd99999 	.word	0x3fd99999
 8002ee0:	200000cc 	.word	0x200000cc
 8002ee4:	3ca3d70a 	.word	0x3ca3d70a
 8002ee8:	200000e0 	.word	0x200000e0
 8002eec:	200000dc 	.word	0x200000dc
 8002ef0:	200000d8 	.word	0x200000d8
 8002ef4:	200000c0 	.word	0x200000c0
 8002ef8:	43340000 	.word	0x43340000

08002efc <PID_stabilization_control>:

	set_throttle(2,current_throttle - action_throttle_pitch);
	set_throttle(3,current_throttle - action_throttle_pitch);
}

void PID_stabilization_control(){
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0

	int8_t action_throttle_roll;
	int8_t action_throttle_pitch;

	action_throttle_pitch = (int8_t)(desired_pitch - pitch)*KP;
 8002f02:	4b47      	ldr	r3, [pc, #284]	; (8003020 <PID_stabilization_control+0x124>)
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	4b47      	ldr	r3, [pc, #284]	; (8003024 <PID_stabilization_control+0x128>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	4610      	mov	r0, r2
 8002f0e:	f7fd fd55 	bl	80009bc <__aeabi_fsub>
 8002f12:	4603      	mov	r3, r0
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7fe f821 	bl	8000f5c <__aeabi_f2iz>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	b25b      	sxtb	r3, r3
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fd fe02 	bl	8000b28 <__aeabi_i2f>
 8002f24:	4603      	mov	r3, r0
 8002f26:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7fd fe50 	bl	8000bd0 <__aeabi_fmul>
 8002f30:	4603      	mov	r3, r0
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fe f812 	bl	8000f5c <__aeabi_f2iz>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	71bb      	strb	r3, [r7, #6]
	if(action_throttle_pitch > 30)
 8002f3c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002f40:	2b1e      	cmp	r3, #30
 8002f42:	dd02      	ble.n	8002f4a <PID_stabilization_control+0x4e>
		action_throttle_pitch = 30;
 8002f44:	231e      	movs	r3, #30
 8002f46:	71bb      	strb	r3, [r7, #6]
 8002f48:	e006      	b.n	8002f58 <PID_stabilization_control+0x5c>
	else if(action_throttle_pitch < -30)
 8002f4a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002f4e:	f113 0f1e 	cmn.w	r3, #30
 8002f52:	da01      	bge.n	8002f58 <PID_stabilization_control+0x5c>
		action_throttle_pitch = -30;
 8002f54:	23e2      	movs	r3, #226	; 0xe2
 8002f56:	71bb      	strb	r3, [r7, #6]

	action_throttle_roll = (int8_t)(desired_roll - roll)*KP;
 8002f58:	4b33      	ldr	r3, [pc, #204]	; (8003028 <PID_stabilization_control+0x12c>)
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	4b33      	ldr	r3, [pc, #204]	; (800302c <PID_stabilization_control+0x130>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4619      	mov	r1, r3
 8002f62:	4610      	mov	r0, r2
 8002f64:	f7fd fd2a 	bl	80009bc <__aeabi_fsub>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fd fff6 	bl	8000f5c <__aeabi_f2iz>
 8002f70:	4603      	mov	r3, r0
 8002f72:	b25b      	sxtb	r3, r3
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fd fdd7 	bl	8000b28 <__aeabi_i2f>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7fd fe25 	bl	8000bd0 <__aeabi_fmul>
 8002f86:	4603      	mov	r3, r0
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7fd ffe7 	bl	8000f5c <__aeabi_f2iz>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	71fb      	strb	r3, [r7, #7]
	if(action_throttle_roll > 30)
 8002f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f96:	2b1e      	cmp	r3, #30
 8002f98:	dd02      	ble.n	8002fa0 <PID_stabilization_control+0xa4>
		action_throttle_roll = 30;
 8002f9a:	231e      	movs	r3, #30
 8002f9c:	71fb      	strb	r3, [r7, #7]
 8002f9e:	e006      	b.n	8002fae <PID_stabilization_control+0xb2>
	else if(action_throttle_roll < -30)
 8002fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa4:	f113 0f1e 	cmn.w	r3, #30
 8002fa8:	da01      	bge.n	8002fae <PID_stabilization_control+0xb2>
		action_throttle_roll = -30;
 8002faa:	23e2      	movs	r3, #226	; 0xe2
 8002fac:	71fb      	strb	r3, [r7, #7]

	set_throttle(4,current_throttle + action_throttle_pitch + action_throttle_roll);
 8002fae:	4b20      	ldr	r3, [pc, #128]	; (8003030 <PID_stabilization_control+0x134>)
 8002fb0:	781a      	ldrb	r2, [r3, #0]
 8002fb2:	79bb      	ldrb	r3, [r7, #6]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	b2da      	uxtb	r2, r3
 8002fb8:	79fb      	ldrb	r3, [r7, #7]
 8002fba:	4413      	add	r3, r2
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	b25b      	sxtb	r3, r3
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	2004      	movs	r0, #4
 8002fc4:	f7ff fbfe 	bl	80027c4 <set_throttle>
	set_throttle(1,current_throttle + action_throttle_pitch - action_throttle_roll);
 8002fc8:	4b19      	ldr	r3, [pc, #100]	; (8003030 <PID_stabilization_control+0x134>)
 8002fca:	781a      	ldrb	r2, [r3, #0]
 8002fcc:	79bb      	ldrb	r3, [r7, #6]
 8002fce:	4413      	add	r3, r2
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	79fb      	ldrb	r3, [r7, #7]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	b25b      	sxtb	r3, r3
 8002fda:	4619      	mov	r1, r3
 8002fdc:	2001      	movs	r0, #1
 8002fde:	f7ff fbf1 	bl	80027c4 <set_throttle>
	set_throttle(2,current_throttle - action_throttle_pitch - action_throttle_roll);
 8002fe2:	4b13      	ldr	r3, [pc, #76]	; (8003030 <PID_stabilization_control+0x134>)
 8002fe4:	781a      	ldrb	r2, [r3, #0]
 8002fe6:	79bb      	ldrb	r3, [r7, #6]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	b2da      	uxtb	r2, r3
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	b25b      	sxtb	r3, r3
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	2002      	movs	r0, #2
 8002ff8:	f7ff fbe4 	bl	80027c4 <set_throttle>
	set_throttle(3,current_throttle - action_throttle_pitch + action_throttle_roll);
 8002ffc:	4b0c      	ldr	r3, [pc, #48]	; (8003030 <PID_stabilization_control+0x134>)
 8002ffe:	781a      	ldrb	r2, [r3, #0]
 8003000:	79bb      	ldrb	r3, [r7, #6]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	b2da      	uxtb	r2, r3
 8003006:	79fb      	ldrb	r3, [r7, #7]
 8003008:	4413      	add	r3, r2
 800300a:	b2db      	uxtb	r3, r3
 800300c:	b25b      	sxtb	r3, r3
 800300e:	4619      	mov	r1, r3
 8003010:	2003      	movs	r0, #3
 8003012:	f7ff fbd7 	bl	80027c4 <set_throttle>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	200000b4 	.word	0x200000b4
 8003024:	200000dc 	.word	0x200000dc
 8003028:	200000bc 	.word	0x200000bc
 800302c:	200000e0 	.word	0x200000e0
 8003030:	200000b0 	.word	0x200000b0

08003034 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
	/*initializations*/
	init_delay();
 800303a:	f7fe fed5 	bl	8001de8 <init_delay>

	motor_init();
 800303e:	f7ff fb6b 	bl	8002718 <motor_init>
	usart_init();
 8003042:	f7ff f82f 	bl	80020a4 <usart_init>
	functions_init();
 8003046:	f7ff fcb1 	bl	80029ac <functions_init>

	if(mpu9250_init(1,BITS_DLPF_CFG_188HZ)){  //INIT the mpu9250
 800304a:	2101      	movs	r1, #1
 800304c:	2001      	movs	r0, #1
 800304e:	f7ff f8b5 	bl	80021bc <mpu9250_init>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d003      	beq.n	8003060 <main+0x2c>
    	USART_send_function("\nCouldn't initialize MPU9250 via SPI!\r");
 8003058:	4816      	ldr	r0, [pc, #88]	; (80030b4 <main+0x80>)
 800305a:	f7ff f87f 	bl	800215c <USART_send_function>
 800305e:	e002      	b.n	8003066 <main+0x32>
    }
    else
    	USART_send_function("\nMPU9250 WAS SUCCESFULLY INITIALIZED!\r");
 8003060:	4815      	ldr	r0, [pc, #84]	; (80030b8 <main+0x84>)
 8003062:	f7ff f87b 	bl	800215c <USART_send_function>

	calib_acc();
 8003066:	f7ff fa91 	bl	800258c <calib_acc>
    delay_ms(500);
 800306a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800306e:	f7fe fee3 	bl	8001e38 <delay_ms>

    GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8003072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003076:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8003078:	2301      	movs	r3, #1
 800307a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800307c:	2300      	movs	r3, #0
 800307e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8003080:	2303      	movs	r3, #3
 8003082:	717b      	strb	r3, [r7, #5]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8003084:	2301      	movs	r3, #1
 8003086:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003088:	463b      	mov	r3, r7
 800308a:	4619      	mov	r1, r3
 800308c:	480b      	ldr	r0, [pc, #44]	; (80030bc <main+0x88>)
 800308e:	f7fd fffd 	bl	800108c <GPIO_Init>

    //sampling
    TIM3_sampling_timer(moveing_average_sampling*1000);
 8003092:	200a      	movs	r0, #10
 8003094:	f7ff fd06 	bl	8002aa4 <TIM3_sampling_timer>
    delay_ms(moveing_average_sampling*1000*moveing_average_samples);
 8003098:	2032      	movs	r0, #50	; 0x32
 800309a:	f7fe fecd 	bl	8001e38 <delay_ms>

    //integrating
    TIM4_integrating_timer(angle_sampling*1000);
 800309e:	2014      	movs	r0, #20
 80030a0:	f7ff fcba 	bl	8002a18 <TIM4_integrating_timer>

    delay_ms(1000);
 80030a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030a8:	f7fe fec6 	bl	8001e38 <delay_ms>
    motor_start();
 80030ac:	f7ff fb58 	bl	8002760 <motor_start>
	{
		//USART_send_function_number(action_throttle_roll);
        //PID_roll_control(roll);
		//USART_send_function_number(TIM2->CCR3);

	}
 80030b0:	e7fe      	b.n	80030b0 <main+0x7c>
 80030b2:	bf00      	nop
 80030b4:	08003808 	.word	0x08003808
 80030b8:	08003830 	.word	0x08003830
 80030bc:	40020000 	.word	0x40020000

080030c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80030c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80030c4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80030c6:	e003      	b.n	80030d0 <LoopCopyDataInit>

080030c8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80030c8:	4b0c      	ldr	r3, [pc, #48]	; (80030fc <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80030ca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80030cc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80030ce:	3104      	adds	r1, #4

080030d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80030d0:	480b      	ldr	r0, [pc, #44]	; (8003100 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80030d2:	4b0c      	ldr	r3, [pc, #48]	; (8003104 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80030d4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80030d6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80030d8:	d3f6      	bcc.n	80030c8 <CopyDataInit>
  ldr r2, =_sbss
 80030da:	4a0b      	ldr	r2, [pc, #44]	; (8003108 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80030dc:	e002      	b.n	80030e4 <LoopFillZerobss>

080030de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80030de:	2300      	movs	r3, #0
  str r3, [r2], #4
 80030e0:	f842 3b04 	str.w	r3, [r2], #4

080030e4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80030e4:	4b09      	ldr	r3, [pc, #36]	; (800310c <LoopFillZerobss+0x28>)
  cmp r2, r3
 80030e6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80030e8:	d3f9      	bcc.n	80030de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80030ea:	f000 f841 	bl	8003170 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030ee:	f000 f9af 	bl	8003450 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80030f2:	f7ff ff9f 	bl	8003034 <main>
  bx lr
 80030f6:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80030f8:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80030fc:	08003880 	.word	0x08003880
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8003100:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003104:	2000003c 	.word	0x2000003c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8003108:	2000003c 	.word	0x2000003c
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 800310c:	200000e8 	.word	0x200000e8

08003110 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003110:	e7fe      	b.n	8003110 <ADC1_IRQHandler>
	...

08003114 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
}
 8003118:	bf00      	nop
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr

08003120 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8003124:	e7fe      	b.n	8003124 <HardFault_Handler+0x4>
 8003126:	bf00      	nop

08003128 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800312c:	e7fe      	b.n	800312c <MemManage_Handler+0x4>
 800312e:	bf00      	nop

08003130 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8003134:	e7fe      	b.n	8003134 <BusFault_Handler+0x4>
 8003136:	bf00      	nop

08003138 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800313c:	e7fe      	b.n	800313c <UsageFault_Handler+0x4>
 800313e:	bf00      	nop

08003140 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	bc80      	pop	{r7}
 800314a:	4770      	bx	lr

0800314c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
}
 8003150:	bf00      	nop
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
}
 800315c:	bf00      	nop
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr

08003164 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
	delay_decrement();
 8003168:	f7fe fe54 	bl	8001e14 <delay_decrement>
}
 800316c:	bf00      	nop
 800316e:	bd80      	pop	{r7, pc}

08003170 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8003174:	4a15      	ldr	r2, [pc, #84]	; (80031cc <SystemInit+0x5c>)
 8003176:	4b15      	ldr	r3, [pc, #84]	; (80031cc <SystemInit+0x5c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800317e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8003180:	4912      	ldr	r1, [pc, #72]	; (80031cc <SystemInit+0x5c>)
 8003182:	4b12      	ldr	r3, [pc, #72]	; (80031cc <SystemInit+0x5c>)
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	4b12      	ldr	r3, [pc, #72]	; (80031d0 <SystemInit+0x60>)
 8003188:	4013      	ands	r3, r2
 800318a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 800318c:	4a0f      	ldr	r2, [pc, #60]	; (80031cc <SystemInit+0x5c>)
 800318e:	4b0f      	ldr	r3, [pc, #60]	; (80031cc <SystemInit+0x5c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8003196:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 800319a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800319c:	4a0b      	ldr	r2, [pc, #44]	; (80031cc <SystemInit+0x5c>)
 800319e:	4b0b      	ldr	r3, [pc, #44]	; (80031cc <SystemInit+0x5c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031a6:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80031a8:	4a08      	ldr	r2, [pc, #32]	; (80031cc <SystemInit+0x5c>)
 80031aa:	4b08      	ldr	r3, [pc, #32]	; (80031cc <SystemInit+0x5c>)
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80031b2:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80031b4:	4b05      	ldr	r3, [pc, #20]	; (80031cc <SystemInit+0x5c>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80031ba:	f000 f8b9 	bl	8003330 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80031be:	4b05      	ldr	r3, [pc, #20]	; (80031d4 <SystemInit+0x64>)
 80031c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031c4:	609a      	str	r2, [r3, #8]
#endif
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	88ffc00c 	.word	0x88ffc00c
 80031d4:	e000ed00 	.word	0xe000ed00

080031d8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80031d8:	b480      	push	{r7}
 80031da:	b087      	sub	sp, #28
 80031dc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 80031de:	2300      	movs	r3, #0
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	2300      	movs	r3, #0
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	2300      	movs	r3, #0
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	2300      	movs	r3, #0
 80031ec:	60bb      	str	r3, [r7, #8]
 80031ee:	2300      	movs	r3, #0
 80031f0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80031f2:	4b49      	ldr	r3, [pc, #292]	; (8003318 <SystemCoreClockUpdate+0x140>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	2b0c      	cmp	r3, #12
 8003200:	d864      	bhi.n	80032cc <SystemCoreClockUpdate+0xf4>
 8003202:	a201      	add	r2, pc, #4	; (adr r2, 8003208 <SystemCoreClockUpdate+0x30>)
 8003204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003208:	0800323d 	.word	0x0800323d
 800320c:	080032cd 	.word	0x080032cd
 8003210:	080032cd 	.word	0x080032cd
 8003214:	080032cd 	.word	0x080032cd
 8003218:	0800325d 	.word	0x0800325d
 800321c:	080032cd 	.word	0x080032cd
 8003220:	080032cd 	.word	0x080032cd
 8003224:	080032cd 	.word	0x080032cd
 8003228:	08003265 	.word	0x08003265
 800322c:	080032cd 	.word	0x080032cd
 8003230:	080032cd 	.word	0x080032cd
 8003234:	080032cd 	.word	0x080032cd
 8003238:	0800326d 	.word	0x0800326d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 800323c:	4b36      	ldr	r3, [pc, #216]	; (8003318 <SystemCoreClockUpdate+0x140>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003244:	0b5b      	lsrs	r3, r3, #13
 8003246:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3301      	adds	r3, #1
 800324c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	461a      	mov	r2, r3
 8003256:	4b31      	ldr	r3, [pc, #196]	; (800331c <SystemCoreClockUpdate+0x144>)
 8003258:	601a      	str	r2, [r3, #0]
      break;
 800325a:	e047      	b.n	80032ec <SystemCoreClockUpdate+0x114>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800325c:	4b2f      	ldr	r3, [pc, #188]	; (800331c <SystemCoreClockUpdate+0x144>)
 800325e:	4a30      	ldr	r2, [pc, #192]	; (8003320 <SystemCoreClockUpdate+0x148>)
 8003260:	601a      	str	r2, [r3, #0]
      break;
 8003262:	e043      	b.n	80032ec <SystemCoreClockUpdate+0x114>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003264:	4b2d      	ldr	r3, [pc, #180]	; (800331c <SystemCoreClockUpdate+0x144>)
 8003266:	4a2f      	ldr	r2, [pc, #188]	; (8003324 <SystemCoreClockUpdate+0x14c>)
 8003268:	601a      	str	r2, [r3, #0]
      break;
 800326a:	e03f      	b.n	80032ec <SystemCoreClockUpdate+0x114>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800326c:	4b2a      	ldr	r3, [pc, #168]	; (8003318 <SystemCoreClockUpdate+0x140>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003274:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8003276:	4b28      	ldr	r3, [pc, #160]	; (8003318 <SystemCoreClockUpdate+0x140>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800327e:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	0c9b      	lsrs	r3, r3, #18
 8003284:	4a28      	ldr	r2, [pc, #160]	; (8003328 <SystemCoreClockUpdate+0x150>)
 8003286:	5cd3      	ldrb	r3, [r2, r3]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	0d9b      	lsrs	r3, r3, #22
 8003290:	3301      	adds	r3, #1
 8003292:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003294:	4b20      	ldr	r3, [pc, #128]	; (8003318 <SystemCoreClockUpdate+0x140>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800329c:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d109      	bne.n	80032b8 <SystemCoreClockUpdate+0xe0>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	4a1e      	ldr	r2, [pc, #120]	; (8003320 <SystemCoreClockUpdate+0x148>)
 80032a8:	fb02 f203 	mul.w	r2, r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b2:	4a1a      	ldr	r2, [pc, #104]	; (800331c <SystemCoreClockUpdate+0x144>)
 80032b4:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 80032b6:	e019      	b.n	80032ec <SystemCoreClockUpdate+0x114>
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	4a1a      	ldr	r2, [pc, #104]	; (8003324 <SystemCoreClockUpdate+0x14c>)
 80032bc:	fb02 f203 	mul.w	r2, r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c6:	4a15      	ldr	r2, [pc, #84]	; (800331c <SystemCoreClockUpdate+0x144>)
 80032c8:	6013      	str	r3, [r2, #0]
      }
      break;
 80032ca:	e00f      	b.n	80032ec <SystemCoreClockUpdate+0x114>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 80032cc:	4b12      	ldr	r3, [pc, #72]	; (8003318 <SystemCoreClockUpdate+0x140>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80032d4:	0b5b      	lsrs	r3, r3, #13
 80032d6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	3301      	adds	r3, #1
 80032dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	461a      	mov	r2, r3
 80032e6:	4b0d      	ldr	r3, [pc, #52]	; (800331c <SystemCoreClockUpdate+0x144>)
 80032e8:	601a      	str	r2, [r3, #0]
      break;
 80032ea:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80032ec:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <SystemCoreClockUpdate+0x140>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	4a0d      	ldr	r2, [pc, #52]	; (800332c <SystemCoreClockUpdate+0x154>)
 80032f8:	5cd3      	ldrb	r3, [r2, r3]
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80032fe:	4b07      	ldr	r3, [pc, #28]	; (800331c <SystemCoreClockUpdate+0x144>)
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	fa22 f303 	lsr.w	r3, r2, r3
 8003308:	4a04      	ldr	r2, [pc, #16]	; (800331c <SystemCoreClockUpdate+0x144>)
 800330a:	6013      	str	r3, [r2, #0]
}
 800330c:	bf00      	nop
 800330e:	371c      	adds	r7, #28
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40023800 	.word	0x40023800
 800331c:	2000001c 	.word	0x2000001c
 8003320:	00f42400 	.word	0x00f42400
 8003324:	007a1200 	.word	0x007a1200
 8003328:	20000020 	.word	0x20000020
 800332c:	2000002c 	.word	0x2000002c

08003330 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003336:	2300      	movs	r3, #0
 8003338:	607b      	str	r3, [r7, #4]
 800333a:	2300      	movs	r3, #0
 800333c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800333e:	4a41      	ldr	r2, [pc, #260]	; (8003444 <SetSysClock+0x114>)
 8003340:	4b40      	ldr	r3, [pc, #256]	; (8003444 <SetSysClock+0x114>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003348:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800334a:	4b3e      	ldr	r3, [pc, #248]	; (8003444 <SetSysClock+0x114>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003352:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3301      	adds	r3, #1
 8003358:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d103      	bne.n	8003368 <SetSysClock+0x38>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003366:	d1f0      	bne.n	800334a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003368:	4b36      	ldr	r3, [pc, #216]	; (8003444 <SetSysClock+0x114>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d002      	beq.n	800337a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003374:	2301      	movs	r3, #1
 8003376:	603b      	str	r3, [r7, #0]
 8003378:	e001      	b.n	800337e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800337a:	2300      	movs	r3, #0
 800337c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d15a      	bne.n	800343a <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8003384:	4a30      	ldr	r2, [pc, #192]	; (8003448 <SetSysClock+0x118>)
 8003386:	4b30      	ldr	r3, [pc, #192]	; (8003448 <SetSysClock+0x118>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f043 0304 	orr.w	r3, r3, #4
 800338e:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8003390:	4a2d      	ldr	r2, [pc, #180]	; (8003448 <SetSysClock+0x118>)
 8003392:	4b2d      	ldr	r3, [pc, #180]	; (8003448 <SetSysClock+0x118>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f043 0302 	orr.w	r3, r3, #2
 800339a:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 800339c:	4a2a      	ldr	r2, [pc, #168]	; (8003448 <SetSysClock+0x118>)
 800339e:	4b2a      	ldr	r3, [pc, #168]	; (8003448 <SetSysClock+0x118>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80033a8:	4a26      	ldr	r2, [pc, #152]	; (8003444 <SetSysClock+0x114>)
 80033aa:	4b26      	ldr	r3, [pc, #152]	; (8003444 <SetSysClock+0x114>)
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b2:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 80033b4:	4b25      	ldr	r3, [pc, #148]	; (800344c <SetSysClock+0x11c>)
 80033b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033ba:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 80033bc:	bf00      	nop
 80033be:	4b23      	ldr	r3, [pc, #140]	; (800344c <SetSysClock+0x11c>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 0310 	and.w	r3, r3, #16
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f9      	bne.n	80033be <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80033ca:	4a1e      	ldr	r2, [pc, #120]	; (8003444 <SetSysClock+0x114>)
 80033cc:	4b1d      	ldr	r3, [pc, #116]	; (8003444 <SetSysClock+0x114>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80033d2:	4a1c      	ldr	r2, [pc, #112]	; (8003444 <SetSysClock+0x114>)
 80033d4:	4b1b      	ldr	r3, [pc, #108]	; (8003444 <SetSysClock+0x114>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 80033da:	4a1a      	ldr	r2, [pc, #104]	; (8003444 <SetSysClock+0x114>)
 80033dc:	4b19      	ldr	r3, [pc, #100]	; (8003444 <SetSysClock+0x114>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 80033e2:	4a18      	ldr	r2, [pc, #96]	; (8003444 <SetSysClock+0x114>)
 80033e4:	4b17      	ldr	r3, [pc, #92]	; (8003444 <SetSysClock+0x114>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80033ec:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 80033ee:	4a15      	ldr	r2, [pc, #84]	; (8003444 <SetSysClock+0x114>)
 80033f0:	4b14      	ldr	r3, [pc, #80]	; (8003444 <SetSysClock+0x114>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 80033f8:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80033fa:	4a12      	ldr	r2, [pc, #72]	; (8003444 <SetSysClock+0x114>)
 80033fc:	4b11      	ldr	r3, [pc, #68]	; (8003444 <SetSysClock+0x114>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003404:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003406:	bf00      	nop
 8003408:	4b0e      	ldr	r3, [pc, #56]	; (8003444 <SetSysClock+0x114>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d0f9      	beq.n	8003408 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003414:	4a0b      	ldr	r2, [pc, #44]	; (8003444 <SetSysClock+0x114>)
 8003416:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <SetSysClock+0x114>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f023 0303 	bic.w	r3, r3, #3
 800341e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8003420:	4a08      	ldr	r2, [pc, #32]	; (8003444 <SetSysClock+0x114>)
 8003422:	4b08      	ldr	r3, [pc, #32]	; (8003444 <SetSysClock+0x114>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f043 0303 	orr.w	r3, r3, #3
 800342a:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800342c:	bf00      	nop
 800342e:	4b05      	ldr	r3, [pc, #20]	; (8003444 <SetSysClock+0x114>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 030c 	and.w	r3, r3, #12
 8003436:	2b0c      	cmp	r3, #12
 8003438:	d1f9      	bne.n	800342e <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	bc80      	pop	{r7}
 8003442:	4770      	bx	lr
 8003444:	40023800 	.word	0x40023800
 8003448:	40023c00 	.word	0x40023c00
 800344c:	40007000 	.word	0x40007000

08003450 <__libc_init_array>:
 8003450:	4b0e      	ldr	r3, [pc, #56]	; (800348c <__libc_init_array+0x3c>)
 8003452:	b570      	push	{r4, r5, r6, lr}
 8003454:	461e      	mov	r6, r3
 8003456:	4c0e      	ldr	r4, [pc, #56]	; (8003490 <__libc_init_array+0x40>)
 8003458:	2500      	movs	r5, #0
 800345a:	1ae4      	subs	r4, r4, r3
 800345c:	10a4      	asrs	r4, r4, #2
 800345e:	42a5      	cmp	r5, r4
 8003460:	d004      	beq.n	800346c <__libc_init_array+0x1c>
 8003462:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003466:	4798      	blx	r3
 8003468:	3501      	adds	r5, #1
 800346a:	e7f8      	b.n	800345e <__libc_init_array+0xe>
 800346c:	f000 f9c0 	bl	80037f0 <_init>
 8003470:	4b08      	ldr	r3, [pc, #32]	; (8003494 <__libc_init_array+0x44>)
 8003472:	4c09      	ldr	r4, [pc, #36]	; (8003498 <__libc_init_array+0x48>)
 8003474:	461e      	mov	r6, r3
 8003476:	1ae4      	subs	r4, r4, r3
 8003478:	10a4      	asrs	r4, r4, #2
 800347a:	2500      	movs	r5, #0
 800347c:	42a5      	cmp	r5, r4
 800347e:	d004      	beq.n	800348a <__libc_init_array+0x3a>
 8003480:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003484:	4798      	blx	r3
 8003486:	3501      	adds	r5, #1
 8003488:	e7f8      	b.n	800347c <__libc_init_array+0x2c>
 800348a:	bd70      	pop	{r4, r5, r6, pc}
 800348c:	08003878 	.word	0x08003878
 8003490:	08003878 	.word	0x08003878
 8003494:	08003878 	.word	0x08003878
 8003498:	0800387c 	.word	0x0800387c

0800349c <atan2f>:
 800349c:	f000 b800 	b.w	80034a0 <__ieee754_atan2f>

080034a0 <__ieee754_atan2f>:
 80034a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034a2:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 80034a6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80034aa:	4603      	mov	r3, r0
 80034ac:	460f      	mov	r7, r1
 80034ae:	dc05      	bgt.n	80034bc <__ieee754_atan2f+0x1c>
 80034b0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80034b4:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80034b8:	4606      	mov	r6, r0
 80034ba:	dd04      	ble.n	80034c6 <__ieee754_atan2f+0x26>
 80034bc:	4619      	mov	r1, r3
 80034be:	4638      	mov	r0, r7
 80034c0:	f7fd fa7e 	bl	80009c0 <__addsf3>
 80034c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034c6:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 80034ca:	d103      	bne.n	80034d4 <__ieee754_atan2f+0x34>
 80034cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80034d0:	f000 b874 	b.w	80035bc <atanf>
 80034d4:	178c      	asrs	r4, r1, #30
 80034d6:	f004 0402 	and.w	r4, r4, #2
 80034da:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80034de:	b922      	cbnz	r2, 80034ea <__ieee754_atan2f+0x4a>
 80034e0:	2c02      	cmp	r4, #2
 80034e2:	d051      	beq.n	8003588 <__ieee754_atan2f+0xe8>
 80034e4:	2c03      	cmp	r4, #3
 80034e6:	d01c      	beq.n	8003522 <__ieee754_atan2f+0x82>
 80034e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034ea:	b1fd      	cbz	r5, 800352c <__ieee754_atan2f+0x8c>
 80034ec:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80034f0:	d119      	bne.n	8003526 <__ieee754_atan2f+0x86>
 80034f2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80034f6:	d10b      	bne.n	8003510 <__ieee754_atan2f+0x70>
 80034f8:	2c02      	cmp	r4, #2
 80034fa:	d005      	beq.n	8003508 <__ieee754_atan2f+0x68>
 80034fc:	2c03      	cmp	r4, #3
 80034fe:	d005      	beq.n	800350c <__ieee754_atan2f+0x6c>
 8003500:	2c01      	cmp	r4, #1
 8003502:	d143      	bne.n	800358c <__ieee754_atan2f+0xec>
 8003504:	4824      	ldr	r0, [pc, #144]	; (8003598 <__ieee754_atan2f+0xf8>)
 8003506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003508:	4824      	ldr	r0, [pc, #144]	; (800359c <__ieee754_atan2f+0xfc>)
 800350a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800350c:	4824      	ldr	r0, [pc, #144]	; (80035a0 <__ieee754_atan2f+0x100>)
 800350e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003510:	2c02      	cmp	r4, #2
 8003512:	d039      	beq.n	8003588 <__ieee754_atan2f+0xe8>
 8003514:	2c03      	cmp	r4, #3
 8003516:	d004      	beq.n	8003522 <__ieee754_atan2f+0x82>
 8003518:	2c01      	cmp	r4, #1
 800351a:	d139      	bne.n	8003590 <__ieee754_atan2f+0xf0>
 800351c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003522:	4820      	ldr	r0, [pc, #128]	; (80035a4 <__ieee754_atan2f+0x104>)
 8003524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003526:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800352a:	d103      	bne.n	8003534 <__ieee754_atan2f+0x94>
 800352c:	2e00      	cmp	r6, #0
 800352e:	da31      	bge.n	8003594 <__ieee754_atan2f+0xf4>
 8003530:	481d      	ldr	r0, [pc, #116]	; (80035a8 <__ieee754_atan2f+0x108>)
 8003532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003534:	1b52      	subs	r2, r2, r5
 8003536:	15d2      	asrs	r2, r2, #23
 8003538:	2a3c      	cmp	r2, #60	; 0x3c
 800353a:	dc0c      	bgt.n	8003556 <__ieee754_atan2f+0xb6>
 800353c:	2900      	cmp	r1, #0
 800353e:	da01      	bge.n	8003544 <__ieee754_atan2f+0xa4>
 8003540:	323c      	adds	r2, #60	; 0x3c
 8003542:	db0a      	blt.n	800355a <__ieee754_atan2f+0xba>
 8003544:	4639      	mov	r1, r7
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd fbf6 	bl	8000d38 <__aeabi_fdiv>
 800354c:	f000 f94c 	bl	80037e8 <fabsf>
 8003550:	f000 f834 	bl	80035bc <atanf>
 8003554:	e002      	b.n	800355c <__ieee754_atan2f+0xbc>
 8003556:	4815      	ldr	r0, [pc, #84]	; (80035ac <__ieee754_atan2f+0x10c>)
 8003558:	e000      	b.n	800355c <__ieee754_atan2f+0xbc>
 800355a:	2000      	movs	r0, #0
 800355c:	2c01      	cmp	r4, #1
 800355e:	d003      	beq.n	8003568 <__ieee754_atan2f+0xc8>
 8003560:	2c02      	cmp	r4, #2
 8003562:	d004      	beq.n	800356e <__ieee754_atan2f+0xce>
 8003564:	b94c      	cbnz	r4, 800357a <__ieee754_atan2f+0xda>
 8003566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003568:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800356c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800356e:	4910      	ldr	r1, [pc, #64]	; (80035b0 <__ieee754_atan2f+0x110>)
 8003570:	f7fd fa26 	bl	80009c0 <__addsf3>
 8003574:	4601      	mov	r1, r0
 8003576:	480f      	ldr	r0, [pc, #60]	; (80035b4 <__ieee754_atan2f+0x114>)
 8003578:	e003      	b.n	8003582 <__ieee754_atan2f+0xe2>
 800357a:	490d      	ldr	r1, [pc, #52]	; (80035b0 <__ieee754_atan2f+0x110>)
 800357c:	f7fd fa20 	bl	80009c0 <__addsf3>
 8003580:	490c      	ldr	r1, [pc, #48]	; (80035b4 <__ieee754_atan2f+0x114>)
 8003582:	f7fd fa1b 	bl	80009bc <__aeabi_fsub>
 8003586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003588:	480a      	ldr	r0, [pc, #40]	; (80035b4 <__ieee754_atan2f+0x114>)
 800358a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800358c:	480a      	ldr	r0, [pc, #40]	; (80035b8 <__ieee754_atan2f+0x118>)
 800358e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003590:	2000      	movs	r0, #0
 8003592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003594:	4805      	ldr	r0, [pc, #20]	; (80035ac <__ieee754_atan2f+0x10c>)
 8003596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003598:	bf490fdb 	.word	0xbf490fdb
 800359c:	4016cbe4 	.word	0x4016cbe4
 80035a0:	c016cbe4 	.word	0xc016cbe4
 80035a4:	c0490fdb 	.word	0xc0490fdb
 80035a8:	bfc90fdb 	.word	0xbfc90fdb
 80035ac:	3fc90fdb 	.word	0x3fc90fdb
 80035b0:	33bbbd2e 	.word	0x33bbbd2e
 80035b4:	40490fdb 	.word	0x40490fdb
 80035b8:	3f490fdb 	.word	0x3f490fdb

080035bc <atanf>:
 80035bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035c0:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 80035c4:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 80035c8:	4604      	mov	r4, r0
 80035ca:	4607      	mov	r7, r0
 80035cc:	db0d      	blt.n	80035ea <atanf+0x2e>
 80035ce:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80035d2:	dd04      	ble.n	80035de <atanf+0x22>
 80035d4:	4601      	mov	r1, r0
 80035d6:	f7fd f9f3 	bl	80009c0 <__addsf3>
 80035da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035de:	2800      	cmp	r0, #0
 80035e0:	f300 80d3 	bgt.w	800378a <atanf+0x1ce>
 80035e4:	486c      	ldr	r0, [pc, #432]	; (8003798 <atanf+0x1dc>)
 80035e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035ea:	4b6c      	ldr	r3, [pc, #432]	; (800379c <atanf+0x1e0>)
 80035ec:	429d      	cmp	r5, r3
 80035ee:	dc0d      	bgt.n	800360c <atanf+0x50>
 80035f0:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 80035f4:	da58      	bge.n	80036a8 <atanf+0xec>
 80035f6:	496a      	ldr	r1, [pc, #424]	; (80037a0 <atanf+0x1e4>)
 80035f8:	f7fd f9e2 	bl	80009c0 <__addsf3>
 80035fc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003600:	f7fd fca2 	bl	8000f48 <__aeabi_fcmpgt>
 8003604:	2800      	cmp	r0, #0
 8003606:	f040 80c3 	bne.w	8003790 <atanf+0x1d4>
 800360a:	e04d      	b.n	80036a8 <atanf+0xec>
 800360c:	f000 f8ec 	bl	80037e8 <fabsf>
 8003610:	4b64      	ldr	r3, [pc, #400]	; (80037a4 <atanf+0x1e8>)
 8003612:	4604      	mov	r4, r0
 8003614:	429d      	cmp	r5, r3
 8003616:	dc28      	bgt.n	800366a <atanf+0xae>
 8003618:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800361c:	429d      	cmp	r5, r3
 800361e:	dc13      	bgt.n	8003648 <atanf+0x8c>
 8003620:	4601      	mov	r1, r0
 8003622:	f7fd f9cd 	bl	80009c0 <__addsf3>
 8003626:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800362a:	f7fd f9c7 	bl	80009bc <__aeabi_fsub>
 800362e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003632:	4605      	mov	r5, r0
 8003634:	4620      	mov	r0, r4
 8003636:	f7fd f9c3 	bl	80009c0 <__addsf3>
 800363a:	4601      	mov	r1, r0
 800363c:	4628      	mov	r0, r5
 800363e:	f7fd fb7b 	bl	8000d38 <__aeabi_fdiv>
 8003642:	2600      	movs	r6, #0
 8003644:	4604      	mov	r4, r0
 8003646:	e031      	b.n	80036ac <atanf+0xf0>
 8003648:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800364c:	f7fd f9b6 	bl	80009bc <__aeabi_fsub>
 8003650:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003654:	4605      	mov	r5, r0
 8003656:	4620      	mov	r0, r4
 8003658:	f7fd f9b2 	bl	80009c0 <__addsf3>
 800365c:	4601      	mov	r1, r0
 800365e:	4628      	mov	r0, r5
 8003660:	f7fd fb6a 	bl	8000d38 <__aeabi_fdiv>
 8003664:	2601      	movs	r6, #1
 8003666:	4604      	mov	r4, r0
 8003668:	e020      	b.n	80036ac <atanf+0xf0>
 800366a:	4b4f      	ldr	r3, [pc, #316]	; (80037a8 <atanf+0x1ec>)
 800366c:	429d      	cmp	r5, r3
 800366e:	dc14      	bgt.n	800369a <atanf+0xde>
 8003670:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8003674:	f7fd f9a2 	bl	80009bc <__aeabi_fsub>
 8003678:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800367c:	4605      	mov	r5, r0
 800367e:	4620      	mov	r0, r4
 8003680:	f7fd faa6 	bl	8000bd0 <__aeabi_fmul>
 8003684:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003688:	f7fd f99a 	bl	80009c0 <__addsf3>
 800368c:	4601      	mov	r1, r0
 800368e:	4628      	mov	r0, r5
 8003690:	f7fd fb52 	bl	8000d38 <__aeabi_fdiv>
 8003694:	2602      	movs	r6, #2
 8003696:	4604      	mov	r4, r0
 8003698:	e008      	b.n	80036ac <atanf+0xf0>
 800369a:	4601      	mov	r1, r0
 800369c:	4843      	ldr	r0, [pc, #268]	; (80037ac <atanf+0x1f0>)
 800369e:	f7fd fb4b 	bl	8000d38 <__aeabi_fdiv>
 80036a2:	2603      	movs	r6, #3
 80036a4:	4604      	mov	r4, r0
 80036a6:	e001      	b.n	80036ac <atanf+0xf0>
 80036a8:	f04f 36ff 	mov.w	r6, #4294967295
 80036ac:	4621      	mov	r1, r4
 80036ae:	4620      	mov	r0, r4
 80036b0:	f7fd fa8e 	bl	8000bd0 <__aeabi_fmul>
 80036b4:	4601      	mov	r1, r0
 80036b6:	4680      	mov	r8, r0
 80036b8:	f7fd fa8a 	bl	8000bd0 <__aeabi_fmul>
 80036bc:	4605      	mov	r5, r0
 80036be:	493c      	ldr	r1, [pc, #240]	; (80037b0 <atanf+0x1f4>)
 80036c0:	f7fd fa86 	bl	8000bd0 <__aeabi_fmul>
 80036c4:	493b      	ldr	r1, [pc, #236]	; (80037b4 <atanf+0x1f8>)
 80036c6:	f7fd f97b 	bl	80009c0 <__addsf3>
 80036ca:	4629      	mov	r1, r5
 80036cc:	f7fd fa80 	bl	8000bd0 <__aeabi_fmul>
 80036d0:	4939      	ldr	r1, [pc, #228]	; (80037b8 <atanf+0x1fc>)
 80036d2:	f7fd f975 	bl	80009c0 <__addsf3>
 80036d6:	4629      	mov	r1, r5
 80036d8:	f7fd fa7a 	bl	8000bd0 <__aeabi_fmul>
 80036dc:	4937      	ldr	r1, [pc, #220]	; (80037bc <atanf+0x200>)
 80036de:	f7fd f96f 	bl	80009c0 <__addsf3>
 80036e2:	4629      	mov	r1, r5
 80036e4:	f7fd fa74 	bl	8000bd0 <__aeabi_fmul>
 80036e8:	4935      	ldr	r1, [pc, #212]	; (80037c0 <atanf+0x204>)
 80036ea:	f7fd f969 	bl	80009c0 <__addsf3>
 80036ee:	4629      	mov	r1, r5
 80036f0:	f7fd fa6e 	bl	8000bd0 <__aeabi_fmul>
 80036f4:	4933      	ldr	r1, [pc, #204]	; (80037c4 <atanf+0x208>)
 80036f6:	f7fd f963 	bl	80009c0 <__addsf3>
 80036fa:	4641      	mov	r1, r8
 80036fc:	f7fd fa68 	bl	8000bd0 <__aeabi_fmul>
 8003700:	4931      	ldr	r1, [pc, #196]	; (80037c8 <atanf+0x20c>)
 8003702:	4680      	mov	r8, r0
 8003704:	4628      	mov	r0, r5
 8003706:	f7fd fa63 	bl	8000bd0 <__aeabi_fmul>
 800370a:	4930      	ldr	r1, [pc, #192]	; (80037cc <atanf+0x210>)
 800370c:	f7fd f956 	bl	80009bc <__aeabi_fsub>
 8003710:	4629      	mov	r1, r5
 8003712:	f7fd fa5d 	bl	8000bd0 <__aeabi_fmul>
 8003716:	492e      	ldr	r1, [pc, #184]	; (80037d0 <atanf+0x214>)
 8003718:	f7fd f950 	bl	80009bc <__aeabi_fsub>
 800371c:	4629      	mov	r1, r5
 800371e:	f7fd fa57 	bl	8000bd0 <__aeabi_fmul>
 8003722:	492c      	ldr	r1, [pc, #176]	; (80037d4 <atanf+0x218>)
 8003724:	f7fd f94a 	bl	80009bc <__aeabi_fsub>
 8003728:	4629      	mov	r1, r5
 800372a:	f7fd fa51 	bl	8000bd0 <__aeabi_fmul>
 800372e:	492a      	ldr	r1, [pc, #168]	; (80037d8 <atanf+0x21c>)
 8003730:	f7fd f944 	bl	80009bc <__aeabi_fsub>
 8003734:	4629      	mov	r1, r5
 8003736:	f7fd fa4b 	bl	8000bd0 <__aeabi_fmul>
 800373a:	1c73      	adds	r3, r6, #1
 800373c:	4601      	mov	r1, r0
 800373e:	4640      	mov	r0, r8
 8003740:	d10a      	bne.n	8003758 <atanf+0x19c>
 8003742:	f7fd f93d 	bl	80009c0 <__addsf3>
 8003746:	4621      	mov	r1, r4
 8003748:	f7fd fa42 	bl	8000bd0 <__aeabi_fmul>
 800374c:	4601      	mov	r1, r0
 800374e:	4620      	mov	r0, r4
 8003750:	f7fd f934 	bl	80009bc <__aeabi_fsub>
 8003754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003758:	f7fd f932 	bl	80009c0 <__addsf3>
 800375c:	4621      	mov	r1, r4
 800375e:	f7fd fa37 	bl	8000bd0 <__aeabi_fmul>
 8003762:	4b1e      	ldr	r3, [pc, #120]	; (80037dc <atanf+0x220>)
 8003764:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8003768:	f7fd f928 	bl	80009bc <__aeabi_fsub>
 800376c:	4621      	mov	r1, r4
 800376e:	f7fd f925 	bl	80009bc <__aeabi_fsub>
 8003772:	4b1b      	ldr	r3, [pc, #108]	; (80037e0 <atanf+0x224>)
 8003774:	4601      	mov	r1, r0
 8003776:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800377a:	f7fd f91f 	bl	80009bc <__aeabi_fsub>
 800377e:	2f00      	cmp	r7, #0
 8003780:	da07      	bge.n	8003792 <atanf+0x1d6>
 8003782:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003786:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800378a:	4816      	ldr	r0, [pc, #88]	; (80037e4 <atanf+0x228>)
 800378c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003790:	4620      	mov	r0, r4
 8003792:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003796:	bf00      	nop
 8003798:	bfc90fdb 	.word	0xbfc90fdb
 800379c:	3edfffff 	.word	0x3edfffff
 80037a0:	7149f2ca 	.word	0x7149f2ca
 80037a4:	3f97ffff 	.word	0x3f97ffff
 80037a8:	401bffff 	.word	0x401bffff
 80037ac:	bf800000 	.word	0xbf800000
 80037b0:	3c8569d7 	.word	0x3c8569d7
 80037b4:	3d4bda59 	.word	0x3d4bda59
 80037b8:	3d886b35 	.word	0x3d886b35
 80037bc:	3dba2e6e 	.word	0x3dba2e6e
 80037c0:	3e124925 	.word	0x3e124925
 80037c4:	3eaaaaab 	.word	0x3eaaaaab
 80037c8:	bd15a221 	.word	0xbd15a221
 80037cc:	3d6ef16b 	.word	0x3d6ef16b
 80037d0:	3d9d8795 	.word	0x3d9d8795
 80037d4:	3de38e38 	.word	0x3de38e38
 80037d8:	3e4ccccd 	.word	0x3e4ccccd
 80037dc:	08003858 	.word	0x08003858
 80037e0:	08003868 	.word	0x08003868
 80037e4:	3fc90fdb 	.word	0x3fc90fdb

080037e8 <fabsf>:
 80037e8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80037ec:	4770      	bx	lr
	...

080037f0 <_init>:
 80037f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f2:	bf00      	nop
 80037f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037f6:	bc08      	pop	{r3}
 80037f8:	469e      	mov	lr, r3
 80037fa:	4770      	bx	lr

080037fc <_fini>:
 80037fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037fe:	bf00      	nop
 8003800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003802:	bc08      	pop	{r3}
 8003804:	469e      	mov	lr, r3
 8003806:	4770      	bx	lr
