<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="443" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/../rtl/traffic_gen/cmd_prbs_gen.vhd" Line 106: Function <arg fmt="%s" index="1">logb2</arg> does not always return a value.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 160: &lt;<arg fmt="%s" index="1">c3_calib_done</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 163: &lt;<arg fmt="%s" index="1">c3_calib_done</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 166: &lt;<arg fmt="%s" index="1">c3_calib_done</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 172: &lt;<arg fmt="%s" index="1">c3_p1_wr_en</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 173: &lt;<arg fmt="%s" index="1">c3_p1_wr_data</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 176: &lt;<arg fmt="%s" index="1">c3_p1_wr_data</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 178: &lt;<arg fmt="%s" index="1">c3_p1_wr_data</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 180: &lt;<arg fmt="%s" index="1">c3_p1_wr_data</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 182: &lt;<arg fmt="%s" index="1">c3_p1_wr_data</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 184: &lt;<arg fmt="%s" index="1">c3_p1_wr_data</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 186: &lt;<arg fmt="%s" index="1">c3_p1_wr_data</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 189: &lt;<arg fmt="%s" index="1">c3_p1_wr_en</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 193: &lt;<arg fmt="%s" index="1">c3_p1_wr_count</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 198: &lt;<arg fmt="%s" index="1">c3_p1_cmd_instr</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 199: &lt;<arg fmt="%s" index="1">c3_p1_cmd_bl</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 200: &lt;<arg fmt="%s" index="1">c3_p1_cmd_byte_addr</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 203: &lt;<arg fmt="%s" index="1">c3_p1_cmd_en</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 206: &lt;<arg fmt="%s" index="1">c3_p1_cmd_en</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="unknown" >"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/tb_example_top.vhd" Line 210: &lt;<arg fmt="%s" index="1">c3_p1_cmd_bl</arg>&gt; is not declared.
</msg>

</messages>

