<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LabJack: iUART</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LabJack
   </div>
   <div id="projectbrief">A black jack game developed in Minix and C</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">iUART<div class="ingroups"><a class="el" href="group__drivers.html">Drivers</a> &raquo; <a class="el" href="group__serial__port.html">Serial Port (UART)</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Constants for the UART device.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for iUART:</div>
<div class="dyncontent">
<div class="center"><img src="group__serial__port__i_u_a_r_t.png" border="0" usemap="#agroup____serial____port____i__u__a__r__t" alt=""/></div>
<map name="agroup____serial____port____i__u__a__r__t" id="agroup____serial____port____i__u__a__r__t">
<area shape="rect" href="group__serial__port.html" title="Driver for a UART (Universal Asynchronous Receiver/Transmitter) device." alt="" coords="5,5,134,32"/>
<area shape="rect" title="Constants for the UART device." alt="" coords="182,5,240,32"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga183a07db3d258b947f4c6a526ee55e61" id="r_ga183a07db3d258b947f4c6a526ee55e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga183a07db3d258b947f4c6a526ee55e61">UART_MAX_BIT_RATE</a>&#160;&#160;&#160;115200</td></tr>
<tr class="memdesc:ga183a07db3d258b947f4c6a526ee55e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max bit rate supported by MINIX.  <br /></td></tr>
<tr class="separator:ga183a07db3d258b947f4c6a526ee55e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e15a8ac2f944de5c675aa81c1c653c4" id="r_ga1e15a8ac2f944de5c675aa81c1c653c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1e15a8ac2f944de5c675aa81c1c653c4">UART_QUEUE_SIZE</a>&#160;&#160;&#160;50</td></tr>
<tr class="memdesc:ga1e15a8ac2f944de5c675aa81c1c653c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum capacity for the transmitter and reciever queues.  <br /></td></tr>
<tr class="separator:ga1e15a8ac2f944de5c675aa81c1c653c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a41b7ded80d5ebd5790e7223202c671" id="r_ga5a41b7ded80d5ebd5790e7223202c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5a41b7ded80d5ebd5790e7223202c671">UART_COM1</a>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="memdesc:ga5a41b7ded80d5ebd5790e7223202c671"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 base address.  <br /></td></tr>
<tr class="separator:ga5a41b7ded80d5ebd5790e7223202c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d54840e6b11de31067c9839d9a8986d" id="r_ga2d54840e6b11de31067c9839d9a8986d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2d54840e6b11de31067c9839d9a8986d">UART_COM1_VECTOR</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ga2d54840e6b11de31067c9839d9a8986d"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 vector.  <br /></td></tr>
<tr class="separator:ga2d54840e6b11de31067c9839d9a8986d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603b478f70a928f442e33fefba73494a" id="r_ga603b478f70a928f442e33fefba73494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga603b478f70a928f442e33fefba73494a">IRQ_COM1</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga603b478f70a928f442e33fefba73494a"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 IRQ line.  <br /></td></tr>
<tr class="separator:ga603b478f70a928f442e33fefba73494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b61bdc3e6d03f4d896a71dfda018002" id="r_ga1b61bdc3e6d03f4d896a71dfda018002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1b61bdc3e6d03f4d896a71dfda018002">UART_COM2</a>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="memdesc:ga1b61bdc3e6d03f4d896a71dfda018002"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 base address.  <br /></td></tr>
<tr class="separator:ga1b61bdc3e6d03f4d896a71dfda018002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e60c02e3db44f75328e95c64ad91d70" id="r_ga4e60c02e3db44f75328e95c64ad91d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4e60c02e3db44f75328e95c64ad91d70">UART_COM2_VECTOR</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:ga4e60c02e3db44f75328e95c64ad91d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 vector.  <br /></td></tr>
<tr class="separator:ga4e60c02e3db44f75328e95c64ad91d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9f19b981c093830239430dd2e42ba5" id="r_gafe9f19b981c093830239430dd2e42ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafe9f19b981c093830239430dd2e42ba5">IRQ_COM2</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafe9f19b981c093830239430dd2e42ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 IRQ line.  <br /></td></tr>
<tr class="separator:gafe9f19b981c093830239430dd2e42ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb7d5a767dae7774aa2b4be28e20a7e" id="r_ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3eb7d5a767dae7774aa2b4be28e20a7e">UART_RBR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">R - Receiver Buffer register.  <br /></td></tr>
<tr class="separator:ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a676f075475e46d27eb878977b867ec" id="r_ga7a676f075475e46d27eb878977b867ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a676f075475e46d27eb878977b867ec">UART_THR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga7a676f075475e46d27eb878977b867ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">W - Transmitter Holding register.  <br /></td></tr>
<tr class="separator:ga7a676f075475e46d27eb878977b867ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7aaa372e86b3aa99e6c78242be2722" id="r_gaaf7aaa372e86b3aa99e6c78242be2722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaf7aaa372e86b3aa99e6c78242be2722">UART_IER</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gaaf7aaa372e86b3aa99e6c78242be2722"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/W - Interrupt Enable register.  <br /></td></tr>
<tr class="separator:gaaf7aaa372e86b3aa99e6c78242be2722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16add7e6b9f91a6698c5910704111b68" id="r_ga16add7e6b9f91a6698c5910704111b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga16add7e6b9f91a6698c5910704111b68">UART_IIR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga16add7e6b9f91a6698c5910704111b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">R - Interrupt Identification register.  <br /></td></tr>
<tr class="separator:ga16add7e6b9f91a6698c5910704111b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220a678f91ca8244b30fe813200c26c1" id="r_ga220a678f91ca8244b30fe813200c26c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga220a678f91ca8244b30fe813200c26c1">UART_FCR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga220a678f91ca8244b30fe813200c26c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">W - FIFO Control register.  <br /></td></tr>
<tr class="separator:ga220a678f91ca8244b30fe813200c26c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c30861e332468c7f1998648e706740" id="r_ga36c30861e332468c7f1998648e706740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga36c30861e332468c7f1998648e706740">UART_LCR</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:ga36c30861e332468c7f1998648e706740"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/W - Line Control register.  <br /></td></tr>
<tr class="separator:ga36c30861e332468c7f1998648e706740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8ac527073d763bac90daba987361c6" id="r_ga0f8ac527073d763bac90daba987361c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0f8ac527073d763bac90daba987361c6">UART_LSR</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:ga0f8ac527073d763bac90daba987361c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">R - Line Status register.  <br /></td></tr>
<tr class="separator:ga0f8ac527073d763bac90daba987361c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff21e0cfc73a2db80c3907c5cac5a61" id="r_ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ff21e0cfc73a2db80c3907c5cac5a61">UART_DLL</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/W - Divisor Latch LSB.  <br /></td></tr>
<tr class="separator:ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f95172026aa533407e357e73b04551" id="r_ga63f95172026aa533407e357e73b04551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga63f95172026aa533407e357e73b04551">UART_DLM</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga63f95172026aa533407e357e73b04551"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/W - Divisor Latch MSB.  <br /></td></tr>
<tr class="separator:ga63f95172026aa533407e357e73b04551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7017619811d0b5640df22f4045fbf906" id="r_ga7017619811d0b5640df22f4045fbf906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7017619811d0b5640df22f4045fbf906">UART_LCR_5BITCHAR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7017619811d0b5640df22f4045fbf906"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 5 bits per char.  <br /></td></tr>
<tr class="separator:ga7017619811d0b5640df22f4045fbf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03762d343a54226f72b603801e7bc79" id="r_gae03762d343a54226f72b603801e7bc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae03762d343a54226f72b603801e7bc79">UART_LCR_6BITCHAR</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gae03762d343a54226f72b603801e7bc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 6 bits per char.  <br /></td></tr>
<tr class="separator:gae03762d343a54226f72b603801e7bc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2e811358c31a2a48f5a5748689b54c" id="r_gaef2e811358c31a2a48f5a5748689b54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaef2e811358c31a2a48f5a5748689b54c">UART_LCR_7BITCHAR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gaef2e811358c31a2a48f5a5748689b54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 7 bits per char.  <br /></td></tr>
<tr class="separator:gaef2e811358c31a2a48f5a5748689b54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e8912ffbeb7f7da937b57e32ab756a" id="r_gad4e8912ffbeb7f7da937b57e32ab756a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad4e8912ffbeb7f7da937b57e32ab756a">UART_LCR_8BITCHAR</a>&#160;&#160;&#160;(BIT(0) | BIT(1))</td></tr>
<tr class="memdesc:gad4e8912ffbeb7f7da937b57e32ab756a"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 8 bits per char.  <br /></td></tr>
<tr class="separator:gad4e8912ffbeb7f7da937b57e32ab756a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e314abce372ff877edfcc00bd47bbc" id="r_gac1e314abce372ff877edfcc00bd47bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac1e314abce372ff877edfcc00bd47bbc">UART_LCR_1STOP</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac1e314abce372ff877edfcc00bd47bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 1 stop bit.  <br /></td></tr>
<tr class="separator:gac1e314abce372ff877edfcc00bd47bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5991342b1689c356251069dbb5b0c49e" id="r_ga5991342b1689c356251069dbb5b0c49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5991342b1689c356251069dbb5b0c49e">UART_LCR_2STOP</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga5991342b1689c356251069dbb5b0c49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 2 stop bits (1 and 1/2 when 5 bits char)  <br /></td></tr>
<tr class="separator:ga5991342b1689c356251069dbb5b0c49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522f0f4a7a5bd4534920b712611cf030" id="r_ga522f0f4a7a5bd4534920b712611cf030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga522f0f4a7a5bd4534920b712611cf030">UART_LCR_PARITY_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga522f0f4a7a5bd4534920b712611cf030"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - No parity.  <br /></td></tr>
<tr class="separator:ga522f0f4a7a5bd4534920b712611cf030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef9bdb85d3f5c3823d667190b19bb40" id="r_ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5ef9bdb85d3f5c3823d667190b19bb40">UART_LCR_PARITY_ODD</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Odd parity.  <br /></td></tr>
<tr class="separator:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b6f1f2576be1322abdab7c5d1dfca4" id="r_ga22b6f1f2576be1322abdab7c5d1dfca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga22b6f1f2576be1322abdab7c5d1dfca4">UART_LCR_PARTIY_EVEN</a>&#160;&#160;&#160;(BIT(3) | BIT(4))</td></tr>
<tr class="memdesc:ga22b6f1f2576be1322abdab7c5d1dfca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Even parity.  <br /></td></tr>
<tr class="separator:ga22b6f1f2576be1322abdab7c5d1dfca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40627b597c5a408d6e1338b1fb97baf1" id="r_ga40627b597c5a408d6e1338b1fb97baf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga40627b597c5a408d6e1338b1fb97baf1">UART_LCR_PARITY_1</a>&#160;&#160;&#160;(BIT(3) | BIT(5))</td></tr>
<tr class="memdesc:ga40627b597c5a408d6e1338b1fb97baf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Parity is 1.  <br /></td></tr>
<tr class="separator:ga40627b597c5a408d6e1338b1fb97baf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b2c4f77956e1361eecbd881785cc36" id="r_ga95b2c4f77956e1361eecbd881785cc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95b2c4f77956e1361eecbd881785cc36">UART_LCR_PARITY_0</a>&#160;&#160;&#160;(BIT(3) | BIT(4) | BIT(5))</td></tr>
<tr class="memdesc:ga95b2c4f77956e1361eecbd881785cc36"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Parity is 0.  <br /></td></tr>
<tr class="separator:ga95b2c4f77956e1361eecbd881785cc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e0b56a5909d564e6fea1aee2aa6dc4" id="r_gac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac2e0b56a5909d564e6fea1aee2aa6dc4">UART_LCR_DLAB</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Divisor latch access.  <br /></td></tr>
<tr class="separator:gac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19faed6305620e3be889fe8ea4e4a974" id="r_ga19faed6305620e3be889fe8ea4e4a974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga19faed6305620e3be889fe8ea4e4a974">UART_LSR_HAS_DATA</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga19faed6305620e3be889fe8ea4e4a974"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Data for receiving exists.  <br /></td></tr>
<tr class="separator:ga19faed6305620e3be889fe8ea4e4a974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac406819099ae3467d55ac2c314199221" id="r_gac406819099ae3467d55ac2c314199221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac406819099ae3467d55ac2c314199221">UART_LSR_ERR_OVERRUN</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gac406819099ae3467d55ac2c314199221"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Overrun error.  <br /></td></tr>
<tr class="separator:gac406819099ae3467d55ac2c314199221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1548837c2178d4d956f405eccd713898" id="r_ga1548837c2178d4d956f405eccd713898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1548837c2178d4d956f405eccd713898">UART_LSR_ERR_PARITY</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga1548837c2178d4d956f405eccd713898"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Parity error.  <br /></td></tr>
<tr class="separator:ga1548837c2178d4d956f405eccd713898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc6b3a8fbc314f23157caf1101955a8" id="r_ga2fc6b3a8fbc314f23157caf1101955a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2fc6b3a8fbc314f23157caf1101955a8">UART_LSR_ERR_FRAMING</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga2fc6b3a8fbc314f23157caf1101955a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Framing error.  <br /></td></tr>
<tr class="separator:ga2fc6b3a8fbc314f23157caf1101955a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087021cb4f563b545c2e827b1a95e97d" id="r_ga087021cb4f563b545c2e827b1a95e97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga087021cb4f563b545c2e827b1a95e97d">UART_LSR_ERR</a>&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:ga087021cb4f563b545c2e827b1a95e97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Error mask.  <br /></td></tr>
<tr class="separator:ga087021cb4f563b545c2e827b1a95e97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c3b59cb50e1adf45a9c431d34c96be" id="r_ga02c3b59cb50e1adf45a9c431d34c96be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga02c3b59cb50e1adf45a9c431d34c96be">UART_LSR_BREAK_INTERRUPT</a>&#160;&#160;&#160;BIT(4)</td></tr>
<tr class="memdesc:ga02c3b59cb50e1adf45a9c431d34c96be"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Break Interrupt.  <br /></td></tr>
<tr class="separator:ga02c3b59cb50e1adf45a9c431d34c96be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe88797b48278c5ff0db0549b29bd02" id="r_gabfe88797b48278c5ff0db0549b29bd02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabfe88797b48278c5ff0db0549b29bd02">UART_LSR_EMPTY_HOLD</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:gabfe88797b48278c5ff0db0549b29bd02"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Transmitter holding register empty.  <br /></td></tr>
<tr class="separator:gabfe88797b48278c5ff0db0549b29bd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a80b49d41af1ffe612eeea14b98eaca" id="r_ga0a80b49d41af1ffe612eeea14b98eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a80b49d41af1ffe612eeea14b98eaca">UART_LSR_ALL_EMPTY</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga0a80b49d41af1ffe612eeea14b98eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Transmitter empty register.  <br /></td></tr>
<tr class="separator:ga0a80b49d41af1ffe612eeea14b98eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbc660a9926687bdd3d8a89262270cd" id="r_ga9bbc660a9926687bdd3d8a89262270cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9bbc660a9926687bdd3d8a89262270cd">UART_LSR_ERR_FIFO</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga9bbc660a9926687bdd3d8a89262270cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - FIFO error.  <br /></td></tr>
<tr class="separator:ga9bbc660a9926687bdd3d8a89262270cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1def4c29b2a348cb72fbde8e154468f2" id="r_ga1def4c29b2a348cb72fbde8e154468f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1def4c29b2a348cb72fbde8e154468f2">UART_IER_ENABLE_INT_DATA</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga1def4c29b2a348cb72fbde8e154468f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER - Enable Received Data Available interrupt.  <br /></td></tr>
<tr class="separator:ga1def4c29b2a348cb72fbde8e154468f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62894fb597ef99f3c0600c38e3bc48f5" id="r_ga62894fb597ef99f3c0600c38e3bc48f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga62894fb597ef99f3c0600c38e3bc48f5">UART_IER_ENABLE_INT_THR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga62894fb597ef99f3c0600c38e3bc48f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER - Enables Transmitter Holding Register Empty interrupt.  <br /></td></tr>
<tr class="separator:ga62894fb597ef99f3c0600c38e3bc48f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88907348b0a0ec8d582f6de7ac3f7d18" id="r_ga88907348b0a0ec8d582f6de7ac3f7d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga88907348b0a0ec8d582f6de7ac3f7d18">UART_IER_ENABLE_INT_LSR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga88907348b0a0ec8d582f6de7ac3f7d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER - Enables the Receiver Line Status interrupt.  <br /></td></tr>
<tr class="separator:ga88907348b0a0ec8d582f6de7ac3f7d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d709630a04c25215fd27c64c172b7d" id="r_gad2d709630a04c25215fd27c64c172b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad2d709630a04c25215fd27c64c172b7d">UART_IER_ENABLE_INT_MODEM</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:gad2d709630a04c25215fd27c64c172b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER - Enables the MODEM Status interrupt.  <br /></td></tr>
<tr class="separator:gad2d709630a04c25215fd27c64c172b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7c81d177b74bdc0462120d2ee04ed8" id="r_gaee7c81d177b74bdc0462120d2ee04ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee7c81d177b74bdc0462120d2ee04ed8">UART_IIR_NO_INTS</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gaee7c81d177b74bdc0462120d2ee04ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - No pending interruptions.  <br /></td></tr>
<tr class="separator:gaee7c81d177b74bdc0462120d2ee04ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61aa294d03a0ad2a86aa014fa894058" id="r_gab61aa294d03a0ad2a86aa014fa894058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab61aa294d03a0ad2a86aa014fa894058">UART_IIR_INT_MASK</a>&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:gab61aa294d03a0ad2a86aa014fa894058"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Interruption mask.  <br /></td></tr>
<tr class="separator:gab61aa294d03a0ad2a86aa014fa894058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa4b4093e905f6e017885d9bff9e6db" id="r_ga4aa4b4093e905f6e017885d9bff9e6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4aa4b4093e905f6e017885d9bff9e6db">UART_IIR_INT_THR_EMPTY</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga4aa4b4093e905f6e017885d9bff9e6db"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Transmitter Holding Register Empty interrupt.  <br /></td></tr>
<tr class="separator:ga4aa4b4093e905f6e017885d9bff9e6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7486174610bd6e099dab259e7dec041" id="r_gaf7486174610bd6e099dab259e7dec041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf7486174610bd6e099dab259e7dec041">UART_IIR_INT_RBR_FULL</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:gaf7486174610bd6e099dab259e7dec041"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Received Data Available interrupt.  <br /></td></tr>
<tr class="separator:gaf7486174610bd6e099dab259e7dec041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf254c76438d7a3cd9db21b8802b13f90" id="r_gaf254c76438d7a3cd9db21b8802b13f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf254c76438d7a3cd9db21b8802b13f90">UART_IIR_INT_CHAR_TIMEOUT</a>&#160;&#160;&#160;(BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:gaf254c76438d7a3cd9db21b8802b13f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Character Timeout (FIFO) interrupt.  <br /></td></tr>
<tr class="separator:gaf254c76438d7a3cd9db21b8802b13f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19970f10903f7cc538950df65e306b59" id="r_ga19970f10903f7cc538950df65e306b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga19970f10903f7cc538950df65e306b59">UART_IIR_INT_LSR_STATUS</a>&#160;&#160;&#160;(BIT(1) | BIT(2))</td></tr>
<tr class="memdesc:ga19970f10903f7cc538950df65e306b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Receiver Line Status interrupt.  <br /></td></tr>
<tr class="separator:ga19970f10903f7cc538950df65e306b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d2f98501cfcf70922d51f36dcae275" id="r_gad6d2f98501cfcf70922d51f36dcae275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad6d2f98501cfcf70922d51f36dcae275">UART_IIR_64BITFIFO</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:gad6d2f98501cfcf70922d51f36dcae275"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - 64-byte FIFO enabled.  <br /></td></tr>
<tr class="separator:gad6d2f98501cfcf70922d51f36dcae275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c4f63d160407e874c05b9dd8a6cd3f" id="r_gad0c4f63d160407e874c05b9dd8a6cd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad0c4f63d160407e874c05b9dd8a6cd3f">UART_IIR_FIFO_UNUSABLE</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gad0c4f63d160407e874c05b9dd8a6cd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO unusable.  <br /></td></tr>
<tr class="separator:gad0c4f63d160407e874c05b9dd8a6cd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114a11bb79a13cc769941709fecd5aba" id="r_ga114a11bb79a13cc769941709fecd5aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga114a11bb79a13cc769941709fecd5aba">UART_IIR_FIFO_ENABLED</a>&#160;&#160;&#160;(BIT(6) | BIT(7))</td></tr>
<tr class="memdesc:ga114a11bb79a13cc769941709fecd5aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO enabled.  <br /></td></tr>
<tr class="separator:ga114a11bb79a13cc769941709fecd5aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b82da878bc338b812b183b19cc5110" id="r_gaa4b82da878bc338b812b183b19cc5110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa4b82da878bc338b812b183b19cc5110">UART_FCR_FIFO_ENABLE</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gaa4b82da878bc338b812b183b19cc5110"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Enable FIFO.  <br /></td></tr>
<tr class="separator:gaa4b82da878bc338b812b183b19cc5110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43edf2691cd85f4aa9ce860c90c08e39" id="r_ga43edf2691cd85f4aa9ce860c90c08e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga43edf2691cd85f4aa9ce860c90c08e39">UART_FCR_FIFO_RCVR_CLEAR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga43edf2691cd85f4aa9ce860c90c08e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Clear all bytes in receiver FIFO.  <br /></td></tr>
<tr class="separator:ga43edf2691cd85f4aa9ce860c90c08e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7e92e632070b6aaabd2714924b152c" id="r_ga1d7e92e632070b6aaabd2714924b152c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1d7e92e632070b6aaabd2714924b152c">UART_FCR_FIFO_XMIT_CLEAR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga1d7e92e632070b6aaabd2714924b152c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Clear all bytes in transmiter FIFO.  <br /></td></tr>
<tr class="separator:ga1d7e92e632070b6aaabd2714924b152c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede190d87b2db04d9b9043392cea7e76" id="r_gaede190d87b2db04d9b9043392cea7e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaede190d87b2db04d9b9043392cea7e76">UART_FCR_6EBITFIFO_ENABLE</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:gaede190d87b2db04d9b9043392cea7e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Enable 64 bit FIFO.  <br /></td></tr>
<tr class="separator:gaede190d87b2db04d9b9043392cea7e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797b2da508f435b0b337664649c92a01" id="r_ga797b2da508f435b0b337664649c92a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga797b2da508f435b0b337664649c92a01">UART_FCR_FIFO_RCVR_1BYTE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga797b2da508f435b0b337664649c92a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO receiver trigger level 1.  <br /></td></tr>
<tr class="separator:ga797b2da508f435b0b337664649c92a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ca073b7c657647d7d0fbb7562f46bb" id="r_ga78ca073b7c657647d7d0fbb7562f46bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga78ca073b7c657647d7d0fbb7562f46bb">UART_FCR_FIFO_RCVR_4BYTE</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga78ca073b7c657647d7d0fbb7562f46bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO receiver trigger level 4.  <br /></td></tr>
<tr class="separator:ga78ca073b7c657647d7d0fbb7562f46bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d6629de5f786c806c7fca6321cb8b8" id="r_ga55d6629de5f786c806c7fca6321cb8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga55d6629de5f786c806c7fca6321cb8b8">UART_FCR_FIFO_RCVR_8BYTE</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga55d6629de5f786c806c7fca6321cb8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO receiver trigger level 8.  <br /></td></tr>
<tr class="separator:ga55d6629de5f786c806c7fca6321cb8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c843adcb716d77b493e6323edc270c" id="r_ga13c843adcb716d77b493e6323edc270c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga13c843adcb716d77b493e6323edc270c">UART_FCR_FIFO_RCVR_14BYTE</a>&#160;&#160;&#160;BIT(6) | BIT(7)</td></tr>
<tr class="memdesc:ga13c843adcb716d77b493e6323edc270c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO receiver trigger level 14.  <br /></td></tr>
<tr class="separator:ga13c843adcb716d77b493e6323edc270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Constants for the UART device. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga603b478f70a928f442e33fefba73494a" name="ga603b478f70a928f442e33fefba73494a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603b478f70a928f442e33fefba73494a">&#9670;&#160;</a></span>IRQ_COM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_COM1&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM1 IRQ line. </p>

</div>
</div>
<a id="gafe9f19b981c093830239430dd2e42ba5" name="gafe9f19b981c093830239430dd2e42ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe9f19b981c093830239430dd2e42ba5">&#9670;&#160;</a></span>IRQ_COM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_COM2&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM2 IRQ line. </p>

</div>
</div>
<a id="ga5a41b7ded80d5ebd5790e7223202c671" name="ga5a41b7ded80d5ebd5790e7223202c671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a41b7ded80d5ebd5790e7223202c671">&#9670;&#160;</a></span>UART_COM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_COM1&#160;&#160;&#160;0x3F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM1 base address. </p>

</div>
</div>
<a id="ga2d54840e6b11de31067c9839d9a8986d" name="ga2d54840e6b11de31067c9839d9a8986d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d54840e6b11de31067c9839d9a8986d">&#9670;&#160;</a></span>UART_COM1_VECTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_COM1_VECTOR&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM1 vector. </p>

</div>
</div>
<a id="ga1b61bdc3e6d03f4d896a71dfda018002" name="ga1b61bdc3e6d03f4d896a71dfda018002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b61bdc3e6d03f4d896a71dfda018002">&#9670;&#160;</a></span>UART_COM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_COM2&#160;&#160;&#160;0x2F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM2 base address. </p>

</div>
</div>
<a id="ga4e60c02e3db44f75328e95c64ad91d70" name="ga4e60c02e3db44f75328e95c64ad91d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e60c02e3db44f75328e95c64ad91d70">&#9670;&#160;</a></span>UART_COM2_VECTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_COM2_VECTOR&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM2 vector. </p>

</div>
</div>
<a id="ga7ff21e0cfc73a2db80c3907c5cac5a61" name="ga7ff21e0cfc73a2db80c3907c5cac5a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff21e0cfc73a2db80c3907c5cac5a61">&#9670;&#160;</a></span>UART_DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLL&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R/W - Divisor Latch LSB. </p>
<p>Enabled if DLAB of LCR is set to 1 </p>

</div>
</div>
<a id="ga63f95172026aa533407e357e73b04551" name="ga63f95172026aa533407e357e73b04551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63f95172026aa533407e357e73b04551">&#9670;&#160;</a></span>UART_DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLM&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R/W - Divisor Latch MSB. </p>
<p>Enabled if DLAB of LCR is set to 1 </p>

</div>
</div>
<a id="ga220a678f91ca8244b30fe813200c26c1" name="ga220a678f91ca8244b30fe813200c26c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga220a678f91ca8244b30fe813200c26c1">&#9670;&#160;</a></span>UART_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>W - FIFO Control register. </p>

</div>
</div>
<a id="gaede190d87b2db04d9b9043392cea7e76" name="gaede190d87b2db04d9b9043392cea7e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede190d87b2db04d9b9043392cea7e76">&#9670;&#160;</a></span>UART_FCR_6EBITFIFO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_6EBITFIFO_ENABLE&#160;&#160;&#160;BIT(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Enable 64 bit FIFO. </p>

</div>
</div>
<a id="gaa4b82da878bc338b812b183b19cc5110" name="gaa4b82da878bc338b812b183b19cc5110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4b82da878bc338b812b183b19cc5110">&#9670;&#160;</a></span>UART_FCR_FIFO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_ENABLE&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Enable FIFO. </p>

</div>
</div>
<a id="ga13c843adcb716d77b493e6323edc270c" name="ga13c843adcb716d77b493e6323edc270c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13c843adcb716d77b493e6323edc270c">&#9670;&#160;</a></span>UART_FCR_FIFO_RCVR_14BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_RCVR_14BYTE&#160;&#160;&#160;BIT(6) | BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - FIFO receiver trigger level 14. </p>

</div>
</div>
<a id="ga797b2da508f435b0b337664649c92a01" name="ga797b2da508f435b0b337664649c92a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797b2da508f435b0b337664649c92a01">&#9670;&#160;</a></span>UART_FCR_FIFO_RCVR_1BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_RCVR_1BYTE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - FIFO receiver trigger level 1. </p>

</div>
</div>
<a id="ga78ca073b7c657647d7d0fbb7562f46bb" name="ga78ca073b7c657647d7d0fbb7562f46bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78ca073b7c657647d7d0fbb7562f46bb">&#9670;&#160;</a></span>UART_FCR_FIFO_RCVR_4BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_RCVR_4BYTE&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - FIFO receiver trigger level 4. </p>

</div>
</div>
<a id="ga55d6629de5f786c806c7fca6321cb8b8" name="ga55d6629de5f786c806c7fca6321cb8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d6629de5f786c806c7fca6321cb8b8">&#9670;&#160;</a></span>UART_FCR_FIFO_RCVR_8BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_RCVR_8BYTE&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - FIFO receiver trigger level 8. </p>

</div>
</div>
<a id="ga43edf2691cd85f4aa9ce860c90c08e39" name="ga43edf2691cd85f4aa9ce860c90c08e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43edf2691cd85f4aa9ce860c90c08e39">&#9670;&#160;</a></span>UART_FCR_FIFO_RCVR_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_RCVR_CLEAR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Clear all bytes in receiver FIFO. </p>

</div>
</div>
<a id="ga1d7e92e632070b6aaabd2714924b152c" name="ga1d7e92e632070b6aaabd2714924b152c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d7e92e632070b6aaabd2714924b152c">&#9670;&#160;</a></span>UART_FCR_FIFO_XMIT_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_XMIT_CLEAR&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Clear all bytes in transmiter FIFO. </p>

</div>
</div>
<a id="gaaf7aaa372e86b3aa99e6c78242be2722" name="gaaf7aaa372e86b3aa99e6c78242be2722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf7aaa372e86b3aa99e6c78242be2722">&#9670;&#160;</a></span>UART_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R/W - Interrupt Enable register. </p>

</div>
</div>
<a id="ga1def4c29b2a348cb72fbde8e154468f2" name="ga1def4c29b2a348cb72fbde8e154468f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1def4c29b2a348cb72fbde8e154468f2">&#9670;&#160;</a></span>UART_IER_ENABLE_INT_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENABLE_INT_DATA&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IER - Enable Received Data Available interrupt. </p>

</div>
</div>
<a id="ga88907348b0a0ec8d582f6de7ac3f7d18" name="ga88907348b0a0ec8d582f6de7ac3f7d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88907348b0a0ec8d582f6de7ac3f7d18">&#9670;&#160;</a></span>UART_IER_ENABLE_INT_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENABLE_INT_LSR&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IER - Enables the Receiver Line Status interrupt. </p>

</div>
</div>
<a id="gad2d709630a04c25215fd27c64c172b7d" name="gad2d709630a04c25215fd27c64c172b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d709630a04c25215fd27c64c172b7d">&#9670;&#160;</a></span>UART_IER_ENABLE_INT_MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENABLE_INT_MODEM&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IER - Enables the MODEM Status interrupt. </p>

</div>
</div>
<a id="ga62894fb597ef99f3c0600c38e3bc48f5" name="ga62894fb597ef99f3c0600c38e3bc48f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62894fb597ef99f3c0600c38e3bc48f5">&#9670;&#160;</a></span>UART_IER_ENABLE_INT_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENABLE_INT_THR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IER - Enables Transmitter Holding Register Empty interrupt. </p>

</div>
</div>
<a id="ga16add7e6b9f91a6698c5910704111b68" name="ga16add7e6b9f91a6698c5910704111b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16add7e6b9f91a6698c5910704111b68">&#9670;&#160;</a></span>UART_IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R - Interrupt Identification register. </p>

</div>
</div>
<a id="gad6d2f98501cfcf70922d51f36dcae275" name="gad6d2f98501cfcf70922d51f36dcae275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6d2f98501cfcf70922d51f36dcae275">&#9670;&#160;</a></span>UART_IIR_64BITFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_64BITFIFO&#160;&#160;&#160;BIT(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - 64-byte FIFO enabled. </p>

</div>
</div>
<a id="ga114a11bb79a13cc769941709fecd5aba" name="ga114a11bb79a13cc769941709fecd5aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga114a11bb79a13cc769941709fecd5aba">&#9670;&#160;</a></span>UART_IIR_FIFO_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_FIFO_ENABLED&#160;&#160;&#160;(BIT(6) | BIT(7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - FIFO enabled. </p>

</div>
</div>
<a id="gad0c4f63d160407e874c05b9dd8a6cd3f" name="gad0c4f63d160407e874c05b9dd8a6cd3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0c4f63d160407e874c05b9dd8a6cd3f">&#9670;&#160;</a></span>UART_IIR_FIFO_UNUSABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_FIFO_UNUSABLE&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - FIFO unusable. </p>

</div>
</div>
<a id="gaf254c76438d7a3cd9db21b8802b13f90" name="gaf254c76438d7a3cd9db21b8802b13f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf254c76438d7a3cd9db21b8802b13f90">&#9670;&#160;</a></span>UART_IIR_INT_CHAR_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INT_CHAR_TIMEOUT&#160;&#160;&#160;(BIT(2) | BIT(3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Character Timeout (FIFO) interrupt. </p>

</div>
</div>
<a id="ga19970f10903f7cc538950df65e306b59" name="ga19970f10903f7cc538950df65e306b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19970f10903f7cc538950df65e306b59">&#9670;&#160;</a></span>UART_IIR_INT_LSR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INT_LSR_STATUS&#160;&#160;&#160;(BIT(1) | BIT(2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Receiver Line Status interrupt. </p>

</div>
</div>
<a id="gab61aa294d03a0ad2a86aa014fa894058" name="gab61aa294d03a0ad2a86aa014fa894058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab61aa294d03a0ad2a86aa014fa894058">&#9670;&#160;</a></span>UART_IIR_INT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INT_MASK&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Interruption mask. </p>

</div>
</div>
<a id="gaf7486174610bd6e099dab259e7dec041" name="gaf7486174610bd6e099dab259e7dec041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7486174610bd6e099dab259e7dec041">&#9670;&#160;</a></span>UART_IIR_INT_RBR_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INT_RBR_FULL&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Received Data Available interrupt. </p>

</div>
</div>
<a id="ga4aa4b4093e905f6e017885d9bff9e6db" name="ga4aa4b4093e905f6e017885d9bff9e6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa4b4093e905f6e017885d9bff9e6db">&#9670;&#160;</a></span>UART_IIR_INT_THR_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INT_THR_EMPTY&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - Transmitter Holding Register Empty interrupt. </p>

</div>
</div>
<a id="gaee7c81d177b74bdc0462120d2ee04ed8" name="gaee7c81d177b74bdc0462120d2ee04ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee7c81d177b74bdc0462120d2ee04ed8">&#9670;&#160;</a></span>UART_IIR_NO_INTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_NO_INTS&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR - No pending interruptions. </p>

</div>
</div>
<a id="ga36c30861e332468c7f1998648e706740" name="ga36c30861e332468c7f1998648e706740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c30861e332468c7f1998648e706740">&#9670;&#160;</a></span>UART_LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R/W - Line Control register. </p>

</div>
</div>
<a id="gac1e314abce372ff877edfcc00bd47bbc" name="gac1e314abce372ff877edfcc00bd47bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1e314abce372ff877edfcc00bd47bbc">&#9670;&#160;</a></span>UART_LCR_1STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_1STOP&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - 1 stop bit. </p>

</div>
</div>
<a id="ga5991342b1689c356251069dbb5b0c49e" name="ga5991342b1689c356251069dbb5b0c49e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5991342b1689c356251069dbb5b0c49e">&#9670;&#160;</a></span>UART_LCR_2STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_2STOP&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - 2 stop bits (1 and 1/2 when 5 bits char) </p>

</div>
</div>
<a id="ga7017619811d0b5640df22f4045fbf906" name="ga7017619811d0b5640df22f4045fbf906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7017619811d0b5640df22f4045fbf906">&#9670;&#160;</a></span>UART_LCR_5BITCHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_5BITCHAR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - 5 bits per char. </p>

</div>
</div>
<a id="gae03762d343a54226f72b603801e7bc79" name="gae03762d343a54226f72b603801e7bc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae03762d343a54226f72b603801e7bc79">&#9670;&#160;</a></span>UART_LCR_6BITCHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_6BITCHAR&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - 6 bits per char. </p>

</div>
</div>
<a id="gaef2e811358c31a2a48f5a5748689b54c" name="gaef2e811358c31a2a48f5a5748689b54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef2e811358c31a2a48f5a5748689b54c">&#9670;&#160;</a></span>UART_LCR_7BITCHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_7BITCHAR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - 7 bits per char. </p>

</div>
</div>
<a id="gad4e8912ffbeb7f7da937b57e32ab756a" name="gad4e8912ffbeb7f7da937b57e32ab756a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4e8912ffbeb7f7da937b57e32ab756a">&#9670;&#160;</a></span>UART_LCR_8BITCHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_8BITCHAR&#160;&#160;&#160;(BIT(0) | BIT(1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - 8 bits per char. </p>

</div>
</div>
<a id="gac2e0b56a5909d564e6fea1aee2aa6dc4" name="gac2e0b56a5909d564e6fea1aee2aa6dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2e0b56a5909d564e6fea1aee2aa6dc4">&#9670;&#160;</a></span>UART_LCR_DLAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_DLAB&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - Divisor latch access. </p>

</div>
</div>
<a id="ga95b2c4f77956e1361eecbd881785cc36" name="ga95b2c4f77956e1361eecbd881785cc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b2c4f77956e1361eecbd881785cc36">&#9670;&#160;</a></span>UART_LCR_PARITY_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_0&#160;&#160;&#160;(BIT(3) | BIT(4) | BIT(5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - Parity is 0. </p>

</div>
</div>
<a id="ga40627b597c5a408d6e1338b1fb97baf1" name="ga40627b597c5a408d6e1338b1fb97baf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40627b597c5a408d6e1338b1fb97baf1">&#9670;&#160;</a></span>UART_LCR_PARITY_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_1&#160;&#160;&#160;(BIT(3) | BIT(5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - Parity is 1. </p>

</div>
</div>
<a id="ga522f0f4a7a5bd4534920b712611cf030" name="ga522f0f4a7a5bd4534920b712611cf030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga522f0f4a7a5bd4534920b712611cf030">&#9670;&#160;</a></span>UART_LCR_PARITY_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - No parity. </p>

</div>
</div>
<a id="ga5ef9bdb85d3f5c3823d667190b19bb40" name="ga5ef9bdb85d3f5c3823d667190b19bb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ef9bdb85d3f5c3823d667190b19bb40">&#9670;&#160;</a></span>UART_LCR_PARITY_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_ODD&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - Odd parity. </p>

</div>
</div>
<a id="ga22b6f1f2576be1322abdab7c5d1dfca4" name="ga22b6f1f2576be1322abdab7c5d1dfca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22b6f1f2576be1322abdab7c5d1dfca4">&#9670;&#160;</a></span>UART_LCR_PARTIY_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARTIY_EVEN&#160;&#160;&#160;(BIT(3) | BIT(4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR - Even parity. </p>

</div>
</div>
<a id="ga0f8ac527073d763bac90daba987361c6" name="ga0f8ac527073d763bac90daba987361c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8ac527073d763bac90daba987361c6">&#9670;&#160;</a></span>UART_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R - Line Status register. </p>

</div>
</div>
<a id="ga0a80b49d41af1ffe612eeea14b98eaca" name="ga0a80b49d41af1ffe612eeea14b98eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a80b49d41af1ffe612eeea14b98eaca">&#9670;&#160;</a></span>UART_LSR_ALL_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_ALL_EMPTY&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - Transmitter empty register. </p>

</div>
</div>
<a id="ga02c3b59cb50e1adf45a9c431d34c96be" name="ga02c3b59cb50e1adf45a9c431d34c96be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02c3b59cb50e1adf45a9c431d34c96be">&#9670;&#160;</a></span>UART_LSR_BREAK_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BREAK_INTERRUPT&#160;&#160;&#160;BIT(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - Break Interrupt. </p>

</div>
</div>
<a id="gabfe88797b48278c5ff0db0549b29bd02" name="gabfe88797b48278c5ff0db0549b29bd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfe88797b48278c5ff0db0549b29bd02">&#9670;&#160;</a></span>UART_LSR_EMPTY_HOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_EMPTY_HOLD&#160;&#160;&#160;BIT(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - Transmitter holding register empty. </p>

</div>
</div>
<a id="ga087021cb4f563b545c2e827b1a95e97d" name="ga087021cb4f563b545c2e827b1a95e97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga087021cb4f563b545c2e827b1a95e97d">&#9670;&#160;</a></span>UART_LSR_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_ERR&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - Error mask. </p>

</div>
</div>
<a id="ga9bbc660a9926687bdd3d8a89262270cd" name="ga9bbc660a9926687bdd3d8a89262270cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bbc660a9926687bdd3d8a89262270cd">&#9670;&#160;</a></span>UART_LSR_ERR_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_ERR_FIFO&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - FIFO error. </p>

</div>
</div>
<a id="ga2fc6b3a8fbc314f23157caf1101955a8" name="ga2fc6b3a8fbc314f23157caf1101955a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc6b3a8fbc314f23157caf1101955a8">&#9670;&#160;</a></span>UART_LSR_ERR_FRAMING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_ERR_FRAMING&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - Framing error. </p>

</div>
</div>
<a id="gac406819099ae3467d55ac2c314199221" name="gac406819099ae3467d55ac2c314199221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac406819099ae3467d55ac2c314199221">&#9670;&#160;</a></span>UART_LSR_ERR_OVERRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_ERR_OVERRUN&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - Overrun error. </p>

</div>
</div>
<a id="ga1548837c2178d4d956f405eccd713898" name="ga1548837c2178d4d956f405eccd713898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1548837c2178d4d956f405eccd713898">&#9670;&#160;</a></span>UART_LSR_ERR_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_ERR_PARITY&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - Parity error. </p>

</div>
</div>
<a id="ga19faed6305620e3be889fe8ea4e4a974" name="ga19faed6305620e3be889fe8ea4e4a974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19faed6305620e3be889fe8ea4e4a974">&#9670;&#160;</a></span>UART_LSR_HAS_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_HAS_DATA&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSR - Data for receiving exists. </p>

</div>
</div>
<a id="ga183a07db3d258b947f4c6a526ee55e61" name="ga183a07db3d258b947f4c6a526ee55e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183a07db3d258b947f4c6a526ee55e61">&#9670;&#160;</a></span>UART_MAX_BIT_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MAX_BIT_RATE&#160;&#160;&#160;115200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max bit rate supported by MINIX. </p>

</div>
</div>
<a id="ga1e15a8ac2f944de5c675aa81c1c653c4" name="ga1e15a8ac2f944de5c675aa81c1c653c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e15a8ac2f944de5c675aa81c1c653c4">&#9670;&#160;</a></span>UART_QUEUE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_QUEUE_SIZE&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum capacity for the transmitter and reciever queues. </p>

</div>
</div>
<a id="ga3eb7d5a767dae7774aa2b4be28e20a7e" name="ga3eb7d5a767dae7774aa2b4be28e20a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eb7d5a767dae7774aa2b4be28e20a7e">&#9670;&#160;</a></span>UART_RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RBR&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R - Receiver Buffer register. </p>

</div>
</div>
<a id="ga7a676f075475e46d27eb878977b867ec" name="ga7a676f075475e46d27eb878977b867ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a676f075475e46d27eb878977b867ec">&#9670;&#160;</a></span>UART_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>W - Transmitter Holding register. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.11.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
