# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 990 0.000256 512 225 230 60416 3.64838 1.77139 12.0964 52.4167 70.109 70.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 0.000512 1024 240 780 36160 1.72442 34.1802 52.4579 88.427 88.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 0.000256 4096 80 3100 61568 11.5118 13.942 729.712 418.622 1173.86 1173.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 0.000256 512 225 230 59904 3.62851 1.76128 13.8846 52 71.4472 71.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 0.000512 1024 240 780 36144 1.72442 39.8234 52.455 94.0656 94.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 0.000256 4096 80 3100 61776 11.5537 13.9797 827.754 419.276 1272.64 1272.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 0.000256 512 225 230 58880 3.61331 1.75139 14.3345 51.749 71.6218 71.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 0.000512 1024 240 780 36160 1.72442 41.587 52.4859 95.8595 95.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.000256 4096 80 3100 61600 11.4976 13.953 861.05 418.633 1305.21 1305.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 0.000256 512 225 230 58368 3.64125 1.74989 13.2035 51.7511 70.5184 70.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 0.000512 1024 240 780 36096 1.71907 39.232 52.416 93.4281 93.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.000256 4096 80 3100 61632 11.4741 13.9341 805.175 418.827 1249.48 1249.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 0.000256 512 225 230 59200 3.64189 1.75354 13.5509 51.7963 70.9113 71.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 0.000512 1024 240 780 36100 1.72179 38.4326 52.472 92.6887 92.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.000256 4096 80 3100 61600 11.5773 13.9889 812.732 419.45 1257.82 1257.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 0.000256 512 225 230 59136 3.6353 1.75328 13.859 51.9305 71.3535 71.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 0.000512 1024 240 780 36064 1.72534 40.1054 52.3924 94.2847 94.3365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 0.000256 4096 80 3100 61600 11.5056 13.9597 833.86 418.898 1278.3 1278.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 0.000256 512 225 230 59520 3.61968 1.75366 14.1647 51.8168 71.5232 71.6551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 0.000512 1024 240 780 36120 1.72573 40.7471 52.5314 95.0659 95.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.000256 4096 80 3100 61680 11.5473 13.9715 838.393 419.603 1283.59 1283.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 0.000256 512 225 230 59392 3.68448 1.77328 13.7689 52.4576 71.8565 71.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 0.000512 1024 240 780 36096 1.72646 38.9494 52.4603 93.1977 93.2463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 0.000256 4096 80 3100 61440 11.4852 13.9345 807.834 418.336 1251.67 1251.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 0.000256 512 225 230 58368 3.66416 1.74931 13.5626 51.8154 70.9609 71.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 0.000512 1024 240 780 35904 1.71622 39.8067 52.2783 93.8641 93.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 0.000256 4096 80 3100 61056 11.4645 13.9141 811.817 417.215 1254.48 1254.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 0.000256 512 225 230 57600 3.69629 1.75341 14.3323 51.8224 71.7761 71.9067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 0.000512 1024 240 780 36000 1.72099 42.0352 52.4261 96.2455 96.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.000256 4096 80 3100 61200 11.4893 13.9403 861.707 417.503 1304.71 1304.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 990 0.000256 512 225 230 57344 3.77251 1.77517 16.3161 52.5887 74.6282 74.7561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 0.000512 1024 240 780 35840 1.71482 45.8908 52.3257 99.9949 100.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 0.000256 4096 80 3100 61440 11.4913 13.9428 1022.58 419.346 1467.43 1467.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 990 0.000256 512 225 240 60416 3.62403 1.77152 20.8052 52.3995 78.7763 78.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1690 0.000512 1024 240 780 36224 1.72522 32.514 52.4994 86.7861 86.8444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 580 0.000256 4096 80 3105 61696 11.5176 13.9551 729.663 419.168 1174.38 1174.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 990 0.000256 512 225 240 60800 3.65622 1.77718 22.0859 52.6234 80.317 80.4475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 0.000512 1024 240 780 36200 1.72515 32.0693 52.5353 86.3749 86.4331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 580 0.000256 4096 80 3105 61680 11.5814 13.9755 717.558 419.595 1162.78 1162.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 990 0.000256 512 225 240 59904 3.63021 1.7649 12.3285 52.2754 70.1726 70.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 0.000512 1024 240 780 36192 1.74266 34.4092 52.5242 88.7206 88.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 0.000256 4096 80 3105 61632 11.5339 13.9585 714.706 419.42 1159.69 1159.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 990 0.000256 512 225 240 60928 3.6384 1.77562 12.7185 52.4822 70.7865 70.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 0.000512 1024 240 780 36176 1.72442 34.6762 52.4554 88.9155 88.9639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 0.000256 4096 80 3105 61600 11.5692 13.9691 723.823 419.11 1168.54 1168.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 0.000256 512 225 240 60416 3.63962 1.76928 13.2586 52.4008 71.2372 71.3667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 0.000512 1024 240 780 36160 1.72557 36.5138 52.4458 90.7487 90.7993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 0.000256 4096 80 3105 61568 11.4796 13.941 742.917 418.465 1186.88 1186.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 0.000256 512 225 240 59904 3.63354 1.7599 14.6032 52.034 72.2054 72.3347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 0.000512 1024 240 780 36144 1.72048 40.4216 52.4916 94.6978 94.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 0.000256 4096 80 3105 61632 11.5468 13.9776 842.004 419.559 1287.16 1287.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 0.000256 512 225 240 58880 3.62243 1.75107 14.1199 51.7892 71.4546 71.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 0.000512 1024 240 780 36160 1.7231 39.8573 52.5317 94.1736 94.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 0.000256 4096 80 3105 61440 11.4962 13.9506 820.564 418.945 1265.03 1265.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 0.000256 512 225 240 58368 3.64256 1.74582 14.8716 51.7355 72.1677 72.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 0.000512 1024 240 780 36096 1.72048 40.02 52.4006 94.2039 94.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 0.000256 4096 80 3105 61440 11.4725 13.9387 874.198 418.724 1318.4 1318.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 0.000256 512 225 240 59200 3.64336 1.75622 15.3922 51.797 72.7631 72.8936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 0.000512 1024 240 780 36100 1.72314 42.4415 52.468 96.6996 96.7469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 0.000256 4096 80 3105 61600 11.5665 13.9843 867.66 419.446 1312.73 1312.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 990 0.000256 512 225 240 59136 3.62365 1.75638 15.1341 51.9705 72.6562 72.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 0.000512 1024 240 780 36064 1.71853 40.3326 52.4315 94.5475 94.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 0.000256 4096 80 3105 61376 11.492 13.9572 871.528 419.204 1316.26 1316.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 0.000256 512 225 240 59520 3.62704 1.75309 15.1965 52.2756 73.0222 73.1557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 0.000512 1024 240 780 36120 1.72237 40.9313 52.9939 95.7093 95.7595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 0.000256 4096 80 3105 61440 11.5487 13.9781 859.25 423.278 1308.13 1308.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 0.000256 512 225 240 59392 3.68307 1.77152 14.4114 52.4553 72.4943 72.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 0.000512 1024 240 780 36096 1.72646 39.9357 52.4572 94.1814 94.2306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 0.000256 4096 80 3105 61440 11.4888 13.9317 824.184 418.223 1267.9 1267.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 0.000256 512 225 240 58368 3.66077 1.74832 15.7354 51.8652 73.1817 73.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 0.000512 1024 240 780 35904 1.71693 42.7883 52.3353 96.9012 96.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 0.000256 4096 80 3105 61056 11.4553 13.9182 956.629 417.603 1399.68 1399.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 0.000256 512 225 240 57600 3.69472 1.75306 16.4271 51.866 73.9114 74.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 0.000512 1024 240 780 36000 1.71843 44.0182 52.4669 98.2719 98.3201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 0.000256 4096 80 3105 61200 11.5072 13.9388 964.28 417.827 1407.63 1407.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 990 0.000256 512 225 240 57344 3.7751 1.77248 15.1361 52.5828 73.4373 73.5707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 0.000512 1024 240 780 35840 1.71613 42.0316 52.3197 96.126 96.1761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 0.000256 4096 80 3105 61440 11.4872 13.9425 884.844 419.275 1329.62 1329.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 990 0.000256 512 225 240 59904 3.64496 1.76986 20.2083 52.3984 78.1969 78.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 0.000512 1024 240 780 36224 1.72237 32.0461 52.5033 86.3183 86.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 580 0.000256 4096 80 3100 61632 11.5046 13.956 670.473 419.173 1115.18 1115.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 990 0.000256 512 225 240 60160 3.68173 1.77942 20.8559 52.5836 79.0739 79.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 0.000512 1024 240 780 36200 1.74669 34.9882 52.4895 89.2675 89.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 0.000256 4096 80 3100 61600 11.5633 13.9678 750.44 419.466 1195.51 1195.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 990 0.000256 512 225 240 59136 3.65622 1.76538 12.2459 52.2782 70.1223 70.2546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 0.000512 1024 240 780 36192 1.72106 34.1122 52.5282 88.4287 88.4791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 0.000256 4096 80 3100 61632 11.52 13.9694 700.615 419.457 1145.64 1145.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 0.000256 512 225 240 60032 3.68246 1.77562 12.7501 52.4953 70.8777 71.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 0.000512 1024 240 780 36176 1.72403 34.6212 52.4656 88.8761 88.9262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 0.000256 4096 80 3100 61600 11.5545 13.9725 710.732 419.197 1155.53 1155.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 0.000256 512 225 240 59392 3.68461 1.76947 12.692 52.4578 70.7713 70.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 0.000512 1024 240 780 36160 1.72464 34.6584 52.5036 88.947 88.9941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 0.000256 4096 80 3100 61440 11.4949 13.9346 720.198 418.989 1164.69 1164.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 0.000256 512 225 240 58752 3.68154 1.75795 15.4417 51.9777 73.0334 73.1662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 0.000512 1024 240 780 36144 1.72032 41.9257 52.4345 96.1431 96.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 0.000256 4096 80 3100 61632 11.5484 13.9756 882.719 419.1 1327.42 1327.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 0.000256 512 225 240 57600 3.60554 1.73699 10.9446 51.2777 67.7371 67.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 0.000512 1024 240 780 36000 1.71827 30.8534 52.3542 84.9858 85.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 0.000256 4096 80 3100 61344 11.475 13.9428 613.089 418.054 1056.64 1056.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 0.000256 512 225 240 58880 3.61939 1.75123 15.3824 51.739 72.6686 72.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 0.000512 1024 240 780 36160 1.72298 41.0257 52.4816 95.2935 95.3445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 0.000256 4096 80 3100 61440 11.4896 13.9567 845.685 418.469 1289.68 1289.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 0.000256 512 225 240 58880 3.62554 1.7496 10.9175 51.7838 68.2513 68.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 0.000512 1024 240 780 36000 1.72157 30.1018 52.3634 84.2537 84.3018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 0.000256 4096 80 3100 61120 11.4643 13.9297 592.375 418.023 1035.87 1035.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 0.000256 512 225 240 58368 3.64355 1.75104 14.0837 51.7949 71.4467 71.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 0.000512 1024 240 780 36096 1.72634 39.3388 52.4583 93.588 93.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 0.000256 4096 80 3100 61440 11.4691 13.9433 795.988 419.085 1240.56 1240.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 0.000256 512 225 240 58368 3.66493 1.75062 10.2328 51.8104 67.6305 67.7591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 0.000512 1024 240 780 35904 1.71555 28.2866 52.2796 82.342 82.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 0.000256 4096 80 3100 61056 11.4604 13.9162 567.286 417.237 1009.98 1010.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 0.000256 512 225 240 57600 3.69542 1.75338 14.3223 51.7888 71.7335 71.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 0.000512 1024 240 780 36100 1.72477 40.0929 52.4634 94.3417 94.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 0.000256 4096 80 3100 61400 11.5653 13.9762 829.731 419.389 1274.74 1274.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 0.000256 512 225 240 57600 3.69712 1.75309 10.501 51.8224 67.9628 68.0939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 0.000512 1024 240 780 36000 1.72442 29.227 52.4213 83.4357 83.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 0.000256 4096 80 3100 60800 11.4969 13.9489 580.972 417.482 1023.97 1024.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 0.000256 512 225 240 59136 3.62902 1.75606 18.3732 51.9644 75.8995 76.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 0.000512 1024 240 780 36064 1.71978 47.0057 52.4294 101.222 101.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 0.000256 4096 80 3100 61376 11.4893 13.9604 1061.05 419.155 1505.72 1505.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 0.000256 512 225 240 57344 3.5727 1.71664 11.839 50.8455 68.1505 68.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 0.000512 1024 240 780 35840 1.70803 32.9279 52.2824 86.982 87.0316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 0.000256 4096 80 3100 60928 11.4404 13.9076 691.116 417.451 1134 1134.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 0.000256 512 225 240 57600 3.69171 1.7552 17.4046 51.7657 74.7898 74.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 0.000512 1024 240 780 36120 1.72381 45.511 52.478 99.7795 99.8277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 0.000256 4096 80 3100 61440 11.5507 13.9797 1018.77 419.196 1463.58 1463.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 0.000256 512 225 240 57600 3.6783 1.75104 12.0953 51.841 69.5355 69.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 0.000512 1024 240 780 36000 1.71968 33.5549 52.4724 87.8104 87.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 0.000256 4096 80 3100 60960 11.489 13.948 686.242 418.507 1130.26 1130.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 0.000256 512 225 240 59392 3.67955 1.77238 17.5957 52.4979 75.7187 75.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 0.000512 1024 240 780 36096 1.72237 45.1631 52.4954 99.446 99.4928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 0.000256 4096 80 3100 61184 11.4708 13.9341 985.555 418.522 1429.56 1429.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 990 0.000256 512 225 240 57344 3.7848 1.77395 11.8571 52.5815 70.1695 70.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 0.000512 1024 240 780 35840 1.71613 33.0445 52.3196 87.1428 87.1914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 0.000256 4096 80 3100 60928 11.4752 13.9407 663.843 419.289 1108.62 1108.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 0.000256 512 225 240 58368 3.66678 1.74899 15.4342 51.8578 72.877 73.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 0.000512 1024 240 780 35904 1.71466 41.1955 52.3275 95.301 95.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 0.000256 4096 80 3100 61056 11.4606 13.9133 863.337 417.622 1306.41 1306.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 0.000256 512 225 240 55296 3.55472 1.69174 10.4875 49.8883 65.7933 65.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 0.000512 1024 240 780 35712 1.71958 29.7634 52.2898 83.8339 83.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 0.000256 4096 80 3100 60672 11.4606 13.9286 599.305 418.366 1043.13 1043.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 0.000256 512 225 240 57600 3.69872 1.75286 15.7514 51.8657 73.2411 73.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 0.000512 1024 240 780 36000 1.72256 42.1131 52.4751 96.3727 96.4229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 0.000256 4096 80 3100 60800 11.498 13.943 883.954 417.88 1327.35 1327.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 990 0.000256 512 225 240 57600 3.69152 1.75286 11.9086 51.9898 69.5192 69.6505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 0.000512 1024 240 780 35600 1.70941 32.6518 52.1929 86.6197 86.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 0.000256 4096 80 3100 60800 11.4791 13.9547 629.405 418.772 1073.69 1073.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 990 0.000256 512 225 240 58368 3.70112 1.76755 19.7197 52.3985 77.7614 77.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 0.000512 1024 240 792 36192 1.72771 31.7542 52.5173 86.044 86.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 580 0.000256 4096 80 3096 61760 11.5039 13.9538 661.018 419.146 1105.7 1105.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 990 0.000256 512 225 240 58880 3.71366 1.77933 18.3101 52.5561 76.5313 76.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 0.000512 1024 240 792 36160 1.74563 32.9175 52.4698 87.178 87.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 0.000256 4096 80 3096 61760 11.5753 13.9735 697.551 419.106 1142.28 1142.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 990 0.000256 512 225 240 58368 3.6863 1.76742 12.0532 52.2197 69.9012 70.0285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 0.000512 1024 240 792 36144 1.72237 34.3309 52.4612 88.578 88.6273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 0.000256 4096 80 3096 61728 11.518 13.9511 689.104 418.984 1133.63 1133.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 990 0.000256 512 225 240 56832 3.69738 1.75066 16.9385 51.7549 74.3178 74.4472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 0.000512 1024 240 792 36096 1.74285 22.8844 52.4722 77.146 77.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 0.000256 4096 80 3096 61632 11.4729 13.9362 441.181 418.738 885.4 885.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 0.000256 512 225 240 58240 3.74118 1.77357 13.9156 52.5396 72.1425 72.2701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 0.000512 1024 240 792 36120 1.72474 38.456 52.4924 92.7381 92.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 0.000256 4096 80 3096 61712 11.5507 13.9694 796.881 419.557 1242.03 1242.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 990 0.000256 512 225 240 57344 3.692 1.75309 9.20381 51.9392 66.7619 66.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 0.000512 1024 240 792 36064 1.73798 25.5529 52.4743 79.8127 79.8638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 0.000256 4096 80 3096 61600 11.5057 13.9592 502.512 418.818 946.866 946.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 0.000256 512 225 240 58368 3.71882 1.76947 13.4459 52.4085 71.516 71.6456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 0.000512 1024 240 792 36160 1.72646 37.6657 52.5042 91.9596 92.0095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 0.000256 4096 80 3096 61568 11.4836 13.9376 768.661 418.481 1212.64 1212.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 990 0.000256 512 225 240 57344 3.77206 1.77338 9.35098 52.4688 67.5366 67.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 0.000512 1024 240 792 36096 1.7279 25.705 52.5201 80.0157 80.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 0.000256 4096 80 3096 61440 11.4727 13.9315 511.915 418.369 955.761 955.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 0.000256 512 225 240 57600 3.71648 1.76266 14.6137 52.0291 72.2945 72.4249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 0.000512 1024 240 792 36144 1.72701 41.9246 52.5441 96.2588 96.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 0.000256 4096 80 3096 61632 11.5477 13.9641 843.516 419.424 1288.53 1288.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 0.000256 512 225 240 55296 3.70678 1.73677 10.3501 51.3125 67.2791 67.4099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 0.000512 1024 240 792 36000 1.71632 30.3134 52.4509 84.5471 84.5962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 0.000256 4096 80 3096 61344 11.4893 13.94 588.976 418.398 1032.88 1032.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 990 0.000256 512 225 240 57600 3.66835 1.75213 14.1569 51.7377 71.4876 71.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 0.000512 1024 240 792 36080 1.72259 39.8571 52.4233 94.0662 94.1142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 0.000256 4096 80 3096 61600 11.4963 13.9588 800.576 418.523 1244.63 1244.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 990 0.000256 512 225 240 56320 3.7231 1.74717 10.0545 51.798 67.4955 67.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 0.000512 1024 240 792 36000 1.71827 29.081 52.4278 83.2918 83.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 0.000256 4096 80 3096 61440 11.4586 13.9357 574.901 418.128 1018.5 1018.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 0.000256 512 225 240 56832 3.69238 1.7505 17.2513 51.7443 74.6109 74.7397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 0.000512 1024 240 792 36096 1.72032 46.2684 52.4723 100.522 100.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 0.000256 4096 80 3096 61632 11.4677 13.9403 1029.18 418.806 1473.46 1473.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 0.000256 512 225 240 55296 3.78624 1.75072 11.1764 51.862 68.7444 68.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 0.000512 1024 240 792 35904 1.71347 32.3707 52.39 86.5366 86.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 0.000256 4096 80 3096 61056 11.4547 13.9144 655.619 417.611 1098.67 1098.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 0.000256 512 225 240 57600 3.70144 1.75466 17.5175 51.7906 74.9409 75.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 0.000512 1024 240 792 36100 1.72643 45.7165 52.5209 100.028 100.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 0.000256 4096 80 3096 61600 11.5654 13.9866 1014.45 419.382 1459.46 1459.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 0.000256 512 225 240 57600 3.70182 1.75299 12.1559 51.8259 69.6114 69.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 0.000512 1024 240 792 36000 1.72301 34.0644 52.4852 88.3364 88.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 0.000256 4096 80 3096 61200 11.4999 13.9487 684.198 417.528 1127.25 1127.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 990 0.000256 512 225 240 57344 3.69222 1.75718 16.7147 51.9729 74.3102 74.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 0.000512 1024 240 792 36064 1.72291 44.8859 52.4939 99.1662 99.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 0.000256 4096 80 3096 61600 11.503 13.9592 994.824 419.205 1439.56 1439.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 990 0.000256 512 225 240 53760 3.71862 1.71875 10.9155 50.81 67.3341 67.4611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 0.000512 1024 240 792 35840 1.71242 32.1638 52.3046 86.2445 86.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 0.000256 4096 80 3096 60928 11.4422 13.9051 649.357 417.088 1091.87 1091.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 0.000256 512 225 240 57600 3.68998 1.75488 15.867 51.8123 73.2892 73.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 0.000512 1024 240 792 36000 1.71709 43.6297 52.4195 97.8278 97.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 0.000256 4096 80 3096 61680 11.5492 13.9812 962.94 419.558 1408.1 1408.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 0.000256 512 225 240 57600 3.6728 1.75264 11.5289 51.8884 69.0197 69.1486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 0.000512 1024 240 792 35760 1.70189 31.4901 52.258 85.5123 85.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 0.000256 4096 80 3096 61440 11.4872 13.9555 620.456 418.903 1064.88 1064.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 0.000256 512 225 240 57344 3.76442 1.77347 15.6349 52.4575 73.8053 73.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 0.000512 1024 240 792 36096 1.72736 41.5521 52.5148 95.8584 95.9074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 0.000256 4096 80 3096 61440 11.4722 13.9324 918.041 418.313 1361.83 1361.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 990 0.000256 512 225 240 57344 3.78182 1.77357 11.255 52.5854 69.5699 69.6992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 0.000512 1024 240 792 35840 1.71418 31.1321 52.3893 85.299 85.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 0.000256 4096 80 3096 61440 11.4831 13.9428 620.887 419.35 1065.74 1065.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 990 0.000256 512 225 250 58368 3.68829 1.76819 23.0257 52.4388 81.0955 81.2254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 0.000512 1024 240 775 36256 1.72688 33.8166 52.5607 88.1494 88.2037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 580 0.000256 4096 80 3100 61632 11.4991 13.9469 747.615 419.508 1192.64 1192.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 990 0.000256 512 225 250 58880 3.7128 1.77949 18.1004 52.5553 76.3179 76.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 0.000512 1024 240 775 36240 1.74336 32.291 52.496 86.5754 86.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 0.000256 4096 80 3100 61600 11.5614 13.9691 672.556 419.107 1117.27 1117.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 990 0.000256 512 225 250 57600 3.67414 1.75197 19.7652 51.7484 77.1088 77.2418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 0.000512 1024 240 775 36160 1.72634 21.4297 52.4632 75.6637 75.7207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 580 0.000256 4096 80 3100 61440 11.4954 13.9525 431.782 418.614 875.926 876.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 990 0.000256 512 225 250 58368 3.69392 1.76464 12.7978 52.2765 70.7023 70.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 0.000512 1024 240 775 36240 1.72646 34.8717 52.5635 89.2252 89.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 0.000256 4096 80 3100 61632 11.5174 13.9588 713.869 419.423 1158.84 1158.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 990 0.000256 512 225 250 56832 3.69011 1.75104 17.5332 51.7941 74.9419 75.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 0.000512 1024 240 775 36192 1.7439 23.339 52.5694 77.6985 77.7482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 0.000256 4096 80 3100 61440 11.468 13.9355 457.771 419.167 902.417 902.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 990 0.000256 512 225 250 58240 3.73766 1.77226 13.7113 52.4831 71.8775 72.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 0.000512 1024 240 775 36232 1.7279 36.8263 52.5076 91.1225 91.1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 0.000256 4096 80 3100 61600 11.5476 13.9743 768.676 419.13 1213.4 1213.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 990 0.000256 512 225 250 57344 3.69706 1.75142 9.07443 51.9691 66.6644 66.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 0.000512 1024 240 775 36176 1.7449 24.4367 52.5541 78.7822 78.8296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 0.000256 4096 80 3100 61376 11.4876 13.9509 484.485 419.204 929.203 929.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 990 0.000256 512 225 250 58368 3.7199 1.76947 14.2201 52.452 72.3353 72.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 0.000512 1024 240 775 36224 1.73027 37.1043 52.5571 91.4521 91.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 0.000256 4096 80 3100 61440 11.4788 13.9325 794.909 418.947 1239.34 1239.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 990 0.000256 512 225 250 57344 3.76707 1.76982 9.8128 52.4571 67.9826 68.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 0.000512 1024 240 775 36096 1.72032 25.8219 52.4319 80.0374 80.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 0.000256 4096 80 3100 61184 11.4688 13.9247 530.213 418.292 973.973 974.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 990 0.000256 512 225 250 57600 3.71011 1.75923 15.2403 52.0337 72.9151 73.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 0.000512 1024 240 775 36216 1.7281 40.7982 52.5652 95.1532 95.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 0.000256 4096 80 3100 61632 11.5464 13.9821 842.113 419.469 1287.19 1287.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 990 0.000256 512 225 250 55296 3.7057 1.73875 10.6193 51.3117 67.5478 67.6789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 0.000512 1024 240 775 36144 1.71766 29.9664 52.5636 84.3137 84.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 0.000256 4096 80 3100 61344 11.4648 13.9412 603.917 418.386 1047.79 1047.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 0.000256 512 225 250 57600 3.66458 1.75178 14.5951 51.7431 71.9287 72.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 0.000512 1024 240 775 36160 1.72467 39.551 52.4577 93.7966 93.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 0.000256 4096 80 3100 61440 11.4875 13.9524 818.472 418.478 1262.46 1262.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 990 0.000256 512 225 250 56320 3.72278 1.75104 10.4073 51.8422 67.8945 68.0243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 0.000512 1024 240 775 36000 1.71293 28.4747 52.3963 82.6477 82.6982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 0.000256 4096 80 3100 61120 11.4593 13.9346 575.759 418.445 1019.67 1019.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 990 0.000256 512 225 250 56832 3.69894 1.74861 17.4372 51.7974 74.8567 74.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 0.000512 1024 240 775 36192 1.7279 45.1727 52.5708 99.5387 99.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 0.000256 4096 80 3100 61440 11.4713 13.9387 1001.18 419.204 1445.87 1445.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 990 0.000256 512 225 250 55296 3.79309 1.75018 11.5658 51.8118 69.0897 69.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 0.000512 1024 240 775 36096 1.72461 31.8996 52.5145 86.2036 86.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 0.000256 4096 80 3100 61056 11.4547 13.9139 669.201 417.209 1111.85 1111.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 0.000256 512 225 250 57600 3.69043 1.75658 17.8383 51.7917 75.2489 75.3776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 0.000512 1024 240 775 36100 1.72163 45.4267 52.4408 99.6507 99.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 0.000256 4096 80 3100 61400 11.5616 13.9815 1001.42 419.418 1446.46 1446.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 0.000256 512 225 250 57600 3.70019 1.75504 12.487 51.8921 70.0079 70.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 0.000512 1024 240 775 36000 1.7127 33.5775 52.451 87.8022 87.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 0.000256 4096 80 3100 60800 11.4953 13.945 672.119 417.881 1115.51 1115.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 990 0.000256 512 225 250 57344 3.69338 1.75309 16.4693 51.9745 74.0643 74.1941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 0.000512 1024 240 775 36176 1.72448 42.4016 52.5628 96.7522 96.7985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 0.000256 4096 80 3100 61376 11.4908 13.9489 970.45 419.398 1415.36 1415.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 990 0.000256 512 225 250 53760 3.71901 1.72029 10.8579 50.805 67.2733 67.4024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 0.000512 1024 240 775 36064 1.72246 30.8943 52.5174 85.1973 85.2463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 0.000256 4096 80 3100 60928 11.4471 13.9088 633.072 417.012 1075.52 1075.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 0.000256 512 225 250 57600 3.69373 1.75309 16.2636 51.7673 73.6482 73.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 0.000512 1024 240 775 36120 1.72202 42.1299 52.4532 96.368 96.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 0.000256 4096 80 3100 61440 11.5563 13.9783 939.905 419.123 1384.64 1384.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 0.000256 512 225 250 57600 3.67808 1.75354 11.7162 51.901 69.2187 69.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 0.000512 1024 240 775 36000 1.71782 30.7773 52.5027 85.062 85.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 0.000256 4096 80 3100 60960 11.4878 13.9563 618.164 418.942 1062.62 1062.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 990 0.000256 512 225 250 57344 3.76608 1.77094 16.2906 52.5032 74.4998 74.6342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 0.000512 1024 240 775 36096 1.72032 41.3344 52.4736 95.5924 95.6427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 0.000256 4096 80 3100 61184 11.4796 13.9341 898.639 418.601 1342.74 1342.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 990 0.000256 512 225 250 57344 3.77885 1.7745 11.6281 52.5956 69.953 70.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 0.000512 1024 240 775 35840 1.71213 30.6051 52.307 84.6851 84.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 0.000256 4096 80 3100 60928 11.4883 13.9448 636.443 419.297 1081.25 1081.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 990 0.000256 512 225 256 56320 3.78182 1.76669 19.2226 52.4359 77.3821 77.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 0.000512 1024 240 800 36160 1.72442 32.2574 52.5544 86.5822 86.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 580 0.000256 4096 80 3104 61760 11.5055 13.9484 653.717 419.429 1098.68 1098.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 990 0.000256 512 225 256 56320 3.93082 1.76954 19.1823 52.4646 77.5251 77.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1690 0.000512 1024 240 800 36096 1.72278 21.4923 52.5164 75.7764 75.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 580 0.000256 4096 80 3104 61568 11.4792 13.9361 442.289 428.066 895.848 895.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 990 0.000256 512 225 256 56320 3.84173 1.77686 18.0815 52.5762 76.4512 76.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 0.000512 1024 240 800 36160 1.74694 33.5841 52.5192 87.8965 87.9432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 0.000256 4096 80 3104 61760 11.5685 13.9796 669.774 419.197 1114.59 1114.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 990 0.000256 512 225 256 55040 3.77254 1.75056 19.7004 51.7827 77.1768 77.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 0.000512 1024 240 800 36080 1.72246 22.4133 52.5112 76.6948 76.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 580 0.000256 4096 80 3104 61600 11.5021 13.9523 428.451 418.902 872.883 872.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 990 0.000256 512 225 256 56064 3.78813 1.76538 13.1675 52.2852 71.1757 71.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 0.000512 1024 240 800 36144 1.72416 36.8497 52.5603 91.1986 91.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 0.000256 4096 80 3104 61728 11.5059 13.9563 724.445 419.381 1169.36 1169.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 990 0.000256 512 225 256 55296 3.76362 1.74899 8.53302 51.7556 65.9784 66.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 0.000512 1024 240 800 36096 1.75104 23.6433 52.518 77.9571 78.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 0.000256 4096 80 3104 61632 11.4704 13.9391 465.403 418.8 909.684 909.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 990 0.000256 512 225 256 56448 3.82506 1.77421 12.73 52.4963 70.9988 71.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 0.000512 1024 240 800 36120 1.72195 35.1376 52.4858 89.4079 89.4574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 0.000256 4096 80 3104 61712 11.5466 13.9806 714.004 419.101 1158.7 1158.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 990 0.000256 512 225 256 55552 3.7816 1.75437 8.45955 51.962 66.128 66.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 0.000512 1024 240 800 36064 1.72214 23.1588 52.5194 77.464 77.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 0.000256 4096 80 3104 61600 11.498 13.9553 455.918 419.085 900.532 900.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 990 0.000256 512 225 256 56448 3.83558 1.77763 17.6461 52.5825 76.0133 76.1491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 0.000512 1024 240 800 35952 1.7408 19.5393 52.4223 73.746 73.7953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 0.000256 4096 80 3104 61488 11.5388 13.9756 376.115 419.204 820.907 820.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 990 0.000256 512 225 256 56320 3.80877 1.76938 13.2754 52.4276 71.453 71.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 0.000512 1024 240 800 36096 1.72646 36.5958 52.4735 90.8598 90.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 0.000256 4096 80 3104 61568 11.4906 13.9346 722.428 418.631 1166.56 1166.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 990 0.000256 512 225 256 55296 3.86467 1.77267 9.17853 52.4977 67.4914 67.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 0.000512 1024 240 800 35968 1.71565 24.673 52.4211 78.8737 78.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 0.000256 4096 80 3104 61440 11.4769 13.9264 492.99 418.745 937.216 937.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 990 0.000256 512 225 256 55296 3.78563 1.74989 8.02147 51.802 65.5322 65.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 0.000512 1024 240 800 35904 1.71779 20.8486 52.3665 74.9948 75.0449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 0.000256 4096 80 3104 61056 11.4588 13.9164 405.109 417.097 847.658 847.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 990 0.000256 512 225 256 55296 3.82099 1.76051 17.781 51.9847 75.5246 75.6503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 0.000512 1024 240 800 36072 1.72198 46.2971 52.4385 100.52 100.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 0.000256 4096 80 3104 61632 11.5426 13.9776 1033.79 419.056 1478.44 1478.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 990 0.000256 512 225 256 52992 3.79827 1.73491 11.2917 51.2692 68.2656 68.3952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 0.000512 1024 240 800 36000 1.72198 32.7311 52.4471 86.9604 87.0095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 0.000256 4096 80 3104 61344 11.4735 13.9448 652.517 417.965 1095.97 1096.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 990 0.000256 512 225 256 51840 3.8712 1.7408 9.4975 51.3599 66.6472 66.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 0.000512 1024 240 800 35856 1.71315 27.4751 52.4011 81.652 81.6988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 0.000256 4096 80 3104 61344 11.5228 13.9636 534.068 418.746 978.374 978.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 990 0.000256 512 225 256 55040 3.77536 1.75309 16.9882 51.7403 74.4307 74.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 0.000512 1024 240 800 36080 1.72422 45.6365 52.4682 99.8955 99.9463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 0.000256 4096 80 3104 61600 11.4811 13.9489 966.789 418.625 1410.92 1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 990 0.000256 512 225 256 53760 3.83475 1.74739 11.5882 51.804 69.1418 69.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 0.000512 1024 240 800 36000 1.72371 33.5274 52.4734 87.786 87.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 0.000256 4096 80 3104 61440 11.4587 13.9305 653.886 418.19 1097.54 1097.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 990 0.000256 512 225 256 53760 3.8497 1.7512 9.50035 51.834 67.1043 67.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 0.000512 1024 240 800 35760 1.71008 26.8143 52.2404 80.8295 80.8794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 0.000256 4096 80 3104 61440 11.4954 13.9524 549.23 418.359 993.114 993.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 990 0.000256 512 225 256 55296 3.7624 1.74992 15.4837 51.7952 72.9626 73.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 0.000512 1024 240 800 36096 1.72406 41.8695 52.555 96.2118 96.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 0.000256 4096 80 3104 61632 11.468 13.9349 913.183 419.171 1357.83 1357.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 990 0.000256 512 225 256 55296 3.78403 1.74938 11.1785 51.8595 68.7443 68.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 0.000512 1024 240 800 35904 1.7119 30.3533 52.4253 84.5519 84.6005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 0.000256 4096 80 3104 61056 11.4564 13.9121 588.257 417.617 1031.32 1031.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 990 0.000256 512 225 256 50688 3.72675 1.68957 9.34026 49.8075 64.7351 64.8666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 0.000512 1024 240 800 35712 1.71398 27.3464 52.236 81.3605 81.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 0.000256 4096 80 3104 61056 11.4696 13.9372 513.561 418.708 957.75 957.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 990 0.000256 512 225 256 54400 3.84022 1.75677 15.7272 51.7946 73.2909 73.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 0.000512 1024 240 800 36100 1.72694 43.2617 52.5587 97.6103 97.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 0.000256 4096 80 3104 61600 11.5687 13.9797 903.712 419.315 1348.65 1348.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 990 0.000256 512 225 256 54400 3.84586 1.75392 11.0652 51.8154 68.653 68.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 0.000512 1024 240 800 36000 1.72275 31.5843 52.5176 85.8879 85.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 0.000256 4096 80 3104 61200 11.5036 13.9428 625.721 417.401 1068.64 1068.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 990 0.000256 512 225 256 52800 3.9256 1.76003 9.64746 51.8819 67.3865 67.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 0.000512 1024 240 800 35700 1.71325 27.2611 52.2373 81.274 81.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 0.000256 4096 80 3104 60600 11.5463 13.9264 513.56 416.772 955.88 955.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 990 0.000256 512 225 256 55552 3.7689 1.75088 15.3561 52.0037 73.0489 73.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 0.000512 1024 240 800 36064 1.72138 41.734 52.5382 96.055 96.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 0.000256 4096 80 3104 61600 11.4995 13.9474 873.292 419.291 1318.1 1318.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 990 0.000256 512 225 256 53760 3.7152 1.71645 10.8875 50.854 67.3443 67.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 0.000512 1024 240 800 35840 1.71594 30.7556 52.3861 84.9183 84.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 0.000256 4096 80 3104 60928 11.4584 13.9078 606.824 417.494 1049.76 1049.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 990 0.000256 512 225 256 53760 3.72973 1.72192 9.64576 50.8837 66.1595 66.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 0.000512 1024 240 800 35616 1.70867 26.2741 52.1909 80.2355 80.2853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 0.000256 4096 80 3104 60480 11.4499 13.8829 494.195 416.475 936.075 936.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 990 0.000256 512 225 256 53760 3.8615 1.75334 15.2292 51.8164 72.8302 72.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 0.000512 1024 240 800 36000 1.72042 42.0909 52.4589 96.334 96.3843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 0.000256 4096 80 3104 61680 11.5505 13.9748 865.679 419.469 1310.75 1310.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 990 0.000256 512 225 256 53760 3.83952 1.75018 10.9657 51.8861 68.6165 68.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 0.000512 1024 240 800 35760 1.70675 30.5615 52.2869 84.6172 84.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 0.000256 4096 80 3104 61440 11.4902 13.954 614.382 418.771 1058.68 1058.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 990 0.000256 512 225 256 51840 3.79734 1.71622 9.65741 50.6411 65.9911 66.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 0.000512 1024 240 800 35640 1.71008 26.4344 52.2488 80.4559 80.5055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 0.000256 4096 80 3104 61200 11.5548 13.9767 508.021 419.133 952.759 952.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 990 0.000256 512 225 256 55296 3.87101 1.77507 15.146 52.4989 73.4659 73.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 0.000512 1024 240 800 35968 1.72032 41.9582 52.4243 96.1686 96.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 0.000256 4096 80 3104 61440 11.4572 13.9361 860.903 418.572 1304.94 1305.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 990 0.000256 512 225 256 53248 3.94973 1.77398 11.203 52.5819 69.683 69.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 0.000512 1024 240 800 35840 1.71622 31.7215 52.4153 85.9177 85.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 0.000256 4096 80 3104 61440 11.485 13.9395 583.944 419.197 1028.64 1028.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 990 0.000256 512 225 256 49152 3.80563 1.6905 8.78762 49.9144 64.3769 64.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 0.000512 1024 240 800 35712 1.712 26.3598 52.4147 80.5499 80.6008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 0.000256 4096 80 3104 60672 11.4881 13.9307 527.714 418.595 971.804 971.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 990 0.000256 512 225 240 55808 3.81126 1.76906 19.2096 52.4436 77.407 77.5343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 0.000512 1024 240 800 36160 1.7247 33.0746 52.5598 87.4025 87.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 580 0.000256 4096 80 3120 61568 11.5037 13.9489 668.124 419.476 1113.13 1113.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 990 0.000256 512 225 240 55296 3.85725 1.77152 18.9928 52.4091 77.2042 77.3424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1690 0.000512 1024 240 800 36096 1.7192 22.3823 52.4596 76.6083 76.6653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 580 0.000256 4096 80 3120 61440 11.4745 13.9346 449.208 418.48 893.171 893.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 990 0.000256 512 225 240 55680 3.88054 1.77882 19.1649 52.6176 77.6132 77.7393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 0.000512 1024 240 800 36160 1.7449 36.35 52.57 90.708 90.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 0.000256 4096 80 3120 61520 11.55 13.9735 757.544 419.561 1202.7 1202.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 990 0.000256 512 225 240 53760 3.83376 1.7497 17.3547 51.7381 74.8484 74.9793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 0.000512 1024 240 800 36080 1.74394 24.7509 52.4693 79.0143 79.0712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 0.000256 4096 80 3120 61280 11.4907 13.9534 481.857 418.547 925.922 925.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 990 0.000256 512 225 240 53760 3.86118 1.75504 20.9065 51.7634 78.4571 78.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 0.000512 1024 240 800 36000 1.72035 20.6479 52.4107 74.8285 74.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 580 0.000256 4096 80 3120 61440 11.5538 13.9796 395.593 419.088 840.288 840.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 990 0.000256 512 225 240 55296 3.81952 1.76544 12.1997 52.2735 70.2348 70.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 0.000512 1024 240 800 36144 1.72 35.3053 52.5514 89.6388 89.6878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 0.000256 4096 80 3120 61536 11.503 13.9612 699.048 419.56 1144.14 1144.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 990 0.000256 512 225 240 53760 3.82634 1.7527 8.10026 51.7503 65.5968 65.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 0.000512 1024 240 800 36096 1.7463 23.1595 52.506 77.4577 77.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 0.000256 4096 80 3120 61440 11.4643 13.9346 459.833 418.729 904.033 904.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 990 0.000256 512 225 240 52992 3.80957 1.7408 15.229 51.3051 72.2581 72.3979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 0.000512 1024 240 800 36000 1.74525 19.3556 52.4809 73.6316 73.6809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 0.000256 4096 80 3120 61056 11.4819 13.9433 373.013 418.265 816.776 816.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 990 0.000256 512 225 240 55552 3.86022 1.7768 16.2547 52.5423 74.6103 74.7405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 0.000512 1024 240 800 36120 1.72221 43.9101 52.5369 98.2351 98.2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 0.000256 4096 80 3120 61488 11.5449 13.9778 997.139 419.6 1442.34 1442.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 990 0.000256 512 225 240 53760 3.84992 1.75085 10.5236 51.9697 68.264 68.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 0.000512 1024 240 800 36064 1.72438 30.4886 52.522 84.7987 84.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 0.000256 4096 80 3120 61376 11.4978 13.9571 630.528 419.119 1075.17 1075.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 990 0.000256 512 225 240 53760 3.94826 1.77747 9.18179 52.6151 67.6944 67.8306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 0.000512 1024 240 800 35952 1.73987 25.7742 52.4568 80.0182 80.0686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 0.000256 4096 80 3120 61152 11.5318 13.9756 511.398 419.479 956.46 956.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 990 0.000256 512 225 240 55296 3.85862 1.7696 15.7746 52.4662 74.044 74.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 0.000512 1024 240 800 36096 1.7225 43.9847 52.5155 98.2869 98.3357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 0.000256 4096 80 3120 61440 11.4872 13.9365 933.358 419.048 1377.91 1377.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 990 0.000256 512 225 240 55296 3.86061 1.77152 10.6607 52.5018 68.9668 69.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 0.000512 1024 240 800 35968 1.71827 29.7218 52.4171 83.9224 83.9723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 0.000256 4096 80 3120 61184 11.4773 13.923 597.307 418.581 1041.36 1041.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 990 0.000256 512 225 240 52224 3.91853 1.75104 8.25245 51.8128 65.9067 66.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 0.000512 1024 240 800 35904 1.71987 24.2565 52.3787 78.4208 78.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 0.000256 4096 80 3120 61056 11.4623 13.9097 482.403 417.188 925.037 925.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 990 0.000256 512 225 240 54144 3.86182 1.76128 15.4932 52.0341 73.3214 73.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 0.000512 1024 240 800 36072 1.7167 43.5404 52.4895 97.8098 97.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 0.000256 4096 80 3120 61488 11.5446 13.9735 955.006 419.548 1400.15 1400.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 990 0.000256 512 225 240 52992 3.80342 1.73926 10.9547 51.2648 67.9376 68.0699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 0.000512 1024 240 800 36000 1.72074 31.9228 52.444 86.1539 86.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 0.000256 4096 80 3120 61056 11.4677 13.9451 620.795 417.957 1064.24 1064.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 990 0.000256 512 225 240 51840 3.86989 1.7408 9.64704 51.3118 66.7428 66.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 0.000512 1024 240 800 35856 1.71622 28.259 52.3439 82.3772 82.4235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 0.000256 4096 80 3120 60912 11.5241 13.9633 546.308 418.333 990.202 990.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 990 0.000256 512 225 240 50688 3.73411 1.69165 8.22842 49.8166 63.6433 63.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 0.000512 1024 240 800 35712 1.71114 25.0951 52.2471 79.1182 79.1665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 0.000256 4096 80 3120 61056 11.4674 13.9348 485.282 418.812 929.57 929.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 0.000256 512 225 240 53760 3.83098 1.75261 15.1063 51.7302 72.595 72.7258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 0.000512 1024 240 800 36080 1.72205 42.8086 52.456 97.0508 97.1021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 0.000256 4096 80 3120 61280 11.4998 13.9566 900.251 418.474 1344.26 1344.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 990 0.000256 512 225 240 53760 3.83354 1.75088 10.6404 51.8445 68.2374 68.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 0.000512 1024 240 800 36000 1.71805 30.9856 52.5214 85.2871 85.3361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 0.000256 4096 80 3120 61120 11.467 13.9348 609.756 418.531 1053.76 1053.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 0.000256 512 225 240 53760 3.8455 1.7512 9.54362 51.8996 67.2087 67.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 0.000512 1024 240 800 35760 1.71008 27.2112 52.2982 81.2796 81.3301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 0.000256 4096 80 3120 60960 11.479 13.9537 510.338 418.945 954.789 954.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 990 0.000256 512 225 240 51200 3.96016 1.75581 8.50557 51.9432 66.3386 66.4693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 0.000512 1024 240 800 35840 1.72237 24.871 52.5096 79.1658 79.2166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 0.000256 4096 80 3120 60800 11.4625 13.9203 513.068 417.53 956.059 956.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 990 0.000256 512 225 240 53760 3.82797 1.75117 14.8506 51.7498 72.3538 72.4827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 0.000512 1024 240 800 36096 1.72797 41.8715 52.5079 96.1682 96.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 0.000256 4096 80 3120 61440 11.4765 13.9412 852.43 418.815 1296.74 1296.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 990 0.000256 512 225 240 52224 3.91264 1.7503 10.1955 51.8567 67.8847 68.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 0.000512 1024 240 800 35904 1.71827 30.3663 52.4262 84.5763 84.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 0.000256 4096 80 3120 61056 11.4563 13.9203 601.575 417.542 1044.57 1044.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 990 0.000256 512 225 240 50688 3.73942 1.6896 8.41315 49.869 63.8841 64.0109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 0.000512 1024 240 800 35712 1.71146 25.7799 52.2997 79.855 79.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 0.000256 4096 80 3120 61056 11.4723 13.9428 496.52 419.132 941.144 941.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 990 0.000256 512 225 240 49152 3.80522 1.68979 8.18848 49.8827 63.7394 63.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 0.000512 1024 240 800 35712 1.70912 23.7124 52.3783 77.8651 77.9135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 0.000256 4096 80 3120 60672 11.4691 13.9264 464.034 418.211 907.715 907.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 0.000256 512 225 240 54400 3.83043 1.75459 14.7796 51.7538 72.2923 72.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 0.000512 1024 240 800 36100 1.72368 43.4116 52.5188 97.7177 97.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 0.000256 4096 80 3120 61400 11.5592 13.9866 878.234 419.122 1322.98 1323.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 0.000256 512 225 240 54400 3.83232 1.75309 11.0691 51.8616 68.6852 68.8158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 0.000512 1024 240 800 36000 1.71965 32.1806 52.5574 86.5213 86.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 0.000256 4096 80 3120 60800 11.5056 13.9453 593.863 417.778 1037.17 1037.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 990 0.000256 512 225 240 52800 3.92518 1.7616 9.1688 51.8886 66.9215 67.0519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 0.000512 1024 240 800 35700 1.70598 26.5987 52.2558 80.6216 80.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 0.000256 4096 80 3120 60600 11.5428 13.9305 525.653 416.968 968.168 968.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 990 0.000256 512 225 240 51200 3.95408 1.75418 8.99072 51.9541 66.8285 66.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 0.000512 1024 240 800 35600 1.70598 25.1989 52.2489 79.2199 79.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 0.000256 4096 80 3120 60800 11.4878 13.9571 472.48 418.568 916.566 916.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 990 0.000256 512 225 240 52224 3.95331 1.76742 19.8295 52.3796 78.1058 78.2354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 0.000512 1024 240 816 36096 1.72282 36.0314 52.487 90.287 90.3453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 580 0.000256 4096 80 3120 61632 11.4909 13.953 723.127 419.061 1167.7 1167.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 990 0.000256 512 225 240 52224 3.95776 1.77146 19.4127 52.4223 77.7385 77.8723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 0.000512 1024 240 816 36032 1.72099 23.8631 52.4665 78.0964 78.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 580 0.000256 4096 80 3120 61440 11.4689 13.9418 463.604 418.718 907.804 907.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 990 0.000256 512 225 240 50688 3.94467 1.7503 18.9661 51.7554 76.5861 76.7184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1690 0.000512 1024 240 816 36000 1.72234 19.7802 52.461 74.008 74.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 580 0.000256 4096 80 3120 61440 11.4728 13.935 414.864 418.745 859.094 859.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 990 0.000256 512 225 240 52480 3.99734 1.7775 11.5881 52.6084 70.142 70.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 0.000512 1024 240 816 36080 1.74739 35.2275 52.527 89.5481 89.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 0.000256 4096 80 3120 61680 11.5546 13.9772 699.303 419.49 1144.4 1144.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 990 0.000256 512 225 240 51200 3.93232 1.75222 14.8641 51.7328 72.4522 72.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 0.000512 1024 240 816 36000 1.73936 23.477 52.4292 77.6932 77.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 0.000256 4096 80 3120 61440 11.4884 13.9551 458.166 418.417 902.105 902.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 990 0.000256 512 225 240 49920 4.01539 1.75571 17.257 51.7657 74.9737 75.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 0.000512 1024 240 816 36000 1.72851 19.7508 52.4943 74.0198 74.0793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 580 0.000256 4096 80 3120 61440 11.5509 13.9817 372.491 419.113 817.21 817.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 0.000256 512 225 240 52224 3.93338 1.76538 14.6631 52.2393 72.7797 72.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 0.000512 1024 240 816 36048 1.72282 44.8222 52.4679 99.0771 99.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 0.000256 4096 80 3120 61632 11.5092 13.9623 969.597 419.137 1414.28 1414.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 990 0.000256 512 225 240 50688 3.9544 1.74976 9.39296 51.7939 67.0677 67.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 0.000512 1024 240 816 36000 1.72032 30.124 52.5006 84.4083 84.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 0.000256 4096 80 3120 61440 11.4747 13.9387 610.851 419.166 1055.5 1055.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 990 0.000256 512 225 240 50688 3.88723 1.7408 20.6872 51.2689 77.7567 77.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 0.000512 1024 240 816 35856 1.73971 25.801 52.3362 79.9212 79.9724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 0.000256 4096 80 3120 61344 11.4811 13.9448 492.538 417.96 936 936.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 990 0.000256 512 225 240 49152 4.02915 1.75104 18.8907 52.3228 77.1702 77.3018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 0.000512 1024 240 816 35904 1.74317 21.7273 52.9708 76.4889 76.5387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 0.000256 4096 80 3120 61056 11.467 13.919 414.559 421.319 861.34 861.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 0.000256 512 225 240 51968 4.004 1.77206 14.3296 52.5457 72.8242 72.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 0.000512 1024 240 816 36064 1.72432 43.6818 52.7256 98.1972 98.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 0.000256 4096 80 3120 61600 11.5415 13.9766 897.631 419.52 1342.75 1342.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 990 0.000256 512 225 240 50176 3.98742 1.75491 9.31213 51.9391 67.1654 67.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 0.000512 1024 240 816 35952 1.72237 29.3258 52.4181 83.5286 83.5801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 0.000256 4096 80 3120 61376 11.4876 13.9527 567.22 418.945 1011.68 1011.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 990 0.000256 512 225 240 51072 4.04477 1.77578 8.14944 52.5699 66.7163 66.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 0.000512 1024 240 816 35952 1.7223 24.2294 52.4909 78.5052 78.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 0.000256 4096 80 3120 61488 11.551 13.9924 467.354 419.126 912.1 912.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 990 0.000256 512 225 240 46592 4.00941 1.71866 7.14342 50.7916 63.8413 63.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 0.000512 1024 240 816 35840 1.7367 21.2145 52.4025 75.4012 75.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 0.000256 4096 80 3120 60928 11.4524 13.9149 416.272 417.01 858.722 858.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 0.000256 512 225 240 52224 3.9697 1.76826 13.6931 52.4547 72.0588 72.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 0.000512 1024 240 816 36032 1.72042 41.8848 52.4983 96.1679 96.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 0.000256 4096 80 3120 61440 11.4792 13.9357 868.644 418.953 1313.09 1313.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 990 0.000256 512 225 240 51200 4.02061 1.76947 9.40314 52.4916 67.8592 67.9872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 0.000512 1024 240 816 35968 1.7177 28.9708 52.4905 83.2413 83.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 0.000256 4096 80 3120 61184 11.4728 13.9325 562.989 418.568 1007.04 1007.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 990 0.000256 512 225 240 49152 4.03552 1.7505 7.72669 51.8154 65.4987 65.6288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 0.000512 1024 240 816 35904 1.72342 24.3639 52.4566 78.6053 78.6534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 0.000256 4096 80 3120 61056 11.4529 13.9152 472.738 417.353 915.535 915.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 990 0.000256 512 225 240 49152 4.10989 1.77386 7.54483 52.5521 66.1521 66.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 0.000512 1024 240 816 35840 1.71571 21.6629 52.4631 75.9043 75.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 0.000256 4096 80 3120 60928 11.4932 13.943 415.857 418.929 860.3 860.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 0.000256 512 225 240 51840 3.95722 1.76038 13.8436 51.9808 71.7145 71.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 0.000512 1024 240 816 36000 1.72093 42.1683 52.4184 96.37 96.4181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 0.000256 4096 80 3120 61632 11.5465 13.9809 861.094 419.625 1306.32 1306.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 990 0.000256 512 225 240 50688 3.90403 1.73875 9.84854 51.2728 66.9359 67.0717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 0.000512 1024 240 816 35856 1.71133 31.113 52.3295 85.2163 85.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 0.000256 4096 80 3120 61344 11.4831 13.9419 598.385 417.961 1041.84 1041.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 990 0.000256 512 225 240 48384 4.01267 1.74221 8.67027 51.3123 65.913 66.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 0.000512 1024 240 816 35856 1.71622 26.6076 52.4351 80.8237 80.8717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 0.000256 4096 80 3120 61344 11.5087 13.9576 504.887 418.425 948.856 948.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 990 0.000256 512 225 240 46080 3.92141 1.69146 7.68038 49.8656 63.3307 63.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 0.000512 1024 240 816 35712 1.71622 25.587 52.3781 79.7479 79.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 0.000256 4096 80 3120 61056 11.4651 13.9347 503.757 419.211 948.442 948.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 990 0.000256 512 225 240 51200 3.92752 1.74938 14.0378 51.7364 71.6216 71.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 0.000512 1024 240 816 36000 1.71997 42.2524 52.4311 96.466 96.5161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 0.000256 4096 80 3120 61440 11.4918 13.9579 854.001 418.506 1298.04 1298.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 990 0.000256 512 225 240 51200 3.93446 1.74755 9.92061 51.8299 67.6064 67.7364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 0.000512 1024 240 816 35840 1.71251 31.1747 52.3654 85.3156 85.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 0.000256 4096 80 3120 61120 11.4648 13.9325 604.682 418.42 1048.57 1048.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 0.000256 512 225 240 49920 3.98752 1.75251 9.03485 51.8941 66.8447 66.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 0.000512 1024 240 816 35760 1.70906 26.4306 52.3777 80.5803 80.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 0.000256 4096 80 3120 60960 11.9124 13.9571 498.825 418.909 943.686 943.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 990 0.000256 512 225 240 51200 3.96096 1.75462 8.3257 51.9431 66.1514 66.2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 0.000512 1024 240 816 35520 1.70157 24.1986 52.1559 78.1207 78.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 0.000256 4096 80 3120 60800 11.4627 13.9179 464.523 417.624 907.603 907.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 990 0.000256 512 225 250 52736 3.9361 1.7665 20.2389 52.4356 78.5508 78.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 0.000512 1024 240 800 36160 1.72573 35.4662 52.5575 89.7955 89.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 580 0.000256 4096 80 3100 61632 11.4768 13.9476 747.216 419.437 1192.15 1192.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 990 0.000256 512 225 250 52224 3.97811 1.76947 19.9346 52.469 78.3238 78.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 0.000512 1024 240 800 36096 1.72442 24.6817 52.5176 78.9716 79.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 580 0.000256 4096 80 3100 61440 11.4755 13.9403 477.088 419.04 921.62 921.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 990 0.000256 512 225 250 50688 3.95117 1.75171 19.4316 51.7494 77.0592 77.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1690 0.000512 1024 240 800 36096 1.72442 20.5584 52.5084 74.8385 74.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 580 0.000256 4096 80 3100 61440 11.4755 13.9333 420.719 418.808 865.012 865.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 990 0.000256 512 225 250 53120 3.97104 1.78019 11.6635 52.569 70.1584 70.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 0.000512 1024 240 800 36160 1.7472 34.8684 52.5271 89.1879 89.2377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 0.000256 4096 80 3100 61600 11.5503 13.9667 699.355 419.209 1144.16 1144.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 990 0.000256 512 225 250 51200 3.93946 1.75142 15.0708 51.7916 72.7233 72.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 0.000512 1024 240 800 36080 1.74723 23.0687 52.5172 77.382 77.4306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 0.000256 4096 80 3100 61440 11.4874 13.9482 448.74 418.95 893.202 893.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 990 0.000256 512 225 250 51840 3.93622 1.7535 17.9626 51.759 75.5904 75.7224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 0.000512 1024 240 800 36000 1.72061 19.3613 52.4041 73.534 73.5888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 580 0.000256 4096 80 3100 61440 11.543 13.9796 374.115 419.061 818.777 818.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 990 0.000256 512 225 250 51200 3.9424 1.75104 17.6156 51.7825 75.2651 75.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 0.000512 1024 240 800 36000 1.72442 17.2544 52.4546 71.4772 71.5349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 580 0.000256 4096 80 3100 61120 11.4597 13.9361 321.752 417.945 765.166 765.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 990 0.000256 512 225 250 52224 3.94 1.76538 14.5066 52.2688 72.6563 72.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 0.000512 1024 240 800 36144 1.72704 44.5071 52.5458 98.8412 98.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 0.000256 4096 80 3100 61632 11.5036 13.9564 950.037 419.305 1394.89 1394.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 990 0.000256 512 225 250 50688 3.95811 1.75104 9.29104 51.7865 66.9624 67.0904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 0.000512 1024 240 800 36096 1.7265 29.2085 52.5442 83.5437 83.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 0.000256 4096 80 3100 61440 11.4711 13.9372 593.435 419.096 1038.01 1038.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 990 0.000256 512 225 250 50688 3.90221 1.7401 8.00422 51.3166 65.1331 65.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 0.000512 1024 240 800 36000 1.74118 24.3671 52.493 78.649 78.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 0.000256 4096 80 3100 61344 11.4663 13.9468 481.902 418.438 925.829 925.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 990 0.000256 512 225 250 49152 4.0207 1.74934 18.8019 51.815 76.5613 76.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 0.000512 1024 240 800 35904 1.74419 21.354 52.3811 75.5248 75.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 0.000256 4096 80 3100 61056 11.4679 13.917 408.576 417.186 851.224 851.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 990 0.000256 512 225 250 52864 3.97238 1.77498 14.2751 52.4957 72.6906 72.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 0.000512 1024 240 800 36120 1.72483 41.7628 52.4897 96.041 96.0905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 0.000256 4096 80 3100 61600 11.5494 13.9796 868.051 419.209 1312.86 1312.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 990 0.000256 512 225 250 51968 3.93136 1.75466 9.66758 51.9411 67.4658 67.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 0.000512 1024 240 800 36064 1.71494 28.0672 52.4932 82.339 82.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 0.000256 4096 80 3100 61376 11.4981 13.9735 553.489 418.968 998.002 998.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 990 0.000256 512 225 250 51072 4.04918 1.77766 8.08352 52.5748 66.6597 66.7896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 0.000512 1024 240 800 35952 1.72384 23.6228 52.4198 77.8274 77.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 0.000256 4096 80 3100 61488 11.5427 13.9802 455.916 419.175 900.691 900.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 990 0.000256 512 225 250 50176 3.86125 1.71622 7.37136 50.8415 63.9669 64.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 0.000512 1024 240 800 35840 1.73837 20.6726 52.3784 74.8342 74.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 0.000256 4096 80 3100 60928 11.4504 13.9115 406.06 417.323 848.818 848.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 990 0.000256 512 225 250 52224 3.97648 1.77152 13.7772 52.4184 72.123 72.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 0.000512 1024 240 800 36096 1.72394 40.6266 52.4677 94.8812 94.9293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 0.000256 4096 80 3100 61440 11.4692 13.9394 864.678 418.827 1308.99 1309.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 990 0.000256 512 225 250 51200 4.01558 1.77379 9.4417 52.4584 67.8629 67.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 0.000512 1024 240 800 35968 1.71334 28.476 52.3795 82.6332 82.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 0.000256 4096 80 3100 61184 11.4771 13.9366 562.713 418.211 1006.41 1006.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 990 0.000256 512 225 250 49152 4.03542 1.74979 7.97066 51.8628 65.789 65.9231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 0.000512 1024 240 800 35904 1.71213 24.4879 52.4291 78.6934 78.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 0.000256 4096 80 3100 61056 11.4552 13.9069 474.284 417.662 917.381 917.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 990 0.000256 512 225 250 49152 4.11133 1.77408 7.62813 52.5467 66.2326 66.3644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 0.000512 1024 240 800 35840 1.72032 21.8153 52.3774 75.9752 76.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 0.000256 4096 80 3100 60928 11.486 13.9405 421.575 418.894 865.971 866.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 990 0.000256 512 225 250 51840 3.95763 1.75814 14.7349 51.9901 72.6151 72.7473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 0.000512 1024 240 800 36072 1.71955 42.4403 52.4447 96.6658 96.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 0.000256 4096 80 3100 61632 11.5381 13.9704 895.747 419.201 1340.53 1340.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 990 0.000256 512 225 250 50688 3.90246 1.73674 10.335 51.2643 67.4111 67.5397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 0.000512 1024 240 800 36000 1.71475 31.5474 52.4433 85.7682 85.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 0.000256 4096 80 3100 61344 11.4778 13.9492 635.338 417.983 1078.82 1078.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 990 0.000256 512 225 250 48384 4.012 1.74134 8.96211 51.3142 66.2036 66.3328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 0.000512 1024 240 800 35856 1.71213 27.1195 52.3474 81.2434 81.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 0.000256 4096 80 3100 61344 11.5227 13.9659 522.11 418.436 966.11 966.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 990 0.000256 512 225 250 46080 3.92032 1.68813 8.12269 49.8689 63.7705 63.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 0.000512 1024 240 800 35712 1.7111 25.2588 52.2989 79.3317 79.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 0.000256 4096 80 3100 61056 11.4708 13.9365 495.2 419.21 939.892 939.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 990 0.000256 512 225 250 46080 4.02794 1.71418 7.58915 50.6402 64.1406 64.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 0.000512 1024 240 800 35640 1.71213 24.2094 52.2476 78.2351 78.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 0.000256 4096 80 3100 61200 11.5458 13.9755 450.24 419.195 895.033 895.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 990 0.000256 512 225 250 51200 3.932 1.75075 14.0438 51.7825 71.6836 71.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 0.000512 1024 240 800 36080 1.72355 42.212 52.5124 96.5109 96.5594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 0.000256 4096 80 3100 61440 11.4928 13.9531 860.579 418.822 1304.92 1304.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 990 0.000256 512 225 250 51200 3.93917 1.75043 10.3958 51.7949 68.0544 68.1856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 0.000512 1024 240 800 36000 1.71667 31.2875 52.4673 85.5372 85.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 0.000256 4096 80 3100 61120 11.4612 13.9351 593.004 418.128 1036.6 1036.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 990 0.000256 512 225 250 49920 3.99402 1.75667 9.10736 51.8957 66.929 67.0648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 0.000512 1024 240 800 35760 1.71213 26.5968 52.3028 80.678 80.7277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 0.000256 4096 80 3100 60960 11.4875 13.953 507.345 418.869 951.729 951.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 990 0.000256 512 225 250 51200 3.96771 1.75923 8.66394 51.8993 66.4628 66.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 0.000512 1024 240 800 35840 1.72342 24.8034 52.4591 79.0487 79.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 0.000256 4096 80 3100 60800 11.4708 13.9156 461.713 417.232 904.406 904.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 990 0.000256 512 225 250 51200 3.96131 1.7544 8.57162 51.9894 66.4535 66.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 0.000512 1024 240 800 35600 1.70598 24.2763 52.2837 78.3287 78.3802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 0.000256 4096 80 3100 60800 11.4786 13.949 444.024 418.84 888.365 888.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 990 0.000256 512 225 240 52224 3.95578 1.7672 17.9805 52.4342 76.3073 76.4411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 0.000512 1024 240 780 36224 1.72285 33.647 52.5358 87.9509 88.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 580 0.000256 4096 80 3120 60992 11.4975 13.951 692.247 419.378 1137.15 1137.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 990 0.000256 512 225 240 52224 3.97405 1.77158 17.9376 52.4527 76.3119 76.4375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 0.000512 1024 240 780 36160 1.72368 22.4317 52.4943 76.6971 76.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 580 0.000256 4096 80 3120 60800 11.4849 13.9407 454.319 418.863 898.681 898.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 990 0.000256 512 225 240 50688 3.95437 1.75014 17.4585 51.7985 75.1331 75.2627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1690 0.000512 1024 240 780 36096 1.72224 18.8334 52.463 73.063 73.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 580 0.000256 4096 80 3120 60864 11.4541 13.935 397.134 419.127 841.719 841.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 990 0.000256 512 225 240 51200 4.01933 1.77152 17.5551 52.4946 76.0123 76.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1690 0.000512 1024 240 780 36096 1.72342 16.6396 52.4961 70.9042 70.9617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 580 0.000256 4096 80 3120 60672 11.4934 13.9305 350.664 418.597 794.757 794.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 990 0.000256 512 225 240 52480 4.00474 1.7759 14.899 52.5804 73.4351 73.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 0.000512 1024 240 780 36200 1.74608 43.2759 52.4882 97.5559 97.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 0.000256 4096 80 3120 61040 11.5435 13.9766 952.273 419.18 1397.05 1397.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 990 0.000256 512 225 240 51200 3.93917 1.74944 20.8202 51.7414 78.428 78.5645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 0.000512 1024 240 780 36160 1.74819 28.346 52.4817 82.6228 82.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 0.000256 4096 80 3120 60800 11.4881 13.9556 595.69 418.484 1039.69 1039.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 990 0.000256 512 225 240 49920 4.01725 1.75718 20.1936 51.7672 77.911 78.0431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 0.000512 1024 240 780 36120 1.74458 23.923 52.4853 78.1993 78.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 0.000256 4096 80 3120 60960 11.5384 13.9822 483.712 419.197 928.511 928.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 990 0.000256 512 225 240 51200 3.93642 1.74672 24.6906 51.7926 82.3427 82.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 0.000512 1024 240 780 36000 1.7169 20.6564 52.3713 74.7889 74.8488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 580 0.000256 4096 80 3120 60480 11.4662 13.9302 408.756 418.132 852.357 852.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 990 0.000256 512 225 240 52224 3.9432 1.76781 13.9103 52.2728 72.0669 72.1988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 0.000512 1024 240 780 36192 1.72442 41.6587 52.5188 95.9671 96.0179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 0.000256 4096 80 3120 60960 11.5079 13.9607 872.441 419.299 1317.28 1317.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 990 0.000256 512 225 240 50688 3.95254 1.74579 9.1856 51.7492 66.8125 66.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 0.000512 1024 240 780 36096 1.72029 27.5883 52.4188 81.7891 81.8373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 0.000256 4096 80 3120 60864 11.4702 13.9307 549.288 418.82 993.587 993.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 990 0.000256 512 225 240 50688 3.90352 1.73869 7.97014 51.3035 65.0851 65.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 0.000512 1024 240 780 36000 1.72998 22.444 52.3877 76.6059 76.6551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 0.000256 4096 80 3120 60480 11.4835 13.9407 449.995 418.333 893.824 893.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 990 0.000256 512 225 240 49152 4.0249 1.74694 16.3967 51.8523 74.1929 74.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 0.000512 1024 240 780 35904 1.73261 20.0725 52.3224 74.1736 74.2222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 0.000256 4096 80 3120 60288 11.4688 13.9132 405.891 417.581 848.927 849.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 990 0.000256 512 225 240 49920 4.00144 1.75104 17.5035 51.8893 75.3157 75.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 0.000512 1024 240 780 36000 1.74298 17.9867 52.5198 72.2974 72.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 0.000256 4096 80 3120 60480 11.4841 13.9551 351.003 418.823 795.344 795.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 990 0.000256 512 225 240 51968 4.01309 1.77629 13.3275 52.4849 71.774 71.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 0.000512 1024 240 780 36176 1.72448 39.678 52.459 93.9254 93.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 0.000256 4096 80 3120 60928 11.5523 13.9748 835.138 419.033 1279.77 1279.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 990 0.000256 512 225 240 50176 3.99261 1.75309 9.02045 51.9192 66.8582 66.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 0.000512 1024 240 780 36064 1.71267 26.316 52.3777 80.4707 80.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 0.000256 4096 80 3120 60704 11.4848 13.9483 532.531 418.8 976.839 976.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 990 0.000256 512 225 240 51072 4.05293 1.77814 8.02435 52.6147 66.6405 66.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 0.000512 1024 240 780 35952 1.71418 22.2455 52.3564 76.3802 76.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 0.000256 4096 80 3120 60816 11.5448 13.9745 445.851 419.415 890.861 890.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 990 0.000256 512 225 240 46592 4.00794 1.72032 6.83075 50.8043 63.538 63.6664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 0.000512 1024 240 780 35840 1.71062 19.5748 52.2398 73.5867 73.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 0.000256 4096 80 3120 60032 11.4381 13.9068 388.231 417.011 830.661 830.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 990 0.000256 512 225 240 49280 4.00966 1.74016 6.52221 51.4904 63.9379 64.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 0.000512 1024 240 780 35840 1.73504 17.748 52.3653 71.8941 71.9442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 0.000256 4096 80 3120 60480 11.5343 13.9788 346.334 419.519 791.44 791.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 990 0.000256 512 225 240 52224 3.97139 1.76976 13.1823 52.4239 71.5233 71.6549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 0.000512 1024 240 780 36160 1.72736 39.3914 52.4703 93.6532 93.7019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 0.000256 4096 80 3120 60800 11.4749 13.9366 789.914 418.7 1234.1 1234.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 990 0.000256 512 225 240 51200 4.02307 1.76877 9.17293 52.4516 67.5915 67.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 0.000512 1024 240 780 36096 1.71827 26.7441 52.4499 80.9758 81.0235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 0.000256 4096 80 3120 60672 11.4713 13.9274 544.105 418.157 987.732 987.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 990 0.000256 512 225 240 49152 4.03706 1.75104 7.72259 51.8162 65.504 65.6323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 0.000512 1024 240 780 35904 1.71728 22.7567 52.2879 76.824 76.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 0.000256 4096 80 3120 60288 11.4667 13.92 449.672 417.206 892.339 892.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 990 0.000256 512 225 240 49152 4.1152 1.77293 7.388 52.5924 66.0436 66.1734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 0.000512 1024 240 780 35840 1.71827 20.4452 52.329 74.5594 74.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 0.000256 4096 80 3120 60416 11.498 13.944 415.871 419.289 860.673 860.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 990 0.000256 512 225 240 51200 3.95613 1.75139 7.60717 51.8986 65.3884 65.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 0.000512 1024 240 780 35840 1.72099 19.1734 52.3681 73.3287 73.3754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 0.000256 4096 80 3120 60160 11.4647 13.9132 378.89 417.186 821.526 821.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 990 0.000256 512 225 256 50688 4.01078 1.76752 18.1133 52.4376 76.5062 76.6352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 0.000512 1024 240 832 36032 1.72589 35.0141 52.5352 89.3199 89.3733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 580 0.000256 4096 80 3136 61568 11.4913 13.9549 687.694 419.512 1132.73 1132.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 990 0.000256 512 225 256 50176 4.05277 1.77315 17.9141 52.4225 76.3336 76.4651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 0.000512 1024 240 832 35968 1.72106 23.1897 52.4576 77.4148 77.4732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 580 0.000256 4096 80 3136 61440 11.479 13.9392 441.762 418.626 885.881 885.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 990 0.000256 512 225 256 49152 4.00826 1.75219 17.5667 51.7871 75.2893 75.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1690 0.000512 1024 240 832 35904 1.72275 19.4838 52.4457 73.7003 73.7567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 580 0.000256 4096 80 3136 61440 11.4705 13.9445 385.372 419.109 829.971 830.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 990 0.000256 512 225 256 49152 4.09178 1.77344 17.4948 52.5103 76.0372 76.1673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1690 0.000512 1024 240 832 35840 1.71622 17.2125 52.4215 71.3954 71.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 580 0.000256 4096 80 3136 61184 11.4913 13.9305 338.173 418.697 782.365 782.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 990 0.000256 512 225 256 50560 4.06368 1.77971 14.9165 52.6227 73.5563 73.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 0.000512 1024 240 832 36040 1.74141 44.0588 52.5645 98.414 98.4598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 0.000256 4096 80 3136 61600 11.5443 13.9734 926.772 419.518 1371.88 1371.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 990 0.000256 512 225 256 48640 4.02378 1.75242 20.2076 51.7342 77.8927 78.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 0.000512 1024 240 832 36000 1.7449 29.3806 52.5102 83.6792 83.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 0.000256 4096 80 3136 61440 11.4776 13.9527 565.905 418.427 1009.83 1009.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 990 0.000256 512 225 256 48000 4.06707 1.75309 19.3061 51.7675 77.0716 77.2035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 0.000512 1024 240 832 35880 1.74141 24.0476 52.4107 78.2483 78.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 0.000256 4096 80 3136 61440 11.5392 13.9733 468.167 419.256 913.012 913.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 990 0.000256 512 225 256 48640 4.03542 1.75053 23.9467 51.8382 81.7492 81.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 0.000512 1024 240 832 35840 1.72432 21.1659 52.4565 75.3917 75.4541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 580 0.000256 4096 80 3136 61120 11.4673 13.9231 400.27 418.515 844.253 844.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 990 0.000256 512 225 256 48000 4.08848 1.75485 24.8901 51.8686 82.7739 82.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 0.000512 1024 240 832 35800 1.7207 18.9767 52.4546 73.2 73.2549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 580 0.000256 4096 80 3136 60800 11.5016 13.9446 362.247 417.794 805.563 805.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 990 0.000256 512 225 256 49920 4.03808 1.76675 13.8546 52.2687 72.1 72.2365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 0.000512 1024 240 832 36000 1.72547 42.0922 52.5096 96.3905 96.4393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 0.000256 4096 80 3136 61536 11.5 13.9612 850.337 419.368 1295.24 1295.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 990 0.000256 512 225 256 49152 4.01542 1.75277 9.29136 51.802 67.029 67.1619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 0.000512 1024 240 832 35904 1.71418 28.0017 52.4543 82.2342 82.2821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 0.000256 4096 80 3136 61440 11.4749 13.9422 531.712 419.127 976.329 976.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 990 0.000256 512 225 256 48384 3.99456 1.74237 7.68566 51.2558 64.8492 64.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 0.000512 1024 240 832 35856 1.74083 23.3694 52.3902 77.5461 77.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 0.000256 4096 80 3136 61056 11.4779 13.9387 436.139 417.863 879.491 879.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 990 0.000256 512 225 256 49152 4.0392 1.75088 16.803 51.8051 74.5692 74.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 0.000512 1024 240 832 35712 1.7367 20.726 52.2681 74.7752 74.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 0.000256 4096 80 3136 61056 11.4625 13.9198 391.555 417.121 834.131 834.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 990 0.000256 512 225 256 46080 4.15581 1.7519 16.365 51.8936 74.3376 74.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 0.000512 1024 240 832 35760 1.74448 18.1421 52.4517 72.3849 72.4337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 0.000256 4096 80 3136 60960 11.4849 13.9503 339.824 419.044 784.377 784.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 990 0.000256 512 225 256 50176 4.07606 1.77562 13.3565 52.4922 71.8726 72.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 0.000512 1024 240 832 36008 1.72813 38.3529 52.49 92.6316 92.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 0.000256 4096 80 3136 61600 11.5465 13.977 806.644 419.202 1251.47 1251.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 990 0.000256 512 225 256 48384 4.06394 1.75504 8.99603 51.9334 66.9235 67.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 0.000512 1024 240 832 35952 1.72106 27.1032 52.4921 81.3773 81.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 0.000256 4096 80 3136 61376 11.4995 13.9516 509.938 418.817 954.286 954.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 990 0.000256 512 225 256 48384 4.17606 1.77658 7.97293 52.6214 66.7289 66.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 0.000512 1024 240 832 35784 1.71037 22.3312 52.3908 76.4959 76.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 0.000256 4096 80 3136 61488 11.5395 13.9812 432.676 419.516 877.788 877.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 990 0.000256 512 225 256 46592 4.00832 1.71674 7.0031 50.8553 63.7553 63.8965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 0.000512 1024 240 832 35840 1.72237 15.4148 52.5396 69.739 69.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 0.000256 4096 80 3136 60928 11.4578 13.9184 375.356 417.408 818.215 818.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 990 0.000256 512 225 256 44800 4.18608 1.74694 6.23366 51.4424 63.7837 63.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 0.000512 1024 240 832 35560 1.72717 17.8237 52.1883 71.7847 71.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 0.000256 4096 80 3136 61040 11.5448 13.9757 334.836 419.369 779.803 779.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 990 0.000256 512 225 256 50176 4.06099 1.76976 13.494 52.423 71.9198 72.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 0.000512 1024 240 832 35968 1.72442 39.8564 52.4592 94.1027 94.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 0.000256 4096 80 3136 61440 11.471 13.9379 792.943 418.622 1237.05 1237.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 990 0.000256 512 225 256 49152 4.10326 1.76947 9.3359 52.5048 67.8896 68.0183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 0.000512 1024 240 832 35840 1.71226 27.7156 52.4138 81.9054 81.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 0.000256 4096 80 3136 61184 11.4786 13.9356 534.03 418.691 978.21 978.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 990 0.000256 512 225 256 49152 4.04522 1.75066 8.01165 51.8572 65.837 65.9717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 0.000512 1024 240 832 35712 1.70995 23.1975 52.3156 77.2855 77.3345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 0.000256 4096 80 3136 61056 11.4586 13.9182 443.711 417.542 886.703 886.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 990 0.000256 512 225 256 49152 4.11568 1.7737 7.68394 52.5409 66.2893 66.4163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 0.000512 1024 240 832 35584 1.71024 21.2541 52.188 75.215 75.2661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 0.000256 4096 80 3136 60928 11.4831 13.9468 407.348 418.903 851.753 851.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 990 0.000256 512 225 256 46080 4.17792 1.75418 7.41651 51.9017 65.4207 65.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 0.000512 1024 240 832 35520 1.70854 20.0809 52.1876 74.0425 74.0905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 0.000256 4096 80 3136 60800 11.4647 13.9176 375.838 417.182 818.475 818.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 990 0.000256 512 225 256 43008 4.07107 1.68938 6.4425 49.9189 62.2914 62.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 0.000512 1024 240 832 35328 1.70355 18.9054 52.0566 72.7271 72.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 0.000256 4096 80 3136 60672 11.477 13.9265 354.865 418.524 798.866 798.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 990 0.000256 512 225 256 40704 4.43923 1.77667 15.3944 52.6014 74.383 74.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1690 0.000512 1024 240 896 35840 1.7271 37.0511 52.5694 91.3928 91.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 580 0.000256 4096 80 3200 60480 11.554 13.9592 1217.09 419.482 1662.16 1662.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 990 0.000256 512 225 256 40448 4.43072 1.76829 15.5709 52.4483 74.3866 74.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1690 0.000512 1024 240 896 35808 1.72179 41.3538 52.5488 95.6702 95.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 580 0.000256 4096 80 3200 60480 11.4832 13.9472 774.209 419.571 1219.28 1219.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 990 0.000256 512 225 256 39936 4.48115 1.76742 15.3524 52.4098 74.1821 74.3117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1690 0.000512 1024 240 896 35776 1.72189 28.2989 52.4919 82.5624 82.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 580 0.000256 4096 80 3200 60288 11.4872 13.9346 501.306 418.514 945.316 945.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 990 0.000256 512 225 256 38400 4.45277 1.74899 14.7638 51.7932 72.9328 73.0624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1690 0.000512 1024 240 896 35712 1.72378 23.682 52.5006 77.9515 78.0079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 580 0.000256 4096 80 3200 60288 11.469 13.9435 409.815 419.086 854.388 854.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 990 0.000256 512 225 256 38912 4.52982 1.77187 14.9047 52.5099 73.8892 74.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1690 0.000512 1024 240 896 35712 1.72413 20.7892 52.5547 75.112 75.1696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 580 0.000256 4096 80 3200 60160 11.4755 13.9284 364.182 418.62 808.28 808.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 990 0.000256 512 225 256 38400 4.45901 1.74899 14.7906 51.7958 72.965 73.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1690 0.000512 1024 240 896 35680 1.72477 18.8807 52.499 73.1494 73.2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 580 0.000256 4096 80 3200 60160 11.4537 13.93 335.119 418.136 778.71 778.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 990 0.000256 512 225 256 36864 4.53725 1.74899 14.1975 51.8165 72.4728 72.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1690 0.000512 1024 240 896 35520 1.71622 18.4013 52.3278 72.492 72.5504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 580 0.000256 4096 80 3200 59904 11.4728 13.9223 340.937 417.279 783.684 783.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 990 0.000256 512 225 256 35840 4.45213 1.71962 13.8496 50.8041 71.0044 71.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1690 0.000512 1024 240 896 35616 1.72442 16.9692 52.5011 71.2393 71.2978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 580 0.000256 4096 80 3200 59584 11.4529 13.9161 323.063 417.137 765.64 765.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 990 0.000256 512 225 256 36864 4.6257 1.77242 14.167 52.5437 73.2805 73.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1690 0.000512 1024 240 896 35584 1.72314 16.3349 52.5007 70.6046 70.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 580 0.000256 4096 80 3200 59904 11.4881 13.9402 310.526 418.912 754.939 755.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 990 0.000256 512 225 240 46592 4.0056 1.71837 16.0539 50.8048 72.7528 72.8825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1690 0.000512 1024 240 780 35840 1.71408 13.8097 52.243 67.8129 67.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 580 0.000256 4096 80 3120 60032 11.4938 13.9182 1179.67 417.003 1622.17 1622.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 990 0.000256 512 225 256 46592 4.00224 1.72237 16.6689 50.8454 73.4079 73.5411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1690 0.000512 1024 240 832 35840 1.72358 14.4926 52.5396 68.8013 68.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 580 0.000256 4096 80 3136 60928 11.4586 13.9182 286.455 417.445 729.352 729.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 990 0.000256 512 225 250 49280 4.00778 1.74285 17.18 51.4393 74.548 74.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1690 0.000512 1024 240 800 35840 1.72237 14.5085 52.4166 68.692 68.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 580 0.000256 4096 80 3100 61040 11.5364 13.9679 293.636 419.113 738.325 738.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 990 0.000256 512 225 240 49280 4.00134 1.74301 17.1307 51.4922 74.541 74.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1690 0.000512 1024 240 816 35840 1.72646 14.7119 52.5394 69.0232 69.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 580 0.000256 4096 80 3120 61040 11.5835 13.9776 1203.88 419.524 1649.05 1649.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 990 0.000256 512 225 256 55296 3.868 1.77376 18.8345 52.5061 77.157 77.2887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1690 0.000512 1024 240 800 35968 1.71984 16.0619 52.4306 70.2566 70.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 580 0.000256 4096 80 3104 61440 11.5324 13.9325 1178.76 418.7 1623 1623.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 990 0.000256 512 225 256 53760 3.85462 1.75578 26.0047 51.9927 83.7815 83.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1690 0.000512 1024 240 800 35520 1.71213 23.0127 52.2368 77.0064 77.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 580 0.000256 4096 80 3104 60480 11.378 13.8301 492.509 414.507 932.296 932.376
