// Seed: 3248999683
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    input  tri1 id_2
);
  wire id_4;
  localparam id_5 = -1'b0, id_6 = id_5, id_7 = -1 && id_7 == -1;
  module_2 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4
  );
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wor  id_2,
    output tri0 id_3
);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_9 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : -1] id_12;
  assign module_0.id_7 = 0;
  parameter id_13 = 1;
  bit id_14;
  logic [7:0][-1 'b0 : {  -1  {  -1  }  }] id_15;
  final begin : LABEL_0
    id_14 = id_15[-1+:id_9];
  end
  wire id_16;
endmodule
