
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030189                       # Number of seconds simulated
sim_ticks                                 30189141000                       # Number of ticks simulated
final_tick                                30189141000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54103                       # Simulator instruction rate (inst/s)
host_op_rate                                   102411                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37918099                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677404                       # Number of bytes of host memory used
host_seconds                                   796.17                       # Real time elapsed on the host
sim_insts                                    43074787                       # Number of instructions simulated
sim_ops                                      81536281                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           60096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1579392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1639488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        60096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          60096                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              939                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            24678                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                25617                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1990650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           52316560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               54307209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1990650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1990650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1990650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          52316560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              54307209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       939.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     24678.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                55241                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        25617                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                      25617                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 1639488                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1639488                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1743                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1767                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1602                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1493                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1466                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1546                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1554                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1611                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1607                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1566                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1582                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1602                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1593                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1592                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1647                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1646                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    30189057000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  25617                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    25218                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      317                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       67                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4515                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     362.865116                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    330.367470                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    132.543631                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           221      4.89%      4.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          290      6.42%     11.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1315     29.13%     40.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1980     43.85%     84.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          653     14.46%     98.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           22      0.49%     99.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      0.22%     99.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.07%     99.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           21      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4515                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        60096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1579392                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1990649.551770949736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 52316559.785520233214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          939                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        24678                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     36033750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    837535000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38374.60                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33938.53                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     393250000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                873568750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   128085000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15351.13                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34101.13                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         54.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      54.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.42                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.42                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     21098                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.36                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1178477.46                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.36                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  16129260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   8569110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 91263480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1229280000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             382056750                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              28078080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       5916076740                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        650720160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3519039420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             11841213000                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             392.234181                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           29278376250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      18198500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      520000000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   14609742750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1694561750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      372525500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  12974112500                       # Time in different power states
system.mem_ctrl_1.actEnergy                  16136400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   8565315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 91641900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1250177760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             389344770                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              29223840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       6000767340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        674968800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3456967080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             11917793205                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             394.770862                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           29258984750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      19954500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      528840000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   14341903250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1757777000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      381109500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  13159556750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                11534282                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11534282                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            728318                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7268943                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1707772                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             161821                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7268943                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            6593702                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           675241                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       385986                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    17120015                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7584470                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          7411                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           426                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9431187                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           294                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         60378283                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             670731                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       55366911                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11534282                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8301474                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      58934716                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1458674                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2461                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   9430950                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   697                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           60337417                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.742073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.571415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4076218      6.76%      6.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7410233     12.28%     19.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 48850966     80.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             60337417                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191034                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.917000                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2547521                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3342837                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  52985793                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                731929                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 729337                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               99251492                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2415767                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 729337                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4856586                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  854461                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2308                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  51382928                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2511797                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               96832581                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1038733                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   225                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 205153                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3208                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1994333                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4041                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            98927756                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             235665796                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        148863287                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            183514                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              84638613                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 14289143                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 58                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             57                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1184274                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18790323                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8231486                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2455036                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47711                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   94553663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 272                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  89629932                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            717989                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        13017653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     17167154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            237                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      60337417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.485478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.768890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10299676     17.07%     17.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10445550     17.31%     34.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            39592191     65.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        60337417                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     9      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    253      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4746      0.07%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   3985      0.06%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4349      0.07%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  867      0.01%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4950378     77.77%     77.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1400736     22.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             34021      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              64365979     71.81%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1520      0.00%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2563      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 4393      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13313      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15187      0.02%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               17456      0.02%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1567      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17428913     19.45%     91.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7692393      8.58%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           14402      0.02%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          38199      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               89629932                       # Type of FU issued
system.cpu.iq.rate                           1.484473                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6365323                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.071018                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          246440530                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         107400293                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     86974417                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              240063                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             172243                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        99893                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               95834902                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  126332                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5145231                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2877080                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        18488                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          952                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1114863                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 729337                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  554339                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 23014                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            94553935                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            439284                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18790323                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8231486                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                126                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1027                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 20241                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            952                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         278564                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       501461                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               780025                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              87737304                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17119913                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1892628                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     24704362                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  9410196                       # Number of branches executed
system.cpu.iew.exec_stores                    7584449                       # Number of stores executed
system.cpu.iew.exec_rate                     1.453127                       # Inst execution rate
system.cpu.iew.wb_sent                       87451806                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      87074310                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  65536214                       # num instructions producing a value
system.cpu.iew.wb_consumers                  96261086                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.442146                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.680817                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        11879077                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            728467                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59138668                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.378730                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.860521                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14938494     25.26%     25.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6864067     11.61%     36.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     37336107     63.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59138668                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43074787                       # Number of instructions committed
system.cpu.commit.committedOps               81536281                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23029866                       # Number of memory references committed
system.cpu.commit.loads                      15913243                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    9079688                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      66349                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81474926                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1471405                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14182      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         58441489     71.68%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1394      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1504      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            4168      0.01%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11647      0.01%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13884      0.02%     71.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          17265      0.02%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           861      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        15901824     19.50%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7115784      8.73%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        11419      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          839      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81536281                       # Class of committed instruction
system.cpu.commit.bw_lim_events              37336107                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    115217919                       # The number of ROB reads
system.cpu.rob.rob_writes                   188031702                       # The number of ROB writes
system.cpu.timesIdled                             480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    43074787                       # Number of Instructions Simulated
system.cpu.committedOps                      81536281                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.401708                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.401708                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.713415                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.713415                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                133650228                       # number of integer regfile reads
system.cpu.int_regfile_writes                70355577                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    151569                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64534                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  33349997                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19629931                       # number of cc regfile writes
system.cpu.misc_regfile_reads                45412198                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.947554                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19069853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            393.931975                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.947554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         152720217                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        152720217                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     11936439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11936439                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7084977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7084977                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     19021416                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19021416                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     19021416                       # number of overall hits
system.cpu.dcache.overall_hits::total        19021416                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30893                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        31667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31667                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        62560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          62560                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        62560                       # number of overall misses
system.cpu.dcache.overall_misses::total         62560                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    425764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    425764000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2163203500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2163203500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2588967500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2588967500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2588967500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2588967500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11967332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11967332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     19083976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19083976                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     19083976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19083976                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002581                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004450                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003278                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003278                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13781.892338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13781.892338                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68310.970411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68310.970411                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41383.751598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41383.751598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41383.751598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41383.751598                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47591                       # number of writebacks
system.cpu.dcache.writebacks::total             47591                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14010                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          114                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14124                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16883                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31553                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31553                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        48436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48436                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    216091500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    216091500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2130110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2130110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2346201500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2346201500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2346201500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2346201500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002538                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002538                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12799.354380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12799.354380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67508.953190                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67508.953190                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48439.208440                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48439.208440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48439.208440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48439.208440                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47897                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           736.996955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9430674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               944                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9990.120763                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   736.996955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.719724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.719724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          841                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          706                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.821289                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37724744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37724744                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9429730                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9429730                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9429730                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9429730                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9429730                       # number of overall hits
system.cpu.icache.overall_hits::total         9429730                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1220                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1220                       # number of overall misses
system.cpu.icache.overall_misses::total          1220                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     98884000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98884000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     98884000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98884000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     98884000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98884000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9430950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9430950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9430950                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9430950                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9430950                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9430950                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81052.459016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81052.459016                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81052.459016                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81052.459016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81052.459016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81052.459016                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          466                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          275                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          275                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          275                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          945                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          945                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          945                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          945                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          945                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     82799500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     82799500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     82799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     82799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     82799500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     82799500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87618.518519                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87618.518519                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87618.518519                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87618.518519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87618.518519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87618.518519                       # average overall mshr miss latency
system.cpu.icache.replacements                    103                       # number of replacements
system.l2bus.snoop_filter.tot_requests          97381                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        48028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           68                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              774                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          774                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17827                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         64359                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1360                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              31526                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             31526                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17828                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1991                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       144742                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  146733                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        60352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      6144000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6204352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             17720                       # Total snoops (count)
system.l2bus.snoopTraffic                     1073216                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              67100                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012563                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111381                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    66257     98.74%     98.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                      843      1.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                67100                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            143872500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2360000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           121022500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7152.395751                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  96943                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                25911                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.741384                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.008804                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   232.064016                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6920.322932                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000001                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.028328                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.844766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.873095                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          734                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6438                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          658                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               801463                       # Number of tag accesses
system.l2cache.tags.data_accesses              801463                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        47591                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        47591                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         7003                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7003                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        16446                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        16450                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               4                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           23449                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               23453                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              4                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          23449                       # number of overall hits
system.l2cache.overall_hits::total              23453                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data        24523                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          24523                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          940                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          437                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1377                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           940                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         24960                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             25900                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          940                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        24960                       # number of overall misses
system.l2cache.overall_misses::total            25900                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2011671000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2011671000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     81334500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     25014500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    106349000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     81334500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2036685500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2118020000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     81334500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2036685500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2118020000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        47591                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        47591                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        31526                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        31526                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          944                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        16883                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17827                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          944                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        48409                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           49353                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          944                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        48409                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          49353                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.777866                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.777866                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.995763                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.025884                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.077242                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.995763                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.515607                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.524791                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.995763                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.515607                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.524791                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82032.010765                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82032.010765                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86526.063830                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 57241.418764                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 77232.389252                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86526.063830                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 81597.976763                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81776.833977                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86526.063830                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 81597.976763                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81776.833977                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          16768                       # number of writebacks
system.l2cache.writebacks::total                16768                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data        24523                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        24523                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          940                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          437                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1377                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          940                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        24960                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        25900                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          940                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        24960                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        25900                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1962625000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1962625000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     79456500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24140500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    103597000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     79456500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1986765500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2066222000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     79456500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1986765500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2066222000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.777866                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.777866                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.995763                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.025884                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.077242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.995763                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.515607                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.524791                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.995763                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.515607                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.524791                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80032.010765                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80032.010765                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84528.191489                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55241.418764                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75233.841685                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84528.191489                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 79597.976763                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79776.911197                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84528.191489                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 79597.976763                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79776.911197                       # average overall mshr miss latency
system.l2cache.replacements                     17719                       # number of replacements
system.l3bus.snoop_filter.tot_requests          42845                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        16947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1376                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         16768                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               178                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              24523                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             24523                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1376                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        68744                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2730688                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              25899                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    25899    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                25899                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             54958500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            64747500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            13356.820000                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  42667                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                25617                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.665574                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   801.573551                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 12555.246449                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.012231                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.191578                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.203809                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        25617                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          733                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7242                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        17467                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.390884                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               708289                       # Number of tag accesses
system.l3cache.tags.data_accesses              708289                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks        16768                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        16768                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data          272                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total          272                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.data             282                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                 282                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.data            282                       # number of overall hits
system.l3cache.overall_hits::total                282                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data        24513                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          24513                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          939                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          165                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1104                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           939                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         24678                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             25617                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          939                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        24678                       # number of overall misses
system.l3cache.overall_misses::total            25617                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data   1741679000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   1741679000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     70980500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     14184500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     85165000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     70980500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   1755863500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   1826844000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     70980500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   1755863500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   1826844000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks        16768                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        16768                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data        24523                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        24523                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          939                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          437                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1376                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          939                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        24960                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           25899                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          939                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        24960                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          25899                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.999592                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.999592                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.377574                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.802326                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.988702                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.989112                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.988702                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.989112                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 71051.238119                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71051.238119                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75591.586794                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 85966.666667                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77142.210145                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75591.586794                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71150.964422                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 71313.736972                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75591.586794                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71150.964422                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 71313.736972                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data        24513                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        24513                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          939                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          165                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1104                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          939                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        24678                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        25617                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          939                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        24678                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        25617                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data   1692653000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1692653000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     69102500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     13854500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     82957000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     69102500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   1706507500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   1775610000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     69102500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   1706507500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   1775610000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999592                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.999592                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.377574                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.802326                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.988702                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.989112                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.988702                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.989112                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69051.238119                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69051.238119                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73591.586794                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83966.666667                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75142.210145                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73591.586794                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69150.964422                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69313.736972                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73591.586794                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69150.964422                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69313.736972                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests         25617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  30189141000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1104                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24513                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24513                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1104                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        51234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        51234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      1639488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      1639488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1639488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25617                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12808500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           69488750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
