AArch64 R+dmb.sttt+dsb.sytt
"DMB.STdWWTT CoeTT DSB.SYdWRTT FreTT"
Cycle=FreTT DMB.STdWWTT CoeTT DSB.SYdWRTT
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Co Fr
Orig=DMB.STdWWTT CoeTT DSB.SYdWRTT FreTT
{
0:X0=x:red; 0:X1=x:green; 0:X2=y:red; 0:X3=y:green;
1:X0=y:blue; 1:X1=y:red; 1:X3=x:green;
}
 P0          | P1          ;
 STG X0,[X1] | STG X0,[X1] ;
 DMB ST      | DSB SY      ;
 STG X2,[X3] | MOV X2,X3   ;
             | LDG X2,[X3] ;
exists ([tag(y)]=:blue /\ 1:X2=x:green)
