
Lab_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018a4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080019b0  080019b0  000029b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080019d4  080019d4  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  080019d4  080019d4  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080019d4  080019d4  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080019d4  080019d4  000029d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080019d8  080019d8  000029d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080019dc  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080019e8  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080019e8  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002977  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e58  00000000  00000000  000059ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003e0  00000000  00000000  00006808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002c7  00000000  00000000  00006be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015647  00000000  00000000  00006eaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004a7c  00000000  00000000  0001c4f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079c2a  00000000  00000000  00020f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009ab9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d80  00000000  00000000  0009abe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0009b960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001998 	.word	0x08001998

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001998 	.word	0x08001998

0800014c <display7SEG>:

/**
  * @brief  The application entry point.
  * @retval int
  */
void display7SEG(int counter){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(counter == 0){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d122      	bne.n	80001a0 <display7SEG+0x54>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 800015a:	2200      	movs	r2, #0
 800015c:	2101      	movs	r1, #1
 800015e:	48bd      	ldr	r0, [pc, #756]	@ (8000454 <display7SEG+0x308>)
 8000160:	f000 ffde 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000164:	2200      	movs	r2, #0
 8000166:	2102      	movs	r1, #2
 8000168:	48ba      	ldr	r0, [pc, #744]	@ (8000454 <display7SEG+0x308>)
 800016a:	f000 ffd9 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 800016e:	2200      	movs	r2, #0
 8000170:	2104      	movs	r1, #4
 8000172:	48b8      	ldr	r0, [pc, #736]	@ (8000454 <display7SEG+0x308>)
 8000174:	f000 ffd4 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, SET);
 8000178:	2201      	movs	r2, #1
 800017a:	2140      	movs	r1, #64	@ 0x40
 800017c:	48b5      	ldr	r0, [pc, #724]	@ (8000454 <display7SEG+0x308>)
 800017e:	f000 ffcf 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 8000182:	2200      	movs	r2, #0
 8000184:	2120      	movs	r1, #32
 8000186:	48b3      	ldr	r0, [pc, #716]	@ (8000454 <display7SEG+0x308>)
 8000188:	f000 ffca 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	2110      	movs	r1, #16
 8000190:	48b0      	ldr	r0, [pc, #704]	@ (8000454 <display7SEG+0x308>)
 8000192:	f000 ffc5 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000196:	2200      	movs	r2, #0
 8000198:	2108      	movs	r1, #8
 800019a:	48ae      	ldr	r0, [pc, #696]	@ (8000454 <display7SEG+0x308>)
 800019c:	f000 ffc0 	bl	8001120 <HAL_GPIO_WritePin>
	}
	if(counter == 1){
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	2b01      	cmp	r3, #1
 80001a4:	d122      	bne.n	80001ec <display7SEG+0xa0>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, SET);
 80001a6:	2201      	movs	r2, #1
 80001a8:	2101      	movs	r1, #1
 80001aa:	48aa      	ldr	r0, [pc, #680]	@ (8000454 <display7SEG+0x308>)
 80001ac:	f000 ffb8 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 80001b0:	2200      	movs	r2, #0
 80001b2:	2102      	movs	r1, #2
 80001b4:	48a7      	ldr	r0, [pc, #668]	@ (8000454 <display7SEG+0x308>)
 80001b6:	f000 ffb3 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 80001ba:	2200      	movs	r2, #0
 80001bc:	2104      	movs	r1, #4
 80001be:	48a5      	ldr	r0, [pc, #660]	@ (8000454 <display7SEG+0x308>)
 80001c0:	f000 ffae 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, SET);
 80001c4:	2201      	movs	r2, #1
 80001c6:	2140      	movs	r1, #64	@ 0x40
 80001c8:	48a2      	ldr	r0, [pc, #648]	@ (8000454 <display7SEG+0x308>)
 80001ca:	f000 ffa9 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 80001ce:	2201      	movs	r2, #1
 80001d0:	2120      	movs	r1, #32
 80001d2:	48a0      	ldr	r0, [pc, #640]	@ (8000454 <display7SEG+0x308>)
 80001d4:	f000 ffa4 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 80001d8:	2201      	movs	r2, #1
 80001da:	2110      	movs	r1, #16
 80001dc:	489d      	ldr	r0, [pc, #628]	@ (8000454 <display7SEG+0x308>)
 80001de:	f000 ff9f 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2108      	movs	r1, #8
 80001e6:	489b      	ldr	r0, [pc, #620]	@ (8000454 <display7SEG+0x308>)
 80001e8:	f000 ff9a 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 2){
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	2b02      	cmp	r3, #2
 80001f0:	d122      	bne.n	8000238 <display7SEG+0xec>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 80001f2:	2200      	movs	r2, #0
 80001f4:	2101      	movs	r1, #1
 80001f6:	4897      	ldr	r0, [pc, #604]	@ (8000454 <display7SEG+0x308>)
 80001f8:	f000 ff92 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 80001fc:	2200      	movs	r2, #0
 80001fe:	2102      	movs	r1, #2
 8000200:	4894      	ldr	r0, [pc, #592]	@ (8000454 <display7SEG+0x308>)
 8000202:	f000 ff8d 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, SET);
 8000206:	2201      	movs	r2, #1
 8000208:	2104      	movs	r1, #4
 800020a:	4892      	ldr	r0, [pc, #584]	@ (8000454 <display7SEG+0x308>)
 800020c:	f000 ff88 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000210:	2200      	movs	r2, #0
 8000212:	2140      	movs	r1, #64	@ 0x40
 8000214:	488f      	ldr	r0, [pc, #572]	@ (8000454 <display7SEG+0x308>)
 8000216:	f000 ff83 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 800021a:	2201      	movs	r2, #1
 800021c:	2120      	movs	r1, #32
 800021e:	488d      	ldr	r0, [pc, #564]	@ (8000454 <display7SEG+0x308>)
 8000220:	f000 ff7e 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 8000224:	2200      	movs	r2, #0
 8000226:	2110      	movs	r1, #16
 8000228:	488a      	ldr	r0, [pc, #552]	@ (8000454 <display7SEG+0x308>)
 800022a:	f000 ff79 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 800022e:	2200      	movs	r2, #0
 8000230:	2108      	movs	r1, #8
 8000232:	4888      	ldr	r0, [pc, #544]	@ (8000454 <display7SEG+0x308>)
 8000234:	f000 ff74 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 3){
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2b03      	cmp	r3, #3
 800023c:	d122      	bne.n	8000284 <display7SEG+0x138>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	2101      	movs	r1, #1
 8000242:	4884      	ldr	r0, [pc, #528]	@ (8000454 <display7SEG+0x308>)
 8000244:	f000 ff6c 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	2102      	movs	r1, #2
 800024c:	4881      	ldr	r0, [pc, #516]	@ (8000454 <display7SEG+0x308>)
 800024e:	f000 ff67 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000252:	2200      	movs	r2, #0
 8000254:	2104      	movs	r1, #4
 8000256:	487f      	ldr	r0, [pc, #508]	@ (8000454 <display7SEG+0x308>)
 8000258:	f000 ff62 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 800025c:	2200      	movs	r2, #0
 800025e:	2140      	movs	r1, #64	@ 0x40
 8000260:	487c      	ldr	r0, [pc, #496]	@ (8000454 <display7SEG+0x308>)
 8000262:	f000 ff5d 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000266:	2201      	movs	r2, #1
 8000268:	2120      	movs	r1, #32
 800026a:	487a      	ldr	r0, [pc, #488]	@ (8000454 <display7SEG+0x308>)
 800026c:	f000 ff58 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 8000270:	2201      	movs	r2, #1
 8000272:	2110      	movs	r1, #16
 8000274:	4877      	ldr	r0, [pc, #476]	@ (8000454 <display7SEG+0x308>)
 8000276:	f000 ff53 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 800027a:	2200      	movs	r2, #0
 800027c:	2108      	movs	r1, #8
 800027e:	4875      	ldr	r0, [pc, #468]	@ (8000454 <display7SEG+0x308>)
 8000280:	f000 ff4e 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 4){
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2b04      	cmp	r3, #4
 8000288:	d122      	bne.n	80002d0 <display7SEG+0x184>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, SET);
 800028a:	2201      	movs	r2, #1
 800028c:	2101      	movs	r1, #1
 800028e:	4871      	ldr	r0, [pc, #452]	@ (8000454 <display7SEG+0x308>)
 8000290:	f000 ff46 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	2102      	movs	r1, #2
 8000298:	486e      	ldr	r0, [pc, #440]	@ (8000454 <display7SEG+0x308>)
 800029a:	f000 ff41 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 800029e:	2200      	movs	r2, #0
 80002a0:	2104      	movs	r1, #4
 80002a2:	486c      	ldr	r0, [pc, #432]	@ (8000454 <display7SEG+0x308>)
 80002a4:	f000 ff3c 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 80002a8:	2200      	movs	r2, #0
 80002aa:	2140      	movs	r1, #64	@ 0x40
 80002ac:	4869      	ldr	r0, [pc, #420]	@ (8000454 <display7SEG+0x308>)
 80002ae:	f000 ff37 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 80002b2:	2200      	movs	r2, #0
 80002b4:	2120      	movs	r1, #32
 80002b6:	4867      	ldr	r0, [pc, #412]	@ (8000454 <display7SEG+0x308>)
 80002b8:	f000 ff32 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 80002bc:	2201      	movs	r2, #1
 80002be:	2110      	movs	r1, #16
 80002c0:	4864      	ldr	r0, [pc, #400]	@ (8000454 <display7SEG+0x308>)
 80002c2:	f000 ff2d 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, SET);
 80002c6:	2201      	movs	r2, #1
 80002c8:	2108      	movs	r1, #8
 80002ca:	4862      	ldr	r0, [pc, #392]	@ (8000454 <display7SEG+0x308>)
 80002cc:	f000 ff28 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 5){
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	2b05      	cmp	r3, #5
 80002d4:	d122      	bne.n	800031c <display7SEG+0x1d0>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	2101      	movs	r1, #1
 80002da:	485e      	ldr	r0, [pc, #376]	@ (8000454 <display7SEG+0x308>)
 80002dc:	f000 ff20 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2102      	movs	r1, #2
 80002e4:	485b      	ldr	r0, [pc, #364]	@ (8000454 <display7SEG+0x308>)
 80002e6:	f000 ff1b 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 80002ea:	2200      	movs	r2, #0
 80002ec:	2104      	movs	r1, #4
 80002ee:	4859      	ldr	r0, [pc, #356]	@ (8000454 <display7SEG+0x308>)
 80002f0:	f000 ff16 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	2140      	movs	r1, #64	@ 0x40
 80002f8:	4856      	ldr	r0, [pc, #344]	@ (8000454 <display7SEG+0x308>)
 80002fa:	f000 ff11 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 80002fe:	2200      	movs	r2, #0
 8000300:	2120      	movs	r1, #32
 8000302:	4854      	ldr	r0, [pc, #336]	@ (8000454 <display7SEG+0x308>)
 8000304:	f000 ff0c 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 8000308:	2201      	movs	r2, #1
 800030a:	2110      	movs	r1, #16
 800030c:	4851      	ldr	r0, [pc, #324]	@ (8000454 <display7SEG+0x308>)
 800030e:	f000 ff07 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000312:	2200      	movs	r2, #0
 8000314:	2108      	movs	r1, #8
 8000316:	484f      	ldr	r0, [pc, #316]	@ (8000454 <display7SEG+0x308>)
 8000318:	f000 ff02 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 6){
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2b06      	cmp	r3, #6
 8000320:	d122      	bne.n	8000368 <display7SEG+0x21c>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000322:	2200      	movs	r2, #0
 8000324:	2101      	movs	r1, #1
 8000326:	484b      	ldr	r0, [pc, #300]	@ (8000454 <display7SEG+0x308>)
 8000328:	f000 fefa 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, SET);
 800032c:	2201      	movs	r2, #1
 800032e:	2102      	movs	r1, #2
 8000330:	4848      	ldr	r0, [pc, #288]	@ (8000454 <display7SEG+0x308>)
 8000332:	f000 fef5 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2104      	movs	r1, #4
 800033a:	4846      	ldr	r0, [pc, #280]	@ (8000454 <display7SEG+0x308>)
 800033c:	f000 fef0 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000340:	2200      	movs	r2, #0
 8000342:	2140      	movs	r1, #64	@ 0x40
 8000344:	4843      	ldr	r0, [pc, #268]	@ (8000454 <display7SEG+0x308>)
 8000346:	f000 feeb 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	2120      	movs	r1, #32
 800034e:	4841      	ldr	r0, [pc, #260]	@ (8000454 <display7SEG+0x308>)
 8000350:	f000 fee6 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2110      	movs	r1, #16
 8000358:	483e      	ldr	r0, [pc, #248]	@ (8000454 <display7SEG+0x308>)
 800035a:	f000 fee1 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 800035e:	2200      	movs	r2, #0
 8000360:	2108      	movs	r1, #8
 8000362:	483c      	ldr	r0, [pc, #240]	@ (8000454 <display7SEG+0x308>)
 8000364:	f000 fedc 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 7){
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2b07      	cmp	r3, #7
 800036c:	d122      	bne.n	80003b4 <display7SEG+0x268>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2101      	movs	r1, #1
 8000372:	4838      	ldr	r0, [pc, #224]	@ (8000454 <display7SEG+0x308>)
 8000374:	f000 fed4 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2102      	movs	r1, #2
 800037c:	4835      	ldr	r0, [pc, #212]	@ (8000454 <display7SEG+0x308>)
 800037e:	f000 fecf 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	2104      	movs	r1, #4
 8000386:	4833      	ldr	r0, [pc, #204]	@ (8000454 <display7SEG+0x308>)
 8000388:	f000 feca 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, SET);
 800038c:	2201      	movs	r2, #1
 800038e:	2140      	movs	r1, #64	@ 0x40
 8000390:	4830      	ldr	r0, [pc, #192]	@ (8000454 <display7SEG+0x308>)
 8000392:	f000 fec5 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000396:	2201      	movs	r2, #1
 8000398:	2120      	movs	r1, #32
 800039a:	482e      	ldr	r0, [pc, #184]	@ (8000454 <display7SEG+0x308>)
 800039c:	f000 fec0 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 80003a0:	2201      	movs	r2, #1
 80003a2:	2110      	movs	r1, #16
 80003a4:	482b      	ldr	r0, [pc, #172]	@ (8000454 <display7SEG+0x308>)
 80003a6:	f000 febb 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, SET);
 80003aa:	2201      	movs	r2, #1
 80003ac:	2108      	movs	r1, #8
 80003ae:	4829      	ldr	r0, [pc, #164]	@ (8000454 <display7SEG+0x308>)
 80003b0:	f000 feb6 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 8){
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	2b08      	cmp	r3, #8
 80003b8:	d122      	bne.n	8000400 <display7SEG+0x2b4>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2101      	movs	r1, #1
 80003be:	4825      	ldr	r0, [pc, #148]	@ (8000454 <display7SEG+0x308>)
 80003c0:	f000 feae 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 80003c4:	2200      	movs	r2, #0
 80003c6:	2102      	movs	r1, #2
 80003c8:	4822      	ldr	r0, [pc, #136]	@ (8000454 <display7SEG+0x308>)
 80003ca:	f000 fea9 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	2104      	movs	r1, #4
 80003d2:	4820      	ldr	r0, [pc, #128]	@ (8000454 <display7SEG+0x308>)
 80003d4:	f000 fea4 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	2140      	movs	r1, #64	@ 0x40
 80003dc:	481d      	ldr	r0, [pc, #116]	@ (8000454 <display7SEG+0x308>)
 80003de:	f000 fe9f 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	2120      	movs	r1, #32
 80003e6:	481b      	ldr	r0, [pc, #108]	@ (8000454 <display7SEG+0x308>)
 80003e8:	f000 fe9a 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 80003ec:	2200      	movs	r2, #0
 80003ee:	2110      	movs	r1, #16
 80003f0:	4818      	ldr	r0, [pc, #96]	@ (8000454 <display7SEG+0x308>)
 80003f2:	f000 fe95 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 80003f6:	2200      	movs	r2, #0
 80003f8:	2108      	movs	r1, #8
 80003fa:	4816      	ldr	r0, [pc, #88]	@ (8000454 <display7SEG+0x308>)
 80003fc:	f000 fe90 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 9){
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	2b09      	cmp	r3, #9
 8000404:	d122      	bne.n	800044c <display7SEG+0x300>
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2101      	movs	r1, #1
 800040a:	4812      	ldr	r0, [pc, #72]	@ (8000454 <display7SEG+0x308>)
 800040c:	f000 fe88 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2102      	movs	r1, #2
 8000414:	480f      	ldr	r0, [pc, #60]	@ (8000454 <display7SEG+0x308>)
 8000416:	f000 fe83 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 800041a:	2200      	movs	r2, #0
 800041c:	2104      	movs	r1, #4
 800041e:	480d      	ldr	r0, [pc, #52]	@ (8000454 <display7SEG+0x308>)
 8000420:	f000 fe7e 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	2140      	movs	r1, #64	@ 0x40
 8000428:	480a      	ldr	r0, [pc, #40]	@ (8000454 <display7SEG+0x308>)
 800042a:	f000 fe79 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	2120      	movs	r1, #32
 8000432:	4808      	ldr	r0, [pc, #32]	@ (8000454 <display7SEG+0x308>)
 8000434:	f000 fe74 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 8000438:	2201      	movs	r2, #1
 800043a:	2110      	movs	r1, #16
 800043c:	4805      	ldr	r0, [pc, #20]	@ (8000454 <display7SEG+0x308>)
 800043e:	f000 fe6f 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000442:	2200      	movs	r2, #0
 8000444:	2108      	movs	r1, #8
 8000446:	4803      	ldr	r0, [pc, #12]	@ (8000454 <display7SEG+0x308>)
 8000448:	f000 fe6a 	bl	8001120 <HAL_GPIO_WritePin>
		}
}
 800044c:	bf00      	nop
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	40010c00 	.word	0x40010c00

08000458 <display7SEG2>:

void display7SEG2(int counter){
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	if(counter == 0){
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d128      	bne.n	80004b8 <display7SEG2+0x60>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	2180      	movs	r1, #128	@ 0x80
 800046a:	48cf      	ldr	r0, [pc, #828]	@ (80007a8 <display7SEG2+0x350>)
 800046c:	f000 fe58 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, RESET);
 8000470:	2200      	movs	r2, #0
 8000472:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000476:	48cc      	ldr	r0, [pc, #816]	@ (80007a8 <display7SEG2+0x350>)
 8000478:	f000 fe52 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000482:	48c9      	ldr	r0, [pc, #804]	@ (80007a8 <display7SEG2+0x350>)
 8000484:	f000 fe4c 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800048e:	48c6      	ldr	r0, [pc, #792]	@ (80007a8 <display7SEG2+0x350>)
 8000490:	f000 fe46 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, RESET);
 8000494:	2200      	movs	r2, #0
 8000496:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800049a:	48c3      	ldr	r0, [pc, #780]	@ (80007a8 <display7SEG2+0x350>)
 800049c:	f000 fe40 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, RESET);
 80004a0:	2200      	movs	r2, #0
 80004a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004a6:	48c0      	ldr	r0, [pc, #768]	@ (80007a8 <display7SEG2+0x350>)
 80004a8:	f000 fe3a 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, SET);
 80004ac:	2201      	movs	r2, #1
 80004ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004b2:	48bd      	ldr	r0, [pc, #756]	@ (80007a8 <display7SEG2+0x350>)
 80004b4:	f000 fe34 	bl	8001120 <HAL_GPIO_WritePin>
	}
	if(counter == 1){
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d128      	bne.n	8000510 <display7SEG2+0xb8>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	2180      	movs	r1, #128	@ 0x80
 80004c2:	48b9      	ldr	r0, [pc, #740]	@ (80007a8 <display7SEG2+0x350>)
 80004c4:	f000 fe2c 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004ce:	48b6      	ldr	r0, [pc, #728]	@ (80007a8 <display7SEG2+0x350>)
 80004d0:	f000 fe26 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004da:	48b3      	ldr	r0, [pc, #716]	@ (80007a8 <display7SEG2+0x350>)
 80004dc:	f000 fe20 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, SET);
 80004e0:	2201      	movs	r2, #1
 80004e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004e6:	48b0      	ldr	r0, [pc, #704]	@ (80007a8 <display7SEG2+0x350>)
 80004e8:	f000 fe1a 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, SET);
 80004ec:	2201      	movs	r2, #1
 80004ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80004f2:	48ad      	ldr	r0, [pc, #692]	@ (80007a8 <display7SEG2+0x350>)
 80004f4:	f000 fe14 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, SET);
 80004f8:	2201      	movs	r2, #1
 80004fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004fe:	48aa      	ldr	r0, [pc, #680]	@ (80007a8 <display7SEG2+0x350>)
 8000500:	f000 fe0e 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, SET);
 8000504:	2201      	movs	r2, #1
 8000506:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800050a:	48a7      	ldr	r0, [pc, #668]	@ (80007a8 <display7SEG2+0x350>)
 800050c:	f000 fe08 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 2){
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	2b02      	cmp	r3, #2
 8000514:	d128      	bne.n	8000568 <display7SEG2+0x110>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, RESET);
 8000516:	2200      	movs	r2, #0
 8000518:	2180      	movs	r1, #128	@ 0x80
 800051a:	48a3      	ldr	r0, [pc, #652]	@ (80007a8 <display7SEG2+0x350>)
 800051c:	f000 fe00 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000526:	48a0      	ldr	r0, [pc, #640]	@ (80007a8 <display7SEG2+0x350>)
 8000528:	f000 fdfa 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, SET);
 800052c:	2201      	movs	r2, #1
 800052e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000532:	489d      	ldr	r0, [pc, #628]	@ (80007a8 <display7SEG2+0x350>)
 8000534:	f000 fdf4 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, RESET);
 8000538:	2200      	movs	r2, #0
 800053a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800053e:	489a      	ldr	r0, [pc, #616]	@ (80007a8 <display7SEG2+0x350>)
 8000540:	f000 fdee 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800054a:	4897      	ldr	r0, [pc, #604]	@ (80007a8 <display7SEG2+0x350>)
 800054c:	f000 fde8 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, SET);
 8000550:	2201      	movs	r2, #1
 8000552:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000556:	4894      	ldr	r0, [pc, #592]	@ (80007a8 <display7SEG2+0x350>)
 8000558:	f000 fde2 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000562:	4891      	ldr	r0, [pc, #580]	@ (80007a8 <display7SEG2+0x350>)
 8000564:	f000 fddc 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 3){
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2b03      	cmp	r3, #3
 800056c:	d128      	bne.n	80005c0 <display7SEG2+0x168>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	2180      	movs	r1, #128	@ 0x80
 8000572:	488d      	ldr	r0, [pc, #564]	@ (80007a8 <display7SEG2+0x350>)
 8000574:	f000 fdd4 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800057e:	488a      	ldr	r0, [pc, #552]	@ (80007a8 <display7SEG2+0x350>)
 8000580:	f000 fdce 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800058a:	4887      	ldr	r0, [pc, #540]	@ (80007a8 <display7SEG2+0x350>)
 800058c:	f000 fdc8 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000596:	4884      	ldr	r0, [pc, #528]	@ (80007a8 <display7SEG2+0x350>)
 8000598:	f000 fdc2 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, SET);
 800059c:	2201      	movs	r2, #1
 800059e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005a2:	4881      	ldr	r0, [pc, #516]	@ (80007a8 <display7SEG2+0x350>)
 80005a4:	f000 fdbc 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, SET);
 80005a8:	2201      	movs	r2, #1
 80005aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005ae:	487e      	ldr	r0, [pc, #504]	@ (80007a8 <display7SEG2+0x350>)
 80005b0:	f000 fdb6 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, RESET);
 80005b4:	2200      	movs	r2, #0
 80005b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ba:	487b      	ldr	r0, [pc, #492]	@ (80007a8 <display7SEG2+0x350>)
 80005bc:	f000 fdb0 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 4){
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2b04      	cmp	r3, #4
 80005c4:	d128      	bne.n	8000618 <display7SEG2+0x1c0>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, SET);
 80005c6:	2201      	movs	r2, #1
 80005c8:	2180      	movs	r1, #128	@ 0x80
 80005ca:	4877      	ldr	r0, [pc, #476]	@ (80007a8 <display7SEG2+0x350>)
 80005cc:	f000 fda8 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005d6:	4874      	ldr	r0, [pc, #464]	@ (80007a8 <display7SEG2+0x350>)
 80005d8:	f000 fda2 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005e2:	4871      	ldr	r0, [pc, #452]	@ (80007a8 <display7SEG2+0x350>)
 80005e4:	f000 fd9c 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ee:	486e      	ldr	r0, [pc, #440]	@ (80007a8 <display7SEG2+0x350>)
 80005f0:	f000 fd96 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, SET);
 80005f4:	2201      	movs	r2, #1
 80005f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005fa:	486b      	ldr	r0, [pc, #428]	@ (80007a8 <display7SEG2+0x350>)
 80005fc:	f000 fd90 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000606:	4868      	ldr	r0, [pc, #416]	@ (80007a8 <display7SEG2+0x350>)
 8000608:	f000 fd8a 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000612:	4865      	ldr	r0, [pc, #404]	@ (80007a8 <display7SEG2+0x350>)
 8000614:	f000 fd84 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 5){
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2b05      	cmp	r3, #5
 800061c:	d128      	bne.n	8000670 <display7SEG2+0x218>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2180      	movs	r1, #128	@ 0x80
 8000622:	4861      	ldr	r0, [pc, #388]	@ (80007a8 <display7SEG2+0x350>)
 8000624:	f000 fd7c 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, SET);
 8000628:	2201      	movs	r2, #1
 800062a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800062e:	485e      	ldr	r0, [pc, #376]	@ (80007a8 <display7SEG2+0x350>)
 8000630:	f000 fd76 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 8000634:	2200      	movs	r2, #0
 8000636:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800063a:	485b      	ldr	r0, [pc, #364]	@ (80007a8 <display7SEG2+0x350>)
 800063c:	f000 fd70 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000646:	4858      	ldr	r0, [pc, #352]	@ (80007a8 <display7SEG2+0x350>)
 8000648:	f000 fd6a 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, SET);
 800064c:	2201      	movs	r2, #1
 800064e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000652:	4855      	ldr	r0, [pc, #340]	@ (80007a8 <display7SEG2+0x350>)
 8000654:	f000 fd64 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, RESET);
 8000658:	2200      	movs	r2, #0
 800065a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800065e:	4852      	ldr	r0, [pc, #328]	@ (80007a8 <display7SEG2+0x350>)
 8000660:	f000 fd5e 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, RESET);
 8000664:	2200      	movs	r2, #0
 8000666:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800066a:	484f      	ldr	r0, [pc, #316]	@ (80007a8 <display7SEG2+0x350>)
 800066c:	f000 fd58 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 6){
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	2b06      	cmp	r3, #6
 8000674:	d128      	bne.n	80006c8 <display7SEG2+0x270>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	2180      	movs	r1, #128	@ 0x80
 800067a:	484b      	ldr	r0, [pc, #300]	@ (80007a8 <display7SEG2+0x350>)
 800067c:	f000 fd50 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, SET);
 8000680:	2201      	movs	r2, #1
 8000682:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000686:	4848      	ldr	r0, [pc, #288]	@ (80007a8 <display7SEG2+0x350>)
 8000688:	f000 fd4a 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000692:	4845      	ldr	r0, [pc, #276]	@ (80007a8 <display7SEG2+0x350>)
 8000694:	f000 fd44 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, RESET);
 8000698:	2200      	movs	r2, #0
 800069a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800069e:	4842      	ldr	r0, [pc, #264]	@ (80007a8 <display7SEG2+0x350>)
 80006a0:	f000 fd3e 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, RESET);
 80006a4:	2200      	movs	r2, #0
 80006a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006aa:	483f      	ldr	r0, [pc, #252]	@ (80007a8 <display7SEG2+0x350>)
 80006ac:	f000 fd38 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006b6:	483c      	ldr	r0, [pc, #240]	@ (80007a8 <display7SEG2+0x350>)
 80006b8:	f000 fd32 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, RESET);
 80006bc:	2200      	movs	r2, #0
 80006be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006c2:	4839      	ldr	r0, [pc, #228]	@ (80007a8 <display7SEG2+0x350>)
 80006c4:	f000 fd2c 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 7){
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	2b07      	cmp	r3, #7
 80006cc:	d128      	bne.n	8000720 <display7SEG2+0x2c8>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2180      	movs	r1, #128	@ 0x80
 80006d2:	4835      	ldr	r0, [pc, #212]	@ (80007a8 <display7SEG2+0x350>)
 80006d4:	f000 fd24 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006de:	4832      	ldr	r0, [pc, #200]	@ (80007a8 <display7SEG2+0x350>)
 80006e0:	f000 fd1e 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 80006e4:	2200      	movs	r2, #0
 80006e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006ea:	482f      	ldr	r0, [pc, #188]	@ (80007a8 <display7SEG2+0x350>)
 80006ec:	f000 fd18 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, SET);
 80006f0:	2201      	movs	r2, #1
 80006f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006f6:	482c      	ldr	r0, [pc, #176]	@ (80007a8 <display7SEG2+0x350>)
 80006f8:	f000 fd12 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, SET);
 80006fc:	2201      	movs	r2, #1
 80006fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000702:	4829      	ldr	r0, [pc, #164]	@ (80007a8 <display7SEG2+0x350>)
 8000704:	f000 fd0c 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, SET);
 8000708:	2201      	movs	r2, #1
 800070a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800070e:	4826      	ldr	r0, [pc, #152]	@ (80007a8 <display7SEG2+0x350>)
 8000710:	f000 fd06 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, SET);
 8000714:	2201      	movs	r2, #1
 8000716:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800071a:	4823      	ldr	r0, [pc, #140]	@ (80007a8 <display7SEG2+0x350>)
 800071c:	f000 fd00 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 8){
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2b08      	cmp	r3, #8
 8000724:	d128      	bne.n	8000778 <display7SEG2+0x320>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2180      	movs	r1, #128	@ 0x80
 800072a:	481f      	ldr	r0, [pc, #124]	@ (80007a8 <display7SEG2+0x350>)
 800072c:	f000 fcf8 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000736:	481c      	ldr	r0, [pc, #112]	@ (80007a8 <display7SEG2+0x350>)
 8000738:	f000 fcf2 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000742:	4819      	ldr	r0, [pc, #100]	@ (80007a8 <display7SEG2+0x350>)
 8000744:	f000 fcec 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800074e:	4816      	ldr	r0, [pc, #88]	@ (80007a8 <display7SEG2+0x350>)
 8000750:	f000 fce6 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800075a:	4813      	ldr	r0, [pc, #76]	@ (80007a8 <display7SEG2+0x350>)
 800075c:	f000 fce0 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000766:	4810      	ldr	r0, [pc, #64]	@ (80007a8 <display7SEG2+0x350>)
 8000768:	f000 fcda 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000772:	480d      	ldr	r0, [pc, #52]	@ (80007a8 <display7SEG2+0x350>)
 8000774:	f000 fcd4 	bl	8001120 <HAL_GPIO_WritePin>
		}
	if(counter == 9){
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2b09      	cmp	r3, #9
 800077c:	d12b      	bne.n	80007d6 <display7SEG2+0x37e>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, RESET);
 800077e:	2200      	movs	r2, #0
 8000780:	2180      	movs	r1, #128	@ 0x80
 8000782:	4809      	ldr	r0, [pc, #36]	@ (80007a8 <display7SEG2+0x350>)
 8000784:	f000 fccc 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, RESET);
 8000788:	2200      	movs	r2, #0
 800078a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800078e:	4806      	ldr	r0, [pc, #24]	@ (80007a8 <display7SEG2+0x350>)
 8000790:	f000 fcc6 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, RESET);
 8000794:	2200      	movs	r2, #0
 8000796:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800079a:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <display7SEG2+0x350>)
 800079c:	f000 fcc0 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, RESET);
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007a6:	e001      	b.n	80007ac <display7SEG2+0x354>
 80007a8:	40010c00 	.word	0x40010c00
 80007ac:	480c      	ldr	r0, [pc, #48]	@ (80007e0 <display7SEG2+0x388>)
 80007ae:	f000 fcb7 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, SET);
 80007b2:	2201      	movs	r2, #1
 80007b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007b8:	4809      	ldr	r0, [pc, #36]	@ (80007e0 <display7SEG2+0x388>)
 80007ba:	f000 fcb1 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007c4:	4806      	ldr	r0, [pc, #24]	@ (80007e0 <display7SEG2+0x388>)
 80007c6:	f000 fcab 	bl	8001120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007d0:	4803      	ldr	r0, [pc, #12]	@ (80007e0 <display7SEG2+0x388>)
 80007d2:	f000 fca5 	bl	8001120 <HAL_GPIO_WritePin>
		}
}
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40010c00 	.word	0x40010c00

080007e4 <main>:
int main(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ea:	f000 f9b3 	bl	8000b54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ee:	f000 f88f 	bl	8000910 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f2:	f000 f8c9 	bl	8000988 <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int counter = 5;
 80007f6:	2305      	movs	r3, #5
 80007f8:	60fb      	str	r3, [r7, #12]
  int counter2 = 3;
 80007fa:	2303      	movs	r3, #3
 80007fc:	60bb      	str	r3, [r7, #8]
  int count =10;
 80007fe:	230a      	movs	r3, #10
 8000800:	607b      	str	r3, [r7, #4]
   HAL_GPIO_WritePin ( LED_RED_GPIO_Port , LED_RED_Pin , SET );
 8000802:	2201      	movs	r2, #1
 8000804:	2120      	movs	r1, #32
 8000806:	4841      	ldr	r0, [pc, #260]	@ (800090c <main+0x128>)
 8000808:	f000 fc8a 	bl	8001120 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin ( LED_YELLOW_GPIO_Port , LED_YELLOW_Pin ,RESET ) ;
 800080c:	2200      	movs	r2, #0
 800080e:	2140      	movs	r1, #64	@ 0x40
 8000810:	483e      	ldr	r0, [pc, #248]	@ (800090c <main+0x128>)
 8000812:	f000 fc85 	bl	8001120 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin ( LED_GREEN_GPIO_Port, LED_GREEN_Pin, RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	2180      	movs	r1, #128	@ 0x80
 800081a:	483c      	ldr	r0, [pc, #240]	@ (800090c <main+0x128>)
 800081c:	f000 fc80 	bl	8001120 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin ( LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000826:	4839      	ldr	r0, [pc, #228]	@ (800090c <main+0x128>)
 8000828:	f000 fc7a 	bl	8001120 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin ( LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000832:	4836      	ldr	r0, [pc, #216]	@ (800090c <main+0x128>)
 8000834:	f000 fc74 	bl	8001120 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin ( LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000838:	2201      	movs	r2, #1
 800083a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800083e:	4833      	ldr	r0, [pc, #204]	@ (800090c <main+0x128>)
 8000840:	f000 fc6e 	bl	8001120 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */
	  if(count == 7){
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2b07      	cmp	r3, #7
 8000848:	d10b      	bne.n	8000862 <main+0x7e>
	  	      HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 800084a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800084e:	482f      	ldr	r0, [pc, #188]	@ (800090c <main+0x128>)
 8000850:	f000 fc7e 	bl	8001150 <HAL_GPIO_TogglePin>
	  	      HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 8000854:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000858:	482c      	ldr	r0, [pc, #176]	@ (800090c <main+0x128>)
 800085a:	f000 fc79 	bl	8001150 <HAL_GPIO_TogglePin>
	  	      counter2 = 2;
 800085e:	2302      	movs	r3, #2
 8000860:	60bb      	str	r3, [r7, #8]
	  	        }
	        if(count == 5){
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2b05      	cmp	r3, #5
 8000866:	d115      	bne.n	8000894 <main+0xb0>
	            HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000868:	2120      	movs	r1, #32
 800086a:	4828      	ldr	r0, [pc, #160]	@ (800090c <main+0x128>)
 800086c:	f000 fc70 	bl	8001150 <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000870:	2180      	movs	r1, #128	@ 0x80
 8000872:	4826      	ldr	r0, [pc, #152]	@ (800090c <main+0x128>)
 8000874:	f000 fc6c 	bl	8001150 <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 8000878:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800087c:	4823      	ldr	r0, [pc, #140]	@ (800090c <main+0x128>)
 800087e:	f000 fc67 	bl	8001150 <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8000882:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000886:	4821      	ldr	r0, [pc, #132]	@ (800090c <main+0x128>)
 8000888:	f000 fc62 	bl	8001150 <HAL_GPIO_TogglePin>
	            counter = 3;
 800088c:	2303      	movs	r3, #3
 800088e:	60fb      	str	r3, [r7, #12]
	            counter2 = 5;
 8000890:	2305      	movs	r3, #5
 8000892:	60bb      	str	r3, [r7, #8]
	        }
	        if(count == 2){
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2b02      	cmp	r3, #2
 8000898:	d109      	bne.n	80008ae <main+0xca>
	            HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 800089a:	2180      	movs	r1, #128	@ 0x80
 800089c:	481b      	ldr	r0, [pc, #108]	@ (800090c <main+0x128>)
 800089e:	f000 fc57 	bl	8001150 <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
 80008a2:	2140      	movs	r1, #64	@ 0x40
 80008a4:	4819      	ldr	r0, [pc, #100]	@ (800090c <main+0x128>)
 80008a6:	f000 fc53 	bl	8001150 <HAL_GPIO_TogglePin>
	            counter= 2;
 80008aa:	2302      	movs	r3, #2
 80008ac:	60fb      	str	r3, [r7, #12]
	        }
	        if(count == 0){
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d117      	bne.n	80008e4 <main+0x100>
	      	  count = 10;
 80008b4:	230a      	movs	r3, #10
 80008b6:	607b      	str	r3, [r7, #4]
	            HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
 80008b8:	2140      	movs	r1, #64	@ 0x40
 80008ba:	4814      	ldr	r0, [pc, #80]	@ (800090c <main+0x128>)
 80008bc:	f000 fc48 	bl	8001150 <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80008c0:	2120      	movs	r1, #32
 80008c2:	4812      	ldr	r0, [pc, #72]	@ (800090c <main+0x128>)
 80008c4:	f000 fc44 	bl	8001150 <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 80008c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008cc:	480f      	ldr	r0, [pc, #60]	@ (800090c <main+0x128>)
 80008ce:	f000 fc3f 	bl	8001150 <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 80008d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008d6:	480d      	ldr	r0, [pc, #52]	@ (800090c <main+0x128>)
 80008d8:	f000 fc3a 	bl	8001150 <HAL_GPIO_TogglePin>
	            counter = 5;
 80008dc:	2305      	movs	r3, #5
 80008de:	60fb      	str	r3, [r7, #12]
	            counter2 = 3;
 80008e0:	2303      	movs	r3, #3
 80008e2:	60bb      	str	r3, [r7, #8]
	        }
	        display7SEG(counter);
 80008e4:	68f8      	ldr	r0, [r7, #12]
 80008e6:	f7ff fc31 	bl	800014c <display7SEG>
	        	  display7SEG2(counter2);
 80008ea:	68b8      	ldr	r0, [r7, #8]
 80008ec:	f7ff fdb4 	bl	8000458 <display7SEG2>
	        counter--;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	3b01      	subs	r3, #1
 80008f4:	60fb      	str	r3, [r7, #12]
	        counter2--;
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	3b01      	subs	r3, #1
 80008fa:	60bb      	str	r3, [r7, #8]
	        count--;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	3b01      	subs	r3, #1
 8000900:	607b      	str	r3, [r7, #4]
	        HAL_Delay(1000);
 8000902:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000906:	f000 f987 	bl	8000c18 <HAL_Delay>
	  if(count == 7){
 800090a:	e79b      	b.n	8000844 <main+0x60>
 800090c:	40010800 	.word	0x40010800

08000910 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b090      	sub	sp, #64	@ 0x40
 8000914:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000916:	f107 0318 	add.w	r3, r7, #24
 800091a:	2228      	movs	r2, #40	@ 0x28
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f001 f80e 	bl	8001940 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
 8000930:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000932:	2302      	movs	r3, #2
 8000934:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000936:	2301      	movs	r3, #1
 8000938:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800093a:	2310      	movs	r3, #16
 800093c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800093e:	2300      	movs	r3, #0
 8000940:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000942:	f107 0318 	add.w	r3, r7, #24
 8000946:	4618      	mov	r0, r3
 8000948:	f000 fc1c 	bl	8001184 <HAL_RCC_OscConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000952:	f000 f86f 	bl	8000a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000956:	230f      	movs	r3, #15
 8000958:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800095a:	2300      	movs	r3, #0
 800095c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800095e:	2300      	movs	r3, #0
 8000960:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000966:	2300      	movs	r3, #0
 8000968:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f000 fe8a 	bl	8001688 <HAL_RCC_ClockConfig>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800097a:	f000 f85b 	bl	8000a34 <Error_Handler>
  }
}
 800097e:	bf00      	nop
 8000980:	3740      	adds	r7, #64	@ 0x40
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098e:	f107 0308 	add.w	r3, r7, #8
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	605a      	str	r2, [r3, #4]
 8000998:	609a      	str	r2, [r3, #8]
 800099a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_GPIO_Init+0xa0>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	4a21      	ldr	r2, [pc, #132]	@ (8000a28 <MX_GPIO_Init+0xa0>)
 80009a2:	f043 0304 	orr.w	r3, r3, #4
 80009a6:	6193      	str	r3, [r2, #24]
 80009a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_GPIO_Init+0xa0>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	f003 0304 	and.w	r3, r3, #4
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_GPIO_Init+0xa0>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a28 <MX_GPIO_Init+0xa0>)
 80009ba:	f043 0308 	orr.w	r3, r3, #8
 80009be:	6193      	str	r3, [r2, #24]
 80009c0:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_GPIO_Init+0xa0>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	f003 0308 	and.w	r3, r3, #8
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin|LED_RED2_Pin
 80009cc:	2200      	movs	r2, #0
 80009ce:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80009d2:	4816      	ldr	r0, [pc, #88]	@ (8000a2c <MX_GPIO_Init+0xa4>)
 80009d4:	f000 fba4 	bl	8001120 <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_10_Pin
 80009d8:	2200      	movs	r2, #0
 80009da:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 80009de:	4814      	ldr	r0, [pc, #80]	@ (8000a30 <MX_GPIO_Init+0xa8>)
 80009e0:	f000 fb9e 	bl	8001120 <HAL_GPIO_WritePin>
                          |SEG_5_Pin|SEG_4_Pin|SEG_3_Pin|SEG_7_Pin
                          |SEG_8_Pin|SEG_9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED_Pin LED_YELLOW_Pin LED_GREEN_Pin LED_RED2_Pin
                           LED_YELLOW2_Pin LED_GREEN2_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin|LED_RED2_Pin
 80009e4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80009e8:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ea:	2301      	movs	r3, #1
 80009ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	2302      	movs	r3, #2
 80009f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f6:	f107 0308 	add.w	r3, r7, #8
 80009fa:	4619      	mov	r1, r3
 80009fc:	480b      	ldr	r0, [pc, #44]	@ (8000a2c <MX_GPIO_Init+0xa4>)
 80009fe:	f000 fa13 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_0_Pin SEG_1_Pin SEG_2_Pin SEG_10_Pin
                           SEG_11_Pin SEG_12_Pin SEG_13_Pin SEG_6_Pin
                           SEG_5_Pin SEG_4_Pin SEG_3_Pin SEG_7_Pin
                           SEG_8_Pin SEG_9_Pin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_10_Pin
 8000a02:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8000a06:	60bb      	str	r3, [r7, #8]
                          |SEG_11_Pin|SEG_12_Pin|SEG_13_Pin|SEG_6_Pin
                          |SEG_5_Pin|SEG_4_Pin|SEG_3_Pin|SEG_7_Pin
                          |SEG_8_Pin|SEG_9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2302      	movs	r3, #2
 8000a12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a14:	f107 0308 	add.w	r3, r7, #8
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <MX_GPIO_Init+0xa8>)
 8000a1c:	f000 fa04 	bl	8000e28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a20:	bf00      	nop
 8000a22:	3718      	adds	r7, #24
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40010800 	.word	0x40010800
 8000a30:	40010c00 	.word	0x40010c00

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <Error_Handler+0x8>

08000a40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a46:	4b15      	ldr	r3, [pc, #84]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a48:	699b      	ldr	r3, [r3, #24]
 8000a4a:	4a14      	ldr	r2, [pc, #80]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	6193      	str	r3, [r2, #24]
 8000a52:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a60:	69db      	ldr	r3, [r3, #28]
 8000a62:	4a0e      	ldr	r2, [pc, #56]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a68:	61d3      	str	r3, [r2, #28]
 8000a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a76:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa0 <HAL_MspInit+0x60>)
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	4a04      	ldr	r2, [pc, #16]	@ (8000aa0 <HAL_MspInit+0x60>)
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a92:	bf00      	nop
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	40010000 	.word	0x40010000

08000aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <NMI_Handler+0x4>

08000aac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <HardFault_Handler+0x4>

08000ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <MemManage_Handler+0x4>

08000abc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <BusFault_Handler+0x4>

08000ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <UsageFault_Handler+0x4>

08000acc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr

08000ae4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bc80      	pop	{r7}
 8000aee:	4770      	bx	lr

08000af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af4:	f000 f874 	bl	8000be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}

08000afc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bc80      	pop	{r7}
 8000b06:	4770      	bx	lr

08000b08 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b08:	f7ff fff8 	bl	8000afc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b0c:	480b      	ldr	r0, [pc, #44]	@ (8000b3c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b0e:	490c      	ldr	r1, [pc, #48]	@ (8000b40 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b10:	4a0c      	ldr	r2, [pc, #48]	@ (8000b44 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b14:	e002      	b.n	8000b1c <LoopCopyDataInit>

08000b16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b1a:	3304      	adds	r3, #4

08000b1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b20:	d3f9      	bcc.n	8000b16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b22:	4a09      	ldr	r2, [pc, #36]	@ (8000b48 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b24:	4c09      	ldr	r4, [pc, #36]	@ (8000b4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b28:	e001      	b.n	8000b2e <LoopFillZerobss>

08000b2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b2c:	3204      	adds	r2, #4

08000b2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b30:	d3fb      	bcc.n	8000b2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b32:	f000 ff0d 	bl	8001950 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b36:	f7ff fe55 	bl	80007e4 <main>
  bx lr
 8000b3a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b40:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b44:	080019dc 	.word	0x080019dc
  ldr r2, =_sbss
 8000b48:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b4c:	2000002c 	.word	0x2000002c

08000b50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b50:	e7fe      	b.n	8000b50 <ADC1_2_IRQHandler>
	...

08000b54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b58:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <HAL_Init+0x28>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a07      	ldr	r2, [pc, #28]	@ (8000b7c <HAL_Init+0x28>)
 8000b5e:	f043 0310 	orr.w	r3, r3, #16
 8000b62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b64:	2003      	movs	r0, #3
 8000b66:	f000 f92b 	bl	8000dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b6a:	200f      	movs	r0, #15
 8000b6c:	f000 f808 	bl	8000b80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b70:	f7ff ff66 	bl	8000a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40022000 	.word	0x40022000

08000b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <HAL_InitTick+0x54>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <HAL_InitTick+0x58>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	4619      	mov	r1, r3
 8000b92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 f935 	bl	8000e0e <HAL_SYSTICK_Config>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	e00e      	b.n	8000bcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b0f      	cmp	r3, #15
 8000bb2:	d80a      	bhi.n	8000bca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	6879      	ldr	r1, [r7, #4]
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bbc:	f000 f90b 	bl	8000dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bc0:	4a06      	ldr	r2, [pc, #24]	@ (8000bdc <HAL_InitTick+0x5c>)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e000      	b.n	8000bcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000000 	.word	0x20000000
 8000bd8:	20000008 	.word	0x20000008
 8000bdc:	20000004 	.word	0x20000004

08000be0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000be4:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <HAL_IncTick+0x1c>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b05      	ldr	r3, [pc, #20]	@ (8000c00 <HAL_IncTick+0x20>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4413      	add	r3, r2
 8000bf0:	4a03      	ldr	r2, [pc, #12]	@ (8000c00 <HAL_IncTick+0x20>)
 8000bf2:	6013      	str	r3, [r2, #0]
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bc80      	pop	{r7}
 8000bfa:	4770      	bx	lr
 8000bfc:	20000008 	.word	0x20000008
 8000c00:	20000028 	.word	0x20000028

08000c04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  return uwTick;
 8000c08:	4b02      	ldr	r3, [pc, #8]	@ (8000c14 <HAL_GetTick+0x10>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr
 8000c14:	20000028 	.word	0x20000028

08000c18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c20:	f7ff fff0 	bl	8000c04 <HAL_GetTick>
 8000c24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c30:	d005      	beq.n	8000c3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c32:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <HAL_Delay+0x44>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	461a      	mov	r2, r3
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c3e:	bf00      	nop
 8000c40:	f7ff ffe0 	bl	8000c04 <HAL_GetTick>
 8000c44:	4602      	mov	r2, r0
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	68fa      	ldr	r2, [r7, #12]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d8f7      	bhi.n	8000c40 <HAL_Delay+0x28>
  {
  }
}
 8000c50:	bf00      	nop
 8000c52:	bf00      	nop
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	20000008 	.word	0x20000008

08000c60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b085      	sub	sp, #20
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c92:	4a04      	ldr	r2, [pc, #16]	@ (8000ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	60d3      	str	r3, [r2, #12]
}
 8000c98:	bf00      	nop
 8000c9a:	3714      	adds	r7, #20
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bc80      	pop	{r7}
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cac:	4b04      	ldr	r3, [pc, #16]	@ (8000cc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	0a1b      	lsrs	r3, r3, #8
 8000cb2:	f003 0307 	and.w	r3, r3, #7
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bc80      	pop	{r7}
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	6039      	str	r1, [r7, #0]
 8000cce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	db0a      	blt.n	8000cee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	490c      	ldr	r1, [pc, #48]	@ (8000d10 <__NVIC_SetPriority+0x4c>)
 8000cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce2:	0112      	lsls	r2, r2, #4
 8000ce4:	b2d2      	uxtb	r2, r2
 8000ce6:	440b      	add	r3, r1
 8000ce8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cec:	e00a      	b.n	8000d04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	4908      	ldr	r1, [pc, #32]	@ (8000d14 <__NVIC_SetPriority+0x50>)
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	f003 030f 	and.w	r3, r3, #15
 8000cfa:	3b04      	subs	r3, #4
 8000cfc:	0112      	lsls	r2, r2, #4
 8000cfe:	b2d2      	uxtb	r2, r2
 8000d00:	440b      	add	r3, r1
 8000d02:	761a      	strb	r2, [r3, #24]
}
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bc80      	pop	{r7}
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	e000e100 	.word	0xe000e100
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b089      	sub	sp, #36	@ 0x24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	f003 0307 	and.w	r3, r3, #7
 8000d2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d2c:	69fb      	ldr	r3, [r7, #28]
 8000d2e:	f1c3 0307 	rsb	r3, r3, #7
 8000d32:	2b04      	cmp	r3, #4
 8000d34:	bf28      	it	cs
 8000d36:	2304      	movcs	r3, #4
 8000d38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	3304      	adds	r3, #4
 8000d3e:	2b06      	cmp	r3, #6
 8000d40:	d902      	bls.n	8000d48 <NVIC_EncodePriority+0x30>
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	3b03      	subs	r3, #3
 8000d46:	e000      	b.n	8000d4a <NVIC_EncodePriority+0x32>
 8000d48:	2300      	movs	r3, #0
 8000d4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d50:	69bb      	ldr	r3, [r7, #24]
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	43da      	mvns	r2, r3
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	401a      	ands	r2, r3
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d60:	f04f 31ff 	mov.w	r1, #4294967295
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6a:	43d9      	mvns	r1, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d70:	4313      	orrs	r3, r2
         );
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3724      	adds	r7, #36	@ 0x24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d8c:	d301      	bcc.n	8000d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e00f      	b.n	8000db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d92:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <SysTick_Config+0x40>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000da0:	f7ff ff90 	bl	8000cc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da4:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <SysTick_Config+0x40>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000daa:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <SysTick_Config+0x40>)
 8000dac:	2207      	movs	r2, #7
 8000dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	e000e010 	.word	0xe000e010

08000dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ff49 	bl	8000c60 <__NVIC_SetPriorityGrouping>
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b086      	sub	sp, #24
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	4603      	mov	r3, r0
 8000dde:	60b9      	str	r1, [r7, #8]
 8000de0:	607a      	str	r2, [r7, #4]
 8000de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de8:	f7ff ff5e 	bl	8000ca8 <__NVIC_GetPriorityGrouping>
 8000dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	68b9      	ldr	r1, [r7, #8]
 8000df2:	6978      	ldr	r0, [r7, #20]
 8000df4:	f7ff ff90 	bl	8000d18 <NVIC_EncodePriority>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff ff5f 	bl	8000cc4 <__NVIC_SetPriority>
}
 8000e06:	bf00      	nop
 8000e08:	3718      	adds	r7, #24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b082      	sub	sp, #8
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff ffb0 	bl	8000d7c <SysTick_Config>
 8000e1c:	4603      	mov	r3, r0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b08b      	sub	sp, #44	@ 0x2c
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e32:	2300      	movs	r3, #0
 8000e34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e36:	2300      	movs	r3, #0
 8000e38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e3a:	e161      	b.n	8001100 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	69fa      	ldr	r2, [r7, #28]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	f040 8150 	bne.w	80010fa <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	4a97      	ldr	r2, [pc, #604]	@ (80010bc <HAL_GPIO_Init+0x294>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d05e      	beq.n	8000f22 <HAL_GPIO_Init+0xfa>
 8000e64:	4a95      	ldr	r2, [pc, #596]	@ (80010bc <HAL_GPIO_Init+0x294>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d875      	bhi.n	8000f56 <HAL_GPIO_Init+0x12e>
 8000e6a:	4a95      	ldr	r2, [pc, #596]	@ (80010c0 <HAL_GPIO_Init+0x298>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d058      	beq.n	8000f22 <HAL_GPIO_Init+0xfa>
 8000e70:	4a93      	ldr	r2, [pc, #588]	@ (80010c0 <HAL_GPIO_Init+0x298>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d86f      	bhi.n	8000f56 <HAL_GPIO_Init+0x12e>
 8000e76:	4a93      	ldr	r2, [pc, #588]	@ (80010c4 <HAL_GPIO_Init+0x29c>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d052      	beq.n	8000f22 <HAL_GPIO_Init+0xfa>
 8000e7c:	4a91      	ldr	r2, [pc, #580]	@ (80010c4 <HAL_GPIO_Init+0x29c>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d869      	bhi.n	8000f56 <HAL_GPIO_Init+0x12e>
 8000e82:	4a91      	ldr	r2, [pc, #580]	@ (80010c8 <HAL_GPIO_Init+0x2a0>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d04c      	beq.n	8000f22 <HAL_GPIO_Init+0xfa>
 8000e88:	4a8f      	ldr	r2, [pc, #572]	@ (80010c8 <HAL_GPIO_Init+0x2a0>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d863      	bhi.n	8000f56 <HAL_GPIO_Init+0x12e>
 8000e8e:	4a8f      	ldr	r2, [pc, #572]	@ (80010cc <HAL_GPIO_Init+0x2a4>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d046      	beq.n	8000f22 <HAL_GPIO_Init+0xfa>
 8000e94:	4a8d      	ldr	r2, [pc, #564]	@ (80010cc <HAL_GPIO_Init+0x2a4>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d85d      	bhi.n	8000f56 <HAL_GPIO_Init+0x12e>
 8000e9a:	2b12      	cmp	r3, #18
 8000e9c:	d82a      	bhi.n	8000ef4 <HAL_GPIO_Init+0xcc>
 8000e9e:	2b12      	cmp	r3, #18
 8000ea0:	d859      	bhi.n	8000f56 <HAL_GPIO_Init+0x12e>
 8000ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ea8 <HAL_GPIO_Init+0x80>)
 8000ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea8:	08000f23 	.word	0x08000f23
 8000eac:	08000efd 	.word	0x08000efd
 8000eb0:	08000f0f 	.word	0x08000f0f
 8000eb4:	08000f51 	.word	0x08000f51
 8000eb8:	08000f57 	.word	0x08000f57
 8000ebc:	08000f57 	.word	0x08000f57
 8000ec0:	08000f57 	.word	0x08000f57
 8000ec4:	08000f57 	.word	0x08000f57
 8000ec8:	08000f57 	.word	0x08000f57
 8000ecc:	08000f57 	.word	0x08000f57
 8000ed0:	08000f57 	.word	0x08000f57
 8000ed4:	08000f57 	.word	0x08000f57
 8000ed8:	08000f57 	.word	0x08000f57
 8000edc:	08000f57 	.word	0x08000f57
 8000ee0:	08000f57 	.word	0x08000f57
 8000ee4:	08000f57 	.word	0x08000f57
 8000ee8:	08000f57 	.word	0x08000f57
 8000eec:	08000f05 	.word	0x08000f05
 8000ef0:	08000f19 	.word	0x08000f19
 8000ef4:	4a76      	ldr	r2, [pc, #472]	@ (80010d0 <HAL_GPIO_Init+0x2a8>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d013      	beq.n	8000f22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000efa:	e02c      	b.n	8000f56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	623b      	str	r3, [r7, #32]
          break;
 8000f02:	e029      	b.n	8000f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	3304      	adds	r3, #4
 8000f0a:	623b      	str	r3, [r7, #32]
          break;
 8000f0c:	e024      	b.n	8000f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	3308      	adds	r3, #8
 8000f14:	623b      	str	r3, [r7, #32]
          break;
 8000f16:	e01f      	b.n	8000f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	330c      	adds	r3, #12
 8000f1e:	623b      	str	r3, [r7, #32]
          break;
 8000f20:	e01a      	b.n	8000f58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d102      	bne.n	8000f30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	623b      	str	r3, [r7, #32]
          break;
 8000f2e:	e013      	b.n	8000f58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d105      	bne.n	8000f44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f38:	2308      	movs	r3, #8
 8000f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	69fa      	ldr	r2, [r7, #28]
 8000f40:	611a      	str	r2, [r3, #16]
          break;
 8000f42:	e009      	b.n	8000f58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f44:	2308      	movs	r3, #8
 8000f46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	69fa      	ldr	r2, [r7, #28]
 8000f4c:	615a      	str	r2, [r3, #20]
          break;
 8000f4e:	e003      	b.n	8000f58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f50:	2300      	movs	r3, #0
 8000f52:	623b      	str	r3, [r7, #32]
          break;
 8000f54:	e000      	b.n	8000f58 <HAL_GPIO_Init+0x130>
          break;
 8000f56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f58:	69bb      	ldr	r3, [r7, #24]
 8000f5a:	2bff      	cmp	r3, #255	@ 0xff
 8000f5c:	d801      	bhi.n	8000f62 <HAL_GPIO_Init+0x13a>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	e001      	b.n	8000f66 <HAL_GPIO_Init+0x13e>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3304      	adds	r3, #4
 8000f66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	2bff      	cmp	r3, #255	@ 0xff
 8000f6c:	d802      	bhi.n	8000f74 <HAL_GPIO_Init+0x14c>
 8000f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	e002      	b.n	8000f7a <HAL_GPIO_Init+0x152>
 8000f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f76:	3b08      	subs	r3, #8
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	210f      	movs	r1, #15
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	fa01 f303 	lsl.w	r3, r1, r3
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	401a      	ands	r2, r3
 8000f8c:	6a39      	ldr	r1, [r7, #32]
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	fa01 f303 	lsl.w	r3, r1, r3
 8000f94:	431a      	orrs	r2, r3
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f000 80a9 	beq.w	80010fa <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fa8:	4b4a      	ldr	r3, [pc, #296]	@ (80010d4 <HAL_GPIO_Init+0x2ac>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a49      	ldr	r2, [pc, #292]	@ (80010d4 <HAL_GPIO_Init+0x2ac>)
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b47      	ldr	r3, [pc, #284]	@ (80010d4 <HAL_GPIO_Init+0x2ac>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0301 	and.w	r3, r3, #1
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000fc0:	4a45      	ldr	r2, [pc, #276]	@ (80010d8 <HAL_GPIO_Init+0x2b0>)
 8000fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc4:	089b      	lsrs	r3, r3, #2
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	220f      	movs	r2, #15
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	68fa      	ldr	r2, [r7, #12]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4a3d      	ldr	r2, [pc, #244]	@ (80010dc <HAL_GPIO_Init+0x2b4>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d00d      	beq.n	8001008 <HAL_GPIO_Init+0x1e0>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4a3c      	ldr	r2, [pc, #240]	@ (80010e0 <HAL_GPIO_Init+0x2b8>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d007      	beq.n	8001004 <HAL_GPIO_Init+0x1dc>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a3b      	ldr	r2, [pc, #236]	@ (80010e4 <HAL_GPIO_Init+0x2bc>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d101      	bne.n	8001000 <HAL_GPIO_Init+0x1d8>
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	e004      	b.n	800100a <HAL_GPIO_Init+0x1e2>
 8001000:	2303      	movs	r3, #3
 8001002:	e002      	b.n	800100a <HAL_GPIO_Init+0x1e2>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <HAL_GPIO_Init+0x1e2>
 8001008:	2300      	movs	r3, #0
 800100a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800100c:	f002 0203 	and.w	r2, r2, #3
 8001010:	0092      	lsls	r2, r2, #2
 8001012:	4093      	lsls	r3, r2
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	4313      	orrs	r3, r2
 8001018:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800101a:	492f      	ldr	r1, [pc, #188]	@ (80010d8 <HAL_GPIO_Init+0x2b0>)
 800101c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101e:	089b      	lsrs	r3, r3, #2
 8001020:	3302      	adds	r3, #2
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001030:	2b00      	cmp	r3, #0
 8001032:	d006      	beq.n	8001042 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001034:	4b2c      	ldr	r3, [pc, #176]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 8001036:	689a      	ldr	r2, [r3, #8]
 8001038:	492b      	ldr	r1, [pc, #172]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 800103a:	69bb      	ldr	r3, [r7, #24]
 800103c:	4313      	orrs	r3, r2
 800103e:	608b      	str	r3, [r1, #8]
 8001040:	e006      	b.n	8001050 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001042:	4b29      	ldr	r3, [pc, #164]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 8001044:	689a      	ldr	r2, [r3, #8]
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	43db      	mvns	r3, r3
 800104a:	4927      	ldr	r1, [pc, #156]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 800104c:	4013      	ands	r3, r2
 800104e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d006      	beq.n	800106a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800105c:	4b22      	ldr	r3, [pc, #136]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 800105e:	68da      	ldr	r2, [r3, #12]
 8001060:	4921      	ldr	r1, [pc, #132]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	4313      	orrs	r3, r2
 8001066:	60cb      	str	r3, [r1, #12]
 8001068:	e006      	b.n	8001078 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800106a:	4b1f      	ldr	r3, [pc, #124]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 800106c:	68da      	ldr	r2, [r3, #12]
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	43db      	mvns	r3, r3
 8001072:	491d      	ldr	r1, [pc, #116]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 8001074:	4013      	ands	r3, r2
 8001076:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001080:	2b00      	cmp	r3, #0
 8001082:	d006      	beq.n	8001092 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001084:	4b18      	ldr	r3, [pc, #96]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 8001086:	685a      	ldr	r2, [r3, #4]
 8001088:	4917      	ldr	r1, [pc, #92]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	4313      	orrs	r3, r2
 800108e:	604b      	str	r3, [r1, #4]
 8001090:	e006      	b.n	80010a0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001092:	4b15      	ldr	r3, [pc, #84]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	43db      	mvns	r3, r3
 800109a:	4913      	ldr	r1, [pc, #76]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 800109c:	4013      	ands	r3, r2
 800109e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d01f      	beq.n	80010ec <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80010ac:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	490d      	ldr	r1, [pc, #52]	@ (80010e8 <HAL_GPIO_Init+0x2c0>)
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	600b      	str	r3, [r1, #0]
 80010b8:	e01f      	b.n	80010fa <HAL_GPIO_Init+0x2d2>
 80010ba:	bf00      	nop
 80010bc:	10320000 	.word	0x10320000
 80010c0:	10310000 	.word	0x10310000
 80010c4:	10220000 	.word	0x10220000
 80010c8:	10210000 	.word	0x10210000
 80010cc:	10120000 	.word	0x10120000
 80010d0:	10110000 	.word	0x10110000
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40010000 	.word	0x40010000
 80010dc:	40010800 	.word	0x40010800
 80010e0:	40010c00 	.word	0x40010c00
 80010e4:	40011000 	.word	0x40011000
 80010e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80010ec:	4b0b      	ldr	r3, [pc, #44]	@ (800111c <HAL_GPIO_Init+0x2f4>)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	43db      	mvns	r3, r3
 80010f4:	4909      	ldr	r1, [pc, #36]	@ (800111c <HAL_GPIO_Init+0x2f4>)
 80010f6:	4013      	ands	r3, r2
 80010f8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80010fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fc:	3301      	adds	r3, #1
 80010fe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001106:	fa22 f303 	lsr.w	r3, r2, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	f47f ae96 	bne.w	8000e3c <HAL_GPIO_Init+0x14>
  }
}
 8001110:	bf00      	nop
 8001112:	bf00      	nop
 8001114:	372c      	adds	r7, #44	@ 0x2c
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr
 800111c:	40010400 	.word	0x40010400

08001120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
 800112c:	4613      	mov	r3, r2
 800112e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001130:	787b      	ldrb	r3, [r7, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001136:	887a      	ldrh	r2, [r7, #2]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800113c:	e003      	b.n	8001146 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800113e:	887b      	ldrh	r3, [r7, #2]
 8001140:	041a      	lsls	r2, r3, #16
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	611a      	str	r2, [r3, #16]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001162:	887a      	ldrh	r2, [r7, #2]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4013      	ands	r3, r2
 8001168:	041a      	lsls	r2, r3, #16
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	43d9      	mvns	r1, r3
 800116e:	887b      	ldrh	r3, [r7, #2]
 8001170:	400b      	ands	r3, r1
 8001172:	431a      	orrs	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	611a      	str	r2, [r3, #16]
}
 8001178:	bf00      	nop
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
	...

08001184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e272      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f000 8087 	beq.w	80012b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011a4:	4b92      	ldr	r3, [pc, #584]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f003 030c 	and.w	r3, r3, #12
 80011ac:	2b04      	cmp	r3, #4
 80011ae:	d00c      	beq.n	80011ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011b0:	4b8f      	ldr	r3, [pc, #572]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f003 030c 	and.w	r3, r3, #12
 80011b8:	2b08      	cmp	r3, #8
 80011ba:	d112      	bne.n	80011e2 <HAL_RCC_OscConfig+0x5e>
 80011bc:	4b8c      	ldr	r3, [pc, #560]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011c8:	d10b      	bne.n	80011e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ca:	4b89      	ldr	r3, [pc, #548]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d06c      	beq.n	80012b0 <HAL_RCC_OscConfig+0x12c>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d168      	bne.n	80012b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e24c      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011ea:	d106      	bne.n	80011fa <HAL_RCC_OscConfig+0x76>
 80011ec:	4b80      	ldr	r3, [pc, #512]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a7f      	ldr	r2, [pc, #508]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80011f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011f6:	6013      	str	r3, [r2, #0]
 80011f8:	e02e      	b.n	8001258 <HAL_RCC_OscConfig+0xd4>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10c      	bne.n	800121c <HAL_RCC_OscConfig+0x98>
 8001202:	4b7b      	ldr	r3, [pc, #492]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a7a      	ldr	r2, [pc, #488]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001208:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800120c:	6013      	str	r3, [r2, #0]
 800120e:	4b78      	ldr	r3, [pc, #480]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a77      	ldr	r2, [pc, #476]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001214:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001218:	6013      	str	r3, [r2, #0]
 800121a:	e01d      	b.n	8001258 <HAL_RCC_OscConfig+0xd4>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001224:	d10c      	bne.n	8001240 <HAL_RCC_OscConfig+0xbc>
 8001226:	4b72      	ldr	r3, [pc, #456]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a71      	ldr	r2, [pc, #452]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 800122c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001230:	6013      	str	r3, [r2, #0]
 8001232:	4b6f      	ldr	r3, [pc, #444]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a6e      	ldr	r2, [pc, #440]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	e00b      	b.n	8001258 <HAL_RCC_OscConfig+0xd4>
 8001240:	4b6b      	ldr	r3, [pc, #428]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a6a      	ldr	r2, [pc, #424]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001246:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800124a:	6013      	str	r3, [r2, #0]
 800124c:	4b68      	ldr	r3, [pc, #416]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a67      	ldr	r2, [pc, #412]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001256:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d013      	beq.n	8001288 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001260:	f7ff fcd0 	bl	8000c04 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001268:	f7ff fccc 	bl	8000c04 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b64      	cmp	r3, #100	@ 0x64
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e200      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127a:	4b5d      	ldr	r3, [pc, #372]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0f0      	beq.n	8001268 <HAL_RCC_OscConfig+0xe4>
 8001286:	e014      	b.n	80012b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001288:	f7ff fcbc 	bl	8000c04 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001290:	f7ff fcb8 	bl	8000c04 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b64      	cmp	r3, #100	@ 0x64
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e1ec      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012a2:	4b53      	ldr	r3, [pc, #332]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1f0      	bne.n	8001290 <HAL_RCC_OscConfig+0x10c>
 80012ae:	e000      	b.n	80012b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d063      	beq.n	8001386 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012be:	4b4c      	ldr	r3, [pc, #304]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 030c 	and.w	r3, r3, #12
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d00b      	beq.n	80012e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012ca:	4b49      	ldr	r3, [pc, #292]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f003 030c 	and.w	r3, r3, #12
 80012d2:	2b08      	cmp	r3, #8
 80012d4:	d11c      	bne.n	8001310 <HAL_RCC_OscConfig+0x18c>
 80012d6:	4b46      	ldr	r3, [pc, #280]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d116      	bne.n	8001310 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012e2:	4b43      	ldr	r3, [pc, #268]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d005      	beq.n	80012fa <HAL_RCC_OscConfig+0x176>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d001      	beq.n	80012fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e1c0      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012fa:	4b3d      	ldr	r3, [pc, #244]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	00db      	lsls	r3, r3, #3
 8001308:	4939      	ldr	r1, [pc, #228]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 800130a:	4313      	orrs	r3, r2
 800130c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130e:	e03a      	b.n	8001386 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d020      	beq.n	800135a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001318:	4b36      	ldr	r3, [pc, #216]	@ (80013f4 <HAL_RCC_OscConfig+0x270>)
 800131a:	2201      	movs	r2, #1
 800131c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131e:	f7ff fc71 	bl	8000c04 <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001324:	e008      	b.n	8001338 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001326:	f7ff fc6d 	bl	8000c04 <HAL_GetTick>
 800132a:	4602      	mov	r2, r0
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	2b02      	cmp	r3, #2
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e1a1      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001338:	4b2d      	ldr	r3, [pc, #180]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0302 	and.w	r3, r3, #2
 8001340:	2b00      	cmp	r3, #0
 8001342:	d0f0      	beq.n	8001326 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001344:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	695b      	ldr	r3, [r3, #20]
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	4927      	ldr	r1, [pc, #156]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 8001354:	4313      	orrs	r3, r2
 8001356:	600b      	str	r3, [r1, #0]
 8001358:	e015      	b.n	8001386 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800135a:	4b26      	ldr	r3, [pc, #152]	@ (80013f4 <HAL_RCC_OscConfig+0x270>)
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001360:	f7ff fc50 	bl	8000c04 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001368:	f7ff fc4c 	bl	8000c04 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e180      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800137a:	4b1d      	ldr	r3, [pc, #116]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f0      	bne.n	8001368 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0308 	and.w	r3, r3, #8
 800138e:	2b00      	cmp	r3, #0
 8001390:	d03a      	beq.n	8001408 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d019      	beq.n	80013ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800139a:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <HAL_RCC_OscConfig+0x274>)
 800139c:	2201      	movs	r2, #1
 800139e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a0:	f7ff fc30 	bl	8000c04 <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013a6:	e008      	b.n	80013ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013a8:	f7ff fc2c 	bl	8000c04 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e160      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ba:	4b0d      	ldr	r3, [pc, #52]	@ (80013f0 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d0f0      	beq.n	80013a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013c6:	2001      	movs	r0, #1
 80013c8:	f000 fa9c 	bl	8001904 <RCC_Delay>
 80013cc:	e01c      	b.n	8001408 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ce:	4b0a      	ldr	r3, [pc, #40]	@ (80013f8 <HAL_RCC_OscConfig+0x274>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d4:	f7ff fc16 	bl	8000c04 <HAL_GetTick>
 80013d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013da:	e00f      	b.n	80013fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013dc:	f7ff fc12 	bl	8000c04 <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d908      	bls.n	80013fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e146      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
 80013ee:	bf00      	nop
 80013f0:	40021000 	.word	0x40021000
 80013f4:	42420000 	.word	0x42420000
 80013f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013fc:	4b92      	ldr	r3, [pc, #584]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80013fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001400:	f003 0302 	and.w	r3, r3, #2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1e9      	bne.n	80013dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	2b00      	cmp	r3, #0
 8001412:	f000 80a6 	beq.w	8001562 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001416:	2300      	movs	r3, #0
 8001418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800141a:	4b8b      	ldr	r3, [pc, #556]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d10d      	bne.n	8001442 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001426:	4b88      	ldr	r3, [pc, #544]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	4a87      	ldr	r2, [pc, #540]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 800142c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001430:	61d3      	str	r3, [r2, #28]
 8001432:	4b85      	ldr	r3, [pc, #532]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800143e:	2301      	movs	r3, #1
 8001440:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001442:	4b82      	ldr	r3, [pc, #520]	@ (800164c <HAL_RCC_OscConfig+0x4c8>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800144a:	2b00      	cmp	r3, #0
 800144c:	d118      	bne.n	8001480 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800144e:	4b7f      	ldr	r3, [pc, #508]	@ (800164c <HAL_RCC_OscConfig+0x4c8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a7e      	ldr	r2, [pc, #504]	@ (800164c <HAL_RCC_OscConfig+0x4c8>)
 8001454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001458:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800145a:	f7ff fbd3 	bl	8000c04 <HAL_GetTick>
 800145e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001460:	e008      	b.n	8001474 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001462:	f7ff fbcf 	bl	8000c04 <HAL_GetTick>
 8001466:	4602      	mov	r2, r0
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	2b64      	cmp	r3, #100	@ 0x64
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e103      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001474:	4b75      	ldr	r3, [pc, #468]	@ (800164c <HAL_RCC_OscConfig+0x4c8>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800147c:	2b00      	cmp	r3, #0
 800147e:	d0f0      	beq.n	8001462 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d106      	bne.n	8001496 <HAL_RCC_OscConfig+0x312>
 8001488:	4b6f      	ldr	r3, [pc, #444]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	4a6e      	ldr	r2, [pc, #440]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	6213      	str	r3, [r2, #32]
 8001494:	e02d      	b.n	80014f2 <HAL_RCC_OscConfig+0x36e>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d10c      	bne.n	80014b8 <HAL_RCC_OscConfig+0x334>
 800149e:	4b6a      	ldr	r3, [pc, #424]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014a0:	6a1b      	ldr	r3, [r3, #32]
 80014a2:	4a69      	ldr	r2, [pc, #420]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014a4:	f023 0301 	bic.w	r3, r3, #1
 80014a8:	6213      	str	r3, [r2, #32]
 80014aa:	4b67      	ldr	r3, [pc, #412]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014ac:	6a1b      	ldr	r3, [r3, #32]
 80014ae:	4a66      	ldr	r2, [pc, #408]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014b0:	f023 0304 	bic.w	r3, r3, #4
 80014b4:	6213      	str	r3, [r2, #32]
 80014b6:	e01c      	b.n	80014f2 <HAL_RCC_OscConfig+0x36e>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	2b05      	cmp	r3, #5
 80014be:	d10c      	bne.n	80014da <HAL_RCC_OscConfig+0x356>
 80014c0:	4b61      	ldr	r3, [pc, #388]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	4a60      	ldr	r2, [pc, #384]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014c6:	f043 0304 	orr.w	r3, r3, #4
 80014ca:	6213      	str	r3, [r2, #32]
 80014cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014ce:	6a1b      	ldr	r3, [r3, #32]
 80014d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6213      	str	r3, [r2, #32]
 80014d8:	e00b      	b.n	80014f2 <HAL_RCC_OscConfig+0x36e>
 80014da:	4b5b      	ldr	r3, [pc, #364]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	4a5a      	ldr	r2, [pc, #360]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014e0:	f023 0301 	bic.w	r3, r3, #1
 80014e4:	6213      	str	r3, [r2, #32]
 80014e6:	4b58      	ldr	r3, [pc, #352]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014e8:	6a1b      	ldr	r3, [r3, #32]
 80014ea:	4a57      	ldr	r2, [pc, #348]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80014ec:	f023 0304 	bic.w	r3, r3, #4
 80014f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d015      	beq.n	8001526 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fa:	f7ff fb83 	bl	8000c04 <HAL_GetTick>
 80014fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001500:	e00a      	b.n	8001518 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001502:	f7ff fb7f 	bl	8000c04 <HAL_GetTick>
 8001506:	4602      	mov	r2, r0
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001510:	4293      	cmp	r3, r2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e0b1      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001518:	4b4b      	ldr	r3, [pc, #300]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 800151a:	6a1b      	ldr	r3, [r3, #32]
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d0ee      	beq.n	8001502 <HAL_RCC_OscConfig+0x37e>
 8001524:	e014      	b.n	8001550 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001526:	f7ff fb6d 	bl	8000c04 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800152c:	e00a      	b.n	8001544 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800152e:	f7ff fb69 	bl	8000c04 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	f241 3288 	movw	r2, #5000	@ 0x1388
 800153c:	4293      	cmp	r3, r2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e09b      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001544:	4b40      	ldr	r3, [pc, #256]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 8001546:	6a1b      	ldr	r3, [r3, #32]
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1ee      	bne.n	800152e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001550:	7dfb      	ldrb	r3, [r7, #23]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d105      	bne.n	8001562 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001556:	4b3c      	ldr	r3, [pc, #240]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	4a3b      	ldr	r2, [pc, #236]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 800155c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001560:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	2b00      	cmp	r3, #0
 8001568:	f000 8087 	beq.w	800167a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800156c:	4b36      	ldr	r3, [pc, #216]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 030c 	and.w	r3, r3, #12
 8001574:	2b08      	cmp	r3, #8
 8001576:	d061      	beq.n	800163c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	69db      	ldr	r3, [r3, #28]
 800157c:	2b02      	cmp	r3, #2
 800157e:	d146      	bne.n	800160e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001580:	4b33      	ldr	r3, [pc, #204]	@ (8001650 <HAL_RCC_OscConfig+0x4cc>)
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001586:	f7ff fb3d 	bl	8000c04 <HAL_GetTick>
 800158a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800158c:	e008      	b.n	80015a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800158e:	f7ff fb39 	bl	8000c04 <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e06d      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015a0:	4b29      	ldr	r3, [pc, #164]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1f0      	bne.n	800158e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6a1b      	ldr	r3, [r3, #32]
 80015b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015b4:	d108      	bne.n	80015c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015b6:	4b24      	ldr	r3, [pc, #144]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	4921      	ldr	r1, [pc, #132]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80015c4:	4313      	orrs	r3, r2
 80015c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a19      	ldr	r1, [r3, #32]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d8:	430b      	orrs	r3, r1
 80015da:	491b      	ldr	r1, [pc, #108]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 80015dc:	4313      	orrs	r3, r2
 80015de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001650 <HAL_RCC_OscConfig+0x4cc>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e6:	f7ff fb0d 	bl	8000c04 <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ee:	f7ff fb09 	bl	8000c04 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e03d      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001600:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0f0      	beq.n	80015ee <HAL_RCC_OscConfig+0x46a>
 800160c:	e035      	b.n	800167a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <HAL_RCC_OscConfig+0x4cc>)
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001614:	f7ff faf6 	bl	8000c04 <HAL_GetTick>
 8001618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800161a:	e008      	b.n	800162e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800161c:	f7ff faf2 	bl	8000c04 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	2b02      	cmp	r3, #2
 8001628:	d901      	bls.n	800162e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800162a:	2303      	movs	r3, #3
 800162c:	e026      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800162e:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_RCC_OscConfig+0x4c4>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1f0      	bne.n	800161c <HAL_RCC_OscConfig+0x498>
 800163a:	e01e      	b.n	800167a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	69db      	ldr	r3, [r3, #28]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d107      	bne.n	8001654 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e019      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
 8001648:	40021000 	.word	0x40021000
 800164c:	40007000 	.word	0x40007000
 8001650:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001654:	4b0b      	ldr	r3, [pc, #44]	@ (8001684 <HAL_RCC_OscConfig+0x500>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	429a      	cmp	r2, r3
 8001666:	d106      	bne.n	8001676 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001672:	429a      	cmp	r2, r3
 8001674:	d001      	beq.n	800167a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e000      	b.n	800167c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40021000 	.word	0x40021000

08001688 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d101      	bne.n	800169c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e0d0      	b.n	800183e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800169c:	4b6a      	ldr	r3, [pc, #424]	@ (8001848 <HAL_RCC_ClockConfig+0x1c0>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0307 	and.w	r3, r3, #7
 80016a4:	683a      	ldr	r2, [r7, #0]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d910      	bls.n	80016cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016aa:	4b67      	ldr	r3, [pc, #412]	@ (8001848 <HAL_RCC_ClockConfig+0x1c0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f023 0207 	bic.w	r2, r3, #7
 80016b2:	4965      	ldr	r1, [pc, #404]	@ (8001848 <HAL_RCC_ClockConfig+0x1c0>)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ba:	4b63      	ldr	r3, [pc, #396]	@ (8001848 <HAL_RCC_ClockConfig+0x1c0>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0307 	and.w	r3, r3, #7
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d001      	beq.n	80016cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e0b8      	b.n	800183e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d020      	beq.n	800171a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0304 	and.w	r3, r3, #4
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d005      	beq.n	80016f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016e4:	4b59      	ldr	r3, [pc, #356]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	4a58      	ldr	r2, [pc, #352]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 80016ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80016ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0308 	and.w	r3, r3, #8
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016fc:	4b53      	ldr	r3, [pc, #332]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	4a52      	ldr	r2, [pc, #328]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001702:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001706:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001708:	4b50      	ldr	r3, [pc, #320]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	494d      	ldr	r1, [pc, #308]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001716:	4313      	orrs	r3, r2
 8001718:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	2b00      	cmp	r3, #0
 8001724:	d040      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d107      	bne.n	800173e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172e:	4b47      	ldr	r3, [pc, #284]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d115      	bne.n	8001766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e07f      	b.n	800183e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b02      	cmp	r3, #2
 8001744:	d107      	bne.n	8001756 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001746:	4b41      	ldr	r3, [pc, #260]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d109      	bne.n	8001766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e073      	b.n	800183e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001756:	4b3d      	ldr	r3, [pc, #244]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d101      	bne.n	8001766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e06b      	b.n	800183e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001766:	4b39      	ldr	r3, [pc, #228]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f023 0203 	bic.w	r2, r3, #3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	4936      	ldr	r1, [pc, #216]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001774:	4313      	orrs	r3, r2
 8001776:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001778:	f7ff fa44 	bl	8000c04 <HAL_GetTick>
 800177c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800177e:	e00a      	b.n	8001796 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001780:	f7ff fa40 	bl	8000c04 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800178e:	4293      	cmp	r3, r2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e053      	b.n	800183e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001796:	4b2d      	ldr	r3, [pc, #180]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f003 020c 	and.w	r2, r3, #12
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d1eb      	bne.n	8001780 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017a8:	4b27      	ldr	r3, [pc, #156]	@ (8001848 <HAL_RCC_ClockConfig+0x1c0>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d210      	bcs.n	80017d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b6:	4b24      	ldr	r3, [pc, #144]	@ (8001848 <HAL_RCC_ClockConfig+0x1c0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f023 0207 	bic.w	r2, r3, #7
 80017be:	4922      	ldr	r1, [pc, #136]	@ (8001848 <HAL_RCC_ClockConfig+0x1c0>)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c6:	4b20      	ldr	r3, [pc, #128]	@ (8001848 <HAL_RCC_ClockConfig+0x1c0>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d001      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e032      	b.n	800183e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d008      	beq.n	80017f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017e4:	4b19      	ldr	r3, [pc, #100]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	4916      	ldr	r1, [pc, #88]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d009      	beq.n	8001816 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001802:	4b12      	ldr	r3, [pc, #72]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	691b      	ldr	r3, [r3, #16]
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	490e      	ldr	r1, [pc, #56]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 8001812:	4313      	orrs	r3, r2
 8001814:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001816:	f000 f821 	bl	800185c <HAL_RCC_GetSysClockFreq>
 800181a:	4602      	mov	r2, r0
 800181c:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <HAL_RCC_ClockConfig+0x1c4>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	091b      	lsrs	r3, r3, #4
 8001822:	f003 030f 	and.w	r3, r3, #15
 8001826:	490a      	ldr	r1, [pc, #40]	@ (8001850 <HAL_RCC_ClockConfig+0x1c8>)
 8001828:	5ccb      	ldrb	r3, [r1, r3]
 800182a:	fa22 f303 	lsr.w	r3, r2, r3
 800182e:	4a09      	ldr	r2, [pc, #36]	@ (8001854 <HAL_RCC_ClockConfig+0x1cc>)
 8001830:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001832:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <HAL_RCC_ClockConfig+0x1d0>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff f9a2 	bl	8000b80 <HAL_InitTick>

  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40022000 	.word	0x40022000
 800184c:	40021000 	.word	0x40021000
 8001850:	080019b0 	.word	0x080019b0
 8001854:	20000000 	.word	0x20000000
 8001858:	20000004 	.word	0x20000004

0800185c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800185c:	b480      	push	{r7}
 800185e:	b087      	sub	sp, #28
 8001860:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001862:	2300      	movs	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	2300      	movs	r3, #0
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	2300      	movs	r3, #0
 8001870:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001876:	4b1e      	ldr	r3, [pc, #120]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f003 030c 	and.w	r3, r3, #12
 8001882:	2b04      	cmp	r3, #4
 8001884:	d002      	beq.n	800188c <HAL_RCC_GetSysClockFreq+0x30>
 8001886:	2b08      	cmp	r3, #8
 8001888:	d003      	beq.n	8001892 <HAL_RCC_GetSysClockFreq+0x36>
 800188a:	e027      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800188c:	4b19      	ldr	r3, [pc, #100]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800188e:	613b      	str	r3, [r7, #16]
      break;
 8001890:	e027      	b.n	80018e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	0c9b      	lsrs	r3, r3, #18
 8001896:	f003 030f 	and.w	r3, r3, #15
 800189a:	4a17      	ldr	r2, [pc, #92]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800189c:	5cd3      	ldrb	r3, [r2, r3]
 800189e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d010      	beq.n	80018cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018aa:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	0c5b      	lsrs	r3, r3, #17
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	4a11      	ldr	r2, [pc, #68]	@ (80018fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80018b6:	5cd3      	ldrb	r3, [r2, r3]
 80018b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a0d      	ldr	r2, [pc, #52]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80018be:	fb03 f202 	mul.w	r2, r3, r2
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	e004      	b.n	80018d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001900 <HAL_RCC_GetSysClockFreq+0xa4>)
 80018d0:	fb02 f303 	mul.w	r3, r2, r3
 80018d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	613b      	str	r3, [r7, #16]
      break;
 80018da:	e002      	b.n	80018e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80018de:	613b      	str	r3, [r7, #16]
      break;
 80018e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018e2:	693b      	ldr	r3, [r7, #16]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	371c      	adds	r7, #28
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bc80      	pop	{r7}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	40021000 	.word	0x40021000
 80018f4:	007a1200 	.word	0x007a1200
 80018f8:	080019c0 	.word	0x080019c0
 80018fc:	080019d0 	.word	0x080019d0
 8001900:	003d0900 	.word	0x003d0900

08001904 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800190c:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <RCC_Delay+0x34>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a0a      	ldr	r2, [pc, #40]	@ (800193c <RCC_Delay+0x38>)
 8001912:	fba2 2303 	umull	r2, r3, r2, r3
 8001916:	0a5b      	lsrs	r3, r3, #9
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	fb02 f303 	mul.w	r3, r2, r3
 800191e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001920:	bf00      	nop
  }
  while (Delay --);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	1e5a      	subs	r2, r3, #1
 8001926:	60fa      	str	r2, [r7, #12]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1f9      	bne.n	8001920 <RCC_Delay+0x1c>
}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr
 8001938:	20000000 	.word	0x20000000
 800193c:	10624dd3 	.word	0x10624dd3

08001940 <memset>:
 8001940:	4603      	mov	r3, r0
 8001942:	4402      	add	r2, r0
 8001944:	4293      	cmp	r3, r2
 8001946:	d100      	bne.n	800194a <memset+0xa>
 8001948:	4770      	bx	lr
 800194a:	f803 1b01 	strb.w	r1, [r3], #1
 800194e:	e7f9      	b.n	8001944 <memset+0x4>

08001950 <__libc_init_array>:
 8001950:	b570      	push	{r4, r5, r6, lr}
 8001952:	2600      	movs	r6, #0
 8001954:	4d0c      	ldr	r5, [pc, #48]	@ (8001988 <__libc_init_array+0x38>)
 8001956:	4c0d      	ldr	r4, [pc, #52]	@ (800198c <__libc_init_array+0x3c>)
 8001958:	1b64      	subs	r4, r4, r5
 800195a:	10a4      	asrs	r4, r4, #2
 800195c:	42a6      	cmp	r6, r4
 800195e:	d109      	bne.n	8001974 <__libc_init_array+0x24>
 8001960:	f000 f81a 	bl	8001998 <_init>
 8001964:	2600      	movs	r6, #0
 8001966:	4d0a      	ldr	r5, [pc, #40]	@ (8001990 <__libc_init_array+0x40>)
 8001968:	4c0a      	ldr	r4, [pc, #40]	@ (8001994 <__libc_init_array+0x44>)
 800196a:	1b64      	subs	r4, r4, r5
 800196c:	10a4      	asrs	r4, r4, #2
 800196e:	42a6      	cmp	r6, r4
 8001970:	d105      	bne.n	800197e <__libc_init_array+0x2e>
 8001972:	bd70      	pop	{r4, r5, r6, pc}
 8001974:	f855 3b04 	ldr.w	r3, [r5], #4
 8001978:	4798      	blx	r3
 800197a:	3601      	adds	r6, #1
 800197c:	e7ee      	b.n	800195c <__libc_init_array+0xc>
 800197e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001982:	4798      	blx	r3
 8001984:	3601      	adds	r6, #1
 8001986:	e7f2      	b.n	800196e <__libc_init_array+0x1e>
 8001988:	080019d4 	.word	0x080019d4
 800198c:	080019d4 	.word	0x080019d4
 8001990:	080019d4 	.word	0x080019d4
 8001994:	080019d8 	.word	0x080019d8

08001998 <_init>:
 8001998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800199a:	bf00      	nop
 800199c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800199e:	bc08      	pop	{r3}
 80019a0:	469e      	mov	lr, r3
 80019a2:	4770      	bx	lr

080019a4 <_fini>:
 80019a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019a6:	bf00      	nop
 80019a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019aa:	bc08      	pop	{r3}
 80019ac:	469e      	mov	lr, r3
 80019ae:	4770      	bx	lr
