Shuvra S. Battacharyya , Edward A. Lee , Praveen K. Murthy, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996
Shuvra S. Bhattacharyya , Praveen K. Murthy, The CBP Parameter: A Module Characterization Approach for DSP Software Optimization, Journal of VLSI Signal Processing Systems, v.38 n.2, p.131-146, September 2004[doi>10.1023/B:VLSI.0000040425.26993.b4]
Bilsen, G., Engels, M., Lauwereins, R., and Peperstraete, J. 1995. Cyclo-Static data flow. In Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing. 3255--3258.
Jason Cong , Guoling Han , Wei Jiang, Synthesis of an application-specific soft multiprocessor system, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA[doi>10.1145/1216919.1216934]
Eker, J., Janneck, J. W., Lee, E. A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., and Xiong, Y. 2003a. Taming heterogeneity: The Ptolemy approach. Proc. IEEE 91, 2.
Eker, J., Janneck, J. W., Lee, E. A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., and Xiong, Y. 2003b. Taming heterogeneity: The Ptolemy approach. Proc. IEEE 91, 1, 127--144.
Mohammad H. Foroozannejad , Matin Hashemi , Trevor L. Hodges , Soheil Ghiasi, Look into details: the benefits of fine-grain streaming buffer analysis, Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems, April 13-15, 2010, Stockholm, Sweden[doi>10.1145/1755888.1755894]
Marc Geilen , Twan Basten, Reactive process networks, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017778]
Michael I. Gordon , William Thies , Michal Karczmarek , Jasper Lin , Ali S. Meli , Andrew A. Lamb , Chris Leger , Jeremy Wong , Henry Hoffmann , David Maze , Saman Amarasinghe, A stream compiler for communication-exposed architectures, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605428]
Matin Hashemi , Soheil Ghiasi, Versatile task assignment for heterogeneous soft dual-processor platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.414-425, March 2010[doi>10.1109/TCAD.2010.2041856]
Jakobs, S. 1996. On the genetic algorithms for the packing of polygons. Euro. J. Oper. Res. 88, 165--181.
Michal Karczmarek , William Thies , Saman Amarasinghe, Phased scheduling of stream programs, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780747]
Ming-Yung Ko , Praveen K. Murthy , Shuvra S. Bhattacharyya, Beyond single-appearance schedules: Efficient DSP software synthesis using nested procedure calls, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.2, p.14-es, May 2007[doi>10.1145/1234675.1234681]
Lee, E. A. and Messerschmitt, D. G. 1987a. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Comput. 36, 1.
Lee, E. A. and Messerschmitt, D. G. 1987b. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245.
Lodi, A., Martello, S., and Monaci, M. 2003. Two-Dimensional packing problems: A survey. Euro. J. Oper. Res. 141, 2, 241--252.
P. K. Murthy , S. S. Bhattacharyya, Shared buffer implementations of signal processing systems using lifetime analysis techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.177-198, November 2006[doi>10.1109/43.908427]
Praveen K. Murthy , Shuvra S. Bhattacharyya, Buffer merging—a powerful technique for reducing memory requirements of synchronous dataflow specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.212-237, April 2004[doi>10.1145/989995.989999]
Praveen K. Murthy , Shuvra S. Bhattacharyya , Edward A. Lee, Joint Minimization of Code and Data for Synchronous DataflowPrograms, Formal Methods in System Design, v.11 n.1, p.41-70, July 1997[doi>10.1023/A:1008633809454]
Hyunok Oh , Nikil Dutt , Soonhoi Ha, Single appearance schedule with dynamic loop count for minimum data buffer from synchronous dataflow graphs, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086318]
José Luis Pino , Soonhoi Ha , Edward A. Lee , Joseph T. Buck, Software synthesis for DSP using Ptolemy, Journal of VLSI Signal Processing Systems, v.9 n.1-2, p.7-21, Jan. 1995[doi>10.1007/BF02406468]
S. Stuijk , T. Basten , M. C. W. Geilen , H. Corporaal, Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278674]
Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147138]
Sander Stuijk , Marc Geilen , Twan Basten, Throughput-Buffering Trade-Off Exploration for Cyclo-Static and Synchronous Dataflow Graphs, IEEE Transactions on Computers, v.57 n.10, p.1331-1345, October 2008[doi>10.1109/TC.2008.58]
Thies, W., Lin, J., and Amarasinghe, S. 2003. Partitioning a structured stream graph using dynamic programming. In Proceedings of the 5<sup>th</sup> Workshop on Media Streaming Processors.
Yang, Y., Geilen, M., Basten, T., Stuijk, E., and Corporaal, H. 2009. Exploring trade-offs between performance and resource requirements for synchronous dataflow graphs. In Proceedings of the IEEE ESTIMedia Conference. 96--105.
Eckart Zitzler , Jürgen Teich , Shuvra S. Bhattacharyya, Evolutionary algorithms for the synthesis of embedded software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.4, p.452-456, Aug. 2000[doi>10.1109/92.863627]
