// Seed: 2952615566
module module_0;
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_9;
  for (id_10 = 1'b0; -1; id_3 = -1) wire id_11;
  wire id_12;
  assign id_8 = 1;
  module_0 modCall_1 ();
  always_latch
    repeat (id_7 + id_10 << {id_5}) begin : LABEL_0
      id_8 = -1;
      wait (id_2 - -1'd0) id_3 <= id_10 !== 1;
    end
  assign id_3 = -1;
  parameter id_13 = id_9;
endmodule
