[{"DBLP title": "Online fault detection and tolerance for photovoltaic energy harvesting systems.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429386", "OA papers": [{"PaperId": "https://openalex.org/W1998923727", "PaperTitle": "Online fault detection and tolerance for photovoltaic energy harvesting systems", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Southern California": 4.0, "Seoul National University": 1.0}, "Authors": ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Tunable sensors for process-aware voltage scaling.", "DBLP authors": ["Tuck-Boon Chan", "Andrew B. Kahng"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429387", "OA papers": [{"PaperId": "https://openalex.org/W2095269804", "PaperTitle": "Tunable sensors for process-aware voltage scaling", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Tuck-Boon Chan", "Andrew B. Kahng"]}]}, {"DBLP title": "Collaborative calibration of on-chip thermal sensors using performance counters.", "DBLP authors": ["Shiting (Justin) Lu", "Russell Tessier", "Wayne P. Burleson"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429388", "OA papers": [{"PaperId": "https://openalex.org/W2010460280", "PaperTitle": "Collaborative calibration of on-chip thermal sensors using performance counters", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Shiting (Justin) Lu", "Russell Tessier", "Wayne Burleson"]}]}, {"DBLP title": "Spatial correlation modeling for probe test cost reduction in RF devices.", "DBLP authors": ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429390", "OA papers": [{"PaperId": "https://openalex.org/W2149606298", "PaperTitle": "Spatial correlation modeling for probe test cost reduction in RF devices", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Yale University": 1.0, "The University of Texas at Dallas": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Nathan Kupp", "Ke Huang", "John P. Carulli", "Yiorgos Makris"]}]}, {"DBLP title": "Small-delay-fault ATPG with waveform accuracy.", "DBLP authors": ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429391", "OA papers": [{"PaperId": "https://openalex.org/W2109986557", "PaperTitle": "Small-delay-fault ATPG with waveform accuracy", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Albert-Ludwigs-University Freiburg Georges-K\u00f6hler-Allee 051 79110 Freiburg, Germany": 3.0, "University of Passau": 1.0}, "Authors": ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"]}]}, {"DBLP title": "Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC.", "DBLP authors": ["Andrew Ferraiuolo", "Xuehui Zhang", "Mohammad Tehranipoor"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429392", "OA papers": [{"PaperId": "https://openalex.org/W2148071926", "PaperTitle": "Experimental analysis of a ring oscillator network for hardware trojan detection in a 90nm ASIC", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Andrew Ferraiuolo", "Xuehui Zhang", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Layout small-angle rotation and shift for EUV defect mitigation.", "DBLP authors": ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Yunfei Deng", "Pawitter Mangat"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429394", "OA papers": [{"PaperId": "https://openalex.org/W1976952362", "PaperTitle": "Layout small-angle rotation and shift for EUV defect mitigation", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Synopsys (United States)": 1.0, "University of Illinois Urbana-Champaign": 2.0, "GlobalFoundries (United States)": 2.0}, "Authors": ["Hongbo Zhang", "Yuelin Du", "Martin C.S. Wong", "Yunfei Deng", "Pawitter J. S. Mangat"]}]}, {"DBLP title": "A methodology for the early exploration of design rules for multiple-patterning technologies.", "DBLP authors": ["Rani S. Ghaida", "Tanaya Sahu", "Parag Kulkarni", "Puneet Gupta"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429395", "OA papers": [{"PaperId": "https://openalex.org/W1993181199", "PaperTitle": "A methodology for the early exploration of design rules for multiple-patterning technologies", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"[UCLA Electrical Engineering Dept.]": 4.0}, "Authors": ["Rani S. Ghaida", "Tanaya Sahu", "Parag Kulkarni", "Puneet Gupta"]}]}, {"DBLP title": "A polynomial time triple patterning algorithm for cell based row-structure layout.", "DBLP authors": ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin D. F. Wong"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429396", "OA papers": [{"PaperId": "https://openalex.org/W2032622168", "PaperTitle": "A polynomial time triple patterning algorithm for cell based row-structure layout", "Year": 2012, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Synopsys (Switzerland)": 2.0}, "Authors": ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin C.S. Wong"]}]}, {"DBLP title": "Improving last level cache locality by integrating loop and data transformations.", "DBLP authors": ["Wei Ding", "Mahmut T. Kandemir"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429398", "OA papers": [{"PaperId": "https://openalex.org/W2003132503", "PaperTitle": "Improving last level cache locality by integrating loop and data transformations", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Wei Ding", "Mahmut Kandemir"]}]}, {"DBLP title": "Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture.", "DBLP authors": ["Minje Jun", "Myoung-Jin Kim", "Eui-Young Chung"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429399", "OA papers": [{"PaperId": "https://openalex.org/W2039829692", "PaperTitle": "Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Minje Jun", "Myoung-Jin Kim", "Eui-Young Chung"]}]}, {"DBLP title": "Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration.", "DBLP authors": ["Jishen Zhao", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429400", "OA papers": [{"PaperId": "https://openalex.org/W2018384083", "PaperTitle": "Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Jishen Zhao", "Yuan Xie"]}]}, {"DBLP title": "Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches.", "DBLP authors": ["Xiuyuan Bi", "Zhenyu Sun", "Hai Li", "Wenqing Wu"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429401", "OA papers": [{"PaperId": "https://openalex.org/W2001641336", "PaperTitle": "Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"SUNY Polytechnic Institute": 1.5, "New York University": 1.5, "Qualcomm (United States)": 1.0}, "Authors": ["Xiuyuan Bi", "Zhenyu Sun", "Hai Li", "Wenqing Wu"]}]}, {"DBLP title": "Bridging pre- and post-silicon debugging with BiPeD.", "DBLP authors": ["Andrew DeOrio", "Jialin Li", "Valeria Bertacco"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429403", "OA papers": [{"PaperId": "https://openalex.org/W2092211817", "PaperTitle": "Bridging pre- and post-silicon debugging with BiPeD", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Andrew DeOrio", "Jialin Li", "Valeria Bertacco"]}]}, {"DBLP title": "Novel test detection to improve simulation efficiency - A commercial experiment.", "DBLP authors": ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429404", "OA papers": [{"PaperId": "https://openalex.org/W2038272084", "PaperTitle": "Novel test detection to improve simulation efficiency", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Santa Barbara": 3.0, "ON Semiconductor (United States)": 3.0}, "Authors": ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"]}]}, {"DBLP title": "A robust general constrained random pattern generator for constraints with variable ordering.", "DBLP authors": ["Bo-Han Wu", "Chung-Yang (Ric) Huang"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429405", "OA papers": [{"PaperId": "https://openalex.org/W2066728830", "PaperTitle": "A robust general constrained random pattern generator for constraints with variable ordering", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University": 2.0}, "Authors": ["Bohan Wu", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "Fast and scalable hybrid functional verification and debug with dynamically reconfigurable co-simulation.", "DBLP authors": ["Somnath Banerjee", "Tushar Gupta"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429406", "OA papers": [{"PaperId": "https://openalex.org/W2065726194", "PaperTitle": "Fast and scalable hybrid functional verification and debug with dynamically reconfigurable co-simulation", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Graphics Pvt. Ltd. (India)": 2.0}, "Authors": ["Somnath Banerjee", "Tushar Gupta"]}]}, {"DBLP title": "TRIAD: A triple patterning lithography aware detailed router.", "DBLP authors": ["Yen-Hung Lin", "Bei Yu", "David Z. Pan", "Yih-Lang Li"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429408", "OA papers": [{"PaperId": "https://openalex.org/W1966149271", "PaperTitle": "TRIAD", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "The University of Texas at Austin": 2.0}, "Authors": ["Yen-Hung Lin", "Bei Yu", "David Z. Pan", "Yih-Lang Li"]}]}, {"DBLP title": "Maze routing algorithms with exact matching constraints for analog and mixed signal designs.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429409", "OA papers": [{"PaperId": "https://openalex.org/W2006236147", "PaperTitle": "Maze routing algorithms with exact matching constraints for analog and mixed signal designs", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Intel (United States)": 2.0}, "Authors": ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"]}]}, {"DBLP title": "Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction.", "DBLP authors": ["Yilin Zhang", "Ashutosh Chakraborty", "Salim Chowdhury", "David Z. Pan"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429410", "OA papers": [{"PaperId": "https://openalex.org/W2022423937", "PaperTitle": "Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Austin": 2.0, "Oracle (United States)": 2.0}, "Authors": ["Ameen A. Salahudeen", "Ashutosh Chakraborty", "Salim A. Chowdhury", "David Z. Pan"]}]}, {"DBLP title": "Construction of rectilinear Steiner minimum trees with slew constraints over obstacles.", "DBLP authors": ["Tao Huang", "Evangeline F. Y. Young"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429411", "OA papers": [{"PaperId": "https://openalex.org/W2025846977", "PaperTitle": "Construction of rectilinear Steiner minimum trees with slew constraints over obstacles", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Tao Huang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Noise based logic: Why noise?", "DBLP authors": ["He Wen", "Laszlo B. Kish"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429413", "OA papers": [{"PaperId": "https://openalex.org/W2048985633", "PaperTitle": "Noise based logic", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hunan University": 1.0, "Texas A&M University": 1.0}, "Authors": ["He Wen", "Laszlo B. Kish"]}]}, {"DBLP title": "An efficient implementation of numerical integration using logical computation on stochastic bit streams.", "DBLP authors": ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429414", "OA papers": [{"PaperId": "https://openalex.org/W2168273434", "PaperTitle": "An efficient implementation of numerical integration using logical computation on stochastic bit streams", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "University of Minnesota": 4.0}, "Authors": ["Weikang Qian", "Cheng Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"]}]}, {"DBLP title": "Utilizing random noise in cryptography: Where is the Tofu?", "DBLP authors": ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429415", "OA papers": [{"PaperId": "https://openalex.org/W1989740574", "PaperTitle": "Utilizing random noise in cryptography", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Missouri University of Science and Technology": 5.0}, "Authors": ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"]}]}, {"DBLP title": "Learning from biological neurons to compute with electronic noise special.", "DBLP authors": ["Hsin Chen", "Chih-Cheng Lu", "Yi-Da Wu", "Tang-Jung Chiu"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429416", "OA papers": [{"PaperId": "https://openalex.org/W2039403791", "PaperTitle": "Learning from biological neurons to compute with electronic noise", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Hsin Chen", "Chih-Chen Lu", "Yi Wu", "Tang-Jung Chiu"]}]}, {"DBLP title": "On the computation of criticality in statistical timing analysis.", "DBLP authors": ["S. Ramprasath", "Vinita Vasudevan"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429418", "OA papers": [{"PaperId": "https://openalex.org/W2038372907", "PaperTitle": "On the computation of criticality in statistical timing analysis", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["S. Ramprasath", "Vinita Vasudevan"]}]}, {"DBLP title": "A dynamic method for efficient random mismatch characterization of standard cells.", "DBLP authors": ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429419", "OA papers": [{"PaperId": "https://openalex.org/W1972787169", "PaperTitle": "A dynamic method for efficient random mismatch characterization of standard cells", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM (United States)": 5.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol A. Joshi", "Chandu Visweswariah", "James E. Sundquist"]}]}, {"DBLP title": "Classifying circuit performance using active-learning guided support vector machines.", "DBLP authors": ["Honghuang Lin", "Peng Li"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429420", "OA papers": [{"PaperId": "https://openalex.org/W2059797154", "PaperTitle": "Classifying circuit performance using active-learning guided support vector machines", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Honghuang Lin", "Peng Li"]}]}, {"DBLP title": "Scalable sampling methodology for logic simulation: Reduced-Ordered Monte Carlo.", "DBLP authors": ["Chien-Chih Yu", "Armin Alaghi", "John P. Hayes"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429422", "OA papers": [{"PaperId": "https://openalex.org/W1999664420", "PaperTitle": "Scalable sampling methodology for logic simulation", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Chien-Chih Yu", "Armin Alaghi", "John P. Hayes"]}]}, {"DBLP title": "Trajectory-Directed discrete state space modeling for formal verification of nonlinear analog circuits.", "DBLP authors": ["Sebastian Steinhorst", "Lars Hedrich"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429423", "OA papers": [{"PaperId": "https://openalex.org/W1987748258", "PaperTitle": "Trajectory-directed discrete state space modeling for formal verification of nonlinear analog circuits", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"CREATe Centre": 1.0, "Goethe University Frankfurt": 1.0}, "Authors": ["Sebastian Steinhorst", "Lars Hedrich"]}]}, {"DBLP title": "Word level feature discovery to enhance quality of assertion mining.", "DBLP authors": ["Lingyi Liu", "Chen-Hsuan Lin", "Shobha Vasudevan"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429424", "OA papers": [{"PaperId": "https://openalex.org/W2163778409", "PaperTitle": "Word level feature discovery to enhance quality of assertion mining", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Liu Lingyi", "Chen-Hsuan Lin", "Shobha Vasudevan"]}]}, {"DBLP title": "Impact of range and precision in technology on cell-based design.", "DBLP authors": ["John Lee", "Puneet Gupta"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429426", "OA papers": [{"PaperId": "https://openalex.org/W2041411304", "PaperTitle": "Impact of range and precision in technology on cell-based design", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["John D. Lee", "Puneet Gupta"]}]}, {"DBLP title": "An efficient algorithm for library-based cell-type selection in high-performance low-power designs.", "DBLP authors": ["Li Li", "Peng Kang", "Yinghai Lu", "Hai Zhou"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429427", "OA papers": [{"PaperId": "https://openalex.org/W2100905943", "PaperTitle": "An efficient algorithm for library-based cell-type selection in high-performance low-power designs", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Northwestern University": 3.0, "Synopsys (Switzerland)": 1.0}, "Authors": ["Li Li", "Peng Kang", "Yinghai Lu", "Hai Zhou"]}]}, {"DBLP title": "Sensitivity-guided metaheuristics for accurate discrete gate sizing.", "DBLP authors": ["Jin Hu", "Andrew B. Kahng", "Seokhyeong Kang", "Myung-Chul Kim", "Igor L. Markov"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429428", "OA papers": [{"PaperId": "https://openalex.org/W1999291149", "PaperTitle": "Sensitivity-guided metaheuristics for accurate discrete gate sizing", "Year": 2012, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.5, "University of California, San Diego": 1.5}, "Authors": ["Jiun-Haw Chu", "Andrew B. Kahng", "Seokhyeong Kang", "Myungchul Kim", "Igor L. Markov"]}]}, {"DBLP title": "Circuit reliability: From Physics to Architectures: Embedded tutorial paper.", "DBLP authors": ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429431", "OA papers": [{"PaperId": "https://openalex.org/W2120490615", "PaperTitle": "Circuit reliability", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Minnesota": 7.0}, "Authors": ["Jianxin Fang", "Saket Gupta", "Sanjay Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators.", "DBLP authors": ["Suming Lai", "Boyuan Yan", "Peng Li"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429433", "OA papers": [{"PaperId": "https://openalex.org/W2059814458", "PaperTitle": "Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Suming Lai", "Boyuan Yan", "Peng Li"]}]}, {"DBLP title": "A silicon-validated methodology for power delivery modeling and simulation.", "DBLP authors": ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429434", "OA papers": [{"PaperId": "https://openalex.org/W1984655843", "PaperTitle": "A silicon-validated methodology for power delivery modeling and simulation", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Cheng Zhuo", "Gustavo Wilke", "Ritochit Chakraborty", "Alaeddin Aydiner", "S. Chakravarty", "Wei-Kai Shih"]}]}, {"DBLP title": "Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications.", "DBLP authors": ["Pingqiang Zhou", "Won Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429435", "OA papers": [{"PaperId": "https://openalex.org/W2106312919", "PaperTitle": "Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Minnesota": 5.0}, "Authors": ["Pingqiang Zhou", "Won-Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Progress and challenges in VLSI placement research.", "DBLP authors": ["Igor L. Markov", "Jin Hu", "Myung-Chul Kim"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429441", "OA papers": [{"PaperId": "https://openalex.org/W2082354275", "PaperTitle": "Progress and challenges in VLSI placement research", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Igor L. Markov", "Jiun-Haw Chu", "Myungchul Kim"]}]}, {"DBLP title": "Placement: Hot or Not?", "DBLP authors": ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429442", "OA papers": [{"PaperId": "https://openalex.org/W1966563007", "PaperTitle": "Placement", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"IBM Research - Austin": 6.0}, "Authors": ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel R. Ward"]}]}, {"DBLP title": "CACTI-IO: CACTI with off-chip power-area-timing models.", "DBLP authors": ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429446", "OA papers": [{"PaperId": "https://openalex.org/W2078051707", "PaperTitle": "CACTI-IO", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Hewlett-Packard (United States)": 2.0, "University of California, San Diego": 2.0}, "Authors": ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"]}]}, {"DBLP title": "AFReP: Application-guided Function-level Registerfile power-gating for embedded processors.", "DBLP authors": ["Hamed Tabkhi", "Gunar Schirner"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429447", "OA papers": [{"PaperId": "https://openalex.org/W2080203819", "PaperTitle": "AFReP", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["Hamed Tabkhi", "Gunar Schirner"]}]}, {"DBLP title": "Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms.", "DBLP authors": ["Yu-Guang Chen", "Yiyu Shi", "Kuan-Yu Lai", "Hui Geng", "Shih-Chieh Chang"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429448", "OA papers": [{"PaperId": "https://openalex.org/W2023871623", "PaperTitle": "Efficient multiple-bit retention register assignment for power gated design", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Tsing Hua University": 3.0, "Missouri University of Science and Technology": 2.0}, "Authors": ["Yuguang Chen", "Yiyu Shi", "Kuan-Yu Lai", "G. K. C. Hui", "Shih-Chieh Chang"]}]}, {"DBLP title": "A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations.", "DBLP authors": ["Sravan K. Marella", "Sanjay V. Kumar", "Sachin S. Sapatnekar"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429450", "OA papers": [{"PaperId": "https://openalex.org/W1998074059", "PaperTitle": "A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Sravan K. Marella", "Sanjay Kumar", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Electromigration-aware routing for 3D ICs with stress-aware EM modeling.", "DBLP authors": ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429451", "OA papers": [{"PaperId": "https://openalex.org/W1978465272", "PaperTitle": "Electromigration-aware routing for 3D ICs with stress-aware EM modeling", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Texas at Austin": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"]}]}, {"DBLP title": "3D transient thermal solver using non-conformal domain decomposition approach.", "DBLP authors": ["Jianyong Xie", "Madhavan Swaminathan"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429452", "OA papers": [{"PaperId": "https://openalex.org/W2057445582", "PaperTitle": "3D transient thermal solver using non-conformal domain decomposition approach", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Jianyong Xie", "Madhavan Swaminathan"]}]}, {"DBLP title": "ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite.", "DBLP authors": ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429456", "OA papers": [{"PaperId": "https://openalex.org/W2059199163", "PaperTitle": "ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"IBM Corporation, 11501 Burnet Road, Austin, TX 78758": 5.0}, "Authors": ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff Sze", "Zhuo Li", "Yaoguang Wei"]}]}, {"DBLP title": "Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips.", "DBLP authors": ["Sheng-Han Yeh", "Jia-Wen Chang", "Tsung-Wei Huang", "Tsung-Yi Ho"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429461", "OA papers": [{"PaperId": "https://openalex.org/W2019560816", "PaperTitle": "Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Sheng-Han Yeh", "Jia-Wen Chang", "Tsung-Wei Huang", "Tsung-Yi Ho"]}]}, {"DBLP title": "Compiling program control flows into biochemical reactions.", "DBLP authors": ["De-An Huang", "Jie-Hong R. Jiang", "Ruei-Yang Huang", "Chi-Yun Cheng"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429462", "OA papers": [{"PaperId": "https://openalex.org/W2103627208", "PaperTitle": "Compiling program control flows into biochemical reactions", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Dean Y. Huang", "Jie-Hong R. Jiang", "Ruei-Yang Huang", "Chi-Yun Cheng"]}]}, {"DBLP title": "Dictionary-based error recovery in cyberphysical digital-microfluidic biochips.", "DBLP authors": ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429463", "OA papers": [{"PaperId": "https://openalex.org/W1991512670", "PaperTitle": "Dictionary-based error recovery in cyberphysical digital-microfluidic biochips", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Duke University": 2.0, "National Cheng Kung University": 1.0}, "Authors": ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"]}]}, {"DBLP title": "Reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees.", "DBLP authors": ["Juinn-Dar Huang", "Chia-Hung Liu", "Ting-Wei Chiang"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429464", "OA papers": [{"PaperId": "https://openalex.org/W1980181699", "PaperTitle": "Reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees", "Year": 2012, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Juinn-Dar Huang", "Chia-Hung Liu", "Ting-Wei Chiang"]}]}, {"DBLP title": "Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures.", "DBLP authors": ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota E. Tsompanopoulou", "George I. Stamoulis"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429466", "OA papers": [{"PaperId": "https://openalex.org/W2028894086", "PaperTitle": "Fast transform-based preconditioners for large-scale power grid analysis on massively parallel architectures", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Thessaly": 6.0}, "Authors": ["Konstantis Daloukas", "Nestor Evmorfopoulos", "Giorgos Drasidis", "Michalis Tsiampas", "Panagiota Tsompanopoulou", "George D. Stamoulis"]}]}, {"DBLP title": "Deterministic random walk preconditioning for power grid analysis.", "DBLP authors": ["Jia Wang"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429467", "OA papers": [{"PaperId": "https://openalex.org/W2151755972", "PaperTitle": "Deterministic random walk preconditioning for power grid analysis", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Illinois Institute of Technology": 1.0}, "Authors": ["Jia Wang"]}]}, {"DBLP title": "Efficient parallel power grid analysis via Additive Schwarz Method.", "DBLP authors": ["Ting Yu", "Zigang Xiao", "Martin D. F. Wong"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429468", "OA papers": [{"PaperId": "https://openalex.org/W2137211879", "PaperTitle": "Efficient parallel power grid analysis via additive Schwarz method", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Ting Yu", "Zigang Xiao", "Martin C.S. Wong"]}]}, {"DBLP title": "Circuit simulation via matrix exponential method for stiffness handling and parallel processing.", "DBLP authors": ["Shih-Hung Weng", "Quan Chen", "Ngai Wong", "Chung-Kuan Cheng"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429469", "OA papers": [{"PaperId": "https://openalex.org/W2039167131", "PaperTitle": "Circuit simulation via matrix exponential method for stiffness handling and parallel processing", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, San Diego": 2.0, "University of Hong Kong": 2.0}, "Authors": ["Shih-Hung Weng", "Quan Chen", "Ngai Wong", "Chung-Kuan Cheng"]}]}, {"DBLP title": "An efficient control variates method for yield estimation of analog circuits based on a local model.", "DBLP authors": ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429471", "OA papers": [{"PaperId": "https://openalex.org/W2026450951", "PaperTitle": "An efficient control variates method for yield estimation of analog circuits based on a local model", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "Laboratoire d'Informatique, Signaux et Syst\u00e8mes de Sophia Antipolis": 2.0, "CSR, Cambridge, UK": 2.0}, "Authors": ["Pierre-Francois Desrumaux", "Yoan Dupret", "J. Tingleff", "S. Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"]}]}, {"DBLP title": "A fast time-domain EM-TCAD coupled simulation framework via matrix exponential.", "DBLP authors": ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429472", "OA papers": [{"PaperId": "https://openalex.org/W2001015971", "PaperTitle": "A fast time-domain EM-TCAD coupled simulation framework via matrix exponential", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Hong Kong University of Science and Technology": 3.0, "Magwel (Belgium)": 1.0, "University of California, San Diego": 2.0, "Department of Chemistry , University of Hong Kong , Hong Kong": 1.0}, "Authors": ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "GuanHua Chen", "Li Jun Jiang", "Ngai Wong"]}]}, {"DBLP title": "GPSCP: A general-purpose support-circuit preconditioning approach to large-scale SPICE-accurate nonlinear circuit simulations.", "DBLP authors": ["Xueqian Zhao", "Zhuo Feng"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429473", "OA papers": [{"PaperId": "https://openalex.org/W1989036882", "PaperTitle": "GPSCP", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Xueqian Zhao", "Zhuo Feng"]}]}, {"DBLP title": "Verifying dynamic properties of nonlinear mixed-signal circuits via efficient SMT-based techniques.", "DBLP authors": ["Leyi Yin", "Yue Deng", "Peng Li"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429474", "OA papers": [{"PaperId": "https://openalex.org/W2032087966", "PaperTitle": "Verifying dynamic properties of nonlinear mixed-signal circuits via efficient SMT-based techniques", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Lingshu Yin", "Xiaohua Deng", "Peng Li"]}]}, {"DBLP title": "Toward codesign in high performance computing systems.", "DBLP authors": ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429476", "OA papers": [{"PaperId": "https://openalex.org/W2040817311", "PaperTitle": "Toward codesign in high performance computing systems", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Sandia National Laboratories": 3.0, "University of Notre Dame": 1.0, "Nvidia (United States)": 1.0, "Lawrence Berkeley National Laboratory": 1.0}, "Authors": ["R.F. Barrett", "S. Dosanjh", "Michael A. Heroux", "X. Hu", "Stephen C. Parker", "John Shalf"]}]}, {"DBLP title": "Accurate on-chip router area modeling with Kriging methodology.", "DBLP authors": ["Florentine Dubois", "Valerio Catalano", "Marcello Coppola", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429478", "OA papers": [{"PaperId": "https://openalex.org/W2051021427", "PaperTitle": "Accurate on-chip router area modeling with kriging methodology", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Grenoble Institute of Technology": 2.0, "STMicroelectronics (France)": 2.0}, "Authors": ["Florentine Dubois", "Valerio Catalano", "Marcello Coppola", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Distributed memory interface synthesis for Network-on-Chips with 3D-stacked DRAMs.", "DBLP authors": ["Yi-Jung Chen", "Chia-Lin Yang", "Jian-Jia Chen"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429479", "OA papers": [{"PaperId": "https://openalex.org/W2069488242", "PaperTitle": "Distributed memory interface synthesis for network-on-chips with 3D-stacked DRAMs", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Chi Nan University": 1.0, "National Taiwan University": 1.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Yi-Jung Chen", "Chi-Lin Yang", "Jian-Jia Chen"]}]}, {"DBLP title": "Efficient design space exploration for component-based system design.", "DBLP authors": ["Yinghai Lu", "Hai Zhou"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429480", "OA papers": [{"PaperId": "https://openalex.org/W1990933146", "PaperTitle": "Efficient design space exploration for component-based system design", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Analog Mixed Signal Group, Synopsys Inc, USA": 1.0, "Northwestern University": 1.0}, "Authors": ["Yinghai Lu", "Hai Zhou"]}]}, {"DBLP title": "Multiple tunable constant multiplications: Algorithms and applications.", "DBLP authors": ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429482", "OA papers": [{"PaperId": "https://openalex.org/W2077783536", "PaperTitle": "Multiple tunable constant multiplications", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0, "Universidade Cat\u00f3lica de Pelotas": 1.0}, "Authors": ["Levent Aksoy", "Eduardo Caldas Costa", "Paulo Flores", "Jos\u00e9 Monteiro"]}]}, {"DBLP title": "The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic.", "DBLP authors": ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429483", "OA papers": [{"PaperId": "https://openalex.org/W2118914590", "PaperTitle": "The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Minnesota": 4.0, "Shanghai Jiao Tong University": 0.5, "University of Michigan\u2013Ann Arbor": 0.5}, "Authors": ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"]}]}, {"DBLP title": "Memory partitioning and scheduling co-optimization in behavioral synthesis.", "DBLP authors": ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429484", "OA papers": [{"PaperId": "https://openalex.org/W2028342110", "PaperTitle": "Memory partitioning and scheduling co-optimization in behavioral synthesis", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Peking University": 4.5, "University of California, Los Angeles": 1.5}, "Authors": ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"]}]}, {"DBLP title": "ISBA: An independent set-based algorithm for automated partial reconfiguration module generation.", "DBLP authors": ["Ruining He", "Yuchun Ma", "Kang Zhao", "Jinian Bian"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429491", "OA papers": [{"PaperId": "https://openalex.org/W2071628159", "PaperTitle": "ISBA", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Ruining He", "Yuchun Ma", "Kang Zhao", "Jinian Bian"]}]}, {"DBLP title": "Fine-grained hardware/software methodology for process migration in MPSoCs.", "DBLP authors": ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429492", "OA papers": [{"PaperId": "https://openalex.org/W2008347757", "PaperTitle": "Fine-grained hardware/software methodology for process migration in MPSoCs", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"UNSW Sydney": 3.0}, "Authors": ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"]}]}, {"DBLP title": "Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays.", "DBLP authors": ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429493", "OA papers": [{"PaperId": "https://openalex.org/W2089160800", "PaperTitle": "Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pittsburgh": 3.0, "City University of Hong Kong": 2.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Xiang Chen", "Beiye Liu", "Yi Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"]}]}, {"DBLP title": "Multi-level cell STT-RAM: Is it realistic or just a dream?", "DBLP authors": ["Yaojun Zhang", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yiran Chen"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429498", "OA papers": [{"PaperId": "https://openalex.org/W2012025286", "PaperTitle": "Multi-level cell STT-RAM", "Year": 2012, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"University of Pittsburgh": 4.0, "Peking University": 1.0}, "Authors": ["Shao-Liang Chen", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yi Chen"]}]}, {"DBLP title": "Ultra-low power NEMS FPGA.", "DBLP authors": ["Sijing Han", "Vijay Sirigiri", "Daniel G. Saab", "Massood Tabib-Azar"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429499", "OA papers": [{"PaperId": "https://openalex.org/W2006272837", "PaperTitle": "Ultra-low power NEMS FPGA", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Case Western Reserve University": 3.0, "University of Utah": 1.0}, "Authors": ["Sijing Han", "Vijay Sirigiri", "Daniel G. Saab", "Massood Tabib-Azar"]}]}, {"DBLP title": "Ultra high density logic designs using transistor-level monolithic 3D integration.", "DBLP authors": ["Young-Joon Lee", "Patrick Morrow", "Sung Kyu Lim"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429500", "OA papers": [{"PaperId": "https://openalex.org/W1963985775", "PaperTitle": "Ultra high density logic designs using transistor-level monolithic 3D integration", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Georgia Institute of Technology": 2.0, "Intel (United States)": 1.0}, "Authors": ["Young-Joon Lee", "Patrick D. Morrow", "Sung Kyu Lim"]}]}, {"DBLP title": "Challenges in post-silicon validation of high-speed I/O links.", "DBLP authors": ["Chenjie Gu"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429502", "OA papers": [{"PaperId": "https://openalex.org/W2123695884", "PaperTitle": "Challenges in post-silicon validation of high-speed I/O links", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Intel (United Kingdom)": 1.0}, "Authors": ["Chenjie Gu"]}]}, {"DBLP title": "Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits.", "DBLP authors": ["Abhijit Chatterjee", "Sabyasachi Deyati", "Barry John Muldrey", "Shyam Kumar Devarakond", "Aritra Banerjee"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429504", "OA papers": [{"PaperId": "https://openalex.org/W2119318133", "PaperTitle": "Validation signature testing", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Avishek Chatterjee", "Sabyasachi Deyati", "Barry J. Muldrey", "Shyam Kumar Devarakond", "A. Banerjee"]}]}, {"DBLP title": "Functional post-silicon diagnosis and debug for networks-on-chip.", "DBLP authors": ["Rawan Abdel-Khalek", "Valeria Bertacco"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429506", "OA papers": [{"PaperId": "https://openalex.org/W1993519726", "PaperTitle": "Functional post-silicon diagnosis and debug for networks-on-chip", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Rawan Abdel-Khalek", "Valeria Bertacco"]}]}, {"DBLP title": "TRACKER: A low overhead adaptive NoC router with load balancing selection strategy.", "DBLP authors": ["John Jose", "K. V. Mahathi", "J. Shiva Shankar", "Madhu Mutyam"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429507", "OA papers": [{"PaperId": "https://openalex.org/W1985941361", "PaperTitle": "TRACKER", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Madras": 4.0}, "Authors": ["John Jose", "K. V. Mahathi", "J. Shiva Shankar", "Madhu Mutyam"]}]}, {"DBLP title": "Provably complete hardware Trojan detection using test point insertion.", "DBLP authors": ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429508", "OA papers": [{"PaperId": "https://openalex.org/W2170995161", "PaperTitle": "Provably complete hardware trojan detection using test point insertion", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of California, Los Angeles": 2.0, "Rice University": 2.0}, "Authors": ["Qingyi Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"]}]}, {"DBLP title": "Using standardized quantization for multi-party PPUF matching: Foundations and applications.", "DBLP authors": ["Saro Meguerdichian", "Miodrag Potkonjak"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429509", "OA papers": [{"PaperId": "https://openalex.org/W2080331584", "PaperTitle": "Using standardized quantization for multi-party PPUF matching", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Saro Meguerdichian", "Miodrag Potkonjak"]}]}, {"DBLP title": "Simultaneous information flow security and circuit redundancy in Boolean gates.", "DBLP authors": ["Wei Hu", "Jason Oberg", "Dejun Mu", "Ryan Kastner"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429511", "OA papers": [{"PaperId": "https://openalex.org/W2011136524", "PaperTitle": "Simultaneous information flow security and circuit redundancy in Boolean gates", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Northwestern Polytechnical University": 1.5, "University of California, San Diego": 2.5}, "Authors": ["Wei-Min Hu", "Jason Oberg", "Dejun Mu", "Ryan Kastner"]}]}, {"DBLP title": "On logic synthesis for timing speculation.", "DBLP authors": ["Yuxi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429512", "OA papers": [{"PaperId": "https://openalex.org/W2171577385", "PaperTitle": "On logic synthesis for timing speculation", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Chinese University of Hong Kong": 4.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Yu-xi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"]}]}, {"DBLP title": "Lazy man's logic synthesis.", "DBLP authors": ["Wenlong Yang", "Lingli Wang", "Alan Mishchenko"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429513", "OA papers": [{"PaperId": "https://openalex.org/W1996198117", "PaperTitle": "Lazy man's logic synthesis", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Fudan University": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Wenlong Yang", "Lingli Wang", "Alan Mishchenko"]}]}, {"DBLP title": "Minimizing area and power of sequential CMOS circuits using threshold decomposition.", "DBLP authors": ["Niranjan Kulkarni", "Nishant Nukala", "Sarma B. K. Vrudhula"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429514", "OA papers": [{"PaperId": "https://openalex.org/W2150981204", "PaperTitle": "Minimizing area and power of sequential CMOS circuits using threshold decomposition", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Niranjan Kulkarni", "Nishant S. Nukala", "Sarma Vrudhula"]}]}, {"DBLP title": "Performance-driven analog placement considering monotonic current paths.", "DBLP authors": ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429516", "OA papers": [{"PaperId": "https://openalex.org/W1976234067", "PaperTitle": "Performance-driven analog placement considering monotonic current paths", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Cheng Kung University": 5.0, "National Chung Cheng University": 1.0, "Physical Design Group, SpringSoft, Inc., Hsinchu, Taiwan": 1.0}, "Authors": ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin Liu"]}]}, {"DBLP title": "Configurable analog routing methodology via technology and design constraint unification.", "DBLP authors": ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429517", "OA papers": [{"PaperId": "https://openalex.org/W2065257040", "PaperTitle": "Configurable analog routing methodology via technology and design constraint unification", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 3.0}, "Authors": ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"]}]}, {"DBLP title": "Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion.", "DBLP authors": ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429519", "OA papers": [{"PaperId": "https://openalex.org/W2017361567", "PaperTitle": "Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Carnegie Mellon University": 4.0, "Intel (United States)": 1.0}, "Authors": ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"]}]}, {"DBLP title": "Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits.", "DBLP authors": ["Cheng-Wu Lin", "Chung-Lin Lee", "Jai-Ming Lin", "Soon-Jyh Chang"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429520", "OA papers": [{"PaperId": "https://openalex.org/W2079274291", "PaperTitle": "Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Cheng-Wu Lin", "Chung-Lin Lee", "Jing Lin", "Soon-Jyh Chang"]}]}, {"DBLP title": "2012 TAU power grid simulation contest: Benchmark suite and results.", "DBLP authors": ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429523", "OA papers": [{"PaperId": "https://openalex.org/W2915729318", "PaperTitle": "2012 TAU power grid simulation contest", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"IBM Research - Austin": 3.0, "IBM Systems & Technology Group, 11400 Burnet Road, Austin, TX 78758#TAB#": 1.0}, "Authors": ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"]}]}, {"DBLP title": "PGT_SOLVER: An efficient solver for power grid transient analysis.", "DBLP authors": ["Ting Yu", "Martin D. F. Wong"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429524", "OA papers": [{"PaperId": "https://openalex.org/W2162842950", "PaperTitle": "PGT_SOLVER", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Ting Yu", "Martin C.S. Wong"]}]}, {"DBLP title": "PowerRush : Efficient transient simulation for power grid analysis.", "DBLP authors": ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429526", "OA papers": [{"PaperId": "https://openalex.org/W1972077416", "PaperTitle": "PowerRush", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"]}]}, {"DBLP title": "Parallel forward and back substitution for efficient power grid simulation.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429527", "OA papers": [{"PaperId": "https://openalex.org/W2080630316", "PaperTitle": "Parallel forward and back substitution for efficient power grid simulation", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Illinois Institute of Technology": 2.0}, "Authors": ["Xuanxing Xiong", "Jia Wang"]}]}, {"DBLP title": "Overview of vectorless/early power grid verification.", "DBLP authors": ["Farid N. Najm"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429530", "OA papers": [{"PaperId": "https://openalex.org/W2079942551", "PaperTitle": "Overview of vectorless/early power grid verification", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Toronto": 1.0}, "Authors": ["Farid N. Najm"]}]}, {"DBLP title": "Battery cell configuration for organic light emitting diode display in modern smartphones and tablet-PCs.", "DBLP authors": ["Donghwa Shin", "Kitae Kim", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429533", "OA papers": [{"PaperId": "https://openalex.org/W2120729400", "PaperTitle": "Battery cell configuration for organic light emitting diode display in modern smartphones and tablet-PCs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 3.0, "University of Southern California": 1.0}, "Authors": ["Donghwa Shin", "Kitae Kim", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Mobile devices user - The subscriber and also the publisher of real-time OLED display power management plan.", "DBLP authors": ["Yiran Chen", "Xiang Chen", "Mengying Zhao", "Chun Jason Xue"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429534", "OA papers": [{"PaperId": "https://openalex.org/W2094718560", "PaperTitle": "Mobile devices user", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 2.0, "City University of Hong Kong": 2.0}, "Authors": ["Yi Chen", "Xiang Chen", "Mengying Zhao", "Chun Jason Xue"]}]}, {"DBLP title": "Clock mesh synthesis with gated local trees and activity driven register clustering.", "DBLP authors": ["Jianchao Lu", "Xiaomi Mao", "Baris Taskin"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429536", "OA papers": [{"PaperId": "https://openalex.org/W2025511996", "PaperTitle": "Clock mesh synthesis with gated local trees and activity driven register clustering", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Synopsys (United States)": 1.0, "Oracle (United States)": 1.0, "Drexel University": 1.0}, "Authors": ["Jianchao Lu", "Xiaomi Mao", "Baris Taskin"]}]}, {"DBLP title": "Fast approximation for peak power driven voltage partitioning in almost linear time.", "DBLP authors": ["Jia Wang", "Xiaodao Chen", "Lin Liu", "Shiyan Hu"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429537", "OA papers": [{"PaperId": "https://openalex.org/W2031946742", "PaperTitle": "Fast approximation for peak power driven voltage partitioning in almost linear time", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Michigan Technological University": 4.0}, "Authors": ["Jia Wang", "Xiaodao Chen", "Lin Liu", "Shiyan Hu"]}]}, {"DBLP title": "Multiobjective optimization of deadspace, a critical resource for 3D-IC integration.", "DBLP authors": ["Johann Knechtel", "Igor L. Markov", "Jens Lienig", "Matthias Thiele"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429538", "OA papers": [{"PaperId": "https://openalex.org/W2063885103", "PaperTitle": "Multiobjective optimization of deadspace, a critical resource for 3D-IC integration", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"TU Dresden": 3.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Johann Knechtel", "Igor L. Markov", "Jens Lienig", "Matthias Thiele"]}]}, {"DBLP title": "A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing.", "DBLP authors": ["Wen-Hao Liu", "Yih-Lang Li", "Cheng-Kok Koh"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429539", "OA papers": [{"PaperId": "https://openalex.org/W2057469119", "PaperTitle": "A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"National Yang Ming Chiao Tung University": 1.5, "Purdue University West Lafayette": 1.5}, "Authors": ["Wen-Hao Liu", "Yih-Lang Li", "Cheng-Kok Koh"]}]}, {"DBLP title": "A thermal and process variation aware MTJ switching model and its applications in soft error analysis.", "DBLP authors": ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yiran Chen"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429541", "OA papers": [{"PaperId": "https://openalex.org/W2132550088", "PaperTitle": "A thermal and process variation aware MTJ switching model and its applications in soft error analysis", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Pittsburgh": 2.0, "Nanyang Technological University": 1.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "American University of Beirut New York Office": 1.0}, "Authors": ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yi Chen"]}]}, {"DBLP title": "Modeling and synthesis of quality-energy optimal approximate adders.", "DBLP authors": ["Jin Miao", "Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429542", "OA papers": [{"PaperId": "https://openalex.org/W2121069160", "PaperTitle": "Modeling and synthesis of quality-energy optimal approximate adders", "Year": 2012, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Jin Miao", "Ku He", "Andreas Gerstlauer", "Michael Orshansky"]}]}, {"DBLP title": "Representative Critical Reliability Paths for low-cost and accurate on-chip aging evaluation.", "DBLP authors": ["Shuo Wang", "Jifeng Chen", "Mohammad Tehranipoor"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429543", "OA papers": [{"PaperId": "https://openalex.org/W1966986741", "PaperTitle": "Representative critical reliability paths for low-cost and accurate on-chip aging evaluation", "Year": 2012, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Shuo Wang", "Ji-Feng Chen", "Mohammad Tehranipoor"]}]}, {"DBLP title": "High-Performance, Low-Power Resonant Clocking: Embedded tutorial.", "DBLP authors": ["Matthew R. Guthaus", "Baris Taskin"], "year": 2012, "doi": "https://doi.org/10.1145/2429384.2429545", "OA papers": [{"PaperId": "https://openalex.org/W2003245093", "PaperTitle": "High-performance, low-power resonant clocking", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Cruz": 1.0, "Drexel University": 1.0}, "Authors": ["Matthew R. Guthaus", "Baris Taskin"]}]}]