<stg><name>hyperspectral_hw_wrapped</name>


<trans_list>

<trans id="218" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="11" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="30" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %maxBrightness_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="maxBrightness_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %minDistance = alloca i32 1

]]></Node>
<StgValue><ssdm name="minDistance"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %i_04_i627 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_04_i627"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %j_02_i629 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_02_i629"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %i_04_i631 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_04_i631"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %j_02_i633 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_02_i633"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32">
<![CDATA[
entry:6 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="32">
<![CDATA[
entry:7 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32">
<![CDATA[
entry:8 %indvar_flatten20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %current_brightness_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_brightness_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %refPixel_0_033_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="refPixel_0_033_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %refPixel_1_034_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="refPixel_1_034_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %brightness_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="brightness_stream"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %sum_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_stream"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %image = alloca i64 1

]]></Node>
<StgValue><ssdm name="image"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:38 %empty_26 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:51 %store_ln63 = store i12 0, i12 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:52 %store_ln63 = store i2 0, i2 %i_2

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:53 %store_ln63 = store i11 0, i11 %j_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %store_ln63 = store i32 3.40282e+38, i32 %minDistance

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %store_ln63 = store i32 0, i32 %maxBrightness_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="5" op_8_bw="5" op_9_bw="0">
<![CDATA[
entry:39 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1, i16 %image, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="5" op_8_bw="5" op_9_bw="0">
<![CDATA[
entry:39 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1, i16 %image, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:40 %empty_27 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:41 %empty_28 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:42 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V, i32 %refPixel_1_034_loc, i32 %refPixel_0_033_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:42 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V, i32 %refPixel_1_034_loc, i32 %refPixel_0_033_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:43 %refPixel_1_034_loc_load = load i32 %refPixel_1_034_loc

]]></Node>
<StgValue><ssdm name="refPixel_1_034_loc_load"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:44 %refPixel_0_033_loc_load = load i32 %refPixel_0_033_loc

]]></Node>
<StgValue><ssdm name="refPixel_0_033_loc_load"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32">
<![CDATA[
entry:45 %empty_29 = trunc i32 %refPixel_0_033_loc_load

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:46 %empty_30 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
entry:47 %tmp_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_29, i10 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="32">
<![CDATA[
entry:48 %trunc_ln17 = trunc i32 %refPixel_1_034_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:49 %add_ln17 = add i19 %tmp_8, i19 %trunc_ln17

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:50 %mul_ln17 = mul i19 %add_ln17, i19 180

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:50 %mul_ln17 = mul i19 %add_ln17, i19 180

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:50 %mul_ln17 = mul i19 %add_ln17, i19 180

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:13 %spectopmodule_ln83 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln83"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:32 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @brightness_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %brightness_stream, i32 %brightness_stream

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %brightness_stream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:35 %empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @sum_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sum_stream, i32 %sum_stream

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_stream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:50 %mul_ln17 = mul i19 %add_ln17, i19 180

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
entry:56 %br_ln63 = br void %for.body4.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body4.i:0 %i = load i2 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body4.i:1 %indvar_flatten20_load = load i12 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="indvar_flatten20_load"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="2">
<![CDATA[
for.body4.i:2 %zext_ln41 = zext i2 %i

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.i:3 %cmp1_i_i = icmp_ne  i32 %zext_ln41, i32 %refPixel_0_033_loc_load

]]></Node>
<StgValue><ssdm name="cmp1_i_i"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.i:4 %icmp_ln63 = icmp_eq  i12 %indvar_flatten20_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.i:5 %add_ln63_1 = add i12 %indvar_flatten20_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i:6 %br_ln63 = br i1 %icmp_ln63, void %for.inc7.i, void %for.inc65.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc7.i:6 %j_1_load = load i11 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc7.i:7 %add_ln63 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc7.i:10 %icmp_ln64 = icmp_eq  i11 %j_1_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc7.i:11 %select_ln41 = select i1 %icmp_ln64, i11 0, i11 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc7.i:12 %select_ln41_1 = select i1 %icmp_ln64, i2 %add_ln63, i2 %i

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc7.i:13 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %select_ln41_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="12">
<![CDATA[
for.inc7.i:14 %zext_ln41_2 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="2">
<![CDATA[
for.inc7.i:15 %zext_ln41_1 = zext i2 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:16 %cmp1_i_i_mid1 = icmp_ne  i32 %zext_ln41_1, i32 %refPixel_0_033_loc_load

]]></Node>
<StgValue><ssdm name="cmp1_i_i_mid1"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="2">
<![CDATA[
for.inc7.i:18 %trunc_ln41 = trunc i2 %select_ln41_1

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="11">
<![CDATA[
for.inc7.i:20 %zext_ln17 = zext i11 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc7.i:21 %add_ln17_1 = add i13 %zext_ln41_2, i13 %zext_ln17

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="19" op_0_bw="13">
<![CDATA[
for.inc7.i:22 %zext_ln41_5 = zext i13 %add_ln17_1

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc7.i:23 %mul_ln41 = mul i19 %zext_ln41_5, i19 180

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="11">
<![CDATA[
for.inc7.i:24 %zext_ln41_3 = zext i11 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc7.i:26 %empty_35 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:40 %icmp_ln34 = icmp_ne  i32 %zext_ln41_3, i32 %refPixel_1_034_loc_load

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="11">
<![CDATA[
for.inc7.i:58 %trunc_ln34_2 = trunc i11 %select_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc7.i:67 %add_ln64 = add i11 %select_ln41, i11 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7.i:68 %store_ln64 = store i12 %add_ln63_1, i12 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7.i:69 %store_ln64 = store i2 %select_ln41_1, i2 %i_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7.i:70 %store_ln64 = store i11 %add_ln64, i11 %j_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc7.i:23 %mul_ln41 = mul i19 %zext_ln41_5, i19 180

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="130" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc7.i:23 %mul_ln41 = mul i19 %zext_ln41_5, i19 180

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc7.i:23 %mul_ln41 = mul i19 %zext_ln41_5, i19 180

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="16" op_3_bw="19" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc7.i:27 %call_ln41 = call void @hyperspectral_hw_wrapped_Pipeline_L3, i19 %mul_ln41, i16 %image, i19 %mul_ln17, i32 %sum_stream

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="133" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="16" op_3_bw="19" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc7.i:27 %call_ln41 = call void @hyperspectral_hw_wrapped_Pipeline_L3, i19 %mul_ln41, i16 %image, i19 %mul_ln17, i32 %sum_stream

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc7.i:28 %empty_36 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc7.i:29 %empty_37 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc7.i:30 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_L4, i32 %sum_stream, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="137" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc7.i:30 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_L4, i32 %sum_stream, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc7.i:31 %sum_loc_load = load i32 %sum_loc

]]></Node>
<StgValue><ssdm name="sum_loc_load"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc7.i:32 %empty_38 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="10" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc7.i:33 %empty_39 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="16" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc7.i:34 %call_ln41 = call void @hyperspectral_hw_wrapped_Pipeline_L5, i19 %mul_ln41, i16 %image, i32 %brightness_stream

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="9" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="16" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc7.i:34 %call_ln41 = call void @hyperspectral_hw_wrapped_Pipeline_L5, i19 %mul_ln41, i16 %image, i32 %brightness_stream

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="8" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="146" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc7.i:35 %empty_40 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="7" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc7.i:36 %empty_41 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc7.i:37 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_L6, i32 %brightness_stream, i32 %current_brightness_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="6" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="151" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc7.i:37 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_L6, i32 %brightness_stream, i32 %current_brightness_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="5" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="153" st_id="25" stage="4" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="154" st_id="26" stage="3" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="155" st_id="27" stage="2" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="156" st_id="28" stage="1" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:39 %minDistance_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sum_loc_load

]]></Node>
<StgValue><ssdm name="minDistance_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="157" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc7.i:1 %minDistance_load_1 = load i32 %minDistance

]]></Node>
<StgValue><ssdm name="minDistance_load_1"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:54 %tmp_7 = fcmp_olt  i32 %minDistance_3, i32 %minDistance_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="159" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc7.i:0 %maxBrightness_1_load = load i32 %maxBrightness_1

]]></Node>
<StgValue><ssdm name="maxBrightness_1_load"/></StgValue>
</operation>

<operation id="160" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.inc7.i:2 %i_04_i627_load_1 = load i32 %i_04_i627

]]></Node>
<StgValue><ssdm name="i_04_i627_load_1"/></StgValue>
</operation>

<operation id="161" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.inc7.i:3 %j_02_i629_load_1 = load i32 %j_02_i629

]]></Node>
<StgValue><ssdm name="j_02_i629_load_1"/></StgValue>
</operation>

<operation id="162" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.inc7.i:4 %i_04_i631_load_1 = load i32 %i_04_i631

]]></Node>
<StgValue><ssdm name="i_04_i631_load_1"/></StgValue>
</operation>

<operation id="163" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for.inc7.i:5 %j_02_i633_load_1 = load i32 %j_02_i633

]]></Node>
<StgValue><ssdm name="j_02_i633_load_1"/></StgValue>
</operation>

<operation id="164" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7.i:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L1_L2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc7.i:9 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="166" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc7.i:17 %select_ln41_2 = select i1 %icmp_ln64, i1 %cmp1_i_i_mid1, i1 %cmp1_i_i

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="167" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1">
<![CDATA[
for.inc7.i:19 %zext_ln41_4 = zext i1 %trunc_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="168" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7.i:25 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="169" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc7.i:38 %current_brightness_loc_load = load i32 %current_brightness_loc

]]></Node>
<StgValue><ssdm name="current_brightness_loc_load"/></StgValue>
</operation>

<operation id="170" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
for.inc7.i:41 %bitcast_ln34 = bitcast i32 %minDistance_3

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="171" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc7.i:42 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="172" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="32">
<![CDATA[
for.inc7.i:43 %trunc_ln34 = trunc i32 %bitcast_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="173" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
for.inc7.i:44 %bitcast_ln34_1 = bitcast i32 %minDistance_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln34_1"/></StgValue>
</operation>

<operation id="174" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc7.i:45 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="23" op_0_bw="32">
<![CDATA[
for.inc7.i:46 %trunc_ln34_1 = trunc i32 %bitcast_ln34_1

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="176" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc7.i:47 %icmp_ln34_1 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="177" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc7.i:48 %icmp_ln34_2 = icmp_eq  i23 %trunc_ln34, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="178" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc7.i:49 %or_ln34_1 = or i1 %icmp_ln34_2, i1 %icmp_ln34_1

]]></Node>
<StgValue><ssdm name="or_ln34_1"/></StgValue>
</operation>

<operation id="179" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc7.i:50 %icmp_ln34_3 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="180" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc7.i:51 %icmp_ln34_4 = icmp_eq  i23 %trunc_ln34_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_4"/></StgValue>
</operation>

<operation id="181" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc7.i:52 %or_ln34_2 = or i1 %icmp_ln34_4, i1 %icmp_ln34_3

]]></Node>
<StgValue><ssdm name="or_ln34_2"/></StgValue>
</operation>

<operation id="182" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc7.i:53 %and_ln34_1 = and i1 %or_ln34_1, i1 %or_ln34_2

]]></Node>
<StgValue><ssdm name="and_ln34_1"/></StgValue>
</operation>

<operation id="183" st_id="30" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:54 %tmp_7 = fcmp_olt  i32 %minDistance_3, i32 %minDistance_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="184" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc7.i:55 %and_ln34_2 = and i1 %and_ln34_1, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln34_2"/></StgValue>
</operation>

<operation id="185" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc7.i:56 %or_ln34 = or i1 %select_ln41_2, i1 %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="186" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc7.i:57 %and_ln34 = and i1 %and_ln34_2, i1 %or_ln34

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="187" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
for.inc7.i:59 %zext_ln34 = zext i10 %trunc_ln34_2

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="188" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc7.i:60 %select_ln34 = select i1 %and_ln34, i32 %zext_ln41_4, i32 %i_04_i627_load_1

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="189" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc7.i:61 %select_ln34_1 = select i1 %and_ln34, i32 %zext_ln34, i32 %j_02_i629_load_1

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc7.i:62 %c = select i1 %and_ln34, i32 %minDistance_3, i32 %minDistance_load_1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc7.i:63 %icmp_ln74 = icmp_ugt  i32 %current_brightness_loc_load, i32 %maxBrightness_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="192" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc7.i:64 %select_ln74 = select i1 %icmp_ln74, i32 %zext_ln34, i32 %j_02_i633_load_1

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc7.i:65 %select_ln74_1 = select i1 %icmp_ln74, i32 %zext_ln41_4, i32 %i_04_i631_load_1

]]></Node>
<StgValue><ssdm name="select_ln74_1"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc7.i:66 %maxBrightness = select i1 %icmp_ln74, i32 %current_brightness_loc_load, i32 %maxBrightness_1_load

]]></Node>
<StgValue><ssdm name="maxBrightness"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7.i:71 %store_ln64 = store i32 %select_ln74, i32 %j_02_i633

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7.i:72 %store_ln64 = store i32 %select_ln74_1, i32 %i_04_i631

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7.i:73 %store_ln64 = store i32 %select_ln34_1, i32 %j_02_i629

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7.i:74 %store_ln64 = store i32 %select_ln34, i32 %i_04_i627

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7.i:75 %store_ln64 = store i32 %c, i32 %minDistance

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7.i:76 %store_ln64 = store i32 %maxBrightness, i32 %maxBrightness_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
for.inc7.i:77 %br_ln64 = br void %for.body4.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.inc65.preheader:3 %i_04_i631_load = load i32 %i_04_i631

]]></Node>
<StgValue><ssdm name="i_04_i631_load"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
for.inc65.preheader:4 %j_02_i633_load = load i32 %j_02_i633

]]></Node>
<StgValue><ssdm name="j_02_i633_load"/></StgValue>
</operation>

<operation id="204" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc65.preheader:5 %empty_31 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="205" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="1" op_8_bw="5" op_9_bw="5" op_10_bw="0">
<![CDATA[
for.inc65.preheader:6 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6, i32 %j_02_i633_load, i32 %i_04_i631_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="206" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="1" op_8_bw="5" op_9_bw="5" op_10_bw="0">
<![CDATA[
for.inc65.preheader:6 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6, i32 %j_02_i633_load, i32 %i_04_i631_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="207" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc65.preheader:0 %minDistance_load = load i32 %minDistance

]]></Node>
<StgValue><ssdm name="minDistance_load"/></StgValue>
</operation>

<operation id="208" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc65.preheader:7 %empty_32 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
for.inc65.preheader:8 %w_V = bitcast i32 %minDistance_load

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc65.preheader:9 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %w_V, i4 15, i4 15, i4 4, i1 0, i5 7, i5 8

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="211" st_id="34" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc65.preheader:9 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %w_V, i4 15, i4 15, i4 4, i1 0, i5 7, i5 8

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="212" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
for.inc65.preheader:1 %i_04_i627_load = load i32 %i_04_i627

]]></Node>
<StgValue><ssdm name="i_04_i627_load"/></StgValue>
</operation>

<operation id="213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc65.preheader:2 %j_02_i629_load = load i32 %j_02_i629

]]></Node>
<StgValue><ssdm name="j_02_i629_load"/></StgValue>
</operation>

<operation id="214" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc65.preheader:10 %empty_33 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="215" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="1" op_8_bw="5" op_9_bw="5" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc65.preheader:11 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7, i32 %j_02_i629_load, i32 %i_04_i627_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="216" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="1" op_8_bw="5" op_9_bw="5" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc65.preheader:11 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7, i32 %j_02_i629_load, i32 %i_04_i627_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="217" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0">
<![CDATA[
for.inc65.preheader:12 %ret_ln173 = ret

]]></Node>
<StgValue><ssdm name="ret_ln173"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
