# system info RedNeuronal_NiosII_tb on 2024.01.08.01:13:52
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1704694413
#
#
# Files generated for RedNeuronal_NiosII_tb on 2024.01.08.01:13:52
files:
filepath,kind,attributes,module,is_top
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/RedNeuronal_NiosII_tb.v,VERILOG,,RedNeuronal_NiosII_tb,true
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII.v,VERILOG,,RedNeuronal_NiosII,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII.v,VERILOG,,RedNeuronal_NiosII_RedNeuronal_NiosII,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_sram.hex,HEX,,RedNeuronal_NiosII_sram,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_sram.v,VERILOG,,RedNeuronal_NiosII_sram,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_uart.v,VERILOG,,RedNeuronal_NiosII_uart,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0.v,VERILOG,,RedNeuronal_NiosII_mm_interconnect_0,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_irq_mapper.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_irq_mapper,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.sdc,SDC,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v,VERILOG,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk.v,VERILOG,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck.v,VERILOG,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v,VERILOG,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_waves.do,OTHER,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_default_contents.dat,DAT,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_default_contents.hex,HEX,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_default_contents.mif,MIF,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_rf_ram_a.dat,DAT,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_rf_ram_a.hex,HEX,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_rf_ram_a.mif,MIF,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_rf_ram_b.dat,DAT,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_rf_ram_b.hex,HEX,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_rf_ram_b.mif,MIF,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench.v,VERILOG,,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_router,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_router_001,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_router_002,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_router_003,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_cmd_demux,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_cmd_mux,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_cmd_mux,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_rsp_demux,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_rsp_mux,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_rsp_mux,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter,false
RedNeuronal_NiosII/testbench/RedNeuronal_NiosII_tb/simulation/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst,RedNeuronal_NiosII
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.RedNeuronal_NiosII,RedNeuronal_NiosII_RedNeuronal_NiosII
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.RedNeuronal_NiosII.cpu,RedNeuronal_NiosII_RedNeuronal_NiosII_cpu
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.sram,RedNeuronal_NiosII_sram
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.uart,RedNeuronal_NiosII_uart
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0,RedNeuronal_NiosII_mm_interconnect_0
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.RedNeuronal_NiosII_data_master_translator,altera_merlin_master_translator
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.RedNeuronal_NiosII_instruction_master_translator,altera_merlin_master_translator
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.RedNeuronal_NiosII_debug_mem_slave_translator,altera_merlin_slave_translator
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.sram_s1_translator,altera_merlin_slave_translator
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.RedNeuronal_NiosII_data_master_agent,altera_merlin_master_agent
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.RedNeuronal_NiosII_instruction_master_agent,altera_merlin_master_agent
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.RedNeuronal_NiosII_debug_mem_slave_agent,altera_merlin_slave_agent
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.sram_s1_agent,altera_merlin_slave_agent
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.RedNeuronal_NiosII_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.sram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.router,RedNeuronal_NiosII_mm_interconnect_0_router
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.router_001,RedNeuronal_NiosII_mm_interconnect_0_router_001
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.router_002,RedNeuronal_NiosII_mm_interconnect_0_router_002
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.router_003,RedNeuronal_NiosII_mm_interconnect_0_router_003
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.router_004,RedNeuronal_NiosII_mm_interconnect_0_router_003
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.cmd_demux,RedNeuronal_NiosII_mm_interconnect_0_cmd_demux
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.cmd_demux_001,RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.rsp_demux_001,RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.rsp_demux_002,RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.cmd_mux,RedNeuronal_NiosII_mm_interconnect_0_cmd_mux
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.cmd_mux_001,RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.cmd_mux_002,RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.rsp_demux,RedNeuronal_NiosII_mm_interconnect_0_rsp_demux
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.rsp_mux,RedNeuronal_NiosII_mm_interconnect_0_rsp_mux
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.rsp_mux_001,RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.avalon_st_adapter,RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.avalon_st_adapter_001,RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.avalon_st_adapter_002,RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.irq_mapper,RedNeuronal_NiosII_irq_mapper
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst.rst_controller,altera_reset_controller
RedNeuronal_NiosII_tb.RedNeuronal_NiosII_inst_clk_bfm,altera_avalon_clock_source
