/****************************************************************************
 * Copyright (c) 2008-2014 Matthew Ballance and others.
 *
 * This program and the accompanying materials are made available under the
 * terms of the Eclipse Public License 2.0 which is available at
 * https://www.eclipse.org/legal/epl-2.0/.
 *
 * SPDX-License-Identifier: EPL-2.0
 *
 *
 * Contributors:
 *     Matthew Ballance - initial implementation
 ****************************************************************************/


package org.eclipse.hdt.sveditor.core.tests.parser;

import java.util.ArrayList;
import java.util.List;

import org.eclipse.hdt.sveditor.core.SVCorePlugin;
import org.eclipse.hdt.sveditor.core.db.ISVDBChildItem;
import org.eclipse.hdt.sveditor.core.db.ISVDBItemBase;
import org.eclipse.hdt.sveditor.core.db.SVDBFile;
import org.eclipse.hdt.sveditor.core.db.SVDBItem;
import org.eclipse.hdt.sveditor.core.db.SVDBItemType;
import org.eclipse.hdt.sveditor.core.db.SVDBMarker;
import org.eclipse.hdt.sveditor.core.db.SVDBModIfcDecl;
import org.eclipse.hdt.sveditor.core.db.SVDBTypeInfoBuiltin;
import org.eclipse.hdt.sveditor.core.db.SVDBTypeInfoBuiltinNet;
import org.eclipse.hdt.sveditor.core.db.SVDBTypeInfoUserDef;
import org.eclipse.hdt.sveditor.core.db.SVDBMarker.MarkerType;
import org.eclipse.hdt.sveditor.core.db.stmt.SVDBParamPortDecl;
import org.eclipse.hdt.sveditor.core.db.stmt.SVDBVarDeclItem;
import org.eclipse.hdt.sveditor.core.db.stmt.SVDBVarDeclStmt;
import org.eclipse.hdt.sveditor.core.log.LogFactory;
import org.eclipse.hdt.sveditor.core.log.LogHandle;
import org.eclipse.hdt.sveditor.core.parser.SVLanguageLevel;
import org.eclipse.hdt.sveditor.core.parser.SVParseException;

import junit.framework.TestCase;
import org.eclipse.hdt.sveditor.core.tests.SVDBTestUtils;

public class TestParseModuleBodyItems extends TestCase {
	
	public void testPackageModule() {
		LogHandle log = LogFactory.getLogHandle("testPackageModule");
		String content =
			"package p;\r\n" +						// 1
		    "typedef enum logic[1:0] {\r\n" +		// 2
		    "    e0, e1, e2, e3\r    } e;" +		// 3
			"endpackage\r\n" +						// 4
			"\r\n" +								// 5
			"module t1\r\n" +						// 6
			"	(\r\n" +							// 7
		    "    input e [1:0] eee // No parse error.\r    );\r\n" +	// 8
		    "endmodule\r\n"
		    ;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(
				log, content, "testPackageModule", false);

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "p", "t1");
		LogFactory.removeLogHandle(log);
	}

	public void testInputVarPort() {
		LogHandle log = LogFactory.getLogHandle(getName());
		String content =
			"module t(input var the_reset);\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(
				log, content, getName(), false);

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t");
		LogFactory.removeLogHandle(log);
	}
	
	public void testDefineCaseItems() {
		LogHandle log = LogFactory.getLogHandle("testDefineCaseItems");
		String content =
			"`define A 1\n" +
			"module mymodule;\n" +
			"	int b;\n" +
			"	initial begin\n" +
			"		case(b)\n" +
			"			`A:begin\n" +
			"			end\n" +
			"		endcase\n" +
			"	end\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(
				log, content, "testDefineCaseItems", false);

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "mymodule");
		LogFactory.removeLogHandle(log);
	}

	public void testRandCase() {
		LogHandle log = LogFactory.getLogHandle("testDefineCaseItems");
		String content =
		                "module mymodule;           \n" +
		                "   logic a;                \n" +
		                "   task sometask();        \n" +
		                "      randcase             \n" +
		                "         100: a = 1'b0;    \n" +
		                "         100: a = 1'b1;    \n" +
		                "      endcase              \n" +
		                "   endtask                 \n" +
		                "endmodule\n"
						;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, "testRandCase");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "mymodule");
		LogFactory.removeLogHandle(log);
	}
	
	public void testDelayedAssign() {
		String content =
			"module t;\n" +
			"	logic a;\n" +
			"	real tmin, ttyp, tmax;\n" +
			"	real some_delay_time;\n" +
			"	assign #1 a = 1; // Error.\n" +
			"	always" +
			"	begin " +
			"		#(1:2:3) a = 1; // Error.\n" +
			"	    #(tmin: ttyp: tmax) a = 1; // Error.\n" +
			"	    some_delay_time = (1.0: 2.2: 3.456); // Error.\n" +
			"	    some_delay_time = (tmin: ttyp: tmax); // Error.\n" +
			"	end\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, "testDelayedAssign");

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t");
	}

	public void testDelayedExprAssign() {
		String content =
			"module t;\n" +
			"	logic a;\n" +
			"	assign #(1+2ps) a = 1; // Error.\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, "testDelayedAssign");

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t");
	}
	
	public void testDelayedExprAssignRiseFall() {
		String content =
				"module t;\n" +
						"	logic a;\n" +
						"	logic b;\n" +
						"	assign #(1,2) a = b; // rise, fall\n" +
						"	assign #(1:2:3,2:3:4) a = b; // #(min_rise:typ_rise:max_rise,min_fall:typ_fall:max_fall)\n" +
						"endmodule\n"
						;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, "testDelayedExprAssignRiseFall");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t");
	}
	
	public void testModuleSizedParameter() {
		String content = 
			"module t\n" +
			"#(\n" +
			"parameter [2:0] a = 2'b01\n" +
			");\n" +
			"endmodule\n";
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, "testModuleSizedParameter");

		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t");
	}
	
	public void testParamListLocalParameter() {
		String content =
			"module some_module # (\n" +
			"	parameter            PARAM  = 2,\n" +
			"	localparam           LPARA  = 24   // <= here\n" +
			")(\n" +
			"	input                clk,\n" +
			"	output logic         [1:0] out\n" +
			");\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		runTest(getName(), content, new String[] {"some_module"});
	}

	public void testModuleArrayDefparam() {
		String content = 
			"module t;\n" +
			"	defparam a[1].ASDF[1].b = 1;\n" +
			"endmodule\n";
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, getName());

		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t");
	}
	
	public void testModuleGenvarDecl() {
		String content = 
			"module t4;\n" +
			"	genvar k;\n" +
			"endmodule\n";
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, "testModuleSizedParameter");

		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t4");
	}

	
	public void testModuleInterfacePort() {
		String content = 
			"module t2\n" +
			"(\n" +
			"interface a\n" +
			");\n" +
			"endmodule\n"
			;
		SVDBFile file = SVDBTestUtils.parse(content, "testModuleInterfacePort");

		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t2");
	}
	
	public void testModuleBitArrayPort() {
		String content =
			"module t3\n" +
			"(\n" +
			"input [1:0][1:0] a\n" +
			");\n" +
			"endmodule\n"
			;
		SVCorePlugin.getDefault().enableDebug(false);

		SVDBFile file = SVDBTestUtils.parse(content, "testModuleInterfacePort");

		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t3");
	}
	
	public void testModuleSignedPort() {
		String content =
			"module t5\n" +
			"(\n" +
			"output signed a\n" +
			");\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, "testModuleSignedPort");

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t5");
	}

	public void testModuleSizedSignedPort() {
		String content =
			"module t2\n" +
			"(\n" +
			"       input signed [1:0] a\n" +
			");\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(content, "testModuleSizedSignedPort");

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t2");
	}

	public void testAssignInvert() {
		String doc = 
			"module t;\n" +
			"	logic a, b;\n" +
			"	assign a = ~b; // Error!\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testAssignInvert");

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t");
	}

	public void testAssignSystemTask() {
		String doc =
			"module t2;\n" +
			"	logic a, b;\n" +
			"	assign a = $abs(1)+$abs(1); // Error!\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testAssignSystemTask");

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t2");
	}

	
	public void testInitialBlock() {
		String doc =
			"module top;\n" +
			"    int a;\n" +
			"\n" +
			"    initial begin\n" +
			"        paramter P = 1;\n" +
			"        int b;\n" +
			"        b = 5;\n" +
			"        a = 6;\n" +
			"        assert(a == 6);\n" +
			"    end\n" +
			"\n" +
			"endmodule\n"
			;
		
		SVDBFile file = SVDBTestUtils.parse(doc, "testInitialBlock");
		
		SVDBModIfcDecl top = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("top")) {
				top = (SVDBModIfcDecl)it;
				break;
			}
		}
		
		assertNotNull("Failed to find module top", top);
		
		ISVDBItemBase initial = null;
		for (ISVDBItemBase it : top.getChildren()) {
			if (it.getType() == SVDBItemType.InitialStmt) {
				initial = it;
				break;
			}
		}
		
		assertNotNull("Failed to find initial block", initial);
	}
	
	public void testPortList() {
		LogHandle log = LogFactory.getLogHandle("testPortList");
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module top(a, b, c, d);\n" +		// 1
			"    input a;\n" +					// 2
			"    output b;\n" +					// 3
			"    input [7:0] c;\n" +			// 4
			"    output[11:0] d;\n" +			// 5
			"\n" +								// 6
			"    wire [12:0] bus;\n" +			// 7
			"\n" +								// 8
			"    always @ (a) begin\n" +		// 9
			"        b = ~a;\n" +				// 10
			"    end\n" +						// 11
			"\n" +								// 12
			"endmodule\n"						// 13
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testPortList");
		
		for (ISVDBItemBase it : file.getChildren()) {
			if (it.getType() == SVDBItemType.Marker) {
				log.debug("Marker: " + ((SVDBMarker)it).getMessage());
			}
		}

		SVDBModIfcDecl top = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("top")) {
				top = (SVDBModIfcDecl)it;
				break;
			}
		}
		
		assertNotNull("Failed to find module top", top);
		
		for (SVDBParamPortDecl p : top.getPorts()) {
			for (ISVDBChildItem c : p.getChildren()) {
				log.debug("Port: " + SVDBItem.getName(c));
			}
		}

		SVDBVarDeclItem a=null, b=null, c=null, d=null, bus=null;
		for (ISVDBItemBase it : top.getChildren()) {
			String name = SVDBItem.getName(it);
			log.debug("[Item] " + it.getType() + " " + name);
			if (it.getType() == SVDBItemType.VarDeclStmt) {
				for (ISVDBChildItem ci : ((SVDBVarDeclStmt)it).getChildren()) {
					SVDBVarDeclItem vi = (SVDBVarDeclItem)ci;
					log.debug("    vi=" + vi.getName());
					if (vi.getName().equals("a")) {
						a = vi;
					} else if (vi.getName().equals("b")) {
						b = vi;
					} else if (vi.getName().equals("c")) {
						c = vi;
					} else if (vi.getName().equals("d")) {
						d = vi;
					} else if (vi.getName().equals("bus")) {
						bus = vi;
					}
				}
			}
		}
		
		assertNotNull(a);
		assertNotNull(b);
		assertNotNull(c);
		assertNotNull(d);
		assertNotNull(bus);
		
		assertEquals("input", a.getParent().getTypeName());
		assertEquals("input", a.getParent().getTypeName());
		assertTrue(bus.getParent().getTypeInfo() instanceof SVDBTypeInfoBuiltinNet);
		SVDBTypeInfoBuiltinNet net_type = (SVDBTypeInfoBuiltinNet)bus.getParent().getTypeInfo();
		log.debug("vectorDim: " + ((SVDBTypeInfoBuiltin)net_type.getTypeInfo()).getVectorDim());
		assertEquals(1, ((SVDBTypeInfoBuiltin)net_type.getTypeInfo()).getVectorDim().size());
//		assertEquals("", "[12:0]", ((SVDBTypeInfoBuiltin)net_type.getTypeInfo()).getVectorDim());
		LogFactory.removeLogHandle(log);
	}
	
	public void testTypedPortList() {
		LogHandle log = LogFactory.getLogHandle("testTypedPortList");
		String doc =
			"typedef struct {\n" +
			"    int a;\n" +
			"    int b;\n" +
			"} foo_t;\n" +
			"\n" +
			"module top(\n" +
			"    input int    a,\n" +
			"    input foo_t  b,\n" +
			"    input bar[13:0]\n" +
			"    );\n" +
			"\n" +
			"    always @ (a) begin\n" +
			"        b = ~a;\n" +
			"    end\n" +
			"\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testTypedPortList");
		
		for (ISVDBItemBase it : file.getChildren()) {
			if (it.getType() == SVDBItemType.Marker) {
				log.debug("Marker: " + ((SVDBMarker)it).getMessage());
			}
		}

		SVDBModIfcDecl top = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("top")) {
				top = (SVDBModIfcDecl)it;
				break;
			}
		}
		
		assertNotNull("Failed to find module top", top);

		SVDBVarDeclItem a=null, b=null, bar=null;
		for (SVDBParamPortDecl p : top.getPorts()) {
			for (ISVDBChildItem c : p.getChildren()) {
				SVDBVarDeclItem pi = (SVDBVarDeclItem)c;
				log.debug("Port: " + pi.getName());
				if (pi.getName().equals("a")) {
					a = pi;
				} else if (pi.getName().equals("b")) {
					b = pi;
				} else if (pi.getName().equals("bar")) {
					bar = pi;
				}
			}
		}
		
		assertNotNull(a);
		assertNotNull(b);
		assertNotNull(bar);

		assertEquals(SVDBItemType.TypeInfoUserDef, b.getParent().getTypeInfo().getType());
		assertEquals("foo_t", ((SVDBTypeInfoUserDef)b.getParent().getTypeInfo()).getName());
		LogFactory.removeLogHandle(log);
	}

	public void testAlwaysBlock() {
		LogHandle log = LogFactory.getLogHandle("testAlwaysBlock");
		String doc =
			"module top;\n" +
			"\n" +
			"    always @ (posedge a) begin\n" +
			"        b = ~a;\n" +
			"    end\n" +
			"\n" +
			"    always @ (posedge a or negedge b) begin\n" +
			"        b = ~a;\n" +
			"    end\n" +
			"\n" +
			"    always_ff @ (posedge a or negedge b) begin\n" +		// Throw in an always_ff for the fun of it
			"        b = ~a;\n" +
			"    end\n" +
			"\n" +
			"    always @ (posedge a, negedge b) begin\n" +
			"        b = ~a;\n" +
			"    end\n" +
			"\n" +
			"    always @ (*) begin\n" +
			"        b = ~a;\n" +
			"    end\n" +
			"\n" +
			"    always @* begin\n" +
			"        b = ~a;\n" +
			"    end\n" +
			"\n" +
			"    always @ someevent begin\n" +
			"        b = ~a;\n" +
			"    end\n" +
			"\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testAlwaysBlock");
		List<SVDBMarker> errors = new ArrayList<SVDBMarker>();
		
		for (ISVDBItemBase it : file.getChildren()) {
			if (it.getType() == SVDBItemType.Marker) {
				log.debug("Marker: " + ((SVDBMarker)it).getMessage());
				SVDBMarker m = (SVDBMarker)it;
				if (m.getMarkerType() == MarkerType.Error) {
					errors.add(m);
				}
			}
		}

		SVDBTestUtils.assertFileHasElements(file, "top");
		
		assertEquals("No Errors", 0, errors.size());
		LogFactory.removeLogHandle(log);
	}

	public void testNestedModule() {
		LogHandle log = LogFactory.getLogHandle("testNestedModule");
		String doc =
			"module top;\n" +
			"\n" +
			"    module inner;\n" +
			"    	always @ (posedge a) begin\n" +
			"       	 b = ~a;\n" +
			"    	end\n" +
			"    endmodule\n" +
			"\n" +
			"\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testAlwaysBlock");
		
		SVDBTestUtils.assertNoErrWarn(file);

		SVDBModIfcDecl top = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("top")) {
				top = (SVDBModIfcDecl)it;
			}
		}
		
		assertNotNull("Failed to find module top", top);
		
		SVDBModIfcDecl inner = null;
		for (ISVDBItemBase it : top.getChildren()) {
			if (SVDBItem.getName(it).equals("inner")) {
				inner = (SVDBModIfcDecl)it;
			}
		}

		assertNotNull("Failed to find module inner", inner);
		LogFactory.removeLogHandle(log);
	}
	
	public void testEmptyParamList() {
		String doc =
			"module t2\n" +
			"#(\n" +
			");\n" +
			"endmodule";

		SVDBFile file = SVDBTestUtils.parse(doc, "testAlwaysBlock");

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t2");
	}
	
	public void testParameterDeclaration() {
		
		String doc =
			"module t1;\n" +
			"    parameter c = 1;\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testParameterDeclaration");
		SVDBTestUtils.assertNoErrWarn(file);

		SVDBModIfcDecl t1 = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("t1")) {
				t1 = (SVDBModIfcDecl)it;
			}
		}
		
		assertNotNull("Failed to find module t1", t1);
		
		SVDBVarDeclItem c = null;
		for (ISVDBItemBase it : t1.getChildren()) {
			if (it.getType() == SVDBItemType.ParamPortDecl) {
				for (ISVDBChildItem ci : ((SVDBParamPortDecl)it).getChildren()) {
					SVDBVarDeclItem vi = (SVDBVarDeclItem)ci;
					if (vi.getName().equals("c")) {
						c = vi;
					}
				}
			}
		}
		assertNotNull(c);
	}

	public void testParameterExprInit() {
		
		String doc =
			"module t;\n" +
			"    parameter a = 2;\n" +
			"    parameter b = a/2;\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testParameterExprInit");
		
		SVDBTestUtils.assertNoErrWarn(file);

		SVDBModIfcDecl t = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("t")) {
				t = (SVDBModIfcDecl)it;
			}
		}
		
		assertNotNull("Failed to find module t", t);
		
		SVDBVarDeclItem a = null, b = null;
		for (ISVDBItemBase it : t.getChildren()) {
			if (it.getType() == SVDBItemType.ParamPortDecl) {
				for (ISVDBChildItem c : ((SVDBParamPortDecl)it).getChildren()) {
					SVDBVarDeclItem vi = (SVDBVarDeclItem)c;
					if (vi.getName().equals("a")) {
						a = vi;
					} else if (vi.getName().equals("b")) {
						b = vi;
					}
				}
			}
		}
		assertNotNull(a);
		assertNotNull(b);
	}

	public void testAlwaysVariants() {
		LogHandle log = LogFactory.getLogHandle("testAlwaysVariants");
		String doc =
			"module t3(input clock);\n" +
			"    always_ff@(posedge clock) begin\n" +
			"    end\n" +
			"    always_comb begin\n" +
			"    end\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testAlwaysVariants");
		SVDBTestUtils.assertNoErrWarn(file);
		
		SVDBModIfcDecl t3 = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("t3")) {
				t3 = (SVDBModIfcDecl)it;
			}
		}
		
		assertNotNull("Failed to find module t3", t3);
		
		// SVDBAlwaysBlock always_ff = null, always_comb = null;
		for (ISVDBItemBase it : t3.getChildren()) {
			log.debug("it: " + it.getType() + " " + SVDBItem.getName(it));
		}
		LogFactory.removeLogHandle(log);
	}

	// EXPECTED_ERROR: Generate blocks not currently supported
	public void testGenVars() {
		
		String doc =
			"module t4;\n" +
			"    for(genvar i=0; i<3; i++) begin\n" +
			"    end\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testGenVars");
		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t4");
	}
	
	// Contains semantic error, in that both loops use the same index 
	public void testGen_LRM_Ex1() {
		String doc = 
			"module mod_a;\n" +
			"	genvar i;\n" +
			"	for (i=0; i<5; i=i+1) begin : a\n" +
			"		for (i=0; i<5; i=i+1) begin : b\n" +
			"		end\n" +
			"	end\n" +
			"endmodule\n"
			;
		
		SVDBFile file = SVDBTestUtils.parse(doc, "testGenVars");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "mod_a");
	}

	// Contains semantic error, in that both loops use the same index 
	public void testGen_LRM_Ex1_a() {
		String doc = 
			"module mod_a;\n" +
			"	genvar i;\n" +
			"	for (i=0; i<5; i=i+1) begin : a\n" +
			"		for (i=0; i<5; i=i+1) begin : b\n" +
			"		end\n" +
			"	end\n" +
			"endmodule\n"
			;
		
		SVDBFile file = SVDBTestUtils.parse(doc, "testGenVars");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "mod_a");
	}

	// Contains semantic error, in that logic 'a' and block 'a' conflict 
	public void testGen_LRM_Ex1_b() {
		String doc = 
			"module mod_b;\n" +
			"	genvar i;\n" +
			"	logic a;\n" +
			"	for (i=1; i<0; i=i+1) begin: a\n" +
			"	end\n" +
			"endmodule\n" 
			;
		
		SVDBFile file = SVDBTestUtils.parse(doc, "testGen_LRM_Ex1_b");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "mod_b");
	}

	// error -- "a" conflicts with name of previous
	// loop even though indices are unique
	public void testGen_LRM_Ex1_c() {
		String doc = 
			"module mod_c;\n" +
			"	genvar i;\n" +
			"	for (i=1; i<5; i=i+1) begin: a\n" +
			"	end\n" +
			"	for (i=10; i<15; i=i+1) begin: a\n" +
			"	end\n" +
			"endmodule\n"
			;
		
		SVDBFile file = SVDBTestUtils.parse(doc, "testGen_LRM_Ex1_c");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "mod_c");
	}

	public void testGen_LRM_Ex2() {
		String doc = 
			"module gray2bin1 (bin, gray);\n" +
			"	parameter SIZE = 8; // this module is parameterizable\n" +
			"	output [SIZE-1:0] bin;\n" +
			"	input [SIZE-1:0] gray;\n" +
			"	genvar i;\n" +
			"	generate\n" +
			"	for (i=0; i<SIZE; i=i+1) begin:bitnum\n" +
			"		assign bin[i] = ^gray[SIZE-1:i];\n" +
			"		// i refers to the implicitly defined localparam whose\n" +
			"		// value in each instance of the generate block is\n" +
			"		// the value of the genvar when it was elaborated.\n" +
			"	end\n" + // 12
			"	endgenerate\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testGen_LRM_Ex2");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "gray2bin1");
	}
	
	public void testGen_LRM_Ex3() {
		String doc = 
		"module addergen1 (co, sum, a, b, ci);\n" +
		"	parameter SIZE = 4;\n" +
		"	output [SIZE-1:0] sum;\n" +
		"	output co;\n" +
		"	input [SIZE-1:0] a, b;\n" +
		"	input ci;\n" +
		"	wire [SIZE :0] c;\n" +
		"	wire [SIZE-1:0] t [1:3];\n" +
		"	genvar i;\n" +
		"	assign c[0] = ci;\n" +
		"		// Hierarchical gate instance names are:\n" +
		"		// xor gates: bitnum[0].g1 bitnum[1].g1 bitnum[2].g1 bitnum[3].g1\n" +
		"		// bitnum[0].g2 bitnum[1].g2 bitnum[2].g2 bitnum[3].g2\n" +
		"		// and gates: bitnum[0].g3 bitnum[1].g3 bitnum[2].g3 bitnum[3].g3\n" +
		"		// bitnum[0].g4 bitnum[1].g4 bitnum[2].g4 bitnum[3].g4\n" +
		"		// or gates: bitnum[0].g5 bitnum[1].g5 bitnum[2].g5 bitnum[3].g5\n" +
		"		// Generated instances are connected with\n" +
		"		// multidimensional nets t[1][3:0] t[2][3:0] t[3][3:0]\n" +
		"		// (12 nets total)\n" +
		"	for(i=0; i<SIZE; i=i+1) begin:bitnum\n" +
		"		xor g1 ( t[1][i], a[i], b[i]);\n" +
		"		xor g2 ( sum[i], t[1][i], c[i]);\n" +
		"		and g3 ( t[2][i], a[i], b[i]);\n" +
		"		and g4 ( t[3][i], t[1][i], c[i]);\n" +
		"		or g5 ( c[i+1], t[2][i], t[3][i]);\n" +
		"	end\n" +
		"	assign co = c[SIZE];\n" +
		"endmodule\n"
		;
		SVCorePlugin.getDefault().enableDebug(false);
		
		SVDBFile file = SVDBTestUtils.parse(doc, "testGen_LRM_Ex3");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "addergen1");
	}

	public void testGen_LRM_Ex4() {
		String doc = 
			"module addergen1 (co, sum, a, b, ci);\n" +
			"	parameter SIZE = 4;\n" +
			"	output [SIZE-1:0] sum;\n" +
			"	output co;\n" +
			"	input [SIZE-1:0] a, b;\n" +
			"	input ci;\n" +
			"	wire [SIZE :0] c;\n" +
			"	genvar i;\n" +
			"	assign c[0] = ci;\n" +
			"	for(i=0; i<SIZE; i=i+1) begin:bitnum\n" +
			"		wire t1, t2, t3;\n" +
			"		xor g1 ( t1, a[i], b[i]);\n" +
			"		xor g2 ( sum[i], t1, c[i]);\n" +
			"		and g3 ( t2, a[i], b[i]);\n" +
			"		and g4 ( t3, t1, c[i]);\n" +
			"		or g5 ( c[i+1], t2, t3);\n" +
			"	end\n" +
			"	assign co = c[SIZE];\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testGen_LRM_Ex4");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "addergen1");
	}

	public void testGen_LRM_Ex5() {
		String doc =
			"module ex5;\n" +
			"	parameter SIZE = 2;\n" +
			"	genvar i, j, k, m;\n" +
			"	generate\n" +
			"		for (i=0; i<SIZE; i=i+1) begin:B1 // scope B1[i]\n" +
			"			M1 N1(); // instantiates B1[i].N1\n" +
			"			for (j=0; j<SIZE; j=j+1) begin:B2 // scope B1[i].B2[j]\n" +
			"				M2 N2(); // instantiates B1[i].B2[j].N2\n" +
			"				for (k=0; k<SIZE; k=k+1) begin:B3 // scope B1[i].B2[j].B3[k]\n" +
			"					M3 N3(); // instantiates\n" +
			"				end // B1[i].B2[j].B3[k].N3\n" +
			"			end\n" +
			"			if (i>0) begin:B4 // scope B1[i].B4\n" +
			"				for (m=0; m<SIZE; m=m+1) begin:B5 // scope B1[i].B4.B5[m]\n" +
			"					M4 N4(); // instantiates\n" +
			"				end // B1[i].B4.B5[m].N4\n" +
			"			end\n" +
			"		end\n" +
			"	endgenerate\n" +
			"endmodule\n"
			;
		
		SVDBFile file = SVDBTestUtils.parse(doc, "testGen_LRM_Ex5");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "ex5");
	}

	public void testGen_LRM_Ex_Cond_1() {
		String doc =
			"module test;\n" +
			"	parameter p = 0, q = 0;\n" +
			"	wire a, b, c;\n" +
			"	if (p == 1)\n" +
			"		if (q == 0)\n" +
			"			begin : u1 // If p==1 and q==0, then instantiate\n" +
			"				and g1(a, b, c); // AND with hierarchical name test.u1.g1\n" +
			"			end\n" +
			"		else if (q == 2)\n" +
			"			begin : u1 // If p==1 and q==2, then instantiate\n" + // 10
			"				or g1(a, b, c); // OR with hierarchical name test.u1.g1\n" +
			"			end\n" +
			"		else ; // If p==1 and q!=0 or 2, then no instantiation\n" +
			"	else if (p == 2)\n" + // 14
			"		case (q)\n" +
			"			0, 1, 2:\n" +
			"				begin : u1 // If p==2 and q==0,1, or 2, then instantiate\n" +
			"					xor g1(a, b, c); // XOR with hierarchical name test.u1.g1\n" + // 18 
			"				end\n" +
			"			default:\n" +
			"				begin : u1 // If p==2 and q!=0,1, or 2, then instantiate\n" +
			"					xnor g1(a, b, c); // XNOR with hierarchical name test.u1.g1\n" +
			"				end\n" +
			"		endcase\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testGen_LRM_ExCond_1");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "test");
	}

	public void testGen_LRM_Ex_Cond_2() {
		String doc =
			"module multiplier(a,b,product);\n" +
			"	parameter a_width = 8, b_width = 8;\n" +
			"	localparam product_width = a_width+b_width;\n" +
			"	input [a_width-1:0] a;\n" +
			"	input [b_width-1:0] b;\n" +
			"	output [product_width-1:0] product;\n" +
			"	generate\n" +
			"		if((a_width < 8) || (b_width < 8)) begin: mult\n" +
			"			CLA_multiplier #(a_width,b_width) u1(a, b, product);\n" +
			"		end\n" +
			"		else begin: mult\n" +
			"			WALLACE_multiplier #(a_width,b_width) u1(a, b, product);\n" +
			"		end\n" +
			"	endgenerate\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testGen_LRM_ExCond_2");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "multiplier");
	}
	
	public void testGenBeginEnd() {
		String doc = 
			"module gray2bin1 (bin, gray);\n" +
			"	parameter SIZE = 8; // this module is parameterizable\n" +
			"	output [SIZE-1:0] bin;\n" +
			"	input [SIZE-1:0] gray;\n" +
			"	genvar i;\n" +
			"	generate\n" +
			"	begin : my_gen_block\n" +
			"		for (i=0; i<SIZE; i=i+1) begin:bitnum\n" +
			"			begin\n" +
			"				assign bin[i] = ^gray[SIZE-1:i];\n" +
			"				// i refers to the implicitly defined localparam whose\n" +
			"				// value in each instance of the generate block is\n" +
			"				// the value of the genvar when it was elaborated.\n" +
			"			end\n" +
			"		end\n" + // 12
			"	end\n" +
			"	endgenerate\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testGenBeginEnd");
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "gray2bin1");
	}

	public void testGenBeginEnd_2() {
		String doc = 
			"module eclipse_collapse ();\n" +
			"	wire wire1;\n" +
			"	parameter PARAM1 =1 ;\n" +
			"	generate\n" +
			"	begin\n" +
			"	if (PARAM1)\n" +
			"	begin\n" +
			"		assign wire1  = 0;\n" + 
			"	end\n" +
			"	else\n" +
			"	begin\n" +
			"		assign wire1  = 1;\n" +
			"	end\n" +
			"	end\n" +
			"	endgenerate\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, getName());
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "eclipse_collapse");
	}

	public void testGenSubBeginEnd() {
		String doc = 
			"module bob ();\n" +
			"	logic a, b;\n" +
			"	genvar i;\n" +
			"	generate\n" +
			"	begin: gen1\n" +
			"		for (i=0; i<3; i++) begin : thing\n" +
			"			begin       // Apparently a begin/end here is allowed within a generate!?!?\n" +
			"				assign a = b;\n" +
			"			end         // Apparently a begin/end here is allowed within a generate!?!?\n" +
			"		end\n" +
			"	end\n" +
			"	endgenerate\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, getName());
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "bob");
	}
	
	public void testOutputPort() {
		
		String doc =
			"module t4(o);\n" +
			"    output logic o;\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testTypedInitializedParameterDecl");
		SVDBTestUtils.assertNoErrWarn(file);
		
		SVDBTestUtils.assertFileHasElements(file, "t4");
	}

	public void testUntypedInputPort() {
		
		String doc =
			"module t\n" +
			"(\n" +
			"output logic [3:0] out,\n" +
			"input logic [1:0] in,\n" +
			"input [1:0] in2\n" +
			");\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testUntypedInputPort");
		
		SVDBTestUtils.assertNoErrWarn(file);
		
		SVDBModIfcDecl t = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("t")) {
				t = (SVDBModIfcDecl)it;
			}
		}
		assertNotNull("Failed to find module t", t);
		
		SVDBVarDeclItem out=null, in=null, in2=null;
		
		for (SVDBParamPortDecl p : ((SVDBModIfcDecl)t).getPorts()) {
			for (ISVDBChildItem c : p.getChildren()) {
				SVDBVarDeclItem pi = (SVDBVarDeclItem)c;
				if (pi.getName().equals("out")) {
					out = pi;
				} else if (pi.getName().equals("in")) {
					in = pi;
				} else if (pi.getName().equals("in2")) {
					in2 = pi;
				}
			}
		}
		assertNotNull("Failed to find \"out\"", out);
		assertNotNull("Failed to find \"in\"", in);
		assertNotNull("Failed to find \"in2\"", in2);
	}

	public void testModportPort() {
		
		String doc =
			"module t2\n" +
			"(\n" +
			"AbcInterface.Mp mp\n" +
			");\n" +
			"	// Parsing incorrectly at the interface modport\n" +
			"endmodule\n";	

		SVDBFile file = SVDBTestUtils.parse(doc, "testModportPort");
		
		SVDBTestUtils.assertNoErrWarn(file);
		
		SVDBModIfcDecl t2 = null;
		for (ISVDBItemBase it : file.getChildren()) {
			if (SVDBItem.getName(it).equals("t2")) {
				t2 = (SVDBModIfcDecl)it;
			}
		}
		assertNotNull("Failed to find module t2", t2);
		
		SVDBVarDeclItem mp=null;
		
		for (SVDBParamPortDecl p : ((SVDBModIfcDecl)t2).getPorts()) {
			for (ISVDBChildItem c : p.getChildren()) {
				SVDBVarDeclItem pi = (SVDBVarDeclItem)c;
				if (pi.getName().equals("mp")) {
					mp = pi;
				}
			}
		}
		assertNotNull("Failed to find \"mp\"", mp);
	}


	public void testTypedInitializedParameterDecl() {
		
		String doc =
			"module t3\n" +
			"#(\n" +
			"parameter int c [0:1] = '{0, 1}\n" +
			");\n" +
			"endmodule\n";			

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testTypedInitializedParameterDecl");
		
		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t3");
	}

	public void testParameterArrayRefExpr() {
		
		String doc =
			"module t\n" +
			"#(\n" +
			"       parameter [1:0] a = 2'b10,\n" +
			"       parameter b = a[1]+1\n" +
			");\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testParameterArrayRefExpr");
		
		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t");
	}

	public void testMappedParameterizedModule() {
		
		String doc =
			"module t5;\n" +
			"    Abc #(1, 2) abc(out, in);\n" +
			"    Abc #(.p(1), .p2(2)) abc2(out, in);\n" +
			"endmodule\n"
			;

		SVDBFile file = SVDBTestUtils.parse(doc, "testMappedParameterizedModule");
		
		SVDBTestUtils.assertNoErrWarn(file);

		SVDBTestUtils.assertFileHasElements(file, "t5");
	}

	public void testGlobalParamRef() {
		
		String doc =
			"parameter int c [0:1] = '{0, 2};\n" +
			"	module t6\n" +
			"	#(\n" +
			"	parameter c2 = c[0]\n" +
			"	);\n" +
			"	endmodule\n"
			;
			
		SVDBFile file = SVDBTestUtils.parse(doc, "testMappedParameterizedModule");
		
		SVDBTestUtils.assertNoErrWarn(file);
		
		SVDBTestUtils.assertFileHasElements(file, "t6");
	}


	public void testVarCompare() {
		String doc = 
			"module HalfSeTable(sIdx, LutIndex);\n" +
			"	// Optimize the table size by the sorting stage index.\n" +
			"	parameter sortId = 0;\n" +
			"	output logic [sortId*3-1:0] sIdx;\n" +
			"	input [2:0] LutIndex;\n" +
			"\n" +
			"	// Half SE table. Symbols are 802.11 Gray-encoded.\n" +
			"	always@(LutIndex) begin\n" +
			"		case(LutIndex)\n" +
			"    	// SE order:    (best)7   5   3   1  -1  -3  -5  -7\n" +
			"		3'b000: sIdx = (24'b100_101_111_110_010_011_001_000)>>((8-sortId)*3);\n" +
			"		3'b001: sIdx = (24'b100_101_111_110_010_011_001_000)>>((8-sortId)*3);\n" +
			"		3'b010: sIdx = (24'b101_100_111_110_010_011_001_000)>>((8-sortId)*3);\n" +
			"		3'b011: sIdx = (24'b101_111_100_110_010_011_001_000)>>((8-sortId)*3);\n" +
			"		3'b100: sIdx = (24'b111_101_110_100_010_011_001_000)>>((8-sortId)*3);\n" +
			"		3'b101: sIdx = (24'b111_110_101_010_100_011_001_000)>>((8-sortId)*3);\n" +
			"		3'b110: sIdx = (24'b110_111_010_101_011_100_001_000)>>((8-sortId)*3);\n" +
			"		3'b111: sIdx = (24'b110_010_111_011_101_001_100_000)>>((8-sortId)*3);\n" +
			"		endcase\n" +
			"	end\n" +
			"endmodule\n";

		SVDBFile file = SVDBTestUtils.parse(doc, "testMappedParameterizedModule");
		
		SVDBTestUtils.assertNoErrWarn(file);
		
		SVDBTestUtils.assertFileHasElements(file, "HalfSeTable");
	}
	
	public void testAlwaysIfElse() {
		SVCorePlugin.getDefault().enableDebug(false);
		runTest("testAlwaysIfElse",
				"module t;\n" +										// 1
				"	always@(posedge clk or negedge rst)\n" +		// 2
			    "	if(!rst)        state <= #1 grant0;\n" +		// 3
			    "	else            state <= #1 next_state;\n" +	// 4
				"endmodule\n",										// 5
				new String[] {"t"});
	}
	
	public void testAlwaysMultiLevelIf() {
		SVCorePlugin.getDefault().enableDebug(false);
		runTest("testAlwaysMultiLevelIf",
				"module t;\n" +
				"	always @(posedge clk)\n" +
				"		if(pri_out_tmp[7])      pri_out2 <= #1 3'h7;\n" +
				"		else\n" +
				"		if(pri_out_tmp[6])      pri_out2 <= #1 3'h6;\n" +
				"		else\n" +
				"		if(pri_out_tmp[5])      pri_out2 <= #1 3'h5;\n" +
				"		else\n" +
				"		if(pri_out_tmp[4])      pri_out2 <= #1 3'h4;\n" +
				"		else\n" +
				"		if(pri_out_tmp[3])      pri_out2 <= #1 3'h3;\n" +
				"		else\n" +
				"		if(pri_out_tmp[2])      pri_out2 <= #1 3'h2;\n" +
				"		else\n" +
				"		if(pri_out_tmp[1])      pri_out2 <= #1 3'h1;\n" +
				"		else                    pri_out2 <= #1 3'h0;\n" +
				"endmodule\n",
				new String[] {"t"});
	}
	
	public void testAlwaysCase() {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module t;\n" +
			"	always @(pri_sel or pri_out0 or pri_out1 or  pri_out2)\n" +
			"		case(pri_sel)           // synopsys parallel_case full_case\n" +
			"			2'd0: pri_out = pri_out0;\n" +
			"			2'd1: pri_out = pri_out1;\n" +
			"			2'd2: pri_out = pri_out2;\n" +
			"			default: pri_out = pri_out2;\n" +
			"		endcase\n" +
			"endmodule\n"
			;
		
		runTest("testAlwaysCase", doc, new String[] {"t"});
	}

	public void testAlwaysCaseDefaultNoColon() {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
				"module t;\n" +
						"	always @(pri_sel or pri_out0 or pri_out1 or  pri_out2)\n" +
						"		case(pri_sel)           // synopsys parallel_case full_case\n" +
						"			2'd0: pri_out = pri_out0;\n" +
						"			2'd1: pri_out = pri_out1;\n" +
						"			2'd2: pri_out = pri_out2;\n" +
						"			default pri_out = pri_out2;\n" +
						"		endcase\n" +
						"endmodule\n"
						;
		
		runTest("testAlwaysCaseDefaultNoColon", doc, new String[] {"t"});
	}
	
	public void testTaskNonAnsiInputParam() {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module t;\n" +
			"	task fill_mem;\n" +
			"		input           mode;\n" +
			"		integer         n, mode;\n" +
			"		begin\n" +
			"			for(n=0;n<(sz+1);n=n+1)\n" +
			"				begin\n" +
			"					case(mode)\n" +
			"						0:   mem[n] = { ~n[15:0], n[15:0] };\n" +
			"						1:   mem[n] = $random;\n" +
			"					endcase\n" +
			"				end\n" +
			"		end\n" +
			"	endtask\n" + 
			"endmodule\n"
			;

		runTest("testTaskNonAnsiInputParam", doc, new String[] {"t"});
	}

	public void testPreIncDec() {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module t;\n" +
			"	int v;\n" +
			"\n" +
			"initial begin\n" +
			"	if (++v > 5) begin\n" +
			"		v = 2;\n" +
			"	end\n" +
			"\n" +
			"	if (--v < 2) begin\n" +
			"		v = 1;\n" +
			"	end\n" +
			"end\n" +
			"\n" +
			"endmodule\n"
			;

		runTest("testPreIncDec", doc, new String[] {"t"});
	}

	public void testPostIncDec() {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module t;\n" +
			"	int v;\n" +
			"\n" +
			"initial begin\n" +
			"\n" +
			"	if (v++ > 1) begin\n" +
			"		v = 0;\n" +
			"	end\n" +
			"\n" +
			"	if (v-- == 0) begin\n" +
			"		v = 5;\n" +
			"	end\n" +
			"end\n" +
			"\n" +
			"endmodule\n"
			;

		runTest("testPostIncDec", doc, new String[] {"t"});
	}

	public void testMultiModuleInstantiation() {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
			"module t;\n" +
			"\n" +
			"	mod inst_1();\n" +
			"	mod inst_2();\n" +
			"\n" +
			"	mod inst_3(),\n" +
			"	inst_4();\n" +
			"\n" +
			"	assign a = 5;\n" +
			"\n" +
			"endmodule\n"
			;
		
		runTest("testMultiModuleInstantiation", doc, new String[] {"t"});
	}
	
	public void testVmmErrorBehaveBlock() {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
        "`define vmm_error(log, msg)  \\\n" +
        "do \\\n" +
        "	/* synopsys translate_off */ \\\n" +
        "	if (log.start_msg(vmm_log::FAILURE_TYP, vmm_log::ERROR_SEV, `__FILE__, `__LINE__)) begin \\\n" +
        "		void'(log.text(msg)); \\\n" +
        "		log.end_msg(); \\\n" +
        "	end \\\n" +
        "	/* synopsys translate_on */ \\\n" +
        "while (0)\n" +
        "\n" +
        "module t;\n" +
        "	initial begin\n" +
        "		repeat (10) begin\n" +
        "			if (!d.compare(d, diff)) begin\n" +
        "				`vmm_error(log, {\"Self comparison failed: \", diff});\n" +
        "			end\n" +
        "		end\n" +
        "	end\n" +
        "endmodule\n"
        ;
		
		runTest("", doc, new String[] {"t"});
	}
	
	public void testModulePreBodyImport() {
		String doc = 
			"package p;\n" +
			"endpackage\n" +
			"\n" +
			"module t import p::*; // Error.\n" +
			"	#()();\n" +
			"endmodule\n"
			;
		SVCorePlugin.getDefault().enableDebug(false);
		
		runTest("testModulePreBodyImport", doc, new String[] {"p", "t"});
	}

	public void testModulePreBodyImport2() {
		String doc = 
			"package p;\n" +
			"endpackage\n" +
			"\n" +
			"module t import p::*;\n" +
			"	#(\n" +
			"		parameter a = 0\n" +
			"	) // Error.\n" +
			"	();\n" +
			"endmodule\n" +
			"\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		
		runTest("testModulePreBodyImport2", doc, new String[] {"p", "t"});
	}

	public void testModulePreBodyImport3() {
		String doc = 
			"package p;\n" +
			"endpackage\n" +
			"\n" +
			"module t import p::*, p1::*, p2::*;\n" +
			"	#(\n" +
			"		parameter a = 0\n" +
			"	) // Error.\n" +
			"	();\n" +
			"endmodule\n" +
			"\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		
		runTest("testModulePreBodyImport3", doc, new String[] {"p", "t"});
	}
	
	public void testGatePrimitives1() {
		String doc = 
			"module gates();\n" +
			"	wire out0;\n" +
			"	wire out1;\n" +
			"	wire out2;\n" +
			"	wire (pull1, pull0)  #(1:2:3, 2:3:4, 4:5:6)  out5 = out2;\n" +
			"	wire (strong0, strong1) #myparam [10:0] out3 = '0;\n" +
			"	wire (supply0, supply1) #(1:2:3)        out4 = 1'b0;\n" +
			"	wire (weak0, weak1) #(1, 2, 4)          out6 = 1'b0;\n" +
			"	wire [numAddrX-1:0] #Tu xadr_dly=bob3;\n" +
			"	reg  in1,in2,in3,in4;\n" +
			"\n" +
			"	not U1(out0,in1);\n" +
			"	and U2(out1,in1,in2,in3,in4);\n" +
			"	xor U3(out2,in1,in2,in3);\n" +

			"	initial begin\n" +
			"	$monitor(\n" +
			"	\"in1=%b in2=%b in3=%b in4=%b out0=%b out1=%b out2=%b\",\n" +
			"	in1,in2,in3,in4,out0,out1,out2);\n" + 
			"	in1 = 0;\n" +
			"	in2 = 0;\n" +
			"	in3 = 0;\n" +
			"	in4 = 0;\n" +
			"	#1 in1 = 1;\n" +
			"	#1 in2 = 1;\n" +
			"	#1 in3 = 1;\n" +
			"	#1 in4 = 1;\n" +
			"	#1 $finish;\n" + 
			"	end\n" +	
			"endmodule\n"
			;
		SVCorePlugin.getDefault().enableDebug(false);
		
		runTest("testGatePrimitives1", doc, new String[] {"gates"});
	}
	
	public void testGatePrimitives2() {
		String doc =
			"module switch_primitives();\n" +
			"\n" +
			"	wire  net1, net2, net3;\n" +
			"	wire  net4, net5, net6;\n" +
			"	wire  out, a, b, c, d, e;\n" +
			"\n" +
			"	tranif0 my_gate1 (net1, net2, net3);\n" +
			"	tran    my_gate5 (net1, net2);\n" +
			"	rtranif1 my_gate2 (net4, net5, net6);\n" +
			"	rtranif1 my_gate3 (net4, net5, net6);\n" +
			"	rtranif1 my_gate3[1:0] ({net4,net5}, {net5,net6}, {net6,net7});\n" +
			"	rtranif1 #(1, 2, 3) my_gate4 (net4, net5, net6);\n" +
			"	rtranif1 #(1:2:3, 2:3:4, 3:4:5) my_gate5 (net4, net5, net6);\n" +
			"   nor  (highz1,  strong0) #(2:3:5) (out, in1, in2);\n" +
			"   nand (strong1, strong0) #(6:7:8, 5:6:7) (out, a, b);\n" +
			"   and  (strong1, strong0) #(6:7:8) (out, a, b);\n" +
			"   xor  (strong1, strong0) #(6:7:8, 5:6:7) (out, a, b, c, d, e);\n" +
			"   xnor (strong1, strong0) #(5) (out, a, b, c, d, e);\n" +
			"   or   (strong1, strong0) #(5, 6) (out, a, b, c, d, e);\n" +
			"   nand (strong1, strong0) (out, a, b, c, d, e);\n" +
			"   nand (strong1, strong0) my_gate6 (out, a, b, c, d, e);\n" +
			"\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		
		runTest("testGatePrimitives2", doc, new String[] {"switch_primitives"});
	}
	
	public void testCovergroup() {
		String doc =
			"module t;\n" +
			"	covergroup foobar;\n" +
			"		foo_cp : coverpoint (foo);\n" +
			"		foo2_cp : coverpoint foo2;\n" +
			"		foo_cross : cross foo_cp, foo2_cp {\n" +
			"			ignore_bins foo = binsof(foo_cp) intersect {0};\n" +
			"		}\n" +
			"	endgroup\n" +
			"endmodule\n"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		runTest("testCovergroup", doc, new String[] {"t", "foobar"});
	}
	
	public void testModuleInst() {
		String doc =
			"module sub #(parameter P1=1, parameter P2=2) (\n" +
			"        input clk,\n" +
			"        output dat);\n" +
			"endmodule\n" +
			"\n" +
			"module t;\n" +
			"	sub #(.P1(2), .P2(3)) sub_1(.clk(1), .dat(2));\n" +
			"	sub #(.P1(2), .P2(3)) sub_1_1 (.clk, .dat);\n" +
			"	sub #(.P1(3), .P2(4)) sub_2_1(1, 2), sub_2_2(2, 3);\n" +
			"	sub #(.P1(3), .P2(4)) sub_2_3 [5:0] (1, 2), sub_2_4(2, 3);\n" +
			"endmodule"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		runTest("testModuleInst", doc, new String[] {"sub", "t"});
	}
	
	public void testAssignStrength() {
		String doc =
			"module t;\n" +
			"	wire a, b, clk;\n" +
			"	assign (strong0,highz1) a = b;\n" +
			"	assign (pull1,pull0) clk=1;\n" +
			"endmodule"
			;
		
		SVCorePlugin.getDefault().enableDebug(false);
		runTest("testAssignStrength", doc, new String[] {"t"});
	}
	
	public void testAssignList() {
		String doc = 
			"module t;\n" +
			"	logic a, b, c, d, e, f;\n" +
			"	assign a = b,\n" +
			"	       c = d,\n" +
			"	       e = f;\n" +
			"endmodule\n"
			;

		SVCorePlugin.getDefault().enableDebug(false);
		SVDBFile file = SVDBTestUtils.parse(doc, "testAssignList");

		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, "t");
	}
	
	public void testTimeUnitPrecision() {
		String testname = "testTimeUnitPrecision";
		String doc =
			"module my_module #(  parameter PARAMETER_1 = 1, // this is parameter 1\n" +
            "       parameter PARAMETER_2 = 10    // this is parameter 2\n" +
            "                     )\n"+ 
            "                      (\n"+
            "                       input logic       clk    , // fixed 4MHz input clock\n" +
            "                       input logic [1:0] write_enable, // write_enable\n" +
            "                       input logic [1:0] read_enable, // read_enable\n" +
            "                       input logic [15:0]write_data , // write data\n" +
            "                       output logic [15:0] read_data  // read data\n" + 
            "                     );\n" +
            "\n" +
            "	timeunit 1ns;            // ERROR: Not recognizing time\n" +
            "	timeprecision 1ps;            // ERROR not recognizing time\n" +
            "endmodule\n"
            ;
		SVCorePlugin.getDefault().enableDebug(false);
		runTest(testname, doc, new String[] {"my_module"});
	}
	
	public void testTimeUnit2Args() {
		String testname = "testTimeUnit2Args";
		String doc =
				"module my_module #(  parameter PARAMETER_1 = 1, // this is parameter 1\n" +
						"       parameter PARAMETER_2 = 10    // this is parameter 2\n" +
						"                     )\n"+ 
						"                      (\n"+
						"                       input logic       clk    , // fixed 4MHz input clock\n" +
						"                       input logic [1:0] write_enable, // write_enable\n" +
						"                       input logic [1:0] read_enable, // read_enable\n" +
						"                       input logic [15:0]write_data , // write data\n" +
						"                       output logic [15:0] read_data  // read data\n" + 
						"                     );\n" +
						"\n" +
						"	timeunit 1ns/1ns;            // ERROR: Not recognizing time\n" +
						"endmodule\n"
						;
		SVCorePlugin.getDefault().enableDebug(false);
		runTest(testname, doc, new String[] {"my_module"});
	}
	
	public void testLocalParamAssign() {
		String testname = "testLocalParamAssign";
		String doc = 
			"module my_module;\n" +
			"	localparam logic [15:0]  TMR_SPB_ADDRL [PARAMETER_1 :0]  = { 16'h1600, 16'h1400 };      // ERROR: Crazy parameter construct\n" +
			"	// Bug 428\n" +
			"	// LOL: I see your Crazy parameter construct and raise you THIS!\n" +
			"	localparam integer WRSP_RPX_CREDIT_GEN [MAX_NUM_RP_ILL] = '{\n" +
            "	WRSP_RP_PRESENT_MAX[0] ? WRSP_MAX_CREDIT_GEN : 0,\n" +
            "	WRSP_RP_PRESENT_MAX[1] ? WRSP_MAX_CREDIT_GEN : 0,\n" +
            "	WRSP_RP_PRESENT_MAX[2] ? WRSP_MAX_CREDIT_GEN : 0,\n" +
            "	WRSP_RP_PRESENT_MAX[3] ? WRSP_MAX_CREDIT_GEN : 0,\n" +
            "	WRSP_RP_PRESENT_MAX[4] ? WRSP_MAX_CREDIT_GEN : 0};\n" +
            "endmodule\n"
			;
		SVCorePlugin.getDefault().enableDebug(false);
		runTest(testname, doc, new String[] {"my_module", "TMR_SPB_ADDRL"});
	}

	public void testModInstArray() {
		String testname = "testModInstArray";
		String doc = 
			"module top_module;\n" +
			"	mymodule m1 [10:0] (a,b);\n" +
			"	mymodule m2[10:0] (c,d), m3[2:0] (e,f);\n" +
			"endmodule\n"
			;
		SVCorePlugin.getDefault().enableDebug(false);
		runTest(testname, doc, new String[] {"top_module", "m1", "m2", "m3"});
	}
	
	public void testModInstBasic() {
		String testname = "testModInstArray";
		String doc = 
				"module top_module;\n" +
						"	mymodule m1 (.a(a),.b, .c());\n" +
						"	mymodule m2(c,d);\n" +
						"	mymodule m3(in1, in2, /*out1 no-connect*/, out2);\n" +	// #453 Parser error: Unconnected ports being flagged as an error 
						"endmodule\n"
						;
		SVCorePlugin.getDefault().enableDebug(false);
		runTest(testname, doc, new String[] {"top_module", "m1", "m2", "m3"});
	}
	
	public void testDPIExportImport() {
		String testname = "testDPIExportImport";
		String doc = 
			"module harness;\n" +
			"	import \"DPI\" function void f3(int fin);\n" +
			"	export \"DPI\" task f4;\n" +
			"\n" +
			"	task f4(input int addr, input int data);\n" +
			"		$display(\"bfm_write: 0x%h 0x%h\",addr,data);\n" +
			"	endtask\n" + 
			"endmodule\n"
			;
		SVCorePlugin.getDefault().enableDebug(false);
		runTest(testname, doc, new String[] {"harness", "f4"});
	}
	
	public void testNonBlockingDelayAssign() {
		String doc = 
				"module my_module();\n" +
				" event some_event;\n" +
				" initial\n" +
				" begin\n" +
				" ->> some_event; // passes\n" +
				" ->> #2ns some_event; // fails ... doesn't like the #2ns\n" +
				" end\n" +
				" endmodule\n"
				;
	}
	
	public void testSpecifyBlock_2() throws SVParseException {
		String testname = "testSpecifyBlock_2";
		String doc =
				"module delay;\n" +
				"        specify\n" +
				" specparam normal_scl_low  = 4700,\n" +
				" normal_scl_high = 4000,\n" +
				" normal_tsu_sta  = 4700,\n" + // 5
				" normal_thd_sta  = 4000,\n" +
				" normal_tsu_sto  = 4000,\n" +
				" normal_tbuf     = 4700,\n" +
				" fast_scl_low  = 1300,\n" +
				" fast_scl_high =  600,\n" + // 10
				" fast_tsu_sta  = 1300,\n" +
				" fast_thd_sta  =  600,\n" +
				" fast_tsu_sto  =  600,\n" +
				" fast_tbuf     = 1300;\n" +
				"\n" + // 15
				" $width(negedge scl, normal_scl_low);  // scl low time\n" +
				" $width(posedge scl, normal_scl_high); // scl high time\n" +
				" $setup(posedge scl, negedge sda &&& scl, normal_tsu_sta); // setup start\n" +
				" $setup(negedge sda &&& scl, negedge scl, normal_thd_sta); // hold start\n" +
				" $setup(posedge scl, posedge sda &&& scl, normal_tsu_sto); // setup stop\n" + // 20
				" $setup(posedge tst_sta, posedge tst_sto, normal_tbuf); // stop to start time\n" +
				" endspecify\n" +
				"endmodule\n" 
				;
		SVCorePlugin.getDefault().enableDebug(false);
		runTest(testname, doc, new String[] {"delay"});
	}

	public void testParseEvent() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
				"module my_module();\n" + 
				"	event some_event;\n" + 
				"   logic bob;\n" + 
				"	initial\n" + 
				"	begin\n" + 
				"		->  some_event; // passes\n" + 
				"		->>      some_event; // passes\n" + 
				"		->> #2ns some_event; // passes\n" + 
				"	end\n" + 
				"endmodule\n"
			;
		ParserTests.runTestStrDoc(getName(), doc, new String[] {"some_event"});
	}

	public void testParseEvent_2() throws SVParseException {
		String testname = "testParseEvent";
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
				"module my_module();\n" + 
				"	event some_event;\n" + 
				"   logic bob;\n" + 
				"	initial\n" + 
				"	begin\n" + 
				"		->> repeat (10) @(posedge bob) some_event; // Modelsim doesn't like the repeat, but the LRM implies that it is valid\n" + 
				"		->> @(posedge joe) some_event;\n" + 
				"	end\n" + 
				"endmodule\n"
			;
		ParserTests.runTestStrDoc(testname, doc, new String[] {"some_event"});
	}
	
	public void testMacroModuleDecl() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
			"`ifndef PRC_XTC_CFG\n" +
			" `define PRC_XTC_CFG prclx4_1_40\n" +
			"`endif\n" +
			"`define PRC_CFG_XTENSA(cfg) \\\n" +
			" `define Xm_``cfg``_XTTOP_TAP \\\n" +
			" `define Xm_``cfg``_XTTOP_SETUP_ALREADY_LOADED \\\n" +
			" `define PRC_TAP_MODULE Xm_``cfg``TAP \\\n" +
			" `ifdef PRC_XTC_ISS_COSIM \\\n" +
			" `define PRC_XTC_MODULE Xtensa0_prc \\\n" +
			" `else \\\n" +
			" `define PRC_XTC_MODULE Xm_``cfg``Xtensa \\\n" +
			" `endif \\\n" +
			" `define PRC_PIF_CHECKER Xm_``cfg``_pif_checker\n" +
			"module top;\n" +
			" `PRC_CFG_XTENSA(`PRC_XTC_CFG)\n" +
			"endmodule"
			;
		ParserTests.runTestStrDoc(getName(), doc, new String[] {"top"});
	}

	/**
	 * Non-ANSI port lists are allowed to end with a trailing ','
	 * @throws SVParseException
	 */
	public void testParseNonAnsiPortlist() throws SVParseException {
		String testname = getName();
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
				"module my_module(a, b,);\n" +
				"	input a;\n" +
				"	output b;\n" +
				"endmodule\n"
			;
		ParserTests.runTestStrDoc(testname, doc, new String[] {"my_module", "a", "b"});
	}

	public void testProtectedModule() throws SVParseException {
		String testname = getName();
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
				"module a_protected_module;\n" +
				"	`protected\n" +
				"	a bunch of unreadable stuff 3413504985 1435kj543 5435067438`16yhagdjk;hdakj;\n" +
				"	dalfdkj fadoihewiteh40691743hngkdag af;uiqahga;gfh\n" +
				"	`endprotected\n" +
				"endmodule\n"
			;
		ParserTests.runTestStrDoc(testname, doc, SVLanguageLevel.Verilog2005, new String[] {"a_protected_module"});
	}
	
	public void testProtectedModuleNoSemi() throws SVParseException {
		String testname = getName();
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
				"module a_protected_module_no_semi\n" +
				"	`protected\n" +
				"	a bunch of unreadable stuff 3413504985 1435kj543 5435067438`16yhagdjk;hdakj;\n" +
				"	dalfdkj fadoihewiteh40691743hngkdag af;uiqahga;gfh\n" +
				"	`endprotected\n" +
				"endmodule\n"
			;
		ParserTests.runTestStrDoc(testname, doc, SVLanguageLevel.Verilog2005, new String[] {"a_protected_module_no_semi"});
	}
	
	public void testParseWireContext() throws SVParseException {
		String testname = getName();
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
				"module my_module(a, b,);\n" +
				"	input a;\n" +
				"	input b;\n" +
				"	wire context;\n" +
				"	wire p_context_0;\n" +
				"endmodule\n"
			;
		ParserTests.runTestStrDoc(testname, doc, SVLanguageLevel.Verilog2005, new String[] {"my_module", "a", "b"});
	}
	
	public void testGenerateCase() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module qlc_async_fifo #(parameter\n" +
			" ADEPTH          = 16,\n" +
			" DWIDTH          = 16,\n" +
			" AWIDTH          = bits(ADEPTH),\n" +
			" WITH_RPERR_REG  = 1,                // Register the read parity error\n" +
			" WITH_WPERR_REG  = 1,                // Register the write parity error\n" +
			" WITH_HALF_FLAGS = 0,                // Enable the half full/empty flags\n" +
			" WITH_DELTAS     = 0,                // Enable the read/write deltas\n" +
			" // lint_checking USEPAR off\n" +
			" WITH_FLOPS      = 0,                // Force flops to be used\n" +
			" // lint_checking USEPAR on\n" +
			" PERR_CLOCK = \"xclk\"                 // which clock to use for reporting perr \n" +
			"); \n" +
			"\n" +
			" generate\n" +
			" case (PERR_CLOCK)\n" +
			" (\"rclk\"):\n" +
			" begin : SYNC_PERR\n" +
			" qlc_interlock_sync\n" +
			" sync_wperr (.src_clk   (wclk),\n" +
			" .src_reset (wrst),\n" +
			" .src_pulse (wperr_reg),\n" +
			" .dest_clk   (rclk),\n" +
			" .dest_reset (rrst),\n" +
			" .idle       (),\n" +
			" .dest_pulse (wperr_sync));\n" +
			" assign sync_perr = rperr_reg || wperr_sync;\n" +
			" end\n" +
			"\n" +
			" (\"wclk\"):\n" +
			" begin : SYNC_PERR\n" +
			" qlc_interlock_sync\n" +
			" sync_wperr (.src_clk   (rclk),\n" +
			" .src_reset (rrst),\n" +
			" .src_pulse (rperr_reg),\n" +
			" .dest_clk   (wclk),\n" +
			" .dest_reset (wrst),\n" +
			" .idle       (),\n" +
			" .dest_pulse (rperr_sync));\n" +
			" assign sync_perr = rperr_sync || wperr_reg;\n" +
			" end\n" +
			" (\"xclk\"):\n" +
			" `ifdef SYNTHESIS\n" +
			" assign sync_perr = 1'b0;\n" +
			" `else\n" +
			" assign sync_perr = 1'bz;\n" +
			" `endif\n" +
			"\n" +
			" default:\n" +
			" syntax_error (\"invalid PERR_CLOCK\");\n" +
			" endcase     \n" +
			" endgenerate\n" +
			"\n" +
			"endmodule\n"
			;
		
		ParserTests.runTestStrDoc(getName(), doc, SVLanguageLevel.SystemVerilog, 
				new String[] {"qlc_async_fifo"});
	}
	
	public void testParseParameterCastExpr() throws SVParseException {
		String testname = getName();
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
				"module my_sub_module #(parameter int A, parameter int B)();\n" +
				"endmodule\n" +
				"module my_module(a, b,);\n" +
				"	input a;\n" +
				"	input b;\n" +
				"\n" +
				"	my_sub_module #(.A(int'(5)), .B(int'(6))) u_sub();\n" +
				"endmodule\n"
			;
		ParserTests.runTestStrDoc(testname, doc, new String[] {"my_module", "a", "b", "u_sub"});
	}	

	public void testParseParameterCastExprUserDefinedType() throws SVParseException {
		String testname = getName();
		SVCorePlugin.getDefault().enableDebug(false);
		String doc = 
				"typedef int int32_t;\n" +
				"module my_sub_module #(parameter int A, parameter int B)();\n" +
				"endmodule\n" +
				"module my_module(a, b,);\n" +
				"	input a;\n" +
				"	input b;\n" +
				"\n" +
				"	my_sub_module #(.A(int32_t'(5)), .B(int32_t'(6))) u_sub();\n" +
				"endmodule\n"
			;
		ParserTests.runTestStrDoc(testname, doc, new String[] {"my_module", "a", "b", "u_sub"});
	}
	
	public void testArrayedModuleBind() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module top ();\n" +
			"	bind top.some_arrayed_modue[2] iterface_mon_bind some_intf(.*);\n" +
			"endmodule\n"
			;
		
		ParserTests.runTestStrDoc(getName(), doc, new String[] {"top"});
	}
	
	public void testSpecparamInSpecify() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module a_module ( );\n" +
			"	specify\n" +
			"		specparam align     = 5         ; //\n" +
			"	endspecify\n" +
			"endmodule\n"
			;
		
		ParserTests.runTestStrDoc(getName(), doc, new String[] {"a_module"});
	}
	
	public void testNetAlias_1() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module byte_swap (inout wire [31:0] A, inout wire [31:0] B);\n" +
			"	alias {A[7:0],A[15:8],A[23:16],A[31:24]} = B;\n" +
			"endmodule\n"
			;
		
		ParserTests.runTestStrDoc(getName(), doc, new String[] {"byte_swap"});		
	}
	
	public void testNetAlias_2() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module byte_rip (inout wire [31:0] W, inout wire [7:0] LSB, MSB);\n" +
			"	alias W[7:0] = LSB;\n" +
			"	alias W[31:24] = MSB;\n" +
			"endmodule\n"
			;
		
		ParserTests.runTestStrDoc(getName(), doc, new String[] {"byte_rip"});		
	}
	
	public void testNetAlias_3() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module my_dff(rst, clk, d, q, q_bar); // wrapper cell\n" +
			"	input rst, clk, d;\n" +
			"	output q, q_bar;\n" +
			"	alias rst = Reset = reset = RST;\n" +
			"	alias clk = Clk = clock = CLK;\n" +
			"	alias d = Data = data = D;\n" +
			"	alias q = Q;\n" +
			"	alias Q_ = q_bar = Q_Bar = qbar;\n" +
			"endmodule\n"
			;
		
		ParserTests.runTestStrDoc(getName(), doc, new String[] {"my_dff"});
	}

	public void testUnconnectedModulePort() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module my_dff(rst, clk, d, q, q_bar); // wrapper cell\n" +
			"	input rst, clk, d;\n" +
			"	output q, q_bar;\n" +
			"	alias rst = Reset = reset = RST;\n" +
			"	alias clk = Clk = clock = CLK;\n" +
			"	alias d = Data = data = D;\n" +
			"	alias q = Q;\n" +
			"	alias Q_ = q_bar = Q_Bar = qbar;\n" +
			"endmodule\n" +
			"\n" +
			"module top;\n" +
			"	wire rst, clk, d, q, q_bar;\n" +
			"	my_dff dff(rst, /* clk */, d, q, q_bar);\n" +
			"endmodule\n"
			;
		
		ParserTests.runTestStrDoc(getName(), doc, new String[] {"my_dff", "top"});
	}
	
	public void testInitialImportStmt() throws SVParseException {
		SVCorePlugin.getDefault().enableDebug(false);
		String doc =
			"module top;\n" +
			"	initial begin\n" +
			"		import foo_pkg::*;\n" +
			"	end\n" +
			"endmodule\n"
			;
		
		ParserTests.runTestStrDoc(getName(), doc, 
				new String[] {"top"});
	}
	
	private void runTest(
			String			testname,
			String			doc,
			String			exp_items[]) {
		LogHandle log = LogFactory.getLogHandle(testname);
		SVDBFile file = SVDBTestUtils.parse(log, doc, testname, false);
		
		SVDBTestUtils.assertNoErrWarn(file);
		SVDBTestUtils.assertFileHasElements(file, exp_items);
	}

}

