GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v'
Analyzing included file 'top_define.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v":26)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v":26)
Analyzing included file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\static_macro_define.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v":27)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v":27)
Analyzing included file 'edid_prom_defines.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v":28)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v":28)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v'
Analyzing included file 'top_define.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":463)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":463)
Analyzing included file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\static_macro_define.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":463)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":463)
Analyzing included file 'edid_prom_defines.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":463)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":463)
Compiling module 'EDID_PROM_Top'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\edid_prom_top.v":30)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":0)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.9Beta-6\IDE\ipcore\EDID_PROM\data\i2c_slave_wrapper.v":0)
NOTE  (EX0101) : Current top module is "EDID_PROM_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\proj\Gowin_DVI_RX_RefDesign\project\src\edid_prom\temp\EDID_PROM\edid_prom.vg" completed
Generate template file "D:\proj\Gowin_DVI_RX_RefDesign\project\src\edid_prom\temp\EDID_PROM\edid_prom_tmp.v" completed
[100%] Generate report file "D:\proj\Gowin_DVI_RX_RefDesign\project\src\edid_prom\temp\EDID_PROM\edid_prom_syn.rpt.html" completed
GowinSynthesis finish
