
kernel.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a0db01 	mov	sp, #1024	; 0x400
   4:	eb000026 	bl	a4 <kernel_main>

00000008 <hang>:
   8:	eafffffe 	b	8 <hang>

0000000c <factorial>:
   c:	e92d4830 	push	{r4, r5, fp, lr}
  10:	e28db00c 	add	fp, sp, #12
  14:	e24dd008 	sub	sp, sp, #8
  18:	e50b0014 	str	r0, [fp, #-20]	; 0xffffffec
  1c:	e50b1010 	str	r1, [fp, #-16]
  20:	e24b3014 	sub	r3, fp, #20
  24:	e893000c 	ldm	r3, {r2, r3}
  28:	e3530000 	cmp	r3, #0
  2c:	03520001 	cmpeq	r2, #1
  30:	1a000002 	bne	40 <factorial+0x34>
  34:	e3a00001 	mov	r0, #1
  38:	e3a01000 	mov	r1, #0
  3c:	ea000011 	b	88 <factorial+0x7c>
  40:	e24b3014 	sub	r3, fp, #20
  44:	e893000c 	ldm	r3, {r2, r3}
  48:	e2524001 	subs	r4, r2, #1
  4c:	e2c35000 	sbc	r5, r3, #0
  50:	e1a00004 	mov	r0, r4
  54:	e1a01005 	mov	r1, r5
  58:	ebffffeb 	bl	c <factorial>
  5c:	e1a02000 	mov	r2, r0
  60:	e1a03001 	mov	r3, r1
  64:	e51b1014 	ldr	r1, [fp, #-20]	; 0xffffffec
  68:	e0000193 	mul	r0, r3, r1
  6c:	e51b1010 	ldr	r1, [fp, #-16]
  70:	e0010192 	mul	r1, r2, r1
  74:	e080c001 	add	ip, r0, r1
  78:	e51be014 	ldr	lr, [fp, #-20]	; 0xffffffec
  7c:	e081029e 	umull	r0, r1, lr, r2
  80:	e08c3001 	add	r3, ip, r1
  84:	e1a01003 	mov	r1, r3
  88:	e1a02000 	mov	r2, r0
  8c:	e1a03001 	mov	r3, r1
  90:	e1a00002 	mov	r0, r2
  94:	e1a01003 	mov	r1, r3
  98:	e24bd00c 	sub	sp, fp, #12
  9c:	e8bd4830 	pop	{r4, r5, fp, lr}
  a0:	e12fff1e 	bx	lr

000000a4 <kernel_main>:
  a4:	e92d4800 	push	{fp, lr}
  a8:	e28db004 	add	fp, sp, #4
  ac:	e3a00007 	mov	r0, #7
  b0:	e3a01000 	mov	r1, #0
  b4:	ebffffd4 	bl	c <factorial>
  b8:	e1a02000 	mov	r2, r0
  bc:	e1a03001 	mov	r3, r1
  c0:	e1a03002 	mov	r3, r2
  c4:	e1a00003 	mov	r0, r3
  c8:	e24bd004 	sub	sp, fp, #4
  cc:	e8bd4800 	pop	{fp, lr}
  d0:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <kernel_main+0x10d0c80>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	322d393a 	eorcc	r3, sp, #950272	; 0xe8000
   c:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  10:	302d3471 	eorcc	r3, sp, r1, ror r4
  14:	6e756275 	mrcvs	2, 3, r6, cr5, cr5, {3}
  18:	29317574 	ldmdbcs	r1!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}
  1c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  20:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  24:	31393130 	teqcc	r9, r0, lsr r1
  28:	20353230 	eorscs	r3, r5, r0, lsr r2
  2c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  30:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  34:	415b2029 	cmpmi	fp, r9, lsr #32
  38:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  3c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  40:	6172622d 	cmnvs	r2, sp, lsr #4
  44:	2068636e 	rsbcs	r6, r8, lr, ror #6
  48:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  4c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  50:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  54:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...
