// Seed: 1161770749
module module_0;
  reg  id_1;
  wire id_2;
  wire id_3;
  wire id_4 = id_3;
  always id_1 <= 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wire id_5,
    input wor id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    output uwire id_10,
    input tri1 id_11,
    input wor id_12,
    input tri id_13,
    input tri1 id_14,
    input uwire id_15,
    output wor id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wand id_19,
    input wor id_20,
    input tri1 id_21,
    input tri1 id_22,
    input wand id_23,
    output tri0 id_24,
    input tri0 id_25,
    output wand id_26,
    output wand id_27,
    input supply0 id_28,
    input wor id_29,
    output wor id_30,
    input tri0 id_31,
    output supply0 id_32,
    input tri id_33,
    input tri0 id_34,
    input supply0 id_35,
    output supply1 id_36,
    input supply0 id_37
);
  assign id_36 = id_12;
  module_0();
endmodule
