--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 28.599 ns
From           : ALU:inst|inst52
To             : DBUS[17]
From Clock     : CLC
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'CLC'
Slack          : N/A
Required Time  : None
Actual Time    : 24.52 MHz ( period = 40.780 ns )
From           : CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]
To             : MEMORY:inst3|MEM:inst4|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_ki91:auto_generated|ram_block1a1~porta_datain_reg0
From Clock     : CLC
To Clock       : CLC
Failed Paths   : 0

Type           : Clock Hold: 'CLC'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : ALU:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[18]
To             : ALU:inst|inst52
From Clock     : CLC
To Clock       : CLC
Failed Paths   : 413

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 413

--------------------------------------------------------------------------------------

