// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VMul_32_HC_64_BK1_KS5.h for the primary calling header

#ifndef VERILATED_VMUL_32_HC_64_BK1_KS5___024ROOT_H_
#define VERILATED_VMUL_32_HC_64_BK1_KS5___024ROOT_H_  // guard

#include "verilated.h"
class VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5;


class VMul_32_HC_64_BK1_KS5__Syms;

class alignas(VL_CACHE_LINE_BYTES) VMul_32_HC_64_BK1_KS5___024root final : public VerilatedModule {
  public:
    // CELLS
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__HC_64_BK1_KS5_top__DOT__u0;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_0;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_1;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_2;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_3;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_4;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_5;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_6;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_7;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_8;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_9;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_10;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_11;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_12;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_13;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_14;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_15;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_16;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_17;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_18;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_19;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_20;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_21;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_22;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_23;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_24;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_25;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_26;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_27;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_28;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_29;
    VMul_32_HC_64_BK1_KS5_HC_64_BK1_KS5* __PVT__Mul_32_HC_64_BK1_KS5__DOT__HC_64_BK1_KS5_30;

    // DESIGN SPECIFIC STATE
    VL_IN8(clk,0,0);
    VL_IN8(cin,0,0);
    VL_OUT8(cout,0,0);
    VL_IN8(rst,0,0);
    CData/*0:0*/ HC_64_BK1_KS5_top__DOT__cin_r;
    CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
    CData/*0:0*/ __VactContinue;
    VL_IN(Mul_32_HC_64_BK1_KS5__02Ea,31,0);
    VL_IN(Mul_32_HC_64_BK1_KS5__02Eb,31,0);
    IData/*31:0*/ __VstlIterCount;
    IData/*31:0*/ __VicoIterCount;
    IData/*31:0*/ __VactIterCount;
    VL_IN64(HC_64_BK1_KS5_top__02Ea,63,0);
    VL_IN64(HC_64_BK1_KS5_top__02Eb,63,0);
    VL_OUT64(sum,63,0);
    VL_OUT64(out,63,0);
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_0____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_0____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_1____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_1____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_2____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_2____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_3____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_3____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_4____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_4____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_5____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_5____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_6____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_6____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_7____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_7____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_8____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_8____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_9____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_9____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_10____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_10____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_11____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_11____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_12____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_12____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_13____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_13____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_14____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_14____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_15____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK1_KS5__DOT____Vcellinp__HC_64_BK1_KS5_15____pinNumber1;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<1> __VactTriggered;
    VlTriggerVec<1> __VnbaTriggered;

    // INTERNAL VARIABLES
    VMul_32_HC_64_BK1_KS5__Syms* const vlSymsp;

    // CONSTRUCTORS
    VMul_32_HC_64_BK1_KS5___024root(VMul_32_HC_64_BK1_KS5__Syms* symsp, const char* v__name);
    ~VMul_32_HC_64_BK1_KS5___024root();
    VL_UNCOPYABLE(VMul_32_HC_64_BK1_KS5___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
