; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+d,+experimental-zfh,+experimental-v -verify-machineinstrs -riscv-v-vector-bits-min=128 -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV32
; RUN: llc -mtriple=riscv64 -mattr=+d,+experimental-zfh,+experimental-v -verify-machineinstrs -riscv-v-vector-bits-min=128 -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV64

define <4 x half> @shuffle_v4f16(<4 x half> %x, <4 x half> %y) {
; CHECK-LABEL: shuffle_v4f16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi a0, zero, 11
; CHECK-NEXT:    vsetivli a1, 1, e8,m1,ta,mu
; CHECK-NEXT:    vmv.s.x v0, a0
; CHECK-NEXT:    vsetivli a0, 4, e16,m1,ta,mu
; CHECK-NEXT:    vmerge.vvm v8, v9, v8, v0
; CHECK-NEXT:    ret
  %s = shufflevector <4 x half> %x, <4 x half> %y, <4 x i32> <i32 0, i32 1, i32 6, i32 3>
  ret <4 x half> %s
}

define <8 x float> @shuffle_v8f32(<8 x float> %x, <8 x float> %y) {
; CHECK-LABEL: shuffle_v8f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi a0, zero, 236
; CHECK-NEXT:    vsetivli a1, 1, e8,m1,ta,mu
; CHECK-NEXT:    vmv.s.x v0, a0
; CHECK-NEXT:    vsetivli a0, 8, e32,m2,ta,mu
; CHECK-NEXT:    vmerge.vvm v8, v10, v8, v0
; CHECK-NEXT:    ret
  %s = shufflevector <8 x float> %x, <8 x float> %y, <8 x i32> <i32 8, i32 9, i32 2, i32 3, i32 12, i32 5, i32 6, i32 7>
  ret <8 x float> %s
}

define <4 x double> @shuffle_fv_v4f64(<4 x double> %x) {
; CHECK-LABEL: shuffle_fv_v4f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi a0, zero, 9
; CHECK-NEXT:    lui a1, %hi(.LCPI2_0)
; CHECK-NEXT:    fld ft0, %lo(.LCPI2_0)(a1)
; CHECK-NEXT:    vsetivli a1, 1, e8,m1,ta,mu
; CHECK-NEXT:    vmv.s.x v0, a0
; CHECK-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; CHECK-NEXT:    vfmerge.vfm v8, v8, ft0, v0
; CHECK-NEXT:    ret
  %s = shufflevector <4 x double> <double 2.0, double 2.0, double 2.0, double 2.0>, <4 x double> %x, <4 x i32> <i32 0, i32 5, i32 6, i32 3>
  ret <4 x double> %s
}

define <4 x double> @shuffle_vf_v4f64(<4 x double> %x) {
; CHECK-LABEL: shuffle_vf_v4f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi a0, zero, 6
; CHECK-NEXT:    lui a1, %hi(.LCPI3_0)
; CHECK-NEXT:    fld ft0, %lo(.LCPI3_0)(a1)
; CHECK-NEXT:    vsetivli a1, 1, e8,m1,ta,mu
; CHECK-NEXT:    vmv.s.x v0, a0
; CHECK-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; CHECK-NEXT:    vfmerge.vfm v8, v8, ft0, v0
; CHECK-NEXT:    ret
  %s = shufflevector <4 x double> %x, <4 x double> <double 2.0, double 2.0, double 2.0, double 2.0>, <4 x i32> <i32 0, i32 5, i32 6, i32 3>
  ret <4 x double> %s
}

define <4 x double> @vrgather_permute_shuffle_vu_v4f64(<4 x double> %x) {
; RV32-LABEL: vrgather_permute_shuffle_vu_v4f64:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -64
; RV32-NEXT:    .cfi_def_cfa_offset 64
; RV32-NEXT:    sw ra, 60(sp) # 4-byte Folded Spill
; RV32-NEXT:    sw s0, 56(sp) # 4-byte Folded Spill
; RV32-NEXT:    .cfi_offset ra, -4
; RV32-NEXT:    .cfi_offset s0, -8
; RV32-NEXT:    addi s0, sp, 64
; RV32-NEXT:    .cfi_def_cfa s0, 0
; RV32-NEXT:    andi sp, sp, -32
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 1
; RV32-NEXT:    vfmv.f.s ft0, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.v.f v25, ft0
; RV32-NEXT:    vsetvli zero, zero, e64,m2,ta,mu
; RV32-NEXT:    vfmv.f.s ft1, v8
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.s.f v25, ft1
; RV32-NEXT:    addi a0, sp, 16
; RV32-NEXT:    vse64.v v25, (a0)
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 2
; RV32-NEXT:    vfmv.f.s ft1, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.v.f v25, ft1
; RV32-NEXT:    vfmv.s.f v25, ft0
; RV32-NEXT:    vse64.v v25, (sp)
; RV32-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV32-NEXT:    vle64.v v8, (sp)
; RV32-NEXT:    addi sp, s0, -64
; RV32-NEXT:    lw s0, 56(sp) # 4-byte Folded Reload
; RV32-NEXT:    lw ra, 60(sp) # 4-byte Folded Reload
; RV32-NEXT:    addi sp, sp, 64
; RV32-NEXT:    ret
;
; RV64-LABEL: vrgather_permute_shuffle_vu_v4f64:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -64
; RV64-NEXT:    .cfi_def_cfa_offset 64
; RV64-NEXT:    sd ra, 56(sp) # 8-byte Folded Spill
; RV64-NEXT:    sd s0, 48(sp) # 8-byte Folded Spill
; RV64-NEXT:    .cfi_offset ra, -8
; RV64-NEXT:    .cfi_offset s0, -16
; RV64-NEXT:    addi s0, sp, 64
; RV64-NEXT:    .cfi_def_cfa s0, 0
; RV64-NEXT:    andi sp, sp, -32
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 1
; RV64-NEXT:    vfmv.f.s ft0, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.v.f v25, ft0
; RV64-NEXT:    vsetvli zero, zero, e64,m2,ta,mu
; RV64-NEXT:    vfmv.f.s ft1, v8
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.s.f v25, ft1
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vse64.v v25, (a0)
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 2
; RV64-NEXT:    vfmv.f.s ft1, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.v.f v25, ft1
; RV64-NEXT:    vfmv.s.f v25, ft0
; RV64-NEXT:    vse64.v v25, (sp)
; RV64-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV64-NEXT:    vle64.v v8, (sp)
; RV64-NEXT:    addi sp, s0, -64
; RV64-NEXT:    ld s0, 48(sp) # 8-byte Folded Reload
; RV64-NEXT:    ld ra, 56(sp) # 8-byte Folded Reload
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
  %s = shufflevector <4 x double> %x, <4 x double> undef, <4 x i32> <i32 1, i32 2, i32 0, i32 1>
  ret <4 x double> %s
}

define <4 x double> @vrgather_permute_shuffle_uv_v4f64(<4 x double> %x) {
; RV32-LABEL: vrgather_permute_shuffle_uv_v4f64:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -64
; RV32-NEXT:    .cfi_def_cfa_offset 64
; RV32-NEXT:    sw ra, 60(sp) # 4-byte Folded Spill
; RV32-NEXT:    sw s0, 56(sp) # 4-byte Folded Spill
; RV32-NEXT:    .cfi_offset ra, -4
; RV32-NEXT:    .cfi_offset s0, -8
; RV32-NEXT:    addi s0, sp, 64
; RV32-NEXT:    .cfi_def_cfa s0, 0
; RV32-NEXT:    andi sp, sp, -32
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 1
; RV32-NEXT:    vfmv.f.s ft0, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.v.f v25, ft0
; RV32-NEXT:    vsetvli zero, zero, e64,m2,ta,mu
; RV32-NEXT:    vfmv.f.s ft1, v8
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.s.f v25, ft1
; RV32-NEXT:    addi a0, sp, 16
; RV32-NEXT:    vse64.v v25, (a0)
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 2
; RV32-NEXT:    vfmv.f.s ft1, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.v.f v25, ft1
; RV32-NEXT:    vfmv.s.f v25, ft0
; RV32-NEXT:    vse64.v v25, (sp)
; RV32-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV32-NEXT:    vle64.v v8, (sp)
; RV32-NEXT:    addi sp, s0, -64
; RV32-NEXT:    lw s0, 56(sp) # 4-byte Folded Reload
; RV32-NEXT:    lw ra, 60(sp) # 4-byte Folded Reload
; RV32-NEXT:    addi sp, sp, 64
; RV32-NEXT:    ret
;
; RV64-LABEL: vrgather_permute_shuffle_uv_v4f64:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -64
; RV64-NEXT:    .cfi_def_cfa_offset 64
; RV64-NEXT:    sd ra, 56(sp) # 8-byte Folded Spill
; RV64-NEXT:    sd s0, 48(sp) # 8-byte Folded Spill
; RV64-NEXT:    .cfi_offset ra, -8
; RV64-NEXT:    .cfi_offset s0, -16
; RV64-NEXT:    addi s0, sp, 64
; RV64-NEXT:    .cfi_def_cfa s0, 0
; RV64-NEXT:    andi sp, sp, -32
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 1
; RV64-NEXT:    vfmv.f.s ft0, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.v.f v25, ft0
; RV64-NEXT:    vsetvli zero, zero, e64,m2,ta,mu
; RV64-NEXT:    vfmv.f.s ft1, v8
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.s.f v25, ft1
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vse64.v v25, (a0)
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 2
; RV64-NEXT:    vfmv.f.s ft1, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.v.f v25, ft1
; RV64-NEXT:    vfmv.s.f v25, ft0
; RV64-NEXT:    vse64.v v25, (sp)
; RV64-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV64-NEXT:    vle64.v v8, (sp)
; RV64-NEXT:    addi sp, s0, -64
; RV64-NEXT:    ld s0, 48(sp) # 8-byte Folded Reload
; RV64-NEXT:    ld ra, 56(sp) # 8-byte Folded Reload
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
  %s = shufflevector <4 x double> undef, <4 x double> %x, <4 x i32> <i32 5, i32 6, i32 4, i32 5>
  ret <4 x double> %s
}

define <4 x double> @vrgather_shuffle_vv_v4f64(<4 x double> %x, <4 x double> %y) {
; RV32-LABEL: vrgather_shuffle_vv_v4f64:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -64
; RV32-NEXT:    .cfi_def_cfa_offset 64
; RV32-NEXT:    sw ra, 60(sp) # 4-byte Folded Spill
; RV32-NEXT:    sw s0, 56(sp) # 4-byte Folded Spill
; RV32-NEXT:    .cfi_offset ra, -4
; RV32-NEXT:    .cfi_offset s0, -8
; RV32-NEXT:    addi s0, sp, 64
; RV32-NEXT:    .cfi_def_cfa s0, 0
; RV32-NEXT:    andi sp, sp, -32
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v10, 1
; RV32-NEXT:    vfmv.f.s ft0, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.v.f v25, ft0
; RV32-NEXT:    vsetvli zero, zero, e64,m2,ta,mu
; RV32-NEXT:    vfmv.f.s ft0, v8
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.s.f v25, ft0
; RV32-NEXT:    addi a0, sp, 16
; RV32-NEXT:    vse64.v v25, (a0)
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 2
; RV32-NEXT:    vfmv.f.s ft0, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.v.f v25, ft0
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 1
; RV32-NEXT:    vfmv.f.s ft0, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.s.f v25, ft0
; RV32-NEXT:    vse64.v v25, (sp)
; RV32-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV32-NEXT:    vle64.v v8, (sp)
; RV32-NEXT:    addi sp, s0, -64
; RV32-NEXT:    lw s0, 56(sp) # 4-byte Folded Reload
; RV32-NEXT:    lw ra, 60(sp) # 4-byte Folded Reload
; RV32-NEXT:    addi sp, sp, 64
; RV32-NEXT:    ret
;
; RV64-LABEL: vrgather_shuffle_vv_v4f64:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -64
; RV64-NEXT:    .cfi_def_cfa_offset 64
; RV64-NEXT:    sd ra, 56(sp) # 8-byte Folded Spill
; RV64-NEXT:    sd s0, 48(sp) # 8-byte Folded Spill
; RV64-NEXT:    .cfi_offset ra, -8
; RV64-NEXT:    .cfi_offset s0, -16
; RV64-NEXT:    addi s0, sp, 64
; RV64-NEXT:    .cfi_def_cfa s0, 0
; RV64-NEXT:    andi sp, sp, -32
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v10, 1
; RV64-NEXT:    vfmv.f.s ft0, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.v.f v25, ft0
; RV64-NEXT:    vsetvli zero, zero, e64,m2,ta,mu
; RV64-NEXT:    vfmv.f.s ft0, v8
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.s.f v25, ft0
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vse64.v v25, (a0)
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 2
; RV64-NEXT:    vfmv.f.s ft0, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.v.f v25, ft0
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 1
; RV64-NEXT:    vfmv.f.s ft0, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.s.f v25, ft0
; RV64-NEXT:    vse64.v v25, (sp)
; RV64-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV64-NEXT:    vle64.v v8, (sp)
; RV64-NEXT:    addi sp, s0, -64
; RV64-NEXT:    ld s0, 48(sp) # 8-byte Folded Reload
; RV64-NEXT:    ld ra, 56(sp) # 8-byte Folded Reload
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
  %s = shufflevector <4 x double> %x, <4 x double> %y, <4 x i32> <i32 1, i32 2, i32 0, i32 5>
  ret <4 x double> %s
}

define <4 x double> @vrgather_shuffle_xv_v4f64(<4 x double> %x) {
; RV32-LABEL: vrgather_shuffle_xv_v4f64:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -64
; RV32-NEXT:    .cfi_def_cfa_offset 64
; RV32-NEXT:    sw ra, 60(sp) # 4-byte Folded Spill
; RV32-NEXT:    sw s0, 56(sp) # 4-byte Folded Spill
; RV32-NEXT:    .cfi_offset ra, -4
; RV32-NEXT:    .cfi_offset s0, -8
; RV32-NEXT:    addi s0, sp, 64
; RV32-NEXT:    .cfi_def_cfa s0, 0
; RV32-NEXT:    andi sp, sp, -32
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 1
; RV32-NEXT:    vfmv.f.s ft0, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.v.f v25, ft0
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 2
; RV32-NEXT:    vfmv.f.s ft0, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    lui a0, %hi(.LCPI7_0)
; RV32-NEXT:    fld ft1, %lo(.LCPI7_0)(a0)
; RV32-NEXT:    vfmv.s.f v25, ft0
; RV32-NEXT:    addi a0, sp, 16
; RV32-NEXT:    vse64.v v25, (a0)
; RV32-NEXT:    fsd ft1, 8(sp)
; RV32-NEXT:    fsd ft1, 0(sp)
; RV32-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV32-NEXT:    vle64.v v8, (sp)
; RV32-NEXT:    addi sp, s0, -64
; RV32-NEXT:    lw s0, 56(sp) # 4-byte Folded Reload
; RV32-NEXT:    lw ra, 60(sp) # 4-byte Folded Reload
; RV32-NEXT:    addi sp, sp, 64
; RV32-NEXT:    ret
;
; RV64-LABEL: vrgather_shuffle_xv_v4f64:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -64
; RV64-NEXT:    .cfi_def_cfa_offset 64
; RV64-NEXT:    sd ra, 56(sp) # 8-byte Folded Spill
; RV64-NEXT:    sd s0, 48(sp) # 8-byte Folded Spill
; RV64-NEXT:    .cfi_offset ra, -8
; RV64-NEXT:    .cfi_offset s0, -16
; RV64-NEXT:    addi s0, sp, 64
; RV64-NEXT:    .cfi_def_cfa s0, 0
; RV64-NEXT:    andi sp, sp, -32
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 1
; RV64-NEXT:    vfmv.f.s ft0, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.v.f v25, ft0
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 2
; RV64-NEXT:    vfmv.f.s ft0, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    lui a0, %hi(.LCPI7_0)
; RV64-NEXT:    fld ft1, %lo(.LCPI7_0)(a0)
; RV64-NEXT:    vfmv.s.f v25, ft0
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vse64.v v25, (a0)
; RV64-NEXT:    fsd ft1, 8(sp)
; RV64-NEXT:    fsd ft1, 0(sp)
; RV64-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV64-NEXT:    vle64.v v8, (sp)
; RV64-NEXT:    addi sp, s0, -64
; RV64-NEXT:    ld s0, 48(sp) # 8-byte Folded Reload
; RV64-NEXT:    ld ra, 56(sp) # 8-byte Folded Reload
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
  %s = shufflevector <4 x double> <double 2.0, double 2.0, double 2.0, double 2.0>, <4 x double> %x, <4 x i32> <i32 0, i32 3, i32 6, i32 5>
  ret <4 x double> %s
}

define <4 x double> @vrgather_shuffle_vx_v4f64(<4 x double> %x) {
; RV32-LABEL: vrgather_shuffle_vx_v4f64:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -64
; RV32-NEXT:    .cfi_def_cfa_offset 64
; RV32-NEXT:    sw ra, 60(sp) # 4-byte Folded Spill
; RV32-NEXT:    sw s0, 56(sp) # 4-byte Folded Spill
; RV32-NEXT:    .cfi_offset ra, -4
; RV32-NEXT:    .cfi_offset s0, -8
; RV32-NEXT:    addi s0, sp, 64
; RV32-NEXT:    .cfi_def_cfa s0, 0
; RV32-NEXT:    andi sp, sp, -32
; RV32-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV32-NEXT:    vslidedown.vi v26, v8, 3
; RV32-NEXT:    vfmv.f.s ft0, v26
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.v.f v25, ft0
; RV32-NEXT:    vsetvli zero, zero, e64,m2,ta,mu
; RV32-NEXT:    vfmv.f.s ft0, v8
; RV32-NEXT:    lui a0, %hi(.LCPI8_0)
; RV32-NEXT:    fld ft1, %lo(.LCPI8_0)(a0)
; RV32-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV32-NEXT:    vfmv.s.f v25, ft0
; RV32-NEXT:    vse64.v v25, (sp)
; RV32-NEXT:    fsd ft1, 24(sp)
; RV32-NEXT:    fsd ft1, 16(sp)
; RV32-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV32-NEXT:    vle64.v v8, (sp)
; RV32-NEXT:    addi sp, s0, -64
; RV32-NEXT:    lw s0, 56(sp) # 4-byte Folded Reload
; RV32-NEXT:    lw ra, 60(sp) # 4-byte Folded Reload
; RV32-NEXT:    addi sp, sp, 64
; RV32-NEXT:    ret
;
; RV64-LABEL: vrgather_shuffle_vx_v4f64:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -64
; RV64-NEXT:    .cfi_def_cfa_offset 64
; RV64-NEXT:    sd ra, 56(sp) # 8-byte Folded Spill
; RV64-NEXT:    sd s0, 48(sp) # 8-byte Folded Spill
; RV64-NEXT:    .cfi_offset ra, -8
; RV64-NEXT:    .cfi_offset s0, -16
; RV64-NEXT:    addi s0, sp, 64
; RV64-NEXT:    .cfi_def_cfa s0, 0
; RV64-NEXT:    andi sp, sp, -32
; RV64-NEXT:    vsetivli a0, 1, e64,m2,ta,mu
; RV64-NEXT:    vslidedown.vi v26, v8, 3
; RV64-NEXT:    vfmv.f.s ft0, v26
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.v.f v25, ft0
; RV64-NEXT:    vsetvli zero, zero, e64,m2,ta,mu
; RV64-NEXT:    vfmv.f.s ft0, v8
; RV64-NEXT:    lui a0, %hi(.LCPI8_0)
; RV64-NEXT:    fld ft1, %lo(.LCPI8_0)(a0)
; RV64-NEXT:    vsetivli a0, 2, e64,m1,ta,mu
; RV64-NEXT:    vfmv.s.f v25, ft0
; RV64-NEXT:    vse64.v v25, (sp)
; RV64-NEXT:    fsd ft1, 24(sp)
; RV64-NEXT:    fsd ft1, 16(sp)
; RV64-NEXT:    vsetivli a0, 4, e64,m2,ta,mu
; RV64-NEXT:    vle64.v v8, (sp)
; RV64-NEXT:    addi sp, s0, -64
; RV64-NEXT:    ld s0, 48(sp) # 8-byte Folded Reload
; RV64-NEXT:    ld ra, 56(sp) # 8-byte Folded Reload
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
  %s = shufflevector <4 x double> %x, <4 x double> <double 2.0, double 2.0, double 2.0, double 2.0>, <4 x i32> <i32 0, i32 3, i32 6, i32 5>
  ret <4 x double> %s
}
