module lcd (
	input [31:0] instruction;
	input [31:0] data; 
	input clock,
	input en,
	output rw,
	output reg rs,
	output reg enable,
	output reg [7:0] display
	);
	assing rw = 1'b0;
	reg state = 1'b0;
	always@(posedge clock)
		if(en) begin
			enable <= 1'b0;
			state <= 1'b1;
		end else if (state) begin
			enable <= 1'b1;
			rs <= instruction[0];
			display[7:0] <= data[7:0];
			state <= 1'b0;
		end		
endmodule