Analysis & Synthesis report for CMDSCI
Thu Sep 12 16:43:11 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CMDSCI|timingctrl:inst9|STATE
 11. State Machine - |CMDSCI|cmdtxctrl:inst5|STATE
 12. State Machine - |CMDSCI|reply:inst16|STATE
 13. State Machine - |CMDSCI|strxctrl:inst14|STATE
 14. State Machine - |CMDSCI|valid_data:inst23|STATE
 15. State Machine - |CMDSCI|FIFO2Usb_Asyn:inst25|STATE
 16. State Machine - |CMDSCI|Send_interval:inst12|CURRENT_STATE
 17. State Machine - |CMDSCI|cmdstatus:inst11|STATE
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Added for RAM Pass-Through Logic
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for CDC:inst24|dcfifo:dcfifo_component
 27. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated
 28. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p
 29. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p
 30. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram
 31. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp
 32. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10
 33. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp
 34. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13
 35. Source assignments for cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_ick1:auto_generated
 36. Source assignments for fifo:inst30|altsyncram:buffer_rtl_0|altsyncram_7oo1:auto_generated
 37. Source assignments for FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated
 38. Source assignments for cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0|altsyncram_1jo1:auto_generated
 39. Parameter Settings for User Entity Instance: UART:inst10
 40. Parameter Settings for User Entity Instance: UART:inst10|Baud_rx:m_baud_rx
 41. Parameter Settings for User Entity Instance: UART:inst10|Baud_tx:m_baud_tx
 42. Parameter Settings for User Entity Instance: UART:inst10|Baud_rx:s_baud_rx
 43. Parameter Settings for User Entity Instance: PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i
 44. Parameter Settings for User Entity Instance: Uart_rst_n:inst|pulsed_reg:p1
 45. Parameter Settings for User Entity Instance: fifo:inst30
 46. Parameter Settings for User Entity Instance: strxctrl:inst14
 47. Parameter Settings for User Entity Instance: strxctrl:inst14|pulsed_reg:p1
 48. Parameter Settings for User Entity Instance: strxctrl:inst14|counter:wrsthead_cnt
 49. Parameter Settings for User Entity Instance: reply:inst16|counter:eng_cnt
 50. Parameter Settings for User Entity Instance: reply:inst16|counter:waitreply_cnt
 51. Parameter Settings for User Entity Instance: reply:inst16|counter:overtime_cnt
 52. Parameter Settings for User Entity Instance: sttype:inst3|pulsed_reg:p1
 53. Parameter Settings for User Entity Instance: cmdfifo:inst6
 54. Parameter Settings for User Entity Instance: cmdstatus:inst11|fifo:f1
 55. Parameter Settings for User Entity Instance: cmdstatus:inst11|counter:c1
 56. Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s1
 57. Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s2
 58. Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s3
 59. Parameter Settings for User Entity Instance: cmdtxctrl:inst5|pulsed_reg:p1
 60. Parameter Settings for User Entity Instance: Send_interval:inst12|counter_32b:c1
 61. Parameter Settings for User Entity Instance: timingctrl:inst9|pulsed_reg:p1
 62. Parameter Settings for User Entity Instance: timingctrl:inst9|counter:c1
 63. Parameter Settings for User Entity Instance: timingctrl:inst9|counter:c2
 64. Parameter Settings for User Entity Instance: PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i
 65. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25
 66. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|fifo:wr
 67. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|fifo:rd
 68. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|counter:sendcnt
 69. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|counter:c1
 70. Parameter Settings for User Entity Instance: CDC:inst24|dcfifo:dcfifo_component
 71. Parameter Settings for User Entity Instance: rx_stop:inst21|counter:c3
 72. Parameter Settings for User Entity Instance: rx_stop:inst21|counter:c10
 73. Parameter Settings for Inferred Entity Instance: cmdfifo:inst6|altsyncram:buffer_rtl_0
 74. Parameter Settings for Inferred Entity Instance: fifo:inst30|altsyncram:buffer_rtl_0
 75. Parameter Settings for Inferred Entity Instance: FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0
 76. Parameter Settings for Inferred Entity Instance: cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0
 77. Parameter Settings for Inferred Entity Instance: UART:inst10|lpm_divide:Div0
 78. dcfifo Parameter Settings by Entity Instance
 79. altsyncram Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "rx_stop:inst21|counter:c10"
 81. Port Connectivity Checks: "rx_stop:inst21|counter:c3"
 82. Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|counter:c1"
 83. Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|counter:sendcnt"
 84. Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|fifo:rd"
 85. Port Connectivity Checks: "timingctrl:inst9|counter:c2"
 86. Port Connectivity Checks: "timingctrl:inst9|counter:c1"
 87. Port Connectivity Checks: "timingctrl:inst9|pulsed_reg:p1"
 88. Port Connectivity Checks: "Send_interval:inst12|counter_32b:c1"
 89. Port Connectivity Checks: "cmdtxctrl:inst5|pulsed_reg:p1"
 90. Port Connectivity Checks: "cmdstatus:inst11|counter:c1"
 91. Port Connectivity Checks: "cmdstatus:inst11|fifo:f1"
 92. Port Connectivity Checks: "sttype:inst3|pulsed_reg:p1"
 93. Port Connectivity Checks: "reply:inst16|counter:overtime_cnt"
 94. Port Connectivity Checks: "reply:inst16|counter:waitreply_cnt"
 95. Port Connectivity Checks: "reply:inst16|counter:eng_cnt"
 96. Port Connectivity Checks: "strxctrl:inst14|counter:wrsthead_cnt"
 97. Port Connectivity Checks: "strxctrl:inst14|pulsed_reg:p1"
 98. Port Connectivity Checks: "Uart_rst_n:inst|pulsed_reg:p1"
 99. Port Connectivity Checks: "UART:inst10|Baud_tx_slave:s_baud_tx"
100. Port Connectivity Checks: "UART:inst10|Uart_Tx:m_tx"
101. Post-Synthesis Netlist Statistics for Top Partition
102. Elapsed Time Per Partition
103. Analysis & Synthesis Messages
104. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Sep 12 16:43:11 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; CMDSCI                                      ;
; Top-level Entity Name           ; CMDSCI                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5147                                        ;
; Total pins                      ; 31                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,107,424                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA9F23I7        ;                    ;
; Top-level entity name                                                           ; CMDSCI             ; CMDSCI             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.9%      ;
;     Processor 3            ;  24.2%      ;
;     Processor 4            ;  24.2%      ;
;     Processor 5            ;  17.1%      ;
;     Processor 6            ;   8.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library  ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+----------+
; autorecognize/AutoRecognize.v    ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/autorecognize/AutoRecognize.v       ;          ;
; RS422_20240114/UART/UART_TX.v    ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TX.v       ;          ;
; RS422_20240114/UART/UART_RX.v    ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_RX.v       ;          ;
; RS422_20240114/UART/UART.v       ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v          ;          ;
; RS422_20240114/UART/Baud_tx.v    ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/Baud_tx.v       ;          ;
; RS422_20240114/UART/Baud_rx.v    ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/Baud_rx.v       ;          ;
; RS422_20240114/Uart_rst_n.v      ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/Uart_rst_n.v         ;          ;
; RS422_20240114/timingctrl.v      ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/timingctrl.v         ;          ;
; RS422_20240114/sttxctrl.v        ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/sttxctrl.v           ;          ;
; RS422_20240114/reply.v           ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/reply.v              ;          ;
; RS422_20240114/fifo.v            ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/fifo.v               ;          ;
; RS422_20240114/counter_32b.v     ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter_32b.v        ;          ;
; RS422_20240114/counter.v         ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v            ;          ;
; RS422_20240114/cmdtxctrl.v       ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdtxctrl.v          ;          ;
; RS422_20240114/cmdfifo.v         ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdfifo.v            ;          ;
; SCI/valid_data.v                 ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/valid_data.v                    ;          ;
; SCI/rx_stop.v                    ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/rx_stop.v                       ;          ;
; SCI/decoder.v                    ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/decoder.v                       ;          ;
; ASYNC/FIFO2Usb_Asyn.v            ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/ASYNC/FIFO2Usb_Asyn.v               ;          ;
; PLL12.v                          ; yes             ; User Wizard-Generated File         ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL12.v                             ; PLL12    ;
; PLL12/PLL12_0002.v               ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL12/PLL12_0002.v                  ; PLL12    ;
; CMDSCI.bdf                       ; yes             ; User Block Diagram/Schematic File  ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/CMDSCI.bdf                          ;          ;
; sttype.v                         ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sttype.v                            ;          ;
; strxctrl.v                       ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/strxctrl.v                          ;          ;
; fifoarray.v                      ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v                         ;          ;
; PLL80_30.v                       ; yes             ; User Wizard-Generated File         ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL80_30.v                          ; PLL80_30 ;
; PLL80_30/PLL80_30_0002.v         ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL80_30/PLL80_30_0002.v            ; PLL80_30 ;
; CDC.v                            ; yes             ; User Wizard-Generated File         ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/CDC.v                               ;          ;
; cmdstatus.v                      ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/cmdstatus.v                         ;          ;
; pulsed_reg.v                     ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/pulsed_reg.v                        ;          ;
; Uart_config.v                    ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/Uart_config.v                       ;          ;
; sync1.v                          ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sync1.v                             ;          ;
; Send_interval.v                  ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/Send_interval.v                     ;          ;
; sync.v                           ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sync.v                              ;          ;
; Baud_tx_slave.v                  ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/Baud_tx_slave.v                     ;          ;
; output_files/8or.v               ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/output_files/8or.v                  ;          ;
; mux8.v                           ; yes             ; User Verilog HDL File              ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/mux8.v                              ;          ;
; altera_pll.v                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v          ;          ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf            ;          ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc       ;          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;          ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;          ;
; a_graycounter.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc     ;          ;
; a_fefifo.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc          ;          ;
; a_gray2bin.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc        ;          ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc           ;          ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;          ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc       ;          ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;          ;
; aglobal201.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;          ;
; db/dcfifo_5ok1.tdf               ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf                  ;          ;
; db/a_graycounter_7g6.tdf         ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/a_graycounter_7g6.tdf            ;          ;
; db/a_graycounter_3ub.tdf         ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/a_graycounter_3ub.tdf            ;          ;
; db/altsyncram_8fa1.tdf           ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_8fa1.tdf              ;          ;
; db/alt_synch_pipe_b9l.tdf        ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/alt_synch_pipe_b9l.tdf           ;          ;
; db/dffpipe_su8.tdf               ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dffpipe_su8.tdf                  ;          ;
; db/alt_synch_pipe_c9l.tdf        ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/alt_synch_pipe_c9l.tdf           ;          ;
; db/dffpipe_tu8.tdf               ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dffpipe_tu8.tdf                  ;          ;
; db/cmpr_qu5.tdf                  ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/cmpr_qu5.tdf                     ;          ;
; db/cmpr_pu5.tdf                  ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/cmpr_pu5.tdf                     ;          ;
; db/mux_5r7.tdf                   ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/mux_5r7.tdf                      ;          ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;          ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;          ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;          ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;          ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;          ;
; db/altsyncram_ick1.tdf           ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_ick1.tdf              ;          ;
; db/decode_tma.tdf                ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/decode_tma.tdf                   ;          ;
; db/mux_dhb.tdf                   ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/mux_dhb.tdf                      ;          ;
; db/altsyncram_7oo1.tdf           ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_7oo1.tdf              ;          ;
; db/altsyncram_3vo1.tdf           ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_3vo1.tdf              ;          ;
; db/altsyncram_1jo1.tdf           ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_1jo1.tdf              ;          ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;          ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc       ;          ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;          ;
; db/lpm_divide_4dm.tdf            ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/lpm_divide_4dm.tdf               ;          ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/sign_div_unsign_9nh.tdf          ;          ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction        ; G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/alt_u_div_o2f.tdf                ;          ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4157                                                                     ;
;                                             ;                                                                          ;
; Combinational ALUT usage for logic          ; 4581                                                                     ;
;     -- 7 input functions                    ; 16                                                                       ;
;     -- 6 input functions                    ; 1624                                                                     ;
;     -- 5 input functions                    ; 1191                                                                     ;
;     -- 4 input functions                    ; 565                                                                      ;
;     -- <=3 input functions                  ; 1185                                                                     ;
;                                             ;                                                                          ;
; Dedicated logic registers                   ; 5147                                                                     ;
;                                             ;                                                                          ;
; I/O pins                                    ; 31                                                                       ;
; Total MLAB memory bits                      ; 0                                                                        ;
; Total block memory bits                     ; 2107424                                                                  ;
;                                             ;                                                                          ;
; Total DSP Blocks                            ; 0                                                                        ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 3                                                                        ;
;     -- PLLs                                 ; 3                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 5056                                                                     ;
; Total fan-out                               ; 53366                                                                    ;
; Average fan-out                             ; 5.30                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |CMDSCI                                      ; 4581 (2)            ; 5147 (0)                  ; 2107424           ; 0          ; 31   ; 0            ; |CMDSCI                                                                                                                ; CMDSCI              ; work         ;
;    |AutoRecognize:inst13|                    ; 17 (17)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|AutoRecognize:inst13                                                                                           ; AutoRecognize       ; work         ;
;    |CDC:inst24|                              ; 21 (0)              ; 33 (0)                    ; 32                ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24                                                                                                     ; CDC                 ; work         ;
;       |dcfifo:dcfifo_component|              ; 21 (0)              ; 33 (0)                    ; 32                ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;          |dcfifo_5ok1:auto_generated|        ; 21 (5)              ; 33 (13)                   ; 32                ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated                                                  ; dcfifo_5ok1         ; work         ;
;             |a_graycounter_3ub:wrptr_g1p|    ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p                      ; a_graycounter_3ub   ; work         ;
;             |a_graycounter_7g6:rdptr_g1p|    ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p                      ; a_graycounter_7g6   ; work         ;
;             |alt_synch_pipe_b9l:rs_dgwp|     ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                       ; alt_synch_pipe_b9l  ; work         ;
;                |dffpipe_su8:dffpipe10|       ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10 ; dffpipe_su8         ; work         ;
;             |alt_synch_pipe_c9l:ws_dgrp|     ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                       ; alt_synch_pipe_c9l  ; work         ;
;                |dffpipe_tu8:dffpipe13|       ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13 ; dffpipe_tu8         ; work         ;
;             |altsyncram_8fa1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram                         ; altsyncram_8fa1     ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                    ; mux_5r7             ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                    ; mux_5r7             ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                   ; mux_5r7             ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                   ; mux_5r7             ; work         ;
;    |FIFO2Usb_Asyn:inst25|                    ; 216 (21)            ; 160 (15)                  ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25                                                                                           ; FIFO2Usb_Asyn       ; work         ;
;       |counter:c1|                           ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|counter:c1                                                                                ; counter             ; work         ;
;       |counter:sendcnt|                      ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|counter:sendcnt                                                                           ; counter             ; work         ;
;       |fifo:rd|                              ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:rd                                                                                   ; fifo                ; work         ;
;       |fifo:wr|                              ; 146 (86)            ; 105 (97)                  ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr                                                                                   ; fifo                ; work         ;
;          |altsyncram:buffer_rtl_0|           ; 60 (0)              ; 8 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0                                                           ; altsyncram          ; work         ;
;             |altsyncram_3vo1:auto_generated| ; 60 (4)              ; 8 (8)                     ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated                            ; altsyncram_3vo1     ; work         ;
;                |decode_tma:decode2|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated|decode_tma:decode2         ; decode_tma          ; work         ;
;                |mux_dhb:mux3|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated|mux_dhb:mux3               ; mux_dhb             ; work         ;
;    |PLL12:inst1|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL12:inst1                                                                                                    ; PLL12               ; PLL12        ;
;       |PLL12_0002:pll12_inst|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL12:inst1|PLL12_0002:pll12_inst                                                                              ; PLL12_0002          ; PLL12        ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i                                                      ; altera_pll          ; work         ;
;    |PLL80_30:inst18|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL80_30:inst18                                                                                                ; PLL80_30            ; PLL80_30     ;
;       |PLL80_30_0002:pll80_30_inst|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL80_30:inst18|PLL80_30_0002:pll80_30_inst                                                                    ; PLL80_30_0002       ; PLL80_30     ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i                                            ; altera_pll          ; work         ;
;    |Send_interval:inst12|                    ; 68 (3)              ; 37 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Send_interval:inst12                                                                                           ; Send_interval       ; work         ;
;       |counter_32b:c1|                       ; 65 (65)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Send_interval:inst12|counter_32b:c1                                                                            ; counter_32b         ; work         ;
;    |UART:inst10|                             ; 1282 (0)            ; 134 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10                                                                                                    ; UART                ; work         ;
;       |Baud_rx:m_baud_rx|                    ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Baud_rx:m_baud_rx                                                                                  ; Baud_rx             ; work         ;
;       |Baud_rx:s_baud_rx|                    ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Baud_rx:s_baud_rx                                                                                  ; Baud_rx             ; work         ;
;       |Baud_tx:m_baud_tx|                    ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Baud_tx:m_baud_tx                                                                                  ; Baud_tx             ; work         ;
;       |Baud_tx_slave:s_baud_tx|              ; 59 (59)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Baud_tx_slave:s_baud_tx                                                                            ; Baud_tx_slave       ; work         ;
;       |Uart_Rx:m_rx|                         ; 18 (18)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Uart_Rx:m_rx                                                                                       ; Uart_Rx             ; work         ;
;       |Uart_Rx:s_rx|                         ; 18 (18)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Uart_Rx:s_rx                                                                                       ; Uart_Rx             ; work         ;
;       |Uart_Tx:m_tx|                         ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Uart_Tx:m_tx                                                                                       ; Uart_Tx             ; work         ;
;       |Uart_Tx:s_tx|                         ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Uart_Tx:s_tx                                                                                       ; Uart_Tx             ; work         ;
;       |lpm_divide:Div0|                      ; 1101 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|lpm_divide:Div0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_4dm:auto_generated|     ; 1101 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|lpm_divide:Div0|lpm_divide_4dm:auto_generated                                                      ; lpm_divide_4dm      ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 1101 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|lpm_divide:Div0|lpm_divide_4dm:auto_generated|sign_div_unsign_9nh:divider                          ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|       ; 1101 (1101)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|lpm_divide:Div0|lpm_divide_4dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider    ; alt_u_div_o2f       ; work         ;
;    |Uart_config:inst4|                       ; 17 (17)             ; 171 (171)                 ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Uart_config:inst4                                                                                              ; Uart_config         ; work         ;
;    |Uart_rst_n:inst|                         ; 11 (10)             ; 42 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Uart_rst_n:inst                                                                                                ; Uart_rst_n          ; work         ;
;       |pulsed_reg:p1|                        ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Uart_rst_n:inst|pulsed_reg:p1                                                                                  ; pulsed_reg          ; work         ;
;    |cmdfifo:inst6|                           ; 2612 (2564)         ; 4154 (4150)               ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6                                                                                                  ; cmdfifo             ; work         ;
;       |altsyncram:buffer_rtl_0|              ; 48 (0)              ; 4 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6|altsyncram:buffer_rtl_0                                                                          ; altsyncram          ; work         ;
;          |altsyncram_ick1:auto_generated|    ; 48 (0)              ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_ick1:auto_generated                                           ; altsyncram_ick1     ; work         ;
;             |decode_tma:decode2|             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_ick1:auto_generated|decode_tma:decode2                        ; decode_tma          ; work         ;
;             |mux_dhb:mux3|                   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_ick1:auto_generated|mux_dhb:mux3                              ; mux_dhb             ; work         ;
;    |cmdstatus:inst11|                        ; 85 (24)             ; 107 (10)                  ; 2048              ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11                                                                                               ; cmdstatus           ; work         ;
;       |counter:c1|                           ; 21 (21)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|counter:c1                                                                                    ; counter             ; work         ;
;       |fifo:f1|                              ; 40 (40)             ; 61 (61)                   ; 2048              ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|fifo:f1                                                                                       ; fifo                ; work         ;
;          |altsyncram:buffer_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0                                                               ; altsyncram          ; work         ;
;             |altsyncram_1jo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0|altsyncram_1jo1:auto_generated                                ; altsyncram_1jo1     ; work         ;
;       |sync:s1|                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|sync:s1                                                                                       ; sync                ; work         ;
;       |sync:s2|                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|sync:s2                                                                                       ; sync                ; work         ;
;       |sync:s3|                              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|sync:s3                                                                                       ; sync                ; work         ;
;    |cmdtxctrl:inst5|                         ; 3 (3)               ; 3 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdtxctrl:inst5                                                                                                ; cmdtxctrl           ; work         ;
;       |pulsed_reg:p1|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdtxctrl:inst5|pulsed_reg:p1                                                                                  ; pulsed_reg          ; work         ;
;    |decoder_8b10b:inst22|                    ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|decoder_8b10b:inst22                                                                                           ; decoder_8b10b       ; work         ;
;    |fifo:inst30|                             ; 57 (57)             ; 69 (69)                   ; 8192              ; 0          ; 0    ; 0            ; |CMDSCI|fifo:inst30                                                                                                    ; fifo                ; work         ;
;       |altsyncram:buffer_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |CMDSCI|fifo:inst30|altsyncram:buffer_rtl_0                                                                            ; altsyncram          ; work         ;
;          |altsyncram_7oo1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |CMDSCI|fifo:inst30|altsyncram:buffer_rtl_0|altsyncram_7oo1:auto_generated                                             ; altsyncram_7oo1     ; work         ;
;    |mux8:inst19|                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|mux8:inst19                                                                                                    ; mux8                ; work         ;
;    |or16to8:inst40|                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|or16to8:inst40                                                                                                 ; or16to8             ; work         ;
;    |reply:inst16|                            ; 59 (7)              ; 48 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|reply:inst16                                                                                                   ; reply               ; work         ;
;       |counter:eng_cnt|                      ; 15 (15)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|reply:inst16|counter:eng_cnt                                                                                   ; counter             ; work         ;
;       |counter:overtime_cnt|                 ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|reply:inst16|counter:overtime_cnt                                                                              ; counter             ; work         ;
;       |counter:waitreply_cnt|                ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|reply:inst16|counter:waitreply_cnt                                                                             ; counter             ; work         ;
;    |rx_stop:inst21|                          ; 25 (16)             ; 56 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|rx_stop:inst21                                                                                                 ; rx_stop             ; work         ;
;       |counter:c10|                          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|rx_stop:inst21|counter:c10                                                                                     ; counter             ; work         ;
;       |counter:c3|                           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|rx_stop:inst21|counter:c3                                                                                      ; counter             ; work         ;
;    |strxctrl:inst14|                         ; 21 (19)             ; 7 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|strxctrl:inst14                                                                                                ; strxctrl            ; work         ;
;       |counter:wrsthead_cnt|                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|strxctrl:inst14|counter:wrsthead_cnt                                                                           ; counter             ; work         ;
;       |pulsed_reg:p1|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|strxctrl:inst14|pulsed_reg:p1                                                                                  ; pulsed_reg          ; work         ;
;    |sttype:inst3|                            ; 17 (16)             ; 38 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sttype:inst3                                                                                                   ; sttype              ; work         ;
;       |pulsed_reg:p1|                        ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sttype:inst3|pulsed_reg:p1                                                                                     ; pulsed_reg          ; work         ;
;    |sync1:inst26|                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sync1:inst26                                                                                                   ; sync1               ; work         ;
;    |timingctrl:inst9|                        ; 44 (5)              ; 36 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|timingctrl:inst9                                                                                               ; timingctrl          ; work         ;
;       |counter:c1|                           ; 21 (21)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|timingctrl:inst9|counter:c1                                                                                    ; counter             ; work         ;
;       |counter:c2|                           ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|timingctrl:inst9|counter:c2                                                                                    ; counter             ; work         ;
;       |pulsed_reg:p1|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|timingctrl:inst9|pulsed_reg:p1                                                                                 ; pulsed_reg          ; work         ;
;    |valid_data:inst23|                       ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|valid_data:inst23                                                                                              ; valid_data          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32      ; None ;
; FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; None ;
; cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_ick1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; None ;
; cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0|altsyncram_1jo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048    ; None ;
; fifo:inst30|altsyncram:buffer_rtl_0|altsyncram_7oo1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192    ; None ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |CMDSCI|PLL12:inst1     ; PLL12.v         ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |CMDSCI|PLL80_30:inst18 ; PLL80_30.v      ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |CMDSCI|CDC:inst24      ; CDC.v           ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |CMDSCI|timingctrl:inst9|STATE                        ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; STATE.ST4 ; STATE.ST3 ; STATE.ST2 ; STATE.ST1 ; STATE.ST0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; STATE.ST0 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; STATE.ST1 ; 0         ; 0         ; 0         ; 1         ; 1         ;
; STATE.ST2 ; 0         ; 0         ; 1         ; 0         ; 1         ;
; STATE.ST3 ; 0         ; 1         ; 0         ; 0         ; 1         ;
; STATE.ST4 ; 1         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |CMDSCI|cmdtxctrl:inst5|STATE ;
+-----------+-----------------------------------+
; Name      ; STATE.ST1                         ;
+-----------+-----------------------------------+
; STATE.ST0 ; 0                                 ;
; STATE.ST1 ; 1                                 ;
+-----------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |CMDSCI|reply:inst16|STATE    ;
+-----------+-----------+-----------+-----------+
; Name      ; STATE.ST2 ; STATE.ST1 ; STATE.ST0 ;
+-----------+-----------+-----------+-----------+
; STATE.ST0 ; 0         ; 0         ; 0         ;
; STATE.ST1 ; 0         ; 1         ; 1         ;
; STATE.ST2 ; 1         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |CMDSCI|strxctrl:inst14|STATE ;
+-----------+-----------+-----------+-----------+
; Name      ; STATE.ST2 ; STATE.ST1 ; STATE.ST0 ;
+-----------+-----------+-----------+-----------+
; STATE.ST0 ; 0         ; 0         ; 0         ;
; STATE.ST1 ; 0         ; 1         ; 1         ;
; STATE.ST2 ; 1         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |CMDSCI|valid_data:inst23|STATE ;
+---------------+---------------------------------+
; Name          ; STATE.WR_FIFO                   ;
+---------------+---------------------------------+
; STATE.STOP    ; 0                               ;
; STATE.WR_FIFO ; 1                               ;
+---------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CMDSCI|FIFO2Usb_Asyn:inst25|STATE                                                                                                 ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+
; Name                  ; STATE.WR_WAIT ; STATE.RD_WAIT ; STATE.WR_TO_RD_FIFO ; STATE.RD_FROM_WR_FIFO ; STATE.WR_STATE ; STATE.RD_STATE ; STATE.IDLE ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+
; STATE.IDLE            ; 0             ; 0             ; 0                   ; 0                     ; 0              ; 0              ; 0          ;
; STATE.RD_STATE        ; 0             ; 0             ; 0                   ; 0                     ; 0              ; 1              ; 1          ;
; STATE.WR_STATE        ; 0             ; 0             ; 0                   ; 0                     ; 1              ; 0              ; 1          ;
; STATE.RD_FROM_WR_FIFO ; 0             ; 0             ; 0                   ; 1                     ; 0              ; 0              ; 1          ;
; STATE.WR_TO_RD_FIFO   ; 0             ; 0             ; 1                   ; 0                     ; 0              ; 0              ; 1          ;
; STATE.RD_WAIT         ; 0             ; 1             ; 0                   ; 0                     ; 0              ; 0              ; 1          ;
; STATE.WR_WAIT         ; 1             ; 0             ; 0                   ; 0                     ; 0              ; 0              ; 1          ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |CMDSCI|Send_interval:inst12|CURRENT_STATE                    ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; CURRENT_STATE.ST2 ; CURRENT_STATE.ST1 ; CURRENT_STATE.ST0 ;
+-------------------+-------------------+-------------------+-------------------+
; CURRENT_STATE.ST0 ; 0                 ; 0                 ; 0                 ;
; CURRENT_STATE.ST1 ; 0                 ; 1                 ; 1                 ;
; CURRENT_STATE.ST2 ; 1                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |CMDSCI|cmdstatus:inst11|STATE                                                ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; STATE.ST6 ; STATE.ST5 ; STATE.ST4 ; STATE.ST3 ; STATE.ST2 ; STATE.ST1 ; STATE.ST0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; STATE.ST0 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; STATE.ST1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; STATE.ST2 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; STATE.ST3 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; STATE.ST4 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; STATE.ST5 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; STATE.ST6 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 16                                                                                 ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; UART:inst10|Uart_Tx:s_tx|ready                     ; GND                 ; yes                    ;
; UART:inst10|Uart_Tx:m_tx|ready                     ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+---------------------------------------------+------------------------------------------------+
; Register name                               ; Reason for Removal                             ;
+---------------------------------------------+------------------------------------------------+
; FIFO2Usb_Asyn:inst25|fifo:rd|rd_ptr[0..9]   ; Stuck at GND due to stuck port clock_enable    ;
; AutoRecognize:inst13|out[0,1,5]             ; Stuck at GND due to stuck port data_in         ;
; AutoRecognize:inst13|out[2,3,6]             ; Merged with AutoRecognize:inst13|out[7]        ;
; cmdfifo:inst6|wr_ptr_depth[0]               ; Merged with cmdfifo:inst6|wr_ptr_depth_ture[0] ;
; cmdfifo:inst6|rd_ptr_depth[0]               ; Merged with cmdfifo:inst6|rd_ptr_depth_ture[0] ;
; strxctrl:inst14|counter:wrsthead_cnt|cnt[2] ; Stuck at GND due to stuck port data_in         ;
; rx_stop:inst21|counter:c3|cnt[2]            ; Stuck at GND due to stuck port data_in         ;
; timingctrl:inst9|STATE~11                   ; Lost fanout                                    ;
; cmdtxctrl:inst5|STATE~6                     ; Lost fanout                                    ;
; cmdtxctrl:inst5|STATE~7                     ; Lost fanout                                    ;
; cmdtxctrl:inst5|STATE~8                     ; Lost fanout                                    ;
; cmdtxctrl:inst5|STATE~9                     ; Lost fanout                                    ;
; cmdtxctrl:inst5|STATE~10                    ; Lost fanout                                    ;
; reply:inst16|STATE~7                        ; Lost fanout                                    ;
; reply:inst16|STATE~8                        ; Lost fanout                                    ;
; reply:inst16|STATE~9                        ; Lost fanout                                    ;
; strxctrl:inst14|STATE~7                     ; Lost fanout                                    ;
; strxctrl:inst14|STATE~8                     ; Lost fanout                                    ;
; strxctrl:inst14|STATE~9                     ; Lost fanout                                    ;
; valid_data:inst23|STATE~7                   ; Lost fanout                                    ;
; FIFO2Usb_Asyn:inst25|STATE~11               ; Lost fanout                                    ;
; FIFO2Usb_Asyn:inst25|STATE~12               ; Lost fanout                                    ;
; FIFO2Usb_Asyn:inst25|STATE~13               ; Lost fanout                                    ;
; Send_interval:inst12|CURRENT_STATE~7        ; Lost fanout                                    ;
; Send_interval:inst12|CURRENT_STATE~8        ; Lost fanout                                    ;
; Send_interval:inst12|CURRENT_STATE~9        ; Lost fanout                                    ;
; Send_interval:inst12|CURRENT_STATE~10       ; Lost fanout                                    ;
; Send_interval:inst12|CURRENT_STATE~11       ; Lost fanout                                    ;
; cmdstatus:inst11|STATE~12                   ; Lost fanout                                    ;
; timingctrl:inst9|STATE.ST2                  ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 43      ;                                                ;
+---------------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5147  ;
; Number of registers using Synchronous Clear  ; 4340  ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 4917  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4741  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                   ;
+------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------+---------+
; UART:inst10|Uart_Tx:s_tx|rs422_tx                                                                    ; 1       ;
; FIFO2Usb_Asyn:inst25|RD_N                                                                            ; 2       ;
; FIFO2Usb_Asyn:inst25|WR_N                                                                            ; 3       ;
; UART:inst10|Uart_Tx:m_tx|rs422_tx                                                                    ; 1       ;
; Uart_config:inst4|stopbit[0]                                                                         ; 2       ;
; Uart_config:inst4|stopbit[1]                                                                         ; 2       ;
; FIFO2Usb_Asyn:inst25|RXF_N_r                                                                         ; 2       ;
; FIFO2Usb_Asyn:inst25|TXE_N_r                                                                         ; 1       ;
; Uart_config:inst4|BAUD[16]                                                                           ; 18      ;
; Uart_config:inst4|BAUD[15]                                                                           ; 19      ;
; Uart_config:inst4|BAUD[14]                                                                           ; 22      ;
; Uart_config:inst4|BAUD[9]                                                                            ; 28      ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p|counter5a0 ; 7       ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0 ; 6       ;
; reply:inst16|eng_asyn                                                                                ; 1       ;
; reply:inst16|wait_asyn                                                                               ; 1       ;
; reply:inst16|overtime_asyn                                                                           ; 1       ;
; Total number of inverted registers = 19                                                              ;         ;
+------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[0]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[1]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[2]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[3]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[4]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[5]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[6]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[7]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[8]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[9]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[10] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[11] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[12] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[13] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[14] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[15] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[16] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[17] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[18] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[19] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[20] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[21] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[22] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[23] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[24] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[25] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[26] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[27] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[28] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[29] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[30] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[31] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[32] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[33] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[34] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[35] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[36] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[37] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[38] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[39] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[40] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[41] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[42] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[0]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[1]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[2]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[3]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[4]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[5]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[6]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[7]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[8]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[9]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[10]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[11]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[12]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[13]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[14]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[15]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[16]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[17]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[18]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[19]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[20]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[21]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[22]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[23]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[24]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; fifo:inst30|buffer_rtl_0_bypass[0]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[1]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[2]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[3]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[4]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[5]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[6]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[7]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[8]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[9]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[10]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[11]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[12]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[13]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[14]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[15]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[16]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[17]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[18]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[19]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[20]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[21]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[22]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[23]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[24]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[25]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[26]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[27]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[28]                  ; fifo:inst30|buffer_rtl_0                  ;
+------------------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                 ;
+--------------------------+----------------------------+------+
; Register Name            ; Megafunction               ; Type ;
+--------------------------+----------------------------+------+
; cmdfifo:inst6|dout[0..7] ; cmdfifo:inst6|buffer_rtl_0 ; RAM  ;
+--------------------------+----------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[0][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[1][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[2][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[3][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[4][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[5][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[6][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[7][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[8][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[9][7]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[10][3]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[11][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[12][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[13][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[14][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[15][7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[16][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[17][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[18][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[19][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[20][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[21][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[22][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[23][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[24][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[25][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[26][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[27][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[28][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[29][2]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[30][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[31][6]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[32][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[33][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[34][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[35][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[36][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[37][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[38][6]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[39][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[40][7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[41][3]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[42][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[43][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[44][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[45][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[46][6]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[47][7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[48][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[49][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[50][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[51][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[52][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[53][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[54][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[55][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[56][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[57][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[58][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[59][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[60][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[61][3]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[62][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[63][5]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[64][1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[65][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[66][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[67][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[68][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[69][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[70][6]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[71][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[72][7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[73][3]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[74][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[75][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[76][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[77][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[78][7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[79][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[80][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[81][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[82][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[83][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[84][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[85][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[86][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[87][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[88][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[89][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[90][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[91][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[92][2]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[93][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[94][7]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[95][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[96][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[97][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[98][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[99][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[100][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[101][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[102][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[103][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[104][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[105][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[106][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[107][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[108][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[109][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[110][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[111][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[112][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[113][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[114][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[115][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[116][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[117][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[118][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[119][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[120][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[121][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[122][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[123][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[124][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[125][4]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[126][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[127][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[128][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[129][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[130][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[131][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[132][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[133][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[134][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[135][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[136][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[137][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[138][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[139][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[140][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[141][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[142][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[143][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[144][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[145][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[146][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[147][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[148][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[149][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[150][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[151][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[152][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[153][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[154][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[155][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[156][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[157][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[158][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[159][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[160][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[161][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[162][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[163][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[164][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[165][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[166][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[167][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[168][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[169][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[170][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[171][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[172][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[173][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[174][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[175][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[176][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[177][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[178][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[179][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[180][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[181][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[182][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[183][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[184][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[185][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[186][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[187][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[188][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[189][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[190][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[191][5]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[192][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[193][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[194][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[195][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[196][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[197][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[198][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[199][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[200][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[201][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[202][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[203][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[204][1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[205][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[206][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[207][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[208][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[209][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[210][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[211][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[212][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[213][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[214][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[215][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[216][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[217][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[218][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[219][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[220][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[221][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[222][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[223][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[224][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[225][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[226][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[227][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[228][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[229][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[230][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[231][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[232][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[233][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[234][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[235][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[236][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[237][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[238][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[239][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[240][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[241][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[242][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[243][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[244][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[245][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[246][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[247][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[248][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[249][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[250][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[251][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[252][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[253][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[254][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[255][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[256][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[257][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[258][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[259][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[260][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[261][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[262][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[263][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[264][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[265][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[266][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[267][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[268][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[269][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[270][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[271][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[272][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[273][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[274][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[275][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[276][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[277][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[278][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[279][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[280][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[281][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[282][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[283][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[284][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[285][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[286][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[287][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[288][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[289][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[290][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[291][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[292][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[293][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[294][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[295][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[296][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[297][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[298][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[299][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[300][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[301][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[302][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[303][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[304][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[305][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[306][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[307][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[308][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[309][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[310][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[311][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[312][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[313][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[314][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[315][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[316][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[317][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[318][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[319][5]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[320][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[321][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[322][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[323][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[324][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[325][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[326][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[327][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[328][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[329][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[330][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[331][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[332][1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[333][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[334][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[335][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[336][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[337][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[338][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[339][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[340][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[341][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[342][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[343][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[344][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[345][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[346][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[347][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[348][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[349][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[350][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[351][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[352][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[353][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[354][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[355][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[356][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[357][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[358][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[359][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[360][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[361][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[362][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[363][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[364][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[365][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[366][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[367][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[368][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[369][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[370][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[371][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[372][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[373][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[374][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[375][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[376][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[377][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[378][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[379][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[380][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[381][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[382][4]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[383][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[384][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[385][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[386][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[387][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[388][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[389][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[390][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[391][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[392][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[393][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[394][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[395][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[396][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[397][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[398][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[399][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[400][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[401][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[402][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[403][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[404][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[405][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[406][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[407][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[408][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[409][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[410][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[411][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[412][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[413][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[414][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[415][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[416][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[417][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[418][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[419][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[420][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[421][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[422][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[423][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[424][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[425][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[426][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[427][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[428][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[429][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[430][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[431][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[432][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[433][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[434][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[435][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[436][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[437][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[438][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[439][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[440][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[441][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[442][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[443][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[444][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[445][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[446][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[447][5]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[448][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[449][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[450][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[451][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[452][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[453][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[454][1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[455][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[456][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[457][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[458][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[459][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[460][1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[461][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[462][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[463][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[464][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[465][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[466][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[467][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[468][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[469][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[470][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[471][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[472][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[473][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[474][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[475][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[476][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[477][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[478][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[479][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[480][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[481][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[482][1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[483][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[484][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[485][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[486][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[487][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[488][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[489][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[490][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[491][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[492][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[493][1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[494][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[495][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[496][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[497][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[498][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[499][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[500][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[501][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[502][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[503][1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[504][2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[505][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[506][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[507][0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[508][4]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[509][3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[510][7]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[511][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|wr_ptr_length[6]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|rd_ptr_length[0]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CMDSCI|strxctrl:inst14|counter:wrsthead_cnt|cnt[2] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CMDSCI|reply:inst16|counter:eng_cnt|cnt[8]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CMDSCI|UART:inst10|Uart_Tx:s_tx|num[3]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CMDSCI|AutoRecognize:inst13|CNT[0]                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CMDSCI|timingctrl:inst9|counter:c1|cnt[3]          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |CMDSCI|timingctrl:inst9|counter:c2|cnt[6]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CMDSCI|AutoRecognize:inst13|CMD_Shift[0]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CMDSCI|cmdstatus:inst11|dout[1]                    ;
; 512:1              ; 8 bits    ; 2728 LEs      ; 2728 LEs             ; 0 LEs                  ; No         ; |CMDSCI|cmdfifo:inst6|Mux5                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CMDSCI|FIFO2Usb_Asyn:inst25|STATE                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CMDSCI|cmdstatus:inst11|fifo:f1|dout[0]            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CMDSCI|cmdstatus:inst11|counter:c1|cnt[10]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CMDSCI|cmdstatus:inst11|STATE                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CMDSCI|UART:inst10|Uart_Tx:m_tx|num[3]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|dout[7]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CMDSCI|fifo:inst30|dout[1]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------+
; Assignment                      ; Value ; From ; To       ;
+---------------------------------+-------+------+----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -        ;
+---------------------------------+-------+------+----------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated               ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_ick1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst30|altsyncram:buffer_rtl_0|altsyncram_7oo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0|altsyncram_1jo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; MASTER_BAUD    ; 921600   ; Signed Integer               ;
; CLKFREQ        ; 12000000 ; Signed Integer               ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10|Baud_rx:m_baud_rx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BPS_PARA       ; 13    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10|Baud_tx:m_baud_tx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BPS_PARA       ; 13    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10|Baud_rx:s_baud_rx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BPS_PARA       ; 104   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 12.0 MHz               ; String                                 ;
; fractional_vco_multiplier            ; false                  ; String                                 ;
; pll_type                             ; General                ; String                                 ;
; pll_subtype                          ; General                ; String                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                         ;
; operation_mode                       ; normal                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 12.000000 MHz          ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                 ;
; phase_shift1                         ; 0 ps                   ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_bypass_en                      ; false                  ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Uart_rst_n:inst|pulsed_reg:p1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:inst30 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 8     ; Unsigned Integer                ;
; PTRWIDTH       ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: strxctrl:inst14 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; PTRWIDTH       ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: strxctrl:inst14|pulsed_reg:p1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: strxctrl:inst14|counter:wrsthead_cnt ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; RST            ; 3     ; Signed Integer                                           ;
; START          ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reply:inst16|counter:eng_cnt ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; RST            ; 268   ; Signed Integer                                   ;
; START          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reply:inst16|counter:waitreply_cnt ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; RST            ; 2400  ; Signed Integer                                         ;
; START          ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reply:inst16|counter:overtime_cnt ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                        ;
; START          ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sttype:inst3|pulsed_reg:p1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdfifo:inst6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; LPTRWIDTH      ; 8     ; Unsigned Integer                  ;
; DPTRWIDTH      ; 9     ; Unsigned Integer                  ;
; WIDTH          ; 8     ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|fifo:f1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
; PTRWIDTH       ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|counter:c1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                  ;
; START          ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                               ;
; CYCLE          ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                               ;
; CYCLE          ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
; CYCLE          ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdtxctrl:inst5|pulsed_reg:p1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Send_interval:inst12|counter_32b:c1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; START          ; 0     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timingctrl:inst9|pulsed_reg:p1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timingctrl:inst9|counter:c1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                  ;
; START          ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timingctrl:inst9|counter:c2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RST            ; 2500  ; Signed Integer                                  ;
; START          ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                             ;
+--------------------------------------+------------------------+--------------------------------------------------+
; reference_clock_frequency            ; 12.0 MHz               ; String                                           ;
; fractional_vco_multiplier            ; false                  ; String                                           ;
; pll_type                             ; General                ; String                                           ;
; pll_subtype                          ; General                ; String                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                   ;
; operation_mode                       ; normal                 ; String                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                   ;
; data_rate                            ; 0                      ; Signed Integer                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                   ;
; output_clock_frequency0              ; 80.000000 MHz          ; String                                           ;
; phase_shift0                         ; 0 ps                   ; String                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency1              ; 30.000000 MHz          ; String                                           ;
; phase_shift1                         ; 0 ps                   ; String                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                           ;
; phase_shift2                         ; 0 ps                   ; String                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                           ;
; phase_shift3                         ; 0 ps                   ; String                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                           ;
; phase_shift4                         ; 0 ps                   ; String                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                           ;
; phase_shift5                         ; 0 ps                   ; String                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                           ;
; phase_shift6                         ; 0 ps                   ; String                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                           ;
; phase_shift7                         ; 0 ps                   ; String                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                           ;
; phase_shift8                         ; 0 ps                   ; String                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                           ;
; phase_shift9                         ; 0 ps                   ; String                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                           ;
; phase_shift10                        ; 0 ps                   ; String                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                           ;
; phase_shift11                        ; 0 ps                   ; String                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                           ;
; phase_shift12                        ; 0 ps                   ; String                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                           ;
; phase_shift13                        ; 0 ps                   ; String                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                           ;
; phase_shift14                        ; 0 ps                   ; String                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                           ;
; phase_shift15                        ; 0 ps                   ; String                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                           ;
; phase_shift16                        ; 0 ps                   ; String                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                           ;
; phase_shift17                        ; 0 ps                   ; String                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                   ;
; clock_name_0                         ;                        ; String                                           ;
; clock_name_1                         ;                        ; String                                           ;
; clock_name_2                         ;                        ; String                                           ;
; clock_name_3                         ;                        ; String                                           ;
; clock_name_4                         ;                        ; String                                           ;
; clock_name_5                         ;                        ; String                                           ;
; clock_name_6                         ;                        ; String                                           ;
; clock_name_7                         ;                        ; String                                           ;
; clock_name_8                         ;                        ; String                                           ;
; clock_name_global_0                  ; false                  ; String                                           ;
; clock_name_global_1                  ; false                  ; String                                           ;
; clock_name_global_2                  ; false                  ; String                                           ;
; clock_name_global_3                  ; false                  ; String                                           ;
; clock_name_global_4                  ; false                  ; String                                           ;
; clock_name_global_5                  ; false                  ; String                                           ;
; clock_name_global_6                  ; false                  ; String                                           ;
; clock_name_global_7                  ; false                  ; String                                           ;
; clock_name_global_8                  ; false                  ; String                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                   ;
; pll_slf_rst                          ; false                  ; String                                           ;
; pll_bw_sel                           ; low                    ; String                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
+--------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                           ;
; SENDTHRESHOUD  ; 2064  ; Signed Integer                           ;
; WUSEDW         ; 17    ; Signed Integer                           ;
; RUSEDW         ; 9     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|fifo:wr ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                   ;
; PTRWIDTH       ; 17    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|fifo:rd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                   ;
; PTRWIDTH       ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|counter:sendcnt ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; RST            ; 2064  ; Signed Integer                                           ;
; START          ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|counter:c1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                      ;
; START          ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CDC:inst24|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------+
; Parameter Name          ; Value       ; Type                                    ;
+-------------------------+-------------+-----------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                          ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                          ;
; LPM_WIDTHU              ; 2           ; Signed Integer                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                 ;
; USE_EAB                 ; ON          ; Untyped                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                 ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                          ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                 ;
; CBXI_PARAMETER          ; dcfifo_5ok1 ; Untyped                                 ;
+-------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_stop:inst21|counter:c3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; RST            ; 3     ; Signed Integer                                ;
; START          ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_stop:inst21|counter:c10 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; RST            ; 10    ; Signed Integer                                 ;
; START          ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmdfifo:inst6|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 17                   ; Untyped                    ;
; NUMWORDS_A                         ; 131072               ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Untyped                    ;
; WIDTHAD_B                          ; 17                   ; Untyped                    ;
; NUMWORDS_B                         ; 131072               ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ick1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:inst30|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_7oo1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 17                   ; Untyped                                   ;
; NUMWORDS_A                         ; 131072               ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 17                   ; Untyped                                   ;
; NUMWORDS_B                         ; 131072               ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_3vo1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Untyped                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Untyped                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_1jo1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:inst10|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 32             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                    ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 1                                  ;
; Entity Instance            ; CDC:inst24|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                         ;
;     -- LPM_WIDTH           ; 8                                  ;
;     -- LPM_NUMWORDS        ; 4                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; ON                                 ;
+----------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 4                                                    ;
; Entity Instance                           ; cmdfifo:inst6|altsyncram:buffer_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 131072                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 131072                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; fifo:inst30|altsyncram:buffer_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
; Entity Instance                           ; FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 131072                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 131072                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
; Entity Instance                           ; cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 256                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_stop:inst21|counter:c10"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_stop:inst21|counter:c3"                                                                                                                                             ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; cnt   ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|counter:c1"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|counter:sendcnt"                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; asyn ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|fifo:rd"                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "din[7..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timingctrl:inst9|counter:c2"                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timingctrl:inst9|counter:c1"                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timingctrl:inst9|pulsed_reg:p1"                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Send_interval:inst12|counter_32b:c1"                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmdtxctrl:inst5|pulsed_reg:p1"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; neg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmdstatus:inst11|counter:c1"                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmdstatus:inst11|fifo:f1"                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sttype:inst3|pulsed_reg:p1"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; neg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reply:inst16|counter:overtime_cnt"                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reply:inst16|counter:waitreply_cnt"                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reply:inst16|counter:eng_cnt"                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "strxctrl:inst14|counter:wrsthead_cnt"                                                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "strxctrl:inst14|pulsed_reg:p1"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; neg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Uart_rst_n:inst|pulsed_reg:p1"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "UART:inst10|Baud_tx_slave:s_baud_tx" ;
+------------------+-------+----------+---------------------------+
; Port             ; Type  ; Severity ; Details                   ;
+------------------+-------+----------+---------------------------+
; BPS_PARA[31..24] ; Input ; Info     ; Stuck at GND              ;
+------------------+-------+----------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:inst10|Uart_Tx:m_tx"                                                                                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; parity     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; parity[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; stopbit    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5147                        ;
;     CLR               ; 168                         ;
;     CLR SCLR          ; 140                         ;
;     ENA               ; 99                          ;
;     ENA CLR           ; 444                         ;
;     ENA CLR SCLR      ; 4165                        ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 3                           ;
;     plain             ; 95                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 4588                        ;
;     arith             ; 919                         ;
;         0 data inputs ; 43                          ;
;         1 data inputs ; 372                         ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 482                         ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 3624                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 608                         ;
;         3 data inputs ; 111                         ;
;         4 data inputs ; 553                         ;
;         5 data inputs ; 709                         ;
;         6 data inputs ; 1624                        ;
;     shared            ; 29                          ;
;         2 data inputs ; 29                          ;
; boundary_port         ; 31                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 280                         ;
;                       ;                             ;
; Max LUT depth         ; 92.10                       ;
; Average LUT depth     ; 19.26                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Sep 12 16:42:50 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CMDSCI -c CMDSCI
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file autorecognize/autorecognize.v
    Info (12023): Found entity 1: AutoRecognize File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/autorecognize/AutoRecognize.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_tx.v
    Info (12023): Found entity 1: Uart_Tx File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TX.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_tb.v
    Info (12023): Found entity 1: UART_TB File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TB.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_rx.v
    Info (12023): Found entity 1: Uart_Rx File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_RX.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart.v
    Info (12023): Found entity 1: UART File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/baud_tx.v
    Info (12023): Found entity 1: Baud_tx File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/Baud_tx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/baud_rx.v
    Info (12023): Found entity 1: Baud_rx File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/Baud_rx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart_rst_n.v
    Info (12023): Found entity 1: Uart_rst_n File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/Uart_rst_n.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/timingctrl.v
    Info (12023): Found entity 1: timingctrl File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/timingctrl.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/sttxctrl.v
    Info (12023): Found entity 1: sttxctrl File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/sttxctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/reply.v
    Info (12023): Found entity 1: reply File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/reply.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/pulsed.v
    Info (12023): Found entity 1: pulsed File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/pulsed.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/mux5to1.v
    Info (12023): Found entity 1: mux5to1 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/mux5to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/mux1to5.v
    Info (12023): Found entity 1: mux1to5 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/mux1to5.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/fifo.v
    Info (12023): Found entity 1: fifo File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/fifo.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/counter_32b.v
    Info (12023): Found entity 1: counter_32b File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter_32b.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/counter.v
    Info (12023): Found entity 1: counter File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdtype.v
    Info (12023): Found entity 1: cmdtype File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdtype.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdtxctrl.v
    Info (12023): Found entity 1: cmdtxctrl File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdtxctrl.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdrxctrl.v
    Info (12023): Found entity 1: cmdrxctrl File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdrxctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdlength.v
    Info (12023): Found entity 1: cmdlength File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdlength.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdfifo.v
    Info (12023): Found entity 1: cmdfifo File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdfifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sci/valid_data.v
    Info (12023): Found entity 1: valid_data File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/valid_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/upload.v
    Info (12023): Found entity 1: upload File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/upload.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/rx_stop.v
    Info (12023): Found entity 1: rx_stop File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/rx_stop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/decoder.v
    Info (12023): Found entity 1: decoder_8b10b File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/decoder.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file async/fifo2usb_asyn.v
    Info (12023): Found entity 1: FIFO2Usb_Asyn File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/ASYNC/FIFO2Usb_Asyn.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file pll12.v
    Info (12023): Found entity 1: PLL12 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL12.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll12/pll12_0002.v
    Info (12023): Found entity 1: PLL12_0002 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL12/PLL12_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cmdsci.bdf
    Info (12023): Found entity 1: CMDSCI
Info (12021): Found 1 design units, including 1 entities, in source file sttype.v
    Info (12023): Found entity 1: sttype File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sttype.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file strxctrl.v
    Info (12023): Found entity 1: strxctrl File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/strxctrl.v Line: 18
Warning (12018): Entity "or5" will be ignored because it conflicts with Quartus Prime primitive name File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/or5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or5.v
Info (12021): Found 1 design units, including 1 entities, in source file fifoarray.v
    Info (12023): Found entity 1: fifiarray File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll80_30.v
    Info (12023): Found entity 1: PLL80_30 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL80_30.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll80_30/pll80_30_0002.v
    Info (12023): Found entity 1: PLL80_30_0002 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL80_30/PLL80_30_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cdc.v
    Info (12023): Found entity 1: CDC File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/CDC.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cmdstatus.v
    Info (12023): Found entity 1: cmdstatus File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/cmdstatus.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file pulsed_reg.v
    Info (12023): Found entity 1: pulsed_reg File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/pulsed_reg.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file uart_config.v
    Info (12023): Found entity 1: Uart_config File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/Uart_config.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file sync1.v
    Info (12023): Found entity 1: sync1 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sync1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/cmdsci.v
    Info (12023): Found entity 1: Uart_interval File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/output_files/CMDSCI.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file send_interval.v
    Info (12023): Found entity 1: Send_interval File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/Send_interval.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file sync.v
    Info (12023): Found entity 1: sync File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sync.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file baud_tx_slave.v
    Info (12023): Found entity 1: Baud_tx_slave File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/Baud_tx_slave.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file output_files/8or.v
    Info (12023): Found entity 1: or16to8 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/output_files/8or.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8.v
    Info (12023): Found entity 1: mux8 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/mux8.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(29): created implicit net for "bps_en_tx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TB.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(30): created implicit net for "bps_clk_tx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TB.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(39): created implicit net for "rs422_rx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TB.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(50): created implicit net for "bps_en_rx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TB.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(51): created implicit net for "bps_clk_rx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TB.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at timingctrl.v(26): created implicit net for "send_done" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/timingctrl.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at timingctrl.v(140): created implicit net for "overtime" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/timingctrl.v Line: 140
Warning (10236): Verilog HDL Implicit Net warning at timingctrl.v(151): created implicit net for "waittime" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/timingctrl.v Line: 151
Warning (10236): Verilog HDL Implicit Net warning at FIFO2Usb_Asyn.v(164): created implicit net for "OVERTIME" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/ASYNC/FIFO2Usb_Asyn.v Line: 164
Warning (10236): Verilog HDL Implicit Net warning at strxctrl.v(36): created implicit net for "reply_pos" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/strxctrl.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(22): created implicit net for "full_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(23): created implicit net for "rx_done_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(24): created implicit net for "wen_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(25): created implicit net for "din_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(26): created implicit net for "full_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(27): created implicit net for "rx_done_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(28): created implicit net for "wen_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(29): created implicit net for "din_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(30): created implicit net for "full_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(31): created implicit net for "rx_done_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(32): created implicit net for "wen_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(33): created implicit net for "din_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(34): created implicit net for "full_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(35): created implicit net for "rx_done_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(36): created implicit net for "wen_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(37): created implicit net for "din_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(38): created implicit net for "full_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(39): created implicit net for "rx_done_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(40): created implicit net for "wen_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(41): created implicit net for "din_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(55): created implicit net for "ren_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(56): created implicit net for "valid_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(57): created implicit net for "dout_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(58): created implicit net for "empty_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(60): created implicit net for "tx_done_tc" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(75): created implicit net for "ren_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(76): created implicit net for "valid_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 76
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(77): created implicit net for "dout_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 77
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(78): created implicit net for "empty_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 78
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(80): created implicit net for "tx_done_hk" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(95): created implicit net for "ren_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 95
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(96): created implicit net for "valid_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(97): created implicit net for "dout_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(98): created implicit net for "empty_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 98
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(100): created implicit net for "tx_done_sd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(115): created implicit net for "ren_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 115
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(116): created implicit net for "valid_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(117): created implicit net for "dout_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 117
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(118): created implicit net for "empty_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(120): created implicit net for "tx_done_di" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 120
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(135): created implicit net for "ren_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(136): created implicit net for "valid_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(137): created implicit net for "dout_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 137
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(138): created implicit net for "empty_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(140): created implicit net for "tx_done_pf" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/fifoarray.v Line: 140
Warning (10236): Verilog HDL Implicit Net warning at cmdstatus.v(229): created implicit net for "overtime" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/cmdstatus.v Line: 229
Warning (10236): Verilog HDL Implicit Net warning at cmdstatus.v(239): created implicit net for "ovetime_r" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/cmdstatus.v Line: 239
Info (12127): Elaborating entity "CMDSCI" for the top level hierarchy
Warning (275011): Block or symbol "fifo" of instance "inst30" overlaps another block or symbol
Warning (275011): Block or symbol "OR2" of instance "inst38" overlaps another block or symbol
Warning (275011): Block or symbol "mux8" of instance "inst19" overlaps another block or symbol
Warning (275043): Pin "pin_name1" is missing source
Info (12128): Elaborating entity "UART" for hierarchy "UART:inst10"
Info (12128): Elaborating entity "Baud_rx" for hierarchy "UART:inst10|Baud_rx:m_baud_rx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 88
Info (12128): Elaborating entity "Uart_Rx" for hierarchy "UART:inst10|Uart_Rx:m_rx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 103
Info (12128): Elaborating entity "Baud_tx" for hierarchy "UART:inst10|Baud_tx:m_baud_tx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 113
Info (12128): Elaborating entity "Uart_Tx" for hierarchy "UART:inst10|Uart_Tx:m_tx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 128
Warning (10240): Verilog HDL Always Construct warning at UART_TX.v(46): inferring latch(es) for variable "ready", which holds its previous value in one or more paths through the always construct File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TX.v Line: 46
Info (10041): Inferred latch for "ready" at UART_TX.v(49) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART_TX.v Line: 49
Info (12128): Elaborating entity "Baud_rx" for hierarchy "UART:inst10|Baud_rx:s_baud_rx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 141
Info (12128): Elaborating entity "Baud_tx_slave" for hierarchy "UART:inst10|Baud_tx_slave:s_baud_tx" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 164
Info (12128): Elaborating entity "PLL12" for hierarchy "PLL12:inst1"
Info (12128): Elaborating entity "PLL12_0002" for hierarchy "PLL12:inst1|PLL12_0002:pll12_inst" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL12.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL12/PLL12_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL12/PLL12_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i" with the following parameter: File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL12/PLL12_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "12.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Uart_rst_n" for hierarchy "Uart_rst_n:inst"
Warning (10762): Verilog HDL Case Statement warning at Uart_rst_n.v(40): can't check case statement for completeness because the case expression has too many possible states File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/Uart_rst_n.v Line: 40
Info (12128): Elaborating entity "pulsed_reg" for hierarchy "Uart_rst_n:inst|pulsed_reg:p1" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/Uart_rst_n.v Line: 56
Info (12128): Elaborating entity "Uart_config" for hierarchy "Uart_config:inst4"
Warning (10762): Verilog HDL Case Statement warning at Uart_config.v(46): can't check case statement for completeness because the case expression has too many possible states File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/Uart_config.v Line: 46
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:inst30"
Warning (10230): Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/fifo.v Line: 81
Info (12128): Elaborating entity "strxctrl" for hierarchy "strxctrl:inst14"
Warning (10230): Verilog HDL assignment warning at strxctrl.v(164): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/strxctrl.v Line: 164
Info (12128): Elaborating entity "counter" for hierarchy "strxctrl:inst14|counter:wrsthead_cnt" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/strxctrl.v Line: 158
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (3) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (3) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (3) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "reply" for hierarchy "reply:inst16"
Info (12128): Elaborating entity "counter" for hierarchy "reply:inst16|counter:eng_cnt" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/reply.v Line: 137
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (10) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (10) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (10) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "counter" for hierarchy "reply:inst16|counter:waitreply_cnt" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/reply.v Line: 148
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "counter" for hierarchy "reply:inst16|counter:overtime_cnt" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/reply.v Line: 159
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (15) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (15) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (15) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "sttype" for hierarchy "sttype:inst3"
Warning (10762): Verilog HDL Case Statement warning at sttype.v(40): can't check case statement for completeness because the case expression has too many possible states File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sttype.v Line: 40
Info (12128): Elaborating entity "sttxctrl" for hierarchy "sttxctrl:inst8"
Info (12128): Elaborating entity "AutoRecognize" for hierarchy "AutoRecognize:inst13"
Info (12128): Elaborating entity "cmdfifo" for hierarchy "cmdfifo:inst6"
Warning (10230): Verilog HDL assignment warning at cmdfifo.v(219): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdfifo.v Line: 219
Warning (10230): Verilog HDL assignment warning at cmdfifo.v(70): truncated value with size 32 to match size of target (10) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdfifo.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at cmdfifo.v(68): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/cmdfifo.v Line: 68
Info (12128): Elaborating entity "cmdstatus" for hierarchy "cmdstatus:inst11"
Info (12128): Elaborating entity "fifo" for hierarchy "cmdstatus:inst11|fifo:f1" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/cmdstatus.v Line: 202
Warning (10230): Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/fifo.v Line: 81
Info (12128): Elaborating entity "sync" for hierarchy "cmdstatus:inst11|sync:s1" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/cmdstatus.v Line: 240
Warning (10230): Verilog HDL assignment warning at sync.v(30): truncated value with size 3 to match size of target (2) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sync.v Line: 30
Info (12128): Elaborating entity "sync" for hierarchy "cmdstatus:inst11|sync:s3" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/cmdstatus.v Line: 260
Warning (10230): Verilog HDL assignment warning at sync.v(30): truncated value with size 24 to match size of target (16) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/sync.v Line: 30
Info (12128): Elaborating entity "cmdtxctrl" for hierarchy "cmdtxctrl:inst5"
Info (12128): Elaborating entity "Send_interval" for hierarchy "Send_interval:inst12"
Info (12128): Elaborating entity "counter_32b" for hierarchy "Send_interval:inst12|counter_32b:c1" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/Send_interval.v Line: 32
Info (12128): Elaborating entity "timingctrl" for hierarchy "timingctrl:inst9"
Info (12128): Elaborating entity "counter" for hierarchy "timingctrl:inst9|counter:c2" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/timingctrl.v Line: 152
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "or16to8" for hierarchy "or16to8:inst40"
Info (12128): Elaborating entity "mux8" for hierarchy "mux8:inst19"
Info (12128): Elaborating entity "PLL80_30" for hierarchy "PLL80_30:inst18"
Info (12128): Elaborating entity "PLL80_30_0002" for hierarchy "PLL80_30:inst18|PLL80_30_0002:pll80_30_inst" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL80_30.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL80_30/PLL80_30_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL80_30/PLL80_30_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i" with the following parameter: File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/PLL80_30/PLL80_30_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "12.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "80.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "FIFO2Usb_Asyn" for hierarchy "FIFO2Usb_Asyn:inst25"
Warning (10230): Verilog HDL assignment warning at FIFO2Usb_Asyn.v(174): truncated value with size 8 to match size of target (1) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/ASYNC/FIFO2Usb_Asyn.v Line: 174
Warning (10230): Verilog HDL assignment warning at FIFO2Usb_Asyn.v(208): truncated value with size 8 to match size of target (1) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/ASYNC/FIFO2Usb_Asyn.v Line: 208
Info (12128): Elaborating entity "fifo" for hierarchy "FIFO2Usb_Asyn:inst25|fifo:wr" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/ASYNC/FIFO2Usb_Asyn.v Line: 91
Warning (10230): Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/fifo.v Line: 81
Info (12128): Elaborating entity "fifo" for hierarchy "FIFO2Usb_Asyn:inst25|fifo:rd" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/ASYNC/FIFO2Usb_Asyn.v Line: 111
Warning (10230): Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/fifo.v Line: 81
Info (12128): Elaborating entity "counter" for hierarchy "FIFO2Usb_Asyn:inst25|counter:sendcnt" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/ASYNC/FIFO2Usb_Asyn.v Line: 122
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "sync1" for hierarchy "sync1:inst26"
Info (12128): Elaborating entity "CDC" for hierarchy "CDC:inst24"
Info (12128): Elaborating entity "dcfifo" for hierarchy "CDC:inst24|dcfifo:dcfifo_component" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/CDC.v Line: 76
Info (12130): Elaborated megafunction instantiation "CDC:inst24|dcfifo:dcfifo_component" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/CDC.v Line: 76
Info (12133): Instantiated megafunction "CDC:inst24|dcfifo:dcfifo_component" with the following parameter: File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/CDC.v Line: 76
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5ok1.tdf
    Info (12023): Found entity 1: dcfifo_5ok1 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_5ok1" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7g6.tdf
    Info (12023): Found entity 1: a_graycounter_7g6 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/a_graycounter_7g6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7g6" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3ub.tdf
    Info (12023): Found entity 1: a_graycounter_3ub File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/a_graycounter_3ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_3ub" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8fa1.tdf
    Info (12023): Found entity 1: altsyncram_8fa1 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_8fa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8fa1" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_b9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_b9l File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/alt_synch_pipe_b9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_b9l" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf
    Info (12023): Found entity 1: dffpipe_su8 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dffpipe_su8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_su8" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/alt_synch_pipe_b9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_c9l File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/alt_synch_pipe_c9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_c9l" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dffpipe_tu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/alt_synch_pipe_c9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|cmpr_qu5:rdempty_eq_comp1_lsb" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pu5.tdf
    Info (12023): Found entity 1: cmpr_pu5 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/cmpr_pu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_pu5" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|cmpr_pu5:rdempty_eq_comp1_msb" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/dcfifo_5ok1.tdf Line: 83
Info (12128): Elaborating entity "valid_data" for hierarchy "valid_data:inst23"
Info (12128): Elaborating entity "decoder_8b10b" for hierarchy "decoder_8b10b:inst22"
Warning (10036): Verilog HDL or VHDL warning at decoder.v(77): object "P04" assigned a value but never read File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/decoder.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at decoder.v(81): object "P40" assigned a value but never read File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/decoder.v Line: 81
Info (12128): Elaborating entity "rx_stop" for hierarchy "rx_stop:inst21"
Info (12128): Elaborating entity "counter" for hierarchy "rx_stop:inst21|counter:c10" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/SCI/rx_stop.v Line: 55
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (5) File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/counter.v Line: 36
Warning (276020): Inferred RAM node "FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cmdstatus:inst11|fifo:f1|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "cmdfifo:inst6|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "fifo:inst30|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 131072
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 131072
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmdstatus:inst11|fifo:f1|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmdfifo:inst6|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 131072
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 131072
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:inst30|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:inst10|Div0" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 76
Info (12130): Elaborated megafunction instantiation "cmdfifo:inst6|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "cmdfifo:inst6|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "131072"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "131072"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ick1.tdf
    Info (12023): Found entity 1: altsyncram_ick1 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_ick1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/decode_tma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/mux_dhb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "fifo:inst30|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "fifo:inst30|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7oo1.tdf
    Info (12023): Found entity 1: altsyncram_7oo1 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_7oo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "131072"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "131072"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vo1.tdf
    Info (12023): Found entity 1: altsyncram_3vo1 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_3vo1.tdf Line: 32
Info (12130): Elaborated megafunction instantiation "cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jo1.tdf
    Info (12023): Found entity 1: altsyncram_1jo1 File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/altsyncram_1jo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "UART:inst10|lpm_divide:Div0" File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 76
Info (12133): Instantiated megafunction "UART:inst10|lpm_divide:Div0" with the following parameter: File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/RS422_20240114/UART/UART.v Line: 76
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info (12023): Found entity 1: lpm_divide_4dm File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/lpm_divide_4dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/db/alt_u_div_o2f.tdf Line: 23
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SIWU_N" is stuck at VCC
    Warning (13410): Pin "pin_name1" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/output_files/CMDSCI.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 9567 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 9253 logic cells
    Info (21064): Implemented 280 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 4958 megabytes
    Info: Processing ended: Thu Sep 12 16:43:11 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/CE7/Hardware/CMD_SCI_20240604_AutoCOM/output_files/CMDSCI.map.smsg.


