#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027125b0 .scope module, "instruct_mem_tb" "instruct_mem_tb" 2 1;
 .timescale 0 0;
v000000000276b030_0 .var "clk", 0 0;
v000000000276b0d0_0 .net "funct", 5 0, v00000000026ff090_0;  1 drivers
v000000000276b170_0 .net "opcode", 5 0, v00000000027195b0_0;  1 drivers
v000000000276b620_0 .var "pc", 31 0;
v000000000276b580_0 .net "r_reg1", 4 0, v000000000276adb0_0;  1 drivers
v000000000276bc60_0 .net "r_reg2", 4 0, v000000000276ae50_0;  1 drivers
v000000000276ba80_0 .net "shift", 4 0, v000000000276aef0_0;  1 drivers
v000000000276b3a0_0 .net "w_reg", 4 0, v000000000276af90_0;  1 drivers
S_00000000026fedd0 .scope module, "uu1" "instruct_mem" 2 12, 3 1 0, S_00000000027125b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc"
    .port_info 2 /OUTPUT 6 "opcode"
    .port_info 3 /OUTPUT 5 "r_reg1"
    .port_info 4 /OUTPUT 5 "r_reg2"
    .port_info 5 /OUTPUT 5 "w_reg"
    .port_info 6 /OUTPUT 5 "shift"
    .port_info 7 /OUTPUT 6 "funct"
    .port_info 8 /OUTPUT 32 "inst_16bit"
v00000000026feff0_0 .net "clk", 0 0, v000000000276b030_0;  1 drivers
v00000000026ff090_0 .var "funct", 5 0;
v00000000026ff130_0 .var "inst", 31 0;
v0000000002719470_0 .var "inst_16bit", 31 0;
v0000000002719510 .array "memdata", 0 127, 31 0;
v00000000027195b0_0 .var "opcode", 5 0;
v000000000276ad10_0 .net "pc", 31 0, v000000000276b620_0;  1 drivers
v000000000276adb0_0 .var "r_reg1", 4 0;
v000000000276ae50_0 .var "r_reg2", 4 0;
v000000000276aef0_0 .var "shift", 4 0;
v000000000276af90_0 .var "w_reg", 4 0;
v0000000002719510_0 .array/port v0000000002719510, 0;
v0000000002719510_1 .array/port v0000000002719510, 1;
v0000000002719510_2 .array/port v0000000002719510, 2;
E_000000000270fcd0/0 .event edge, v000000000276ad10_0, v0000000002719510_0, v0000000002719510_1, v0000000002719510_2;
v0000000002719510_3 .array/port v0000000002719510, 3;
v0000000002719510_4 .array/port v0000000002719510, 4;
v0000000002719510_5 .array/port v0000000002719510, 5;
v0000000002719510_6 .array/port v0000000002719510, 6;
E_000000000270fcd0/1 .event edge, v0000000002719510_3, v0000000002719510_4, v0000000002719510_5, v0000000002719510_6;
v0000000002719510_7 .array/port v0000000002719510, 7;
v0000000002719510_8 .array/port v0000000002719510, 8;
v0000000002719510_9 .array/port v0000000002719510, 9;
v0000000002719510_10 .array/port v0000000002719510, 10;
E_000000000270fcd0/2 .event edge, v0000000002719510_7, v0000000002719510_8, v0000000002719510_9, v0000000002719510_10;
v0000000002719510_11 .array/port v0000000002719510, 11;
v0000000002719510_12 .array/port v0000000002719510, 12;
v0000000002719510_13 .array/port v0000000002719510, 13;
v0000000002719510_14 .array/port v0000000002719510, 14;
E_000000000270fcd0/3 .event edge, v0000000002719510_11, v0000000002719510_12, v0000000002719510_13, v0000000002719510_14;
v0000000002719510_15 .array/port v0000000002719510, 15;
v0000000002719510_16 .array/port v0000000002719510, 16;
v0000000002719510_17 .array/port v0000000002719510, 17;
v0000000002719510_18 .array/port v0000000002719510, 18;
E_000000000270fcd0/4 .event edge, v0000000002719510_15, v0000000002719510_16, v0000000002719510_17, v0000000002719510_18;
v0000000002719510_19 .array/port v0000000002719510, 19;
v0000000002719510_20 .array/port v0000000002719510, 20;
v0000000002719510_21 .array/port v0000000002719510, 21;
v0000000002719510_22 .array/port v0000000002719510, 22;
E_000000000270fcd0/5 .event edge, v0000000002719510_19, v0000000002719510_20, v0000000002719510_21, v0000000002719510_22;
v0000000002719510_23 .array/port v0000000002719510, 23;
v0000000002719510_24 .array/port v0000000002719510, 24;
v0000000002719510_25 .array/port v0000000002719510, 25;
v0000000002719510_26 .array/port v0000000002719510, 26;
E_000000000270fcd0/6 .event edge, v0000000002719510_23, v0000000002719510_24, v0000000002719510_25, v0000000002719510_26;
v0000000002719510_27 .array/port v0000000002719510, 27;
v0000000002719510_28 .array/port v0000000002719510, 28;
v0000000002719510_29 .array/port v0000000002719510, 29;
v0000000002719510_30 .array/port v0000000002719510, 30;
E_000000000270fcd0/7 .event edge, v0000000002719510_27, v0000000002719510_28, v0000000002719510_29, v0000000002719510_30;
v0000000002719510_31 .array/port v0000000002719510, 31;
v0000000002719510_32 .array/port v0000000002719510, 32;
v0000000002719510_33 .array/port v0000000002719510, 33;
v0000000002719510_34 .array/port v0000000002719510, 34;
E_000000000270fcd0/8 .event edge, v0000000002719510_31, v0000000002719510_32, v0000000002719510_33, v0000000002719510_34;
v0000000002719510_35 .array/port v0000000002719510, 35;
v0000000002719510_36 .array/port v0000000002719510, 36;
v0000000002719510_37 .array/port v0000000002719510, 37;
v0000000002719510_38 .array/port v0000000002719510, 38;
E_000000000270fcd0/9 .event edge, v0000000002719510_35, v0000000002719510_36, v0000000002719510_37, v0000000002719510_38;
v0000000002719510_39 .array/port v0000000002719510, 39;
v0000000002719510_40 .array/port v0000000002719510, 40;
v0000000002719510_41 .array/port v0000000002719510, 41;
v0000000002719510_42 .array/port v0000000002719510, 42;
E_000000000270fcd0/10 .event edge, v0000000002719510_39, v0000000002719510_40, v0000000002719510_41, v0000000002719510_42;
v0000000002719510_43 .array/port v0000000002719510, 43;
v0000000002719510_44 .array/port v0000000002719510, 44;
v0000000002719510_45 .array/port v0000000002719510, 45;
v0000000002719510_46 .array/port v0000000002719510, 46;
E_000000000270fcd0/11 .event edge, v0000000002719510_43, v0000000002719510_44, v0000000002719510_45, v0000000002719510_46;
v0000000002719510_47 .array/port v0000000002719510, 47;
v0000000002719510_48 .array/port v0000000002719510, 48;
v0000000002719510_49 .array/port v0000000002719510, 49;
v0000000002719510_50 .array/port v0000000002719510, 50;
E_000000000270fcd0/12 .event edge, v0000000002719510_47, v0000000002719510_48, v0000000002719510_49, v0000000002719510_50;
v0000000002719510_51 .array/port v0000000002719510, 51;
v0000000002719510_52 .array/port v0000000002719510, 52;
v0000000002719510_53 .array/port v0000000002719510, 53;
v0000000002719510_54 .array/port v0000000002719510, 54;
E_000000000270fcd0/13 .event edge, v0000000002719510_51, v0000000002719510_52, v0000000002719510_53, v0000000002719510_54;
v0000000002719510_55 .array/port v0000000002719510, 55;
v0000000002719510_56 .array/port v0000000002719510, 56;
v0000000002719510_57 .array/port v0000000002719510, 57;
v0000000002719510_58 .array/port v0000000002719510, 58;
E_000000000270fcd0/14 .event edge, v0000000002719510_55, v0000000002719510_56, v0000000002719510_57, v0000000002719510_58;
v0000000002719510_59 .array/port v0000000002719510, 59;
v0000000002719510_60 .array/port v0000000002719510, 60;
v0000000002719510_61 .array/port v0000000002719510, 61;
v0000000002719510_62 .array/port v0000000002719510, 62;
E_000000000270fcd0/15 .event edge, v0000000002719510_59, v0000000002719510_60, v0000000002719510_61, v0000000002719510_62;
v0000000002719510_63 .array/port v0000000002719510, 63;
v0000000002719510_64 .array/port v0000000002719510, 64;
v0000000002719510_65 .array/port v0000000002719510, 65;
v0000000002719510_66 .array/port v0000000002719510, 66;
E_000000000270fcd0/16 .event edge, v0000000002719510_63, v0000000002719510_64, v0000000002719510_65, v0000000002719510_66;
v0000000002719510_67 .array/port v0000000002719510, 67;
v0000000002719510_68 .array/port v0000000002719510, 68;
v0000000002719510_69 .array/port v0000000002719510, 69;
v0000000002719510_70 .array/port v0000000002719510, 70;
E_000000000270fcd0/17 .event edge, v0000000002719510_67, v0000000002719510_68, v0000000002719510_69, v0000000002719510_70;
v0000000002719510_71 .array/port v0000000002719510, 71;
v0000000002719510_72 .array/port v0000000002719510, 72;
v0000000002719510_73 .array/port v0000000002719510, 73;
v0000000002719510_74 .array/port v0000000002719510, 74;
E_000000000270fcd0/18 .event edge, v0000000002719510_71, v0000000002719510_72, v0000000002719510_73, v0000000002719510_74;
v0000000002719510_75 .array/port v0000000002719510, 75;
v0000000002719510_76 .array/port v0000000002719510, 76;
v0000000002719510_77 .array/port v0000000002719510, 77;
v0000000002719510_78 .array/port v0000000002719510, 78;
E_000000000270fcd0/19 .event edge, v0000000002719510_75, v0000000002719510_76, v0000000002719510_77, v0000000002719510_78;
v0000000002719510_79 .array/port v0000000002719510, 79;
v0000000002719510_80 .array/port v0000000002719510, 80;
v0000000002719510_81 .array/port v0000000002719510, 81;
v0000000002719510_82 .array/port v0000000002719510, 82;
E_000000000270fcd0/20 .event edge, v0000000002719510_79, v0000000002719510_80, v0000000002719510_81, v0000000002719510_82;
v0000000002719510_83 .array/port v0000000002719510, 83;
v0000000002719510_84 .array/port v0000000002719510, 84;
v0000000002719510_85 .array/port v0000000002719510, 85;
v0000000002719510_86 .array/port v0000000002719510, 86;
E_000000000270fcd0/21 .event edge, v0000000002719510_83, v0000000002719510_84, v0000000002719510_85, v0000000002719510_86;
v0000000002719510_87 .array/port v0000000002719510, 87;
v0000000002719510_88 .array/port v0000000002719510, 88;
v0000000002719510_89 .array/port v0000000002719510, 89;
v0000000002719510_90 .array/port v0000000002719510, 90;
E_000000000270fcd0/22 .event edge, v0000000002719510_87, v0000000002719510_88, v0000000002719510_89, v0000000002719510_90;
v0000000002719510_91 .array/port v0000000002719510, 91;
v0000000002719510_92 .array/port v0000000002719510, 92;
v0000000002719510_93 .array/port v0000000002719510, 93;
v0000000002719510_94 .array/port v0000000002719510, 94;
E_000000000270fcd0/23 .event edge, v0000000002719510_91, v0000000002719510_92, v0000000002719510_93, v0000000002719510_94;
v0000000002719510_95 .array/port v0000000002719510, 95;
v0000000002719510_96 .array/port v0000000002719510, 96;
v0000000002719510_97 .array/port v0000000002719510, 97;
v0000000002719510_98 .array/port v0000000002719510, 98;
E_000000000270fcd0/24 .event edge, v0000000002719510_95, v0000000002719510_96, v0000000002719510_97, v0000000002719510_98;
v0000000002719510_99 .array/port v0000000002719510, 99;
v0000000002719510_100 .array/port v0000000002719510, 100;
v0000000002719510_101 .array/port v0000000002719510, 101;
v0000000002719510_102 .array/port v0000000002719510, 102;
E_000000000270fcd0/25 .event edge, v0000000002719510_99, v0000000002719510_100, v0000000002719510_101, v0000000002719510_102;
v0000000002719510_103 .array/port v0000000002719510, 103;
v0000000002719510_104 .array/port v0000000002719510, 104;
v0000000002719510_105 .array/port v0000000002719510, 105;
v0000000002719510_106 .array/port v0000000002719510, 106;
E_000000000270fcd0/26 .event edge, v0000000002719510_103, v0000000002719510_104, v0000000002719510_105, v0000000002719510_106;
v0000000002719510_107 .array/port v0000000002719510, 107;
v0000000002719510_108 .array/port v0000000002719510, 108;
v0000000002719510_109 .array/port v0000000002719510, 109;
v0000000002719510_110 .array/port v0000000002719510, 110;
E_000000000270fcd0/27 .event edge, v0000000002719510_107, v0000000002719510_108, v0000000002719510_109, v0000000002719510_110;
v0000000002719510_111 .array/port v0000000002719510, 111;
v0000000002719510_112 .array/port v0000000002719510, 112;
v0000000002719510_113 .array/port v0000000002719510, 113;
v0000000002719510_114 .array/port v0000000002719510, 114;
E_000000000270fcd0/28 .event edge, v0000000002719510_111, v0000000002719510_112, v0000000002719510_113, v0000000002719510_114;
v0000000002719510_115 .array/port v0000000002719510, 115;
v0000000002719510_116 .array/port v0000000002719510, 116;
v0000000002719510_117 .array/port v0000000002719510, 117;
v0000000002719510_118 .array/port v0000000002719510, 118;
E_000000000270fcd0/29 .event edge, v0000000002719510_115, v0000000002719510_116, v0000000002719510_117, v0000000002719510_118;
v0000000002719510_119 .array/port v0000000002719510, 119;
v0000000002719510_120 .array/port v0000000002719510, 120;
v0000000002719510_121 .array/port v0000000002719510, 121;
v0000000002719510_122 .array/port v0000000002719510, 122;
E_000000000270fcd0/30 .event edge, v0000000002719510_119, v0000000002719510_120, v0000000002719510_121, v0000000002719510_122;
v0000000002719510_123 .array/port v0000000002719510, 123;
v0000000002719510_124 .array/port v0000000002719510, 124;
v0000000002719510_125 .array/port v0000000002719510, 125;
v0000000002719510_126 .array/port v0000000002719510, 126;
E_000000000270fcd0/31 .event edge, v0000000002719510_123, v0000000002719510_124, v0000000002719510_125, v0000000002719510_126;
v0000000002719510_127 .array/port v0000000002719510, 127;
E_000000000270fcd0/32 .event edge, v0000000002719510_127, v00000000026ff130_0;
E_000000000270fcd0 .event/or E_000000000270fcd0/0, E_000000000270fcd0/1, E_000000000270fcd0/2, E_000000000270fcd0/3, E_000000000270fcd0/4, E_000000000270fcd0/5, E_000000000270fcd0/6, E_000000000270fcd0/7, E_000000000270fcd0/8, E_000000000270fcd0/9, E_000000000270fcd0/10, E_000000000270fcd0/11, E_000000000270fcd0/12, E_000000000270fcd0/13, E_000000000270fcd0/14, E_000000000270fcd0/15, E_000000000270fcd0/16, E_000000000270fcd0/17, E_000000000270fcd0/18, E_000000000270fcd0/19, E_000000000270fcd0/20, E_000000000270fcd0/21, E_000000000270fcd0/22, E_000000000270fcd0/23, E_000000000270fcd0/24, E_000000000270fcd0/25, E_000000000270fcd0/26, E_000000000270fcd0/27, E_000000000270fcd0/28, E_000000000270fcd0/29, E_000000000270fcd0/30, E_000000000270fcd0/31, E_000000000270fcd0/32;
    .scope S_00000000026fedd0;
T_0 ;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234403, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002719510, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000000026fedd0;
T_1 ;
    %wait E_000000000270fcd0;
    %ix/getv 4, v000000000276ad10_0;
    %load/vec4a v0000000002719510, 4;
    %store/vec4 v00000000026ff130_0, 0, 32;
    %ix/getv 4, v000000000276ad10_0;
    %load/vec4a v0000000002719510, 4;
    %store/vec4 v0000000002719470_0, 0, 32;
    %load/vec4 v00000000026ff130_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000027195b0_0, 0, 6;
    %load/vec4 v00000000026ff130_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000000000276adb0_0, 0, 5;
    %load/vec4 v00000000026ff130_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000000000276ae50_0, 0, 5;
    %load/vec4 v00000000026ff130_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000000000276af90_0, 0, 5;
    %load/vec4 v00000000026ff130_0;
    %parti/s 5, 6, 4;
    %store/vec4 v000000000276aef0_0, 0, 5;
    %load/vec4 v00000000026ff130_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000000026ff090_0, 0, 6;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000027125b0;
T_2 ;
    %vpi_call 2 15 "$monitor", "clk =%b pc =%b opcode =%b r_reg1 =%b r_reg2=%b w_reg=%b shift =%b function =%b ", v000000000276b030_0, v000000000276b620_0, v000000000276b170_0, v000000000276b580_0, v000000000276bc60_0, v000000000276b3a0_0, v000000000276ba80_0, v000000000276b0d0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000276b030_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000276b620_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000276b030_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000000000276b620_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000276b030_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000276b620_0, 0, 32;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "instruct_mem_tb.v";
    "instruct_mem.v";
