
Project-4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08006460  08006460  00016460  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800685c  0800685c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800685c  0800685c  0001685c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006864  08006864  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006864  08006864  00016864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006868  08006868  00016868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800686c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f4  2**0
                  CONTENTS
 10 .bss          000000e0  200001f4  200001f4  000201f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002d4  200002d4  000201f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009204  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000185a  00000000  00000000  00029428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000778  00000000  00000000  0002ac88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006e0  00000000  00000000  0002b400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020d89  00000000  00000000  0002bae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000093a7  00000000  00000000  0004c869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3e62  00000000  00000000  00055c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00119a72  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d90  00000000  00000000  00119ac4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006448 	.word	0x08006448

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	08006448 	.word	0x08006448

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb0:	f000 fb34 	bl	800151c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb4:	f000 f872 	bl	8000f9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb8:	f000 f918 	bl	80010ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000ebc:	f000 f8f6 	bl	80010ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ec0:	f000 f8ca 	bl	8001058 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  T = HAL_GetTick();
 8000ec4:	f000 fb90 	bl	80015e8 <HAL_GetTick>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	4a2f      	ldr	r2, [pc, #188]	; (8000f88 <main+0xdc>)
 8000ecc:	6013      	str	r3, [r2, #0]
  flag = 1;
 8000ece:	4b2f      	ldr	r3, [pc, #188]	; (8000f8c <main+0xe0>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GetTick() - T <= 1000 && flag != 255){
 8000ed4:	f000 fb88 	bl	80015e8 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	4b2b      	ldr	r3, [pc, #172]	; (8000f88 <main+0xdc>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ee4:	d838      	bhi.n	8000f58 <main+0xac>
 8000ee6:	4b29      	ldr	r3, [pc, #164]	; (8000f8c <main+0xe0>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2bff      	cmp	r3, #255	; 0xff
 8000eec:	d034      	beq.n	8000f58 <main+0xac>
		  T = HAL_GetTick();
 8000eee:	f000 fb7b 	bl	80015e8 <HAL_GetTick>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	4a24      	ldr	r2, [pc, #144]	; (8000f88 <main+0xdc>)
 8000ef6:	6013      	str	r3, [r2, #0]
		  if(flag == 1 && huart2.gState != HAL_UART_STATE_BUSY_TX){
 8000ef8:	4b24      	ldr	r3, [pc, #144]	; (8000f8c <main+0xe0>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d113      	bne.n	8000f28 <main+0x7c>
 8000f00:	4b23      	ldr	r3, [pc, #140]	; (8000f90 <main+0xe4>)
 8000f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	2b21      	cmp	r3, #33	; 0x21
 8000f0a:	d00d      	beq.n	8000f28 <main+0x7c>
			  HAL_UART_Transmit_IT(&huart2, (uint8_t*)buffer, strlen(buffer));
 8000f0c:	4821      	ldr	r0, [pc, #132]	; (8000f94 <main+0xe8>)
 8000f0e:	f7ff f95f 	bl	80001d0 <strlen>
 8000f12:	4603      	mov	r3, r0
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	461a      	mov	r2, r3
 8000f18:	491e      	ldr	r1, [pc, #120]	; (8000f94 <main+0xe8>)
 8000f1a:	481d      	ldr	r0, [pc, #116]	; (8000f90 <main+0xe4>)
 8000f1c:	f001 fe3f 	bl	8002b9e <HAL_UART_Transmit_IT>
			  flag = 2;
 8000f20:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <main+0xe0>)
 8000f22:	2202      	movs	r2, #2
 8000f24:	701a      	strb	r2, [r3, #0]
		  if(flag == 1 && huart2.gState != HAL_UART_STATE_BUSY_TX){
 8000f26:	e02d      	b.n	8000f84 <main+0xd8>
		  }
		  else if(flag == 2 && huart2.gState != HAL_UART_STATE_BUSY_TX){
 8000f28:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <main+0xe0>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d129      	bne.n	8000f84 <main+0xd8>
 8000f30:	4b17      	ldr	r3, [pc, #92]	; (8000f90 <main+0xe4>)
 8000f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b21      	cmp	r3, #33	; 0x21
 8000f3a:	d023      	beq.n	8000f84 <main+0xd8>
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*)buffer_2, strlen(buffer));
 8000f3c:	4815      	ldr	r0, [pc, #84]	; (8000f94 <main+0xe8>)
 8000f3e:	f7ff f947 	bl	80001d0 <strlen>
 8000f42:	4603      	mov	r3, r0
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	461a      	mov	r2, r3
 8000f48:	4913      	ldr	r1, [pc, #76]	; (8000f98 <main+0xec>)
 8000f4a:	4811      	ldr	r0, [pc, #68]	; (8000f90 <main+0xe4>)
 8000f4c:	f001 fe27 	bl	8002b9e <HAL_UART_Transmit_IT>
		  flag = 255;
 8000f50:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <main+0xe0>)
 8000f52:	22ff      	movs	r2, #255	; 0xff
 8000f54:	701a      	strb	r2, [r3, #0]
		  if(flag == 1 && huart2.gState != HAL_UART_STATE_BUSY_TX){
 8000f56:	e015      	b.n	8000f84 <main+0xd8>
		  }
//		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer_2, strlen(buffer_2), HAL_MAX_DELAY);
//		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer_3, sprintf(buffer_3, "UART_sprintf\n\r"), 0xFFFF);
//		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer_3, sprintf(buffer_3, "Chislo = %.5f \n\r", pi), 0xFFFF);
	  } else if (HAL_GetTick() - T >= 1000 && flag == 255){
 8000f58:	f000 fb46 	bl	80015e8 <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <main+0xdc>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f68:	d3b4      	bcc.n	8000ed4 <main+0x28>
 8000f6a:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <main+0xe0>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2bff      	cmp	r3, #255	; 0xff
 8000f70:	d1b0      	bne.n	8000ed4 <main+0x28>
		  T = HAL_GetTick();
 8000f72:	f000 fb39 	bl	80015e8 <HAL_GetTick>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4a03      	ldr	r2, [pc, #12]	; (8000f88 <main+0xdc>)
 8000f7a:	6013      	str	r3, [r2, #0]
		  flag = 1;
 8000f7c:	4b03      	ldr	r3, [pc, #12]	; (8000f8c <main+0xe0>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
 8000f82:	e7a7      	b.n	8000ed4 <main+0x28>
		  if(flag == 1 && huart2.gState != HAL_UART_STATE_BUSY_TX){
 8000f84:	bf00      	nop
	  if(HAL_GetTick() - T <= 1000 && flag != 255){
 8000f86:	e7a5      	b.n	8000ed4 <main+0x28>
 8000f88:	20000210 	.word	0x20000210
 8000f8c:	20000214 	.word	0x20000214
 8000f90:	20000218 	.word	0x20000218
 8000f94:	20000000 	.word	0x20000000
 8000f98:	20000010 	.word	0x20000010

08000f9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b094      	sub	sp, #80	; 0x50
 8000fa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa2:	f107 0320 	add.w	r3, r7, #32
 8000fa6:	2230      	movs	r2, #48	; 0x30
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f002 fd2c 	bl	8003a08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	4b22      	ldr	r3, [pc, #136]	; (8001050 <SystemClock_Config+0xb4>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	4a21      	ldr	r2, [pc, #132]	; (8001050 <SystemClock_Config+0xb4>)
 8000fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fce:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	; (8001050 <SystemClock_Config+0xb4>)
 8000fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fdc:	2300      	movs	r3, #0
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	4b1c      	ldr	r3, [pc, #112]	; (8001054 <SystemClock_Config+0xb8>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a1b      	ldr	r2, [pc, #108]	; (8001054 <SystemClock_Config+0xb8>)
 8000fe6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fea:	6013      	str	r3, [r2, #0]
 8000fec:	4b19      	ldr	r3, [pc, #100]	; (8001054 <SystemClock_Config+0xb8>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001000:	2310      	movs	r3, #16
 8001002:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001004:	2300      	movs	r3, #0
 8001006:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001008:	f107 0320 	add.w	r3, r7, #32
 800100c:	4618      	mov	r0, r3
 800100e:	f001 f921 	bl	8002254 <HAL_RCC_OscConfig>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001018:	f000 f890 	bl	800113c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101c:	230f      	movs	r3, #15
 800101e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001020:	2300      	movs	r3, #0
 8001022:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001028:	2300      	movs	r3, #0
 800102a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800102c:	2300      	movs	r3, #0
 800102e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	2100      	movs	r1, #0
 8001036:	4618      	mov	r0, r3
 8001038:	f001 fb84 	bl	8002744 <HAL_RCC_ClockConfig>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001042:	f000 f87b 	bl	800113c <Error_Handler>
  }
}
 8001046:	bf00      	nop
 8001048:	3750      	adds	r7, #80	; 0x50
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40023800 	.word	0x40023800
 8001054:	40007000 	.word	0x40007000

08001058 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <MX_USART2_UART_Init+0x50>)
 8001060:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 8001064:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001068:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800106a:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800107c:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 800107e:	220c      	movs	r2, #12
 8001080:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 800108a:	2200      	movs	r2, #0
 800108c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800108e:	4805      	ldr	r0, [pc, #20]	; (80010a4 <MX_USART2_UART_Init+0x4c>)
 8001090:	f001 fd38 	bl	8002b04 <HAL_UART_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800109a:	f000 f84f 	bl	800113c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000218 	.word	0x20000218
 80010a8:	40004400 	.word	0x40004400

080010ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	4b0c      	ldr	r3, [pc, #48]	; (80010e8 <MX_DMA_Init+0x3c>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	4a0b      	ldr	r2, [pc, #44]	; (80010e8 <MX_DMA_Init+0x3c>)
 80010bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010c0:	6313      	str	r3, [r2, #48]	; 0x30
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <MX_DMA_Init+0x3c>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	2011      	movs	r0, #17
 80010d4:	f000 fb6f 	bl	80017b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80010d8:	2011      	movs	r0, #17
 80010da:	f000 fb88 	bl	80017ee <HAL_NVIC_EnableIRQ>

}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40023800 	.word	0x40023800

080010ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	4b10      	ldr	r3, [pc, #64]	; (8001138 <MX_GPIO_Init+0x4c>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	4a0f      	ldr	r2, [pc, #60]	; (8001138 <MX_GPIO_Init+0x4c>)
 80010fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001100:	6313      	str	r3, [r2, #48]	; 0x30
 8001102:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <MX_GPIO_Init+0x4c>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	603b      	str	r3, [r7, #0]
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <MX_GPIO_Init+0x4c>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	4a08      	ldr	r2, [pc, #32]	; (8001138 <MX_GPIO_Init+0x4c>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	6313      	str	r3, [r2, #48]	; 0x30
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <MX_GPIO_Init+0x4c>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	603b      	str	r3, [r7, #0]
 8001128:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	40023800 	.word	0x40023800

0800113c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001140:	b672      	cpsid	i
}
 8001142:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001144:	e7fe      	b.n	8001144 <Error_Handler+0x8>
	...

08001148 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	4b10      	ldr	r3, [pc, #64]	; (8001194 <HAL_MspInit+0x4c>)
 8001154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001156:	4a0f      	ldr	r2, [pc, #60]	; (8001194 <HAL_MspInit+0x4c>)
 8001158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800115c:	6453      	str	r3, [r2, #68]	; 0x44
 800115e:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <HAL_MspInit+0x4c>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	603b      	str	r3, [r7, #0]
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <HAL_MspInit+0x4c>)
 8001170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001172:	4a08      	ldr	r2, [pc, #32]	; (8001194 <HAL_MspInit+0x4c>)
 8001174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001178:	6413      	str	r3, [r2, #64]	; 0x40
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_MspInit+0x4c>)
 800117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800

08001198 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a34      	ldr	r2, [pc, #208]	; (8001288 <HAL_UART_MspInit+0xf0>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d161      	bne.n	800127e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	4b33      	ldr	r3, [pc, #204]	; (800128c <HAL_UART_MspInit+0xf4>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c2:	4a32      	ldr	r2, [pc, #200]	; (800128c <HAL_UART_MspInit+0xf4>)
 80011c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011c8:	6413      	str	r3, [r2, #64]	; 0x40
 80011ca:	4b30      	ldr	r3, [pc, #192]	; (800128c <HAL_UART_MspInit+0xf4>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	4b2c      	ldr	r3, [pc, #176]	; (800128c <HAL_UART_MspInit+0xf4>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	4a2b      	ldr	r2, [pc, #172]	; (800128c <HAL_UART_MspInit+0xf4>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6313      	str	r3, [r2, #48]	; 0x30
 80011e6:	4b29      	ldr	r3, [pc, #164]	; (800128c <HAL_UART_MspInit+0xf4>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011f2:	230c      	movs	r3, #12
 80011f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f6:	2302      	movs	r3, #2
 80011f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fe:	2303      	movs	r3, #3
 8001200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001202:	2307      	movs	r3, #7
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4820      	ldr	r0, [pc, #128]	; (8001290 <HAL_UART_MspInit+0xf8>)
 800120e:	f000 fe85 	bl	8001f1c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001212:	4b20      	ldr	r3, [pc, #128]	; (8001294 <HAL_UART_MspInit+0xfc>)
 8001214:	4a20      	ldr	r2, [pc, #128]	; (8001298 <HAL_UART_MspInit+0x100>)
 8001216:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001218:	4b1e      	ldr	r3, [pc, #120]	; (8001294 <HAL_UART_MspInit+0xfc>)
 800121a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800121e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001220:	4b1c      	ldr	r3, [pc, #112]	; (8001294 <HAL_UART_MspInit+0xfc>)
 8001222:	2240      	movs	r2, #64	; 0x40
 8001224:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001226:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <HAL_UART_MspInit+0xfc>)
 8001228:	2200      	movs	r2, #0
 800122a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <HAL_UART_MspInit+0xfc>)
 800122e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001232:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001234:	4b17      	ldr	r3, [pc, #92]	; (8001294 <HAL_UART_MspInit+0xfc>)
 8001236:	2200      	movs	r2, #0
 8001238:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800123a:	4b16      	ldr	r3, [pc, #88]	; (8001294 <HAL_UART_MspInit+0xfc>)
 800123c:	2200      	movs	r2, #0
 800123e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001240:	4b14      	ldr	r3, [pc, #80]	; (8001294 <HAL_UART_MspInit+0xfc>)
 8001242:	2200      	movs	r2, #0
 8001244:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001246:	4b13      	ldr	r3, [pc, #76]	; (8001294 <HAL_UART_MspInit+0xfc>)
 8001248:	2200      	movs	r2, #0
 800124a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800124c:	4b11      	ldr	r3, [pc, #68]	; (8001294 <HAL_UART_MspInit+0xfc>)
 800124e:	2200      	movs	r2, #0
 8001250:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001252:	4810      	ldr	r0, [pc, #64]	; (8001294 <HAL_UART_MspInit+0xfc>)
 8001254:	f000 fae6 	bl	8001824 <HAL_DMA_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800125e:	f7ff ff6d 	bl	800113c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a0b      	ldr	r2, [pc, #44]	; (8001294 <HAL_UART_MspInit+0xfc>)
 8001266:	635a      	str	r2, [r3, #52]	; 0x34
 8001268:	4a0a      	ldr	r2, [pc, #40]	; (8001294 <HAL_UART_MspInit+0xfc>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	2026      	movs	r0, #38	; 0x26
 8001274:	f000 fa9f 	bl	80017b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001278:	2026      	movs	r0, #38	; 0x26
 800127a:	f000 fab8 	bl	80017ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800127e:	bf00      	nop
 8001280:	3728      	adds	r7, #40	; 0x28
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40004400 	.word	0x40004400
 800128c:	40023800 	.word	0x40023800
 8001290:	40020000 	.word	0x40020000
 8001294:	2000025c 	.word	0x2000025c
 8001298:	400260a0 	.word	0x400260a0

0800129c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <NMI_Handler+0x4>

080012a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012a6:	e7fe      	b.n	80012a6 <HardFault_Handler+0x4>

080012a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012ac:	e7fe      	b.n	80012ac <MemManage_Handler+0x4>

080012ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012b2:	e7fe      	b.n	80012b2 <BusFault_Handler+0x4>

080012b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b8:	e7fe      	b.n	80012b8 <UsageFault_Handler+0x4>

080012ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012e8:	f000 f96a 	bl	80015c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80012f4:	4802      	ldr	r0, [pc, #8]	; (8001300 <DMA1_Stream6_IRQHandler+0x10>)
 80012f6:	f000 fbd5 	bl	8001aa4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	2000025c 	.word	0x2000025c

08001304 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001308:	4802      	ldr	r0, [pc, #8]	; (8001314 <USART2_IRQHandler+0x10>)
 800130a:	f001 fc8d 	bl	8002c28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000218 	.word	0x20000218

08001318 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return 1;
 800131c:	2301      	movs	r3, #1
}
 800131e:	4618      	mov	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <_kill>:

int _kill(int pid, int sig)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001332:	f002 fb3f 	bl	80039b4 <__errno>
 8001336:	4603      	mov	r3, r0
 8001338:	2216      	movs	r2, #22
 800133a:	601a      	str	r2, [r3, #0]
  return -1;
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001340:	4618      	mov	r0, r3
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <_exit>:

void _exit (int status)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001350:	f04f 31ff 	mov.w	r1, #4294967295
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ffe7 	bl	8001328 <_kill>
  while (1) {}    /* Make sure we hang here */
 800135a:	e7fe      	b.n	800135a <_exit+0x12>

0800135c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
 800136c:	e00a      	b.n	8001384 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800136e:	f3af 8000 	nop.w
 8001372:	4601      	mov	r1, r0
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	1c5a      	adds	r2, r3, #1
 8001378:	60ba      	str	r2, [r7, #8]
 800137a:	b2ca      	uxtb	r2, r1
 800137c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	3301      	adds	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	429a      	cmp	r2, r3
 800138a:	dbf0      	blt.n	800136e <_read+0x12>
  }

  return len;
 800138c:	687b      	ldr	r3, [r7, #4]
}
 800138e:	4618      	mov	r0, r3
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b086      	sub	sp, #24
 800139a:	af00      	add	r7, sp, #0
 800139c:	60f8      	str	r0, [r7, #12]
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]
 80013a6:	e009      	b.n	80013bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	1c5a      	adds	r2, r3, #1
 80013ac:	60ba      	str	r2, [r7, #8]
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	3301      	adds	r3, #1
 80013ba:	617b      	str	r3, [r7, #20]
 80013bc:	697a      	ldr	r2, [r7, #20]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	dbf1      	blt.n	80013a8 <_write+0x12>
  }
  return len;
 80013c4:	687b      	ldr	r3, [r7, #4]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <_close>:

int _close(int file)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b083      	sub	sp, #12
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b083      	sub	sp, #12
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013f6:	605a      	str	r2, [r3, #4]
  return 0;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <_isatty>:

int _isatty(int file)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800140e:	2301      	movs	r3, #1
}
 8001410:	4618      	mov	r0, r3
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3714      	adds	r7, #20
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
	...

08001438 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001440:	4a14      	ldr	r2, [pc, #80]	; (8001494 <_sbrk+0x5c>)
 8001442:	4b15      	ldr	r3, [pc, #84]	; (8001498 <_sbrk+0x60>)
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800144c:	4b13      	ldr	r3, [pc, #76]	; (800149c <_sbrk+0x64>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d102      	bne.n	800145a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <_sbrk+0x64>)
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <_sbrk+0x68>)
 8001458:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <_sbrk+0x64>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	429a      	cmp	r2, r3
 8001466:	d207      	bcs.n	8001478 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001468:	f002 faa4 	bl	80039b4 <__errno>
 800146c:	4603      	mov	r3, r0
 800146e:	220c      	movs	r2, #12
 8001470:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001472:	f04f 33ff 	mov.w	r3, #4294967295
 8001476:	e009      	b.n	800148c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001478:	4b08      	ldr	r3, [pc, #32]	; (800149c <_sbrk+0x64>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800147e:	4b07      	ldr	r3, [pc, #28]	; (800149c <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	4a05      	ldr	r2, [pc, #20]	; (800149c <_sbrk+0x64>)
 8001488:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800148a:	68fb      	ldr	r3, [r7, #12]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3718      	adds	r7, #24
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20020000 	.word	0x20020000
 8001498:	00000400 	.word	0x00000400
 800149c:	200002bc 	.word	0x200002bc
 80014a0:	200002d8 	.word	0x200002d8

080014a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <SystemInit+0x20>)
 80014aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014ae:	4a05      	ldr	r2, [pc, #20]	; (80014c4 <SystemInit+0x20>)
 80014b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001500 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014cc:	480d      	ldr	r0, [pc, #52]	; (8001504 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014ce:	490e      	ldr	r1, [pc, #56]	; (8001508 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014d0:	4a0e      	ldr	r2, [pc, #56]	; (800150c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014d4:	e002      	b.n	80014dc <LoopCopyDataInit>

080014d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014da:	3304      	adds	r3, #4

080014dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e0:	d3f9      	bcc.n	80014d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014e2:	4a0b      	ldr	r2, [pc, #44]	; (8001510 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014e4:	4c0b      	ldr	r4, [pc, #44]	; (8001514 <LoopFillZerobss+0x26>)
  movs r3, #0
 80014e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e8:	e001      	b.n	80014ee <LoopFillZerobss>

080014ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ec:	3204      	adds	r2, #4

080014ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f0:	d3fb      	bcc.n	80014ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014f2:	f7ff ffd7 	bl	80014a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014f6:	f002 fa63 	bl	80039c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014fa:	f7ff fcd7 	bl	8000eac <main>
  bx  lr    
 80014fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001500:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001504:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001508:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800150c:	0800686c 	.word	0x0800686c
  ldr r2, =_sbss
 8001510:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001514:	200002d4 	.word	0x200002d4

08001518 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001518:	e7fe      	b.n	8001518 <ADC_IRQHandler>
	...

0800151c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001520:	4b0e      	ldr	r3, [pc, #56]	; (800155c <HAL_Init+0x40>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a0d      	ldr	r2, [pc, #52]	; (800155c <HAL_Init+0x40>)
 8001526:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800152a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800152c:	4b0b      	ldr	r3, [pc, #44]	; (800155c <HAL_Init+0x40>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a0a      	ldr	r2, [pc, #40]	; (800155c <HAL_Init+0x40>)
 8001532:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001536:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <HAL_Init+0x40>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a07      	ldr	r2, [pc, #28]	; (800155c <HAL_Init+0x40>)
 800153e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001542:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001544:	2003      	movs	r0, #3
 8001546:	f000 f92b 	bl	80017a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800154a:	200f      	movs	r0, #15
 800154c:	f000 f808 	bl	8001560 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001550:	f7ff fdfa 	bl	8001148 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40023c00 	.word	0x40023c00

08001560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <HAL_InitTick+0x54>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <HAL_InitTick+0x58>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	4619      	mov	r1, r3
 8001572:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001576:	fbb3 f3f1 	udiv	r3, r3, r1
 800157a:	fbb2 f3f3 	udiv	r3, r2, r3
 800157e:	4618      	mov	r0, r3
 8001580:	f000 f943 	bl	800180a <HAL_SYSTICK_Config>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e00e      	b.n	80015ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b0f      	cmp	r3, #15
 8001592:	d80a      	bhi.n	80015aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001594:	2200      	movs	r2, #0
 8001596:	6879      	ldr	r1, [r7, #4]
 8001598:	f04f 30ff 	mov.w	r0, #4294967295
 800159c:	f000 f90b 	bl	80017b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015a0:	4a06      	ldr	r2, [pc, #24]	; (80015bc <HAL_InitTick+0x5c>)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015a6:	2300      	movs	r3, #0
 80015a8:	e000      	b.n	80015ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000018 	.word	0x20000018
 80015b8:	20000020 	.word	0x20000020
 80015bc:	2000001c 	.word	0x2000001c

080015c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015c4:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <HAL_IncTick+0x20>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	461a      	mov	r2, r3
 80015ca:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <HAL_IncTick+0x24>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4413      	add	r3, r2
 80015d0:	4a04      	ldr	r2, [pc, #16]	; (80015e4 <HAL_IncTick+0x24>)
 80015d2:	6013      	str	r3, [r2, #0]
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	20000020 	.word	0x20000020
 80015e4:	200002c0 	.word	0x200002c0

080015e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  return uwTick;
 80015ec:	4b03      	ldr	r3, [pc, #12]	; (80015fc <HAL_GetTick+0x14>)
 80015ee:	681b      	ldr	r3, [r3, #0]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	200002c0 	.word	0x200002c0

08001600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <__NVIC_SetPriorityGrouping+0x44>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800161c:	4013      	ands	r3, r2
 800161e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800162c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001632:	4a04      	ldr	r2, [pc, #16]	; (8001644 <__NVIC_SetPriorityGrouping+0x44>)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	60d3      	str	r3, [r2, #12]
}
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800164c:	4b04      	ldr	r3, [pc, #16]	; (8001660 <__NVIC_GetPriorityGrouping+0x18>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	0a1b      	lsrs	r3, r3, #8
 8001652:	f003 0307 	and.w	r3, r3, #7
}
 8001656:	4618      	mov	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	2b00      	cmp	r3, #0
 8001674:	db0b      	blt.n	800168e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	f003 021f 	and.w	r2, r3, #31
 800167c:	4907      	ldr	r1, [pc, #28]	; (800169c <__NVIC_EnableIRQ+0x38>)
 800167e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001682:	095b      	lsrs	r3, r3, #5
 8001684:	2001      	movs	r0, #1
 8001686:	fa00 f202 	lsl.w	r2, r0, r2
 800168a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000e100 	.word	0xe000e100

080016a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	db0a      	blt.n	80016ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	490c      	ldr	r1, [pc, #48]	; (80016ec <__NVIC_SetPriority+0x4c>)
 80016ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016be:	0112      	lsls	r2, r2, #4
 80016c0:	b2d2      	uxtb	r2, r2
 80016c2:	440b      	add	r3, r1
 80016c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016c8:	e00a      	b.n	80016e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	b2da      	uxtb	r2, r3
 80016ce:	4908      	ldr	r1, [pc, #32]	; (80016f0 <__NVIC_SetPriority+0x50>)
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	3b04      	subs	r3, #4
 80016d8:	0112      	lsls	r2, r2, #4
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	440b      	add	r3, r1
 80016de:	761a      	strb	r2, [r3, #24]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	e000e100 	.word	0xe000e100
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b089      	sub	sp, #36	; 0x24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	f1c3 0307 	rsb	r3, r3, #7
 800170e:	2b04      	cmp	r3, #4
 8001710:	bf28      	it	cs
 8001712:	2304      	movcs	r3, #4
 8001714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	3304      	adds	r3, #4
 800171a:	2b06      	cmp	r3, #6
 800171c:	d902      	bls.n	8001724 <NVIC_EncodePriority+0x30>
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	3b03      	subs	r3, #3
 8001722:	e000      	b.n	8001726 <NVIC_EncodePriority+0x32>
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001728:	f04f 32ff 	mov.w	r2, #4294967295
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	43da      	mvns	r2, r3
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	401a      	ands	r2, r3
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800173c:	f04f 31ff 	mov.w	r1, #4294967295
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	fa01 f303 	lsl.w	r3, r1, r3
 8001746:	43d9      	mvns	r1, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800174c:	4313      	orrs	r3, r2
         );
}
 800174e:	4618      	mov	r0, r3
 8001750:	3724      	adds	r7, #36	; 0x24
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
	...

0800175c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800176c:	d301      	bcc.n	8001772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800176e:	2301      	movs	r3, #1
 8001770:	e00f      	b.n	8001792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001772:	4a0a      	ldr	r2, [pc, #40]	; (800179c <SysTick_Config+0x40>)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3b01      	subs	r3, #1
 8001778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800177a:	210f      	movs	r1, #15
 800177c:	f04f 30ff 	mov.w	r0, #4294967295
 8001780:	f7ff ff8e 	bl	80016a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <SysTick_Config+0x40>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800178a:	4b04      	ldr	r3, [pc, #16]	; (800179c <SysTick_Config+0x40>)
 800178c:	2207      	movs	r2, #7
 800178e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	e000e010 	.word	0xe000e010

080017a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7ff ff29 	bl	8001600 <__NVIC_SetPriorityGrouping>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b086      	sub	sp, #24
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	4603      	mov	r3, r0
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
 80017c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017c8:	f7ff ff3e 	bl	8001648 <__NVIC_GetPriorityGrouping>
 80017cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	68b9      	ldr	r1, [r7, #8]
 80017d2:	6978      	ldr	r0, [r7, #20]
 80017d4:	f7ff ff8e 	bl	80016f4 <NVIC_EncodePriority>
 80017d8:	4602      	mov	r2, r0
 80017da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017de:	4611      	mov	r1, r2
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff5d 	bl	80016a0 <__NVIC_SetPriority>
}
 80017e6:	bf00      	nop
 80017e8:	3718      	adds	r7, #24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b082      	sub	sp, #8
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	4603      	mov	r3, r0
 80017f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff ff31 	bl	8001664 <__NVIC_EnableIRQ>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7ff ffa2 	bl	800175c <SysTick_Config>
 8001818:	4603      	mov	r3, r0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
	...

08001824 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001830:	f7ff feda 	bl	80015e8 <HAL_GetTick>
 8001834:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e099      	b.n	8001974 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2202      	movs	r2, #2
 8001844:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f022 0201 	bic.w	r2, r2, #1
 800185e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001860:	e00f      	b.n	8001882 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001862:	f7ff fec1 	bl	80015e8 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b05      	cmp	r3, #5
 800186e:	d908      	bls.n	8001882 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2220      	movs	r2, #32
 8001874:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2203      	movs	r2, #3
 800187a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e078      	b.n	8001974 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	2b00      	cmp	r3, #0
 800188e:	d1e8      	bne.n	8001862 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001898:	697a      	ldr	r2, [r7, #20]
 800189a:	4b38      	ldr	r3, [pc, #224]	; (800197c <HAL_DMA_Init+0x158>)
 800189c:	4013      	ands	r3, r2
 800189e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685a      	ldr	r2, [r3, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	691b      	ldr	r3, [r3, #16]
 80018b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a1b      	ldr	r3, [r3, #32]
 80018cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d8:	2b04      	cmp	r3, #4
 80018da:	d107      	bne.n	80018ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e4:	4313      	orrs	r3, r2
 80018e6:	697a      	ldr	r2, [r7, #20]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	697a      	ldr	r2, [r7, #20]
 80018f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	f023 0307 	bic.w	r3, r3, #7
 8001902:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	4313      	orrs	r3, r2
 800190c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001912:	2b04      	cmp	r3, #4
 8001914:	d117      	bne.n	8001946 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	4313      	orrs	r3, r2
 800191e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001924:	2b00      	cmp	r3, #0
 8001926:	d00e      	beq.n	8001946 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f000 fa7b 	bl	8001e24 <DMA_CheckFifoParam>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d008      	beq.n	8001946 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2240      	movs	r2, #64	; 0x40
 8001938:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001942:	2301      	movs	r3, #1
 8001944:	e016      	b.n	8001974 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f000 fa32 	bl	8001db8 <DMA_CalcBaseAndBitshift>
 8001954:	4603      	mov	r3, r0
 8001956:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800195c:	223f      	movs	r2, #63	; 0x3f
 800195e:	409a      	lsls	r2, r3
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2201      	movs	r2, #1
 800196e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3718      	adds	r7, #24
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	f010803f 	.word	0xf010803f

08001980 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800198c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800198e:	f7ff fe2b 	bl	80015e8 <HAL_GetTick>
 8001992:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800199a:	b2db      	uxtb	r3, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d008      	beq.n	80019b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2280      	movs	r2, #128	; 0x80
 80019a4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e052      	b.n	8001a58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 0216 	bic.w	r2, r2, #22
 80019c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	695a      	ldr	r2, [r3, #20]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d103      	bne.n	80019e2 <HAL_DMA_Abort+0x62>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d007      	beq.n	80019f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0208 	bic.w	r2, r2, #8
 80019f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f022 0201 	bic.w	r2, r2, #1
 8001a00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a02:	e013      	b.n	8001a2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a04:	f7ff fdf0 	bl	80015e8 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b05      	cmp	r3, #5
 8001a10:	d90c      	bls.n	8001a2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2220      	movs	r2, #32
 8001a16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2203      	movs	r2, #3
 8001a1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e015      	b.n	8001a58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d1e4      	bne.n	8001a04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a3e:	223f      	movs	r2, #63	; 0x3f
 8001a40:	409a      	lsls	r2, r3
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2201      	movs	r2, #1
 8001a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d004      	beq.n	8001a7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2280      	movs	r2, #128	; 0x80
 8001a78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e00c      	b.n	8001a98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2205      	movs	r2, #5
 8001a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 0201 	bic.w	r2, r2, #1
 8001a94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001ab0:	4b8e      	ldr	r3, [pc, #568]	; (8001cec <HAL_DMA_IRQHandler+0x248>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a8e      	ldr	r2, [pc, #568]	; (8001cf0 <HAL_DMA_IRQHandler+0x24c>)
 8001ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aba:	0a9b      	lsrs	r3, r3, #10
 8001abc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ace:	2208      	movs	r2, #8
 8001ad0:	409a      	lsls	r2, r3
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d01a      	beq.n	8001b10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d013      	beq.n	8001b10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f022 0204 	bic.w	r2, r2, #4
 8001af6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001afc:	2208      	movs	r2, #8
 8001afe:	409a      	lsls	r2, r3
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b08:	f043 0201 	orr.w	r2, r3, #1
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b14:	2201      	movs	r2, #1
 8001b16:	409a      	lsls	r2, r3
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d012      	beq.n	8001b46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d00b      	beq.n	8001b46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b32:	2201      	movs	r2, #1
 8001b34:	409a      	lsls	r2, r3
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3e:	f043 0202 	orr.w	r2, r3, #2
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b4a:	2204      	movs	r2, #4
 8001b4c:	409a      	lsls	r2, r3
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	4013      	ands	r3, r2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d012      	beq.n	8001b7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d00b      	beq.n	8001b7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b68:	2204      	movs	r2, #4
 8001b6a:	409a      	lsls	r2, r3
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b74:	f043 0204 	orr.w	r2, r3, #4
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b80:	2210      	movs	r2, #16
 8001b82:	409a      	lsls	r2, r3
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d043      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d03c      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b9e:	2210      	movs	r2, #16
 8001ba0:	409a      	lsls	r2, r3
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d018      	beq.n	8001be6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d108      	bne.n	8001bd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d024      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	4798      	blx	r3
 8001bd2:	e01f      	b.n	8001c14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d01b      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	4798      	blx	r3
 8001be4:	e016      	b.n	8001c14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d107      	bne.n	8001c04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f022 0208 	bic.w	r2, r2, #8
 8001c02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c18:	2220      	movs	r2, #32
 8001c1a:	409a      	lsls	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 808f 	beq.w	8001d44 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0310 	and.w	r3, r3, #16
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f000 8087 	beq.w	8001d44 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	409a      	lsls	r2, r3
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b05      	cmp	r3, #5
 8001c4c:	d136      	bne.n	8001cbc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f022 0216 	bic.w	r2, r2, #22
 8001c5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	695a      	ldr	r2, [r3, #20]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d103      	bne.n	8001c7e <HAL_DMA_IRQHandler+0x1da>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d007      	beq.n	8001c8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f022 0208 	bic.w	r2, r2, #8
 8001c8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c92:	223f      	movs	r2, #63	; 0x3f
 8001c94:	409a      	lsls	r2, r3
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d07e      	beq.n	8001db0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	4798      	blx	r3
        }
        return;
 8001cba:	e079      	b.n	8001db0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d01d      	beq.n	8001d06 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10d      	bne.n	8001cf4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d031      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	4798      	blx	r3
 8001ce8:	e02c      	b.n	8001d44 <HAL_DMA_IRQHandler+0x2a0>
 8001cea:	bf00      	nop
 8001cec:	20000018 	.word	0x20000018
 8001cf0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d023      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	4798      	blx	r3
 8001d04:	e01e      	b.n	8001d44 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10f      	bne.n	8001d34 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 0210 	bic.w	r2, r2, #16
 8001d22:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d032      	beq.n	8001db2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d022      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2205      	movs	r2, #5
 8001d5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0201 	bic.w	r2, r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	3301      	adds	r3, #1
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d307      	bcc.n	8001d8c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f2      	bne.n	8001d70 <HAL_DMA_IRQHandler+0x2cc>
 8001d8a:	e000      	b.n	8001d8e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001d8c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d005      	beq.n	8001db2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	4798      	blx	r3
 8001dae:	e000      	b.n	8001db2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001db0:	bf00      	nop
    }
  }
}
 8001db2:	3718      	adds	r7, #24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	3b10      	subs	r3, #16
 8001dc8:	4a14      	ldr	r2, [pc, #80]	; (8001e1c <DMA_CalcBaseAndBitshift+0x64>)
 8001dca:	fba2 2303 	umull	r2, r3, r2, r3
 8001dce:	091b      	lsrs	r3, r3, #4
 8001dd0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001dd2:	4a13      	ldr	r2, [pc, #76]	; (8001e20 <DMA_CalcBaseAndBitshift+0x68>)
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	d909      	bls.n	8001dfa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001dee:	f023 0303 	bic.w	r3, r3, #3
 8001df2:	1d1a      	adds	r2, r3, #4
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	659a      	str	r2, [r3, #88]	; 0x58
 8001df8:	e007      	b.n	8001e0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001e02:	f023 0303 	bic.w	r3, r3, #3
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	aaaaaaab 	.word	0xaaaaaaab
 8001e20:	08006478 	.word	0x08006478

08001e24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d11f      	bne.n	8001e7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	2b03      	cmp	r3, #3
 8001e42:	d856      	bhi.n	8001ef2 <DMA_CheckFifoParam+0xce>
 8001e44:	a201      	add	r2, pc, #4	; (adr r2, 8001e4c <DMA_CheckFifoParam+0x28>)
 8001e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4a:	bf00      	nop
 8001e4c:	08001e5d 	.word	0x08001e5d
 8001e50:	08001e6f 	.word	0x08001e6f
 8001e54:	08001e5d 	.word	0x08001e5d
 8001e58:	08001ef3 	.word	0x08001ef3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d046      	beq.n	8001ef6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e6c:	e043      	b.n	8001ef6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e76:	d140      	bne.n	8001efa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e7c:	e03d      	b.n	8001efa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e86:	d121      	bne.n	8001ecc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	2b03      	cmp	r3, #3
 8001e8c:	d837      	bhi.n	8001efe <DMA_CheckFifoParam+0xda>
 8001e8e:	a201      	add	r2, pc, #4	; (adr r2, 8001e94 <DMA_CheckFifoParam+0x70>)
 8001e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e94:	08001ea5 	.word	0x08001ea5
 8001e98:	08001eab 	.word	0x08001eab
 8001e9c:	08001ea5 	.word	0x08001ea5
 8001ea0:	08001ebd 	.word	0x08001ebd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8001ea8:	e030      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d025      	beq.n	8001f02 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001eba:	e022      	b.n	8001f02 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001ec4:	d11f      	bne.n	8001f06 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001eca:	e01c      	b.n	8001f06 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d903      	bls.n	8001eda <DMA_CheckFifoParam+0xb6>
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	2b03      	cmp	r3, #3
 8001ed6:	d003      	beq.n	8001ee0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ed8:	e018      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	73fb      	strb	r3, [r7, #15]
      break;
 8001ede:	e015      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00e      	beq.n	8001f0a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	73fb      	strb	r3, [r7, #15]
      break;
 8001ef0:	e00b      	b.n	8001f0a <DMA_CheckFifoParam+0xe6>
      break;
 8001ef2:	bf00      	nop
 8001ef4:	e00a      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
      break;
 8001ef6:	bf00      	nop
 8001ef8:	e008      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
      break;
 8001efa:	bf00      	nop
 8001efc:	e006      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
      break;
 8001efe:	bf00      	nop
 8001f00:	e004      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
      break;
 8001f02:	bf00      	nop
 8001f04:	e002      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
      break;   
 8001f06:	bf00      	nop
 8001f08:	e000      	b.n	8001f0c <DMA_CheckFifoParam+0xe8>
      break;
 8001f0a:	bf00      	nop
    }
  } 
  
  return status; 
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3714      	adds	r7, #20
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop

08001f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b089      	sub	sp, #36	; 0x24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f32:	2300      	movs	r3, #0
 8001f34:	61fb      	str	r3, [r7, #28]
 8001f36:	e16b      	b.n	8002210 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f38:	2201      	movs	r2, #1
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	f040 815a 	bne.w	800220a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f003 0303 	and.w	r3, r3, #3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d005      	beq.n	8001f6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d130      	bne.n	8001fd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	2203      	movs	r2, #3
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4013      	ands	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	68da      	ldr	r2, [r3, #12]
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	43db      	mvns	r3, r3
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	091b      	lsrs	r3, r3, #4
 8001fba:	f003 0201 	and.w	r2, r3, #1
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f003 0303 	and.w	r3, r3, #3
 8001fd8:	2b03      	cmp	r3, #3
 8001fda:	d017      	beq.n	800200c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	2203      	movs	r2, #3
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	689a      	ldr	r2, [r3, #8]
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	4313      	orrs	r3, r2
 8002004:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 0303 	and.w	r3, r3, #3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d123      	bne.n	8002060 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	08da      	lsrs	r2, r3, #3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	3208      	adds	r2, #8
 8002020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002024:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	220f      	movs	r2, #15
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	43db      	mvns	r3, r3
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4013      	ands	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	691a      	ldr	r2, [r3, #16]
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	4313      	orrs	r3, r2
 8002050:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	08da      	lsrs	r2, r3, #3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3208      	adds	r2, #8
 800205a:	69b9      	ldr	r1, [r7, #24]
 800205c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	2203      	movs	r2, #3
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	43db      	mvns	r3, r3
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	4013      	ands	r3, r2
 8002076:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 0203 	and.w	r2, r3, #3
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	4313      	orrs	r3, r2
 800208c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 80b4 	beq.w	800220a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	4b60      	ldr	r3, [pc, #384]	; (8002228 <HAL_GPIO_Init+0x30c>)
 80020a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020aa:	4a5f      	ldr	r2, [pc, #380]	; (8002228 <HAL_GPIO_Init+0x30c>)
 80020ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020b0:	6453      	str	r3, [r2, #68]	; 0x44
 80020b2:	4b5d      	ldr	r3, [pc, #372]	; (8002228 <HAL_GPIO_Init+0x30c>)
 80020b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020be:	4a5b      	ldr	r2, [pc, #364]	; (800222c <HAL_GPIO_Init+0x310>)
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	089b      	lsrs	r3, r3, #2
 80020c4:	3302      	adds	r3, #2
 80020c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	f003 0303 	and.w	r3, r3, #3
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	220f      	movs	r2, #15
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43db      	mvns	r3, r3
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	4013      	ands	r3, r2
 80020e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a52      	ldr	r2, [pc, #328]	; (8002230 <HAL_GPIO_Init+0x314>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d02b      	beq.n	8002142 <HAL_GPIO_Init+0x226>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a51      	ldr	r2, [pc, #324]	; (8002234 <HAL_GPIO_Init+0x318>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d025      	beq.n	800213e <HAL_GPIO_Init+0x222>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a50      	ldr	r2, [pc, #320]	; (8002238 <HAL_GPIO_Init+0x31c>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d01f      	beq.n	800213a <HAL_GPIO_Init+0x21e>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a4f      	ldr	r2, [pc, #316]	; (800223c <HAL_GPIO_Init+0x320>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d019      	beq.n	8002136 <HAL_GPIO_Init+0x21a>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a4e      	ldr	r2, [pc, #312]	; (8002240 <HAL_GPIO_Init+0x324>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d013      	beq.n	8002132 <HAL_GPIO_Init+0x216>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a4d      	ldr	r2, [pc, #308]	; (8002244 <HAL_GPIO_Init+0x328>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d00d      	beq.n	800212e <HAL_GPIO_Init+0x212>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a4c      	ldr	r2, [pc, #304]	; (8002248 <HAL_GPIO_Init+0x32c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d007      	beq.n	800212a <HAL_GPIO_Init+0x20e>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a4b      	ldr	r2, [pc, #300]	; (800224c <HAL_GPIO_Init+0x330>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d101      	bne.n	8002126 <HAL_GPIO_Init+0x20a>
 8002122:	2307      	movs	r3, #7
 8002124:	e00e      	b.n	8002144 <HAL_GPIO_Init+0x228>
 8002126:	2308      	movs	r3, #8
 8002128:	e00c      	b.n	8002144 <HAL_GPIO_Init+0x228>
 800212a:	2306      	movs	r3, #6
 800212c:	e00a      	b.n	8002144 <HAL_GPIO_Init+0x228>
 800212e:	2305      	movs	r3, #5
 8002130:	e008      	b.n	8002144 <HAL_GPIO_Init+0x228>
 8002132:	2304      	movs	r3, #4
 8002134:	e006      	b.n	8002144 <HAL_GPIO_Init+0x228>
 8002136:	2303      	movs	r3, #3
 8002138:	e004      	b.n	8002144 <HAL_GPIO_Init+0x228>
 800213a:	2302      	movs	r3, #2
 800213c:	e002      	b.n	8002144 <HAL_GPIO_Init+0x228>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <HAL_GPIO_Init+0x228>
 8002142:	2300      	movs	r3, #0
 8002144:	69fa      	ldr	r2, [r7, #28]
 8002146:	f002 0203 	and.w	r2, r2, #3
 800214a:	0092      	lsls	r2, r2, #2
 800214c:	4093      	lsls	r3, r2
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002154:	4935      	ldr	r1, [pc, #212]	; (800222c <HAL_GPIO_Init+0x310>)
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	3302      	adds	r3, #2
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002162:	4b3b      	ldr	r3, [pc, #236]	; (8002250 <HAL_GPIO_Init+0x334>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	43db      	mvns	r3, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4013      	ands	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d003      	beq.n	8002186 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	4313      	orrs	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002186:	4a32      	ldr	r2, [pc, #200]	; (8002250 <HAL_GPIO_Init+0x334>)
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800218c:	4b30      	ldr	r3, [pc, #192]	; (8002250 <HAL_GPIO_Init+0x334>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d003      	beq.n	80021b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021b0:	4a27      	ldr	r2, [pc, #156]	; (8002250 <HAL_GPIO_Init+0x334>)
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021b6:	4b26      	ldr	r3, [pc, #152]	; (8002250 <HAL_GPIO_Init+0x334>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	43db      	mvns	r3, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4013      	ands	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021da:	4a1d      	ldr	r2, [pc, #116]	; (8002250 <HAL_GPIO_Init+0x334>)
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021e0:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <HAL_GPIO_Init+0x334>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	43db      	mvns	r3, r3
 80021ea:	69ba      	ldr	r2, [r7, #24]
 80021ec:	4013      	ands	r3, r2
 80021ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d003      	beq.n	8002204 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002204:	4a12      	ldr	r2, [pc, #72]	; (8002250 <HAL_GPIO_Init+0x334>)
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	3301      	adds	r3, #1
 800220e:	61fb      	str	r3, [r7, #28]
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	2b0f      	cmp	r3, #15
 8002214:	f67f ae90 	bls.w	8001f38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002218:	bf00      	nop
 800221a:	bf00      	nop
 800221c:	3724      	adds	r7, #36	; 0x24
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800
 800222c:	40013800 	.word	0x40013800
 8002230:	40020000 	.word	0x40020000
 8002234:	40020400 	.word	0x40020400
 8002238:	40020800 	.word	0x40020800
 800223c:	40020c00 	.word	0x40020c00
 8002240:	40021000 	.word	0x40021000
 8002244:	40021400 	.word	0x40021400
 8002248:	40021800 	.word	0x40021800
 800224c:	40021c00 	.word	0x40021c00
 8002250:	40013c00 	.word	0x40013c00

08002254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e267      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	2b00      	cmp	r3, #0
 8002270:	d075      	beq.n	800235e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002272:	4b88      	ldr	r3, [pc, #544]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	2b04      	cmp	r3, #4
 800227c:	d00c      	beq.n	8002298 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800227e:	4b85      	ldr	r3, [pc, #532]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002286:	2b08      	cmp	r3, #8
 8002288:	d112      	bne.n	80022b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800228a:	4b82      	ldr	r3, [pc, #520]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002296:	d10b      	bne.n	80022b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002298:	4b7e      	ldr	r3, [pc, #504]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d05b      	beq.n	800235c <HAL_RCC_OscConfig+0x108>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d157      	bne.n	800235c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e242      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b8:	d106      	bne.n	80022c8 <HAL_RCC_OscConfig+0x74>
 80022ba:	4b76      	ldr	r3, [pc, #472]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a75      	ldr	r2, [pc, #468]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	e01d      	b.n	8002304 <HAL_RCC_OscConfig+0xb0>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022d0:	d10c      	bne.n	80022ec <HAL_RCC_OscConfig+0x98>
 80022d2:	4b70      	ldr	r3, [pc, #448]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a6f      	ldr	r2, [pc, #444]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	4b6d      	ldr	r3, [pc, #436]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a6c      	ldr	r2, [pc, #432]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	e00b      	b.n	8002304 <HAL_RCC_OscConfig+0xb0>
 80022ec:	4b69      	ldr	r3, [pc, #420]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a68      	ldr	r2, [pc, #416]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	4b66      	ldr	r3, [pc, #408]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a65      	ldr	r2, [pc, #404]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80022fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d013      	beq.n	8002334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230c:	f7ff f96c 	bl	80015e8 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002314:	f7ff f968 	bl	80015e8 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b64      	cmp	r3, #100	; 0x64
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e207      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002326:	4b5b      	ldr	r3, [pc, #364]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0f0      	beq.n	8002314 <HAL_RCC_OscConfig+0xc0>
 8002332:	e014      	b.n	800235e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002334:	f7ff f958 	bl	80015e8 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800233c:	f7ff f954 	bl	80015e8 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b64      	cmp	r3, #100	; 0x64
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e1f3      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800234e:	4b51      	ldr	r3, [pc, #324]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f0      	bne.n	800233c <HAL_RCC_OscConfig+0xe8>
 800235a:	e000      	b.n	800235e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800235c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d063      	beq.n	8002432 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800236a:	4b4a      	ldr	r3, [pc, #296]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00b      	beq.n	800238e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002376:	4b47      	ldr	r3, [pc, #284]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800237e:	2b08      	cmp	r3, #8
 8002380:	d11c      	bne.n	80023bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002382:	4b44      	ldr	r3, [pc, #272]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d116      	bne.n	80023bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238e:	4b41      	ldr	r3, [pc, #260]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d005      	beq.n	80023a6 <HAL_RCC_OscConfig+0x152>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d001      	beq.n	80023a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e1c7      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a6:	4b3b      	ldr	r3, [pc, #236]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	00db      	lsls	r3, r3, #3
 80023b4:	4937      	ldr	r1, [pc, #220]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ba:	e03a      	b.n	8002432 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d020      	beq.n	8002406 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023c4:	4b34      	ldr	r3, [pc, #208]	; (8002498 <HAL_RCC_OscConfig+0x244>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ca:	f7ff f90d 	bl	80015e8 <HAL_GetTick>
 80023ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d0:	e008      	b.n	80023e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023d2:	f7ff f909 	bl	80015e8 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e1a8      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e4:	4b2b      	ldr	r3, [pc, #172]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d0f0      	beq.n	80023d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f0:	4b28      	ldr	r3, [pc, #160]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	4925      	ldr	r1, [pc, #148]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002400:	4313      	orrs	r3, r2
 8002402:	600b      	str	r3, [r1, #0]
 8002404:	e015      	b.n	8002432 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002406:	4b24      	ldr	r3, [pc, #144]	; (8002498 <HAL_RCC_OscConfig+0x244>)
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800240c:	f7ff f8ec 	bl	80015e8 <HAL_GetTick>
 8002410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002412:	e008      	b.n	8002426 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002414:	f7ff f8e8 	bl	80015e8 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e187      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002426:	4b1b      	ldr	r3, [pc, #108]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1f0      	bne.n	8002414 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d036      	beq.n	80024ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d016      	beq.n	8002474 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002446:	4b15      	ldr	r3, [pc, #84]	; (800249c <HAL_RCC_OscConfig+0x248>)
 8002448:	2201      	movs	r2, #1
 800244a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800244c:	f7ff f8cc 	bl	80015e8 <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002454:	f7ff f8c8 	bl	80015e8 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e167      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002466:	4b0b      	ldr	r3, [pc, #44]	; (8002494 <HAL_RCC_OscConfig+0x240>)
 8002468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d0f0      	beq.n	8002454 <HAL_RCC_OscConfig+0x200>
 8002472:	e01b      	b.n	80024ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002474:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_RCC_OscConfig+0x248>)
 8002476:	2200      	movs	r2, #0
 8002478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800247a:	f7ff f8b5 	bl	80015e8 <HAL_GetTick>
 800247e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002480:	e00e      	b.n	80024a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002482:	f7ff f8b1 	bl	80015e8 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d907      	bls.n	80024a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e150      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
 8002494:	40023800 	.word	0x40023800
 8002498:	42470000 	.word	0x42470000
 800249c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a0:	4b88      	ldr	r3, [pc, #544]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80024a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1ea      	bne.n	8002482 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 8097 	beq.w	80025e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ba:	2300      	movs	r3, #0
 80024bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024be:	4b81      	ldr	r3, [pc, #516]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10f      	bne.n	80024ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	4b7d      	ldr	r3, [pc, #500]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	4a7c      	ldr	r2, [pc, #496]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80024d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d8:	6413      	str	r3, [r2, #64]	; 0x40
 80024da:	4b7a      	ldr	r3, [pc, #488]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e2:	60bb      	str	r3, [r7, #8]
 80024e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024e6:	2301      	movs	r3, #1
 80024e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ea:	4b77      	ldr	r3, [pc, #476]	; (80026c8 <HAL_RCC_OscConfig+0x474>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d118      	bne.n	8002528 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024f6:	4b74      	ldr	r3, [pc, #464]	; (80026c8 <HAL_RCC_OscConfig+0x474>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a73      	ldr	r2, [pc, #460]	; (80026c8 <HAL_RCC_OscConfig+0x474>)
 80024fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002502:	f7ff f871 	bl	80015e8 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800250a:	f7ff f86d 	bl	80015e8 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e10c      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251c:	4b6a      	ldr	r3, [pc, #424]	; (80026c8 <HAL_RCC_OscConfig+0x474>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0f0      	beq.n	800250a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d106      	bne.n	800253e <HAL_RCC_OscConfig+0x2ea>
 8002530:	4b64      	ldr	r3, [pc, #400]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002534:	4a63      	ldr	r2, [pc, #396]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	6713      	str	r3, [r2, #112]	; 0x70
 800253c:	e01c      	b.n	8002578 <HAL_RCC_OscConfig+0x324>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	2b05      	cmp	r3, #5
 8002544:	d10c      	bne.n	8002560 <HAL_RCC_OscConfig+0x30c>
 8002546:	4b5f      	ldr	r3, [pc, #380]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800254a:	4a5e      	ldr	r2, [pc, #376]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 800254c:	f043 0304 	orr.w	r3, r3, #4
 8002550:	6713      	str	r3, [r2, #112]	; 0x70
 8002552:	4b5c      	ldr	r3, [pc, #368]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002556:	4a5b      	ldr	r2, [pc, #364]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002558:	f043 0301 	orr.w	r3, r3, #1
 800255c:	6713      	str	r3, [r2, #112]	; 0x70
 800255e:	e00b      	b.n	8002578 <HAL_RCC_OscConfig+0x324>
 8002560:	4b58      	ldr	r3, [pc, #352]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002564:	4a57      	ldr	r2, [pc, #348]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002566:	f023 0301 	bic.w	r3, r3, #1
 800256a:	6713      	str	r3, [r2, #112]	; 0x70
 800256c:	4b55      	ldr	r3, [pc, #340]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 800256e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002570:	4a54      	ldr	r2, [pc, #336]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002572:	f023 0304 	bic.w	r3, r3, #4
 8002576:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d015      	beq.n	80025ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002580:	f7ff f832 	bl	80015e8 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002586:	e00a      	b.n	800259e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002588:	f7ff f82e 	bl	80015e8 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	f241 3288 	movw	r2, #5000	; 0x1388
 8002596:	4293      	cmp	r3, r2
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e0cb      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800259e:	4b49      	ldr	r3, [pc, #292]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80025a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a2:	f003 0302 	and.w	r3, r3, #2
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d0ee      	beq.n	8002588 <HAL_RCC_OscConfig+0x334>
 80025aa:	e014      	b.n	80025d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ac:	f7ff f81c 	bl	80015e8 <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b2:	e00a      	b.n	80025ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025b4:	f7ff f818 	bl	80015e8 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e0b5      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ca:	4b3e      	ldr	r3, [pc, #248]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80025cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1ee      	bne.n	80025b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025d6:	7dfb      	ldrb	r3, [r7, #23]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d105      	bne.n	80025e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025dc:	4b39      	ldr	r3, [pc, #228]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80025de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e0:	4a38      	ldr	r2, [pc, #224]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80025e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f000 80a1 	beq.w	8002734 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025f2:	4b34      	ldr	r3, [pc, #208]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	d05c      	beq.n	80026b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	2b02      	cmp	r3, #2
 8002604:	d141      	bne.n	800268a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002606:	4b31      	ldr	r3, [pc, #196]	; (80026cc <HAL_RCC_OscConfig+0x478>)
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7fe ffec 	bl	80015e8 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002614:	f7fe ffe8 	bl	80015e8 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e087      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002626:	4b27      	ldr	r3, [pc, #156]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1f0      	bne.n	8002614 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69da      	ldr	r2, [r3, #28]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	431a      	orrs	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002640:	019b      	lsls	r3, r3, #6
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002648:	085b      	lsrs	r3, r3, #1
 800264a:	3b01      	subs	r3, #1
 800264c:	041b      	lsls	r3, r3, #16
 800264e:	431a      	orrs	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002654:	061b      	lsls	r3, r3, #24
 8002656:	491b      	ldr	r1, [pc, #108]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 8002658:	4313      	orrs	r3, r2
 800265a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800265c:	4b1b      	ldr	r3, [pc, #108]	; (80026cc <HAL_RCC_OscConfig+0x478>)
 800265e:	2201      	movs	r2, #1
 8002660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002662:	f7fe ffc1 	bl	80015e8 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002668:	e008      	b.n	800267c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800266a:	f7fe ffbd 	bl	80015e8 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d901      	bls.n	800267c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e05c      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800267c:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0f0      	beq.n	800266a <HAL_RCC_OscConfig+0x416>
 8002688:	e054      	b.n	8002734 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800268a:	4b10      	ldr	r3, [pc, #64]	; (80026cc <HAL_RCC_OscConfig+0x478>)
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002690:	f7fe ffaa 	bl	80015e8 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002698:	f7fe ffa6 	bl	80015e8 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e045      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <HAL_RCC_OscConfig+0x470>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f0      	bne.n	8002698 <HAL_RCC_OscConfig+0x444>
 80026b6:	e03d      	b.n	8002734 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	699b      	ldr	r3, [r3, #24]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d107      	bne.n	80026d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e038      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40007000 	.word	0x40007000
 80026cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026d0:	4b1b      	ldr	r3, [pc, #108]	; (8002740 <HAL_RCC_OscConfig+0x4ec>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d028      	beq.n	8002730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d121      	bne.n	8002730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d11a      	bne.n	8002730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002700:	4013      	ands	r3, r2
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002706:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002708:	4293      	cmp	r3, r2
 800270a:	d111      	bne.n	8002730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002716:	085b      	lsrs	r3, r3, #1
 8002718:	3b01      	subs	r3, #1
 800271a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d107      	bne.n	8002730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800272c:	429a      	cmp	r2, r3
 800272e:	d001      	beq.n	8002734 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e000      	b.n	8002736 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3718      	adds	r7, #24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40023800 	.word	0x40023800

08002744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e0cc      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002758:	4b68      	ldr	r3, [pc, #416]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	429a      	cmp	r2, r3
 8002764:	d90c      	bls.n	8002780 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002766:	4b65      	ldr	r3, [pc, #404]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800276e:	4b63      	ldr	r3, [pc, #396]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	429a      	cmp	r2, r3
 800277a:	d001      	beq.n	8002780 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e0b8      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0302 	and.w	r3, r3, #2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d020      	beq.n	80027ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	2b00      	cmp	r3, #0
 8002796:	d005      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002798:	4b59      	ldr	r3, [pc, #356]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	4a58      	ldr	r2, [pc, #352]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 800279e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0308 	and.w	r3, r3, #8
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027b0:	4b53      	ldr	r3, [pc, #332]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	4a52      	ldr	r2, [pc, #328]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027bc:	4b50      	ldr	r3, [pc, #320]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	494d      	ldr	r1, [pc, #308]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d044      	beq.n	8002864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d107      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027e2:	4b47      	ldr	r3, [pc, #284]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d119      	bne.n	8002822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e07f      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d003      	beq.n	8002802 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027fe:	2b03      	cmp	r3, #3
 8002800:	d107      	bne.n	8002812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002802:	4b3f      	ldr	r3, [pc, #252]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d109      	bne.n	8002822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e06f      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002812:	4b3b      	ldr	r3, [pc, #236]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e067      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002822:	4b37      	ldr	r3, [pc, #220]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f023 0203 	bic.w	r2, r3, #3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4934      	ldr	r1, [pc, #208]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002830:	4313      	orrs	r3, r2
 8002832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002834:	f7fe fed8 	bl	80015e8 <HAL_GetTick>
 8002838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283a:	e00a      	b.n	8002852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800283c:	f7fe fed4 	bl	80015e8 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	; 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e04f      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002852:	4b2b      	ldr	r3, [pc, #172]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 020c 	and.w	r2, r3, #12
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	429a      	cmp	r2, r3
 8002862:	d1eb      	bne.n	800283c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002864:	4b25      	ldr	r3, [pc, #148]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d20c      	bcs.n	800288c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002872:	4b22      	ldr	r3, [pc, #136]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800287a:	4b20      	ldr	r3, [pc, #128]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	d001      	beq.n	800288c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e032      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0304 	and.w	r3, r3, #4
 8002894:	2b00      	cmp	r3, #0
 8002896:	d008      	beq.n	80028aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002898:	4b19      	ldr	r3, [pc, #100]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	4916      	ldr	r1, [pc, #88]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d009      	beq.n	80028ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028b6:	4b12      	ldr	r3, [pc, #72]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	490e      	ldr	r1, [pc, #56]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028ca:	f000 f821 	bl	8002910 <HAL_RCC_GetSysClockFreq>
 80028ce:	4602      	mov	r2, r0
 80028d0:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	091b      	lsrs	r3, r3, #4
 80028d6:	f003 030f 	and.w	r3, r3, #15
 80028da:	490a      	ldr	r1, [pc, #40]	; (8002904 <HAL_RCC_ClockConfig+0x1c0>)
 80028dc:	5ccb      	ldrb	r3, [r1, r3]
 80028de:	fa22 f303 	lsr.w	r3, r2, r3
 80028e2:	4a09      	ldr	r2, [pc, #36]	; (8002908 <HAL_RCC_ClockConfig+0x1c4>)
 80028e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80028e6:	4b09      	ldr	r3, [pc, #36]	; (800290c <HAL_RCC_ClockConfig+0x1c8>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7fe fe38 	bl	8001560 <HAL_InitTick>

  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40023c00 	.word	0x40023c00
 8002900:	40023800 	.word	0x40023800
 8002904:	08006460 	.word	0x08006460
 8002908:	20000018 	.word	0x20000018
 800290c:	2000001c 	.word	0x2000001c

08002910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002914:	b090      	sub	sp, #64	; 0x40
 8002916:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002918:	2300      	movs	r3, #0
 800291a:	637b      	str	r3, [r7, #52]	; 0x34
 800291c:	2300      	movs	r3, #0
 800291e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002920:	2300      	movs	r3, #0
 8002922:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002928:	4b59      	ldr	r3, [pc, #356]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x180>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 030c 	and.w	r3, r3, #12
 8002930:	2b08      	cmp	r3, #8
 8002932:	d00d      	beq.n	8002950 <HAL_RCC_GetSysClockFreq+0x40>
 8002934:	2b08      	cmp	r3, #8
 8002936:	f200 80a1 	bhi.w	8002a7c <HAL_RCC_GetSysClockFreq+0x16c>
 800293a:	2b00      	cmp	r3, #0
 800293c:	d002      	beq.n	8002944 <HAL_RCC_GetSysClockFreq+0x34>
 800293e:	2b04      	cmp	r3, #4
 8002940:	d003      	beq.n	800294a <HAL_RCC_GetSysClockFreq+0x3a>
 8002942:	e09b      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002944:	4b53      	ldr	r3, [pc, #332]	; (8002a94 <HAL_RCC_GetSysClockFreq+0x184>)
 8002946:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002948:	e09b      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800294a:	4b53      	ldr	r3, [pc, #332]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x188>)
 800294c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800294e:	e098      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002950:	4b4f      	ldr	r3, [pc, #316]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002958:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800295a:	4b4d      	ldr	r3, [pc, #308]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x180>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d028      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002966:	4b4a      	ldr	r3, [pc, #296]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	099b      	lsrs	r3, r3, #6
 800296c:	2200      	movs	r2, #0
 800296e:	623b      	str	r3, [r7, #32]
 8002970:	627a      	str	r2, [r7, #36]	; 0x24
 8002972:	6a3b      	ldr	r3, [r7, #32]
 8002974:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002978:	2100      	movs	r1, #0
 800297a:	4b47      	ldr	r3, [pc, #284]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x188>)
 800297c:	fb03 f201 	mul.w	r2, r3, r1
 8002980:	2300      	movs	r3, #0
 8002982:	fb00 f303 	mul.w	r3, r0, r3
 8002986:	4413      	add	r3, r2
 8002988:	4a43      	ldr	r2, [pc, #268]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x188>)
 800298a:	fba0 1202 	umull	r1, r2, r0, r2
 800298e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002990:	460a      	mov	r2, r1
 8002992:	62ba      	str	r2, [r7, #40]	; 0x28
 8002994:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002996:	4413      	add	r3, r2
 8002998:	62fb      	str	r3, [r7, #44]	; 0x2c
 800299a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800299c:	2200      	movs	r2, #0
 800299e:	61bb      	str	r3, [r7, #24]
 80029a0:	61fa      	str	r2, [r7, #28]
 80029a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029aa:	f7fe f8fd 	bl	8000ba8 <__aeabi_uldivmod>
 80029ae:	4602      	mov	r2, r0
 80029b0:	460b      	mov	r3, r1
 80029b2:	4613      	mov	r3, r2
 80029b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029b6:	e053      	b.n	8002a60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029b8:	4b35      	ldr	r3, [pc, #212]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x180>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	099b      	lsrs	r3, r3, #6
 80029be:	2200      	movs	r2, #0
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	617a      	str	r2, [r7, #20]
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029ca:	f04f 0b00 	mov.w	fp, #0
 80029ce:	4652      	mov	r2, sl
 80029d0:	465b      	mov	r3, fp
 80029d2:	f04f 0000 	mov.w	r0, #0
 80029d6:	f04f 0100 	mov.w	r1, #0
 80029da:	0159      	lsls	r1, r3, #5
 80029dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029e0:	0150      	lsls	r0, r2, #5
 80029e2:	4602      	mov	r2, r0
 80029e4:	460b      	mov	r3, r1
 80029e6:	ebb2 080a 	subs.w	r8, r2, sl
 80029ea:	eb63 090b 	sbc.w	r9, r3, fp
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	f04f 0300 	mov.w	r3, #0
 80029f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80029fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80029fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002a02:	ebb2 0408 	subs.w	r4, r2, r8
 8002a06:	eb63 0509 	sbc.w	r5, r3, r9
 8002a0a:	f04f 0200 	mov.w	r2, #0
 8002a0e:	f04f 0300 	mov.w	r3, #0
 8002a12:	00eb      	lsls	r3, r5, #3
 8002a14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a18:	00e2      	lsls	r2, r4, #3
 8002a1a:	4614      	mov	r4, r2
 8002a1c:	461d      	mov	r5, r3
 8002a1e:	eb14 030a 	adds.w	r3, r4, sl
 8002a22:	603b      	str	r3, [r7, #0]
 8002a24:	eb45 030b 	adc.w	r3, r5, fp
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	f04f 0200 	mov.w	r2, #0
 8002a2e:	f04f 0300 	mov.w	r3, #0
 8002a32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a36:	4629      	mov	r1, r5
 8002a38:	028b      	lsls	r3, r1, #10
 8002a3a:	4621      	mov	r1, r4
 8002a3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a40:	4621      	mov	r1, r4
 8002a42:	028a      	lsls	r2, r1, #10
 8002a44:	4610      	mov	r0, r2
 8002a46:	4619      	mov	r1, r3
 8002a48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	60fa      	str	r2, [r7, #12]
 8002a50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a54:	f7fe f8a8 	bl	8000ba8 <__aeabi_uldivmod>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a60:	4b0b      	ldr	r3, [pc, #44]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	0c1b      	lsrs	r3, r3, #16
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002a70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a78:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a7a:	e002      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <HAL_RCC_GetSysClockFreq+0x184>)
 8002a7e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3740      	adds	r7, #64	; 0x40
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a8e:	bf00      	nop
 8002a90:	40023800 	.word	0x40023800
 8002a94:	00f42400 	.word	0x00f42400
 8002a98:	017d7840 	.word	0x017d7840

08002a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002aa0:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	20000018 	.word	0x20000018

08002ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002ab8:	f7ff fff0 	bl	8002a9c <HAL_RCC_GetHCLKFreq>
 8002abc:	4602      	mov	r2, r0
 8002abe:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	0a9b      	lsrs	r3, r3, #10
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	4903      	ldr	r1, [pc, #12]	; (8002ad8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aca:	5ccb      	ldrb	r3, [r1, r3]
 8002acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	08006470 	.word	0x08006470

08002adc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ae0:	f7ff ffdc 	bl	8002a9c <HAL_RCC_GetHCLKFreq>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	4b05      	ldr	r3, [pc, #20]	; (8002afc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	0b5b      	lsrs	r3, r3, #13
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	4903      	ldr	r1, [pc, #12]	; (8002b00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002af2:	5ccb      	ldrb	r3, [r1, r3]
 8002af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40023800 	.word	0x40023800
 8002b00:	08006470 	.word	0x08006470

08002b04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e03f      	b.n	8002b96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d106      	bne.n	8002b30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7fe fb34 	bl	8001198 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2224      	movs	r2, #36	; 0x24
 8002b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 fcbf 	bl	80034cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	691a      	ldr	r2, [r3, #16]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	695a      	ldr	r2, [r3, #20]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68da      	ldr	r2, [r3, #12]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2220      	movs	r2, #32
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b085      	sub	sp, #20
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	60f8      	str	r0, [r7, #12]
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	2b20      	cmp	r3, #32
 8002bb6:	d130      	bne.n	8002c1a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d002      	beq.n	8002bc4 <HAL_UART_Transmit_IT+0x26>
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e029      	b.n	8002c1c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d101      	bne.n	8002bd6 <HAL_UART_Transmit_IT+0x38>
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	e022      	b.n	8002c1c <HAL_UART_Transmit_IT+0x7e>
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	88fa      	ldrh	r2, [r7, #6]
 8002be8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	88fa      	ldrh	r2, [r7, #6]
 8002bee:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2221      	movs	r2, #33	; 0x21
 8002bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c14:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002c16:	2300      	movs	r3, #0
 8002c18:	e000      	b.n	8002c1c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002c1a:	2302      	movs	r3, #2
  }
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b0ba      	sub	sp, #232	; 0xe8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c5e:	f003 030f 	and.w	r3, r3, #15
 8002c62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002c66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10f      	bne.n	8002c8e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c72:	f003 0320 	and.w	r3, r3, #32
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d009      	beq.n	8002c8e <HAL_UART_IRQHandler+0x66>
 8002c7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c7e:	f003 0320 	and.w	r3, r3, #32
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d003      	beq.n	8002c8e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 fb65 	bl	8003356 <UART_Receive_IT>
      return;
 8002c8c:	e256      	b.n	800313c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002c8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f000 80de 	beq.w	8002e54 <HAL_UART_IRQHandler+0x22c>
 8002c98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d106      	bne.n	8002cb2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ca8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80d1 	beq.w	8002e54 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00b      	beq.n	8002cd6 <HAL_UART_IRQHandler+0xae>
 8002cbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d005      	beq.n	8002cd6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cda:	f003 0304 	and.w	r3, r3, #4
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00b      	beq.n	8002cfa <HAL_UART_IRQHandler+0xd2>
 8002ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d005      	beq.n	8002cfa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	f043 0202 	orr.w	r2, r3, #2
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00b      	beq.n	8002d1e <HAL_UART_IRQHandler+0xf6>
 8002d06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d005      	beq.n	8002d1e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f043 0204 	orr.w	r2, r3, #4
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d011      	beq.n	8002d4e <HAL_UART_IRQHandler+0x126>
 8002d2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d2e:	f003 0320 	and.w	r3, r3, #32
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d105      	bne.n	8002d42 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d005      	beq.n	8002d4e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d46:	f043 0208 	orr.w	r2, r3, #8
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f000 81ed 	beq.w	8003132 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d5c:	f003 0320 	and.w	r3, r3, #32
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d008      	beq.n	8002d76 <HAL_UART_IRQHandler+0x14e>
 8002d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d68:	f003 0320 	and.w	r3, r3, #32
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d002      	beq.n	8002d76 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f000 faf0 	bl	8003356 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	695b      	ldr	r3, [r3, #20]
 8002d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d80:	2b40      	cmp	r3, #64	; 0x40
 8002d82:	bf0c      	ite	eq
 8002d84:	2301      	moveq	r3, #1
 8002d86:	2300      	movne	r3, #0
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d103      	bne.n	8002da2 <HAL_UART_IRQHandler+0x17a>
 8002d9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d04f      	beq.n	8002e42 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f9f8 	bl	8003198 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db2:	2b40      	cmp	r3, #64	; 0x40
 8002db4:	d141      	bne.n	8002e3a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	3314      	adds	r3, #20
 8002dbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002dc4:	e853 3f00 	ldrex	r3, [r3]
 8002dc8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002dd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	3314      	adds	r3, #20
 8002dde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002de2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002de6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002dee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002df2:	e841 2300 	strex	r3, r2, [r1]
 8002df6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002dfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1d9      	bne.n	8002db6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d013      	beq.n	8002e32 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e0e:	4a7d      	ldr	r2, [pc, #500]	; (8003004 <HAL_UART_IRQHandler+0x3dc>)
 8002e10:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe fe22 	bl	8001a60 <HAL_DMA_Abort_IT>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d016      	beq.n	8002e50 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e2c:	4610      	mov	r0, r2
 8002e2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e30:	e00e      	b.n	8002e50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 f99a 	bl	800316c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e38:	e00a      	b.n	8002e50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 f996 	bl	800316c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e40:	e006      	b.n	8002e50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f992 	bl	800316c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002e4e:	e170      	b.n	8003132 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e50:	bf00      	nop
    return;
 8002e52:	e16e      	b.n	8003132 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	f040 814a 	bne.w	80030f2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e62:	f003 0310 	and.w	r3, r3, #16
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f000 8143 	beq.w	80030f2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e70:	f003 0310 	and.w	r3, r3, #16
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f000 813c 	beq.w	80030f2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	60bb      	str	r3, [r7, #8]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	60bb      	str	r3, [r7, #8]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e9a:	2b40      	cmp	r3, #64	; 0x40
 8002e9c:	f040 80b4 	bne.w	8003008 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002eac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 8140 	beq.w	8003136 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002eba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	f080 8139 	bcs.w	8003136 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002eca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ed6:	f000 8088 	beq.w	8002fea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	330c      	adds	r3, #12
 8002ee0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002ee8:	e853 3f00 	ldrex	r3, [r3]
 8002eec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002ef0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ef4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ef8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	330c      	adds	r3, #12
 8002f02:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002f06:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002f0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002f12:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002f16:	e841 2300 	strex	r3, r2, [r1]
 8002f1a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002f1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1d9      	bne.n	8002eda <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	3314      	adds	r3, #20
 8002f2c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f30:	e853 3f00 	ldrex	r3, [r3]
 8002f34:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002f36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f38:	f023 0301 	bic.w	r3, r3, #1
 8002f3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	3314      	adds	r3, #20
 8002f46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002f4a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002f4e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f50:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002f52:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002f56:	e841 2300 	strex	r3, r2, [r1]
 8002f5a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002f5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1e1      	bne.n	8002f26 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	3314      	adds	r3, #20
 8002f68:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f6c:	e853 3f00 	ldrex	r3, [r3]
 8002f70:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002f72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	3314      	adds	r3, #20
 8002f82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002f86:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002f88:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f8a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002f8c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002f8e:	e841 2300 	strex	r3, r2, [r1]
 8002f92:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002f94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1e3      	bne.n	8002f62 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	330c      	adds	r3, #12
 8002fae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fb2:	e853 3f00 	ldrex	r3, [r3]
 8002fb6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002fb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fba:	f023 0310 	bic.w	r3, r3, #16
 8002fbe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	330c      	adds	r3, #12
 8002fc8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002fcc:	65ba      	str	r2, [r7, #88]	; 0x58
 8002fce:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002fd2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002fd4:	e841 2300 	strex	r3, r2, [r1]
 8002fd8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002fda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1e3      	bne.n	8002fa8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fe fccb 	bl	8001980 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f8c0 	bl	8003180 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003000:	e099      	b.n	8003136 <HAL_UART_IRQHandler+0x50e>
 8003002:	bf00      	nop
 8003004:	0800325f 	.word	0x0800325f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003010:	b29b      	uxth	r3, r3
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800301c:	b29b      	uxth	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 808b 	beq.w	800313a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003024:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 8086 	beq.w	800313a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	330c      	adds	r3, #12
 8003034:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003038:	e853 3f00 	ldrex	r3, [r3]
 800303c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800303e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003040:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003044:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	330c      	adds	r3, #12
 800304e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003052:	647a      	str	r2, [r7, #68]	; 0x44
 8003054:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003056:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003058:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800305a:	e841 2300 	strex	r3, r2, [r1]
 800305e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003060:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1e3      	bne.n	800302e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	3314      	adds	r3, #20
 800306c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003070:	e853 3f00 	ldrex	r3, [r3]
 8003074:	623b      	str	r3, [r7, #32]
   return(result);
 8003076:	6a3b      	ldr	r3, [r7, #32]
 8003078:	f023 0301 	bic.w	r3, r3, #1
 800307c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	3314      	adds	r3, #20
 8003086:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800308a:	633a      	str	r2, [r7, #48]	; 0x30
 800308c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800308e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003090:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003092:	e841 2300 	strex	r3, r2, [r1]
 8003096:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1e3      	bne.n	8003066 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	330c      	adds	r3, #12
 80030b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	e853 3f00 	ldrex	r3, [r3]
 80030ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f023 0310 	bic.w	r3, r3, #16
 80030c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	330c      	adds	r3, #12
 80030cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80030d0:	61fa      	str	r2, [r7, #28]
 80030d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d4:	69b9      	ldr	r1, [r7, #24]
 80030d6:	69fa      	ldr	r2, [r7, #28]
 80030d8:	e841 2300 	strex	r3, r2, [r1]
 80030dc:	617b      	str	r3, [r7, #20]
   return(result);
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1e3      	bne.n	80030ac <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80030e8:	4619      	mov	r1, r3
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f848 	bl	8003180 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80030f0:	e023      	b.n	800313a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80030f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d009      	beq.n	8003112 <HAL_UART_IRQHandler+0x4ea>
 80030fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003106:	2b00      	cmp	r3, #0
 8003108:	d003      	beq.n	8003112 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 f8bb 	bl	8003286 <UART_Transmit_IT>
    return;
 8003110:	e014      	b.n	800313c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00e      	beq.n	800313c <HAL_UART_IRQHandler+0x514>
 800311e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003126:	2b00      	cmp	r3, #0
 8003128:	d008      	beq.n	800313c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 f8fb 	bl	8003326 <UART_EndTransmit_IT>
    return;
 8003130:	e004      	b.n	800313c <HAL_UART_IRQHandler+0x514>
    return;
 8003132:	bf00      	nop
 8003134:	e002      	b.n	800313c <HAL_UART_IRQHandler+0x514>
      return;
 8003136:	bf00      	nop
 8003138:	e000      	b.n	800313c <HAL_UART_IRQHandler+0x514>
      return;
 800313a:	bf00      	nop
  }
}
 800313c:	37e8      	adds	r7, #232	; 0xe8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop

08003144 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	460b      	mov	r3, r1
 800318a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003198:	b480      	push	{r7}
 800319a:	b095      	sub	sp, #84	; 0x54
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	330c      	adds	r3, #12
 80031a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031aa:	e853 3f00 	ldrex	r3, [r3]
 80031ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80031b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80031b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	330c      	adds	r3, #12
 80031be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80031c0:	643a      	str	r2, [r7, #64]	; 0x40
 80031c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80031c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80031c8:	e841 2300 	strex	r3, r2, [r1]
 80031cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80031ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1e5      	bne.n	80031a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	3314      	adds	r3, #20
 80031da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	e853 3f00 	ldrex	r3, [r3]
 80031e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f023 0301 	bic.w	r3, r3, #1
 80031ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	3314      	adds	r3, #20
 80031f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80031f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80031f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031fc:	e841 2300 	strex	r3, r2, [r1]
 8003200:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1e5      	bne.n	80031d4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320c:	2b01      	cmp	r3, #1
 800320e:	d119      	bne.n	8003244 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	330c      	adds	r3, #12
 8003216:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	e853 3f00 	ldrex	r3, [r3]
 800321e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f023 0310 	bic.w	r3, r3, #16
 8003226:	647b      	str	r3, [r7, #68]	; 0x44
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	330c      	adds	r3, #12
 800322e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003230:	61ba      	str	r2, [r7, #24]
 8003232:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003234:	6979      	ldr	r1, [r7, #20]
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	e841 2300 	strex	r3, r2, [r1]
 800323c:	613b      	str	r3, [r7, #16]
   return(result);
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1e5      	bne.n	8003210 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2220      	movs	r2, #32
 8003248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003252:	bf00      	nop
 8003254:	3754      	adds	r7, #84	; 0x54
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr

0800325e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b084      	sub	sp, #16
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2200      	movs	r2, #0
 8003276:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f7ff ff77 	bl	800316c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800327e:	bf00      	nop
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003286:	b480      	push	{r7}
 8003288:	b085      	sub	sp, #20
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b21      	cmp	r3, #33	; 0x21
 8003298:	d13e      	bne.n	8003318 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032a2:	d114      	bne.n	80032ce <UART_Transmit_IT+0x48>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d110      	bne.n	80032ce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	461a      	mov	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	1c9a      	adds	r2, r3, #2
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	621a      	str	r2, [r3, #32]
 80032cc:	e008      	b.n	80032e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	1c59      	adds	r1, r3, #1
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6211      	str	r1, [r2, #32]
 80032d8:	781a      	ldrb	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	4619      	mov	r1, r3
 80032ee:	84d1      	strh	r1, [r2, #38]	; 0x26
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d10f      	bne.n	8003314 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003302:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68da      	ldr	r2, [r3, #12]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003312:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003314:	2300      	movs	r3, #0
 8003316:	e000      	b.n	800331a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003318:	2302      	movs	r3, #2
  }
}
 800331a:	4618      	mov	r0, r3
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	b082      	sub	sp, #8
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800333c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2220      	movs	r2, #32
 8003342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff fefc 	bl	8003144 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b08c      	sub	sp, #48	; 0x30
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b22      	cmp	r3, #34	; 0x22
 8003368:	f040 80ab 	bne.w	80034c2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003374:	d117      	bne.n	80033a6 <UART_Receive_IT+0x50>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d113      	bne.n	80033a6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800337e:	2300      	movs	r3, #0
 8003380:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003386:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	b29b      	uxth	r3, r3
 8003390:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003394:	b29a      	uxth	r2, r3
 8003396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003398:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339e:	1c9a      	adds	r2, r3, #2
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	629a      	str	r2, [r3, #40]	; 0x28
 80033a4:	e026      	b.n	80033f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80033ac:	2300      	movs	r3, #0
 80033ae:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b8:	d007      	beq.n	80033ca <UART_Receive_IT+0x74>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10a      	bne.n	80033d8 <UART_Receive_IT+0x82>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d106      	bne.n	80033d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033d4:	701a      	strb	r2, [r3, #0]
 80033d6:	e008      	b.n	80033ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033e4:	b2da      	uxtb	r2, r3
 80033e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ee:	1c5a      	adds	r2, r3, #1
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	4619      	mov	r1, r3
 8003402:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003404:	2b00      	cmp	r3, #0
 8003406:	d15a      	bne.n	80034be <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0220 	bic.w	r2, r2, #32
 8003416:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003426:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	695a      	ldr	r2, [r3, #20]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2220      	movs	r2, #32
 800343c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003444:	2b01      	cmp	r3, #1
 8003446:	d135      	bne.n	80034b4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	330c      	adds	r3, #12
 8003454:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	e853 3f00 	ldrex	r3, [r3]
 800345c:	613b      	str	r3, [r7, #16]
   return(result);
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	f023 0310 	bic.w	r3, r3, #16
 8003464:	627b      	str	r3, [r7, #36]	; 0x24
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	330c      	adds	r3, #12
 800346c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800346e:	623a      	str	r2, [r7, #32]
 8003470:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003472:	69f9      	ldr	r1, [r7, #28]
 8003474:	6a3a      	ldr	r2, [r7, #32]
 8003476:	e841 2300 	strex	r3, r2, [r1]
 800347a:	61bb      	str	r3, [r7, #24]
   return(result);
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1e5      	bne.n	800344e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0310 	and.w	r3, r3, #16
 800348c:	2b10      	cmp	r3, #16
 800348e:	d10a      	bne.n	80034a6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003490:	2300      	movs	r3, #0
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80034aa:	4619      	mov	r1, r3
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7ff fe67 	bl	8003180 <HAL_UARTEx_RxEventCallback>
 80034b2:	e002      	b.n	80034ba <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7ff fe4f 	bl	8003158 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80034ba:	2300      	movs	r3, #0
 80034bc:	e002      	b.n	80034c4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	e000      	b.n	80034c4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80034c2:	2302      	movs	r3, #2
  }
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3730      	adds	r7, #48	; 0x30
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034d0:	b0c0      	sub	sp, #256	; 0x100
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80034e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034e8:	68d9      	ldr	r1, [r3, #12]
 80034ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	ea40 0301 	orr.w	r3, r0, r1
 80034f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	431a      	orrs	r2, r3
 8003504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	431a      	orrs	r2, r3
 800350c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	4313      	orrs	r3, r2
 8003514:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003524:	f021 010c 	bic.w	r1, r1, #12
 8003528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003532:	430b      	orrs	r3, r1
 8003534:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003546:	6999      	ldr	r1, [r3, #24]
 8003548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	ea40 0301 	orr.w	r3, r0, r1
 8003552:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	4b8f      	ldr	r3, [pc, #572]	; (8003798 <UART_SetConfig+0x2cc>)
 800355c:	429a      	cmp	r2, r3
 800355e:	d005      	beq.n	800356c <UART_SetConfig+0xa0>
 8003560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	4b8d      	ldr	r3, [pc, #564]	; (800379c <UART_SetConfig+0x2d0>)
 8003568:	429a      	cmp	r2, r3
 800356a:	d104      	bne.n	8003576 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800356c:	f7ff fab6 	bl	8002adc <HAL_RCC_GetPCLK2Freq>
 8003570:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003574:	e003      	b.n	800357e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003576:	f7ff fa9d 	bl	8002ab4 <HAL_RCC_GetPCLK1Freq>
 800357a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800357e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003582:	69db      	ldr	r3, [r3, #28]
 8003584:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003588:	f040 810c 	bne.w	80037a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800358c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003590:	2200      	movs	r2, #0
 8003592:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003596:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800359a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800359e:	4622      	mov	r2, r4
 80035a0:	462b      	mov	r3, r5
 80035a2:	1891      	adds	r1, r2, r2
 80035a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80035a6:	415b      	adcs	r3, r3
 80035a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80035ae:	4621      	mov	r1, r4
 80035b0:	eb12 0801 	adds.w	r8, r2, r1
 80035b4:	4629      	mov	r1, r5
 80035b6:	eb43 0901 	adc.w	r9, r3, r1
 80035ba:	f04f 0200 	mov.w	r2, #0
 80035be:	f04f 0300 	mov.w	r3, #0
 80035c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035ce:	4690      	mov	r8, r2
 80035d0:	4699      	mov	r9, r3
 80035d2:	4623      	mov	r3, r4
 80035d4:	eb18 0303 	adds.w	r3, r8, r3
 80035d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80035dc:	462b      	mov	r3, r5
 80035de:	eb49 0303 	adc.w	r3, r9, r3
 80035e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80035e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80035f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80035f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80035fa:	460b      	mov	r3, r1
 80035fc:	18db      	adds	r3, r3, r3
 80035fe:	653b      	str	r3, [r7, #80]	; 0x50
 8003600:	4613      	mov	r3, r2
 8003602:	eb42 0303 	adc.w	r3, r2, r3
 8003606:	657b      	str	r3, [r7, #84]	; 0x54
 8003608:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800360c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003610:	f7fd faca 	bl	8000ba8 <__aeabi_uldivmod>
 8003614:	4602      	mov	r2, r0
 8003616:	460b      	mov	r3, r1
 8003618:	4b61      	ldr	r3, [pc, #388]	; (80037a0 <UART_SetConfig+0x2d4>)
 800361a:	fba3 2302 	umull	r2, r3, r3, r2
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	011c      	lsls	r4, r3, #4
 8003622:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003626:	2200      	movs	r2, #0
 8003628:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800362c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003630:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003634:	4642      	mov	r2, r8
 8003636:	464b      	mov	r3, r9
 8003638:	1891      	adds	r1, r2, r2
 800363a:	64b9      	str	r1, [r7, #72]	; 0x48
 800363c:	415b      	adcs	r3, r3
 800363e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003640:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003644:	4641      	mov	r1, r8
 8003646:	eb12 0a01 	adds.w	sl, r2, r1
 800364a:	4649      	mov	r1, r9
 800364c:	eb43 0b01 	adc.w	fp, r3, r1
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800365c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003660:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003664:	4692      	mov	sl, r2
 8003666:	469b      	mov	fp, r3
 8003668:	4643      	mov	r3, r8
 800366a:	eb1a 0303 	adds.w	r3, sl, r3
 800366e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003672:	464b      	mov	r3, r9
 8003674:	eb4b 0303 	adc.w	r3, fp, r3
 8003678:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800367c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003688:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800368c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003690:	460b      	mov	r3, r1
 8003692:	18db      	adds	r3, r3, r3
 8003694:	643b      	str	r3, [r7, #64]	; 0x40
 8003696:	4613      	mov	r3, r2
 8003698:	eb42 0303 	adc.w	r3, r2, r3
 800369c:	647b      	str	r3, [r7, #68]	; 0x44
 800369e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80036a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80036a6:	f7fd fa7f 	bl	8000ba8 <__aeabi_uldivmod>
 80036aa:	4602      	mov	r2, r0
 80036ac:	460b      	mov	r3, r1
 80036ae:	4611      	mov	r1, r2
 80036b0:	4b3b      	ldr	r3, [pc, #236]	; (80037a0 <UART_SetConfig+0x2d4>)
 80036b2:	fba3 2301 	umull	r2, r3, r3, r1
 80036b6:	095b      	lsrs	r3, r3, #5
 80036b8:	2264      	movs	r2, #100	; 0x64
 80036ba:	fb02 f303 	mul.w	r3, r2, r3
 80036be:	1acb      	subs	r3, r1, r3
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80036c6:	4b36      	ldr	r3, [pc, #216]	; (80037a0 <UART_SetConfig+0x2d4>)
 80036c8:	fba3 2302 	umull	r2, r3, r3, r2
 80036cc:	095b      	lsrs	r3, r3, #5
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80036d4:	441c      	add	r4, r3
 80036d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036da:	2200      	movs	r2, #0
 80036dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80036e0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80036e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80036e8:	4642      	mov	r2, r8
 80036ea:	464b      	mov	r3, r9
 80036ec:	1891      	adds	r1, r2, r2
 80036ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80036f0:	415b      	adcs	r3, r3
 80036f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80036f8:	4641      	mov	r1, r8
 80036fa:	1851      	adds	r1, r2, r1
 80036fc:	6339      	str	r1, [r7, #48]	; 0x30
 80036fe:	4649      	mov	r1, r9
 8003700:	414b      	adcs	r3, r1
 8003702:	637b      	str	r3, [r7, #52]	; 0x34
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	f04f 0300 	mov.w	r3, #0
 800370c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003710:	4659      	mov	r1, fp
 8003712:	00cb      	lsls	r3, r1, #3
 8003714:	4651      	mov	r1, sl
 8003716:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800371a:	4651      	mov	r1, sl
 800371c:	00ca      	lsls	r2, r1, #3
 800371e:	4610      	mov	r0, r2
 8003720:	4619      	mov	r1, r3
 8003722:	4603      	mov	r3, r0
 8003724:	4642      	mov	r2, r8
 8003726:	189b      	adds	r3, r3, r2
 8003728:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800372c:	464b      	mov	r3, r9
 800372e:	460a      	mov	r2, r1
 8003730:	eb42 0303 	adc.w	r3, r2, r3
 8003734:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003744:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003748:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800374c:	460b      	mov	r3, r1
 800374e:	18db      	adds	r3, r3, r3
 8003750:	62bb      	str	r3, [r7, #40]	; 0x28
 8003752:	4613      	mov	r3, r2
 8003754:	eb42 0303 	adc.w	r3, r2, r3
 8003758:	62fb      	str	r3, [r7, #44]	; 0x2c
 800375a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800375e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003762:	f7fd fa21 	bl	8000ba8 <__aeabi_uldivmod>
 8003766:	4602      	mov	r2, r0
 8003768:	460b      	mov	r3, r1
 800376a:	4b0d      	ldr	r3, [pc, #52]	; (80037a0 <UART_SetConfig+0x2d4>)
 800376c:	fba3 1302 	umull	r1, r3, r3, r2
 8003770:	095b      	lsrs	r3, r3, #5
 8003772:	2164      	movs	r1, #100	; 0x64
 8003774:	fb01 f303 	mul.w	r3, r1, r3
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	3332      	adds	r3, #50	; 0x32
 800377e:	4a08      	ldr	r2, [pc, #32]	; (80037a0 <UART_SetConfig+0x2d4>)
 8003780:	fba2 2303 	umull	r2, r3, r2, r3
 8003784:	095b      	lsrs	r3, r3, #5
 8003786:	f003 0207 	and.w	r2, r3, #7
 800378a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4422      	add	r2, r4
 8003792:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003794:	e105      	b.n	80039a2 <UART_SetConfig+0x4d6>
 8003796:	bf00      	nop
 8003798:	40011000 	.word	0x40011000
 800379c:	40011400 	.word	0x40011400
 80037a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037a8:	2200      	movs	r2, #0
 80037aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80037ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80037b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80037b6:	4642      	mov	r2, r8
 80037b8:	464b      	mov	r3, r9
 80037ba:	1891      	adds	r1, r2, r2
 80037bc:	6239      	str	r1, [r7, #32]
 80037be:	415b      	adcs	r3, r3
 80037c0:	627b      	str	r3, [r7, #36]	; 0x24
 80037c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80037c6:	4641      	mov	r1, r8
 80037c8:	1854      	adds	r4, r2, r1
 80037ca:	4649      	mov	r1, r9
 80037cc:	eb43 0501 	adc.w	r5, r3, r1
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	00eb      	lsls	r3, r5, #3
 80037da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037de:	00e2      	lsls	r2, r4, #3
 80037e0:	4614      	mov	r4, r2
 80037e2:	461d      	mov	r5, r3
 80037e4:	4643      	mov	r3, r8
 80037e6:	18e3      	adds	r3, r4, r3
 80037e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80037ec:	464b      	mov	r3, r9
 80037ee:	eb45 0303 	adc.w	r3, r5, r3
 80037f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80037f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003802:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	f04f 0300 	mov.w	r3, #0
 800380e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003812:	4629      	mov	r1, r5
 8003814:	008b      	lsls	r3, r1, #2
 8003816:	4621      	mov	r1, r4
 8003818:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800381c:	4621      	mov	r1, r4
 800381e:	008a      	lsls	r2, r1, #2
 8003820:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003824:	f7fd f9c0 	bl	8000ba8 <__aeabi_uldivmod>
 8003828:	4602      	mov	r2, r0
 800382a:	460b      	mov	r3, r1
 800382c:	4b60      	ldr	r3, [pc, #384]	; (80039b0 <UART_SetConfig+0x4e4>)
 800382e:	fba3 2302 	umull	r2, r3, r3, r2
 8003832:	095b      	lsrs	r3, r3, #5
 8003834:	011c      	lsls	r4, r3, #4
 8003836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800383a:	2200      	movs	r2, #0
 800383c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003840:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003844:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003848:	4642      	mov	r2, r8
 800384a:	464b      	mov	r3, r9
 800384c:	1891      	adds	r1, r2, r2
 800384e:	61b9      	str	r1, [r7, #24]
 8003850:	415b      	adcs	r3, r3
 8003852:	61fb      	str	r3, [r7, #28]
 8003854:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003858:	4641      	mov	r1, r8
 800385a:	1851      	adds	r1, r2, r1
 800385c:	6139      	str	r1, [r7, #16]
 800385e:	4649      	mov	r1, r9
 8003860:	414b      	adcs	r3, r1
 8003862:	617b      	str	r3, [r7, #20]
 8003864:	f04f 0200 	mov.w	r2, #0
 8003868:	f04f 0300 	mov.w	r3, #0
 800386c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003870:	4659      	mov	r1, fp
 8003872:	00cb      	lsls	r3, r1, #3
 8003874:	4651      	mov	r1, sl
 8003876:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800387a:	4651      	mov	r1, sl
 800387c:	00ca      	lsls	r2, r1, #3
 800387e:	4610      	mov	r0, r2
 8003880:	4619      	mov	r1, r3
 8003882:	4603      	mov	r3, r0
 8003884:	4642      	mov	r2, r8
 8003886:	189b      	adds	r3, r3, r2
 8003888:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800388c:	464b      	mov	r3, r9
 800388e:	460a      	mov	r2, r1
 8003890:	eb42 0303 	adc.w	r3, r2, r3
 8003894:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80038a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	f04f 0300 	mov.w	r3, #0
 80038ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80038b0:	4649      	mov	r1, r9
 80038b2:	008b      	lsls	r3, r1, #2
 80038b4:	4641      	mov	r1, r8
 80038b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038ba:	4641      	mov	r1, r8
 80038bc:	008a      	lsls	r2, r1, #2
 80038be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80038c2:	f7fd f971 	bl	8000ba8 <__aeabi_uldivmod>
 80038c6:	4602      	mov	r2, r0
 80038c8:	460b      	mov	r3, r1
 80038ca:	4b39      	ldr	r3, [pc, #228]	; (80039b0 <UART_SetConfig+0x4e4>)
 80038cc:	fba3 1302 	umull	r1, r3, r3, r2
 80038d0:	095b      	lsrs	r3, r3, #5
 80038d2:	2164      	movs	r1, #100	; 0x64
 80038d4:	fb01 f303 	mul.w	r3, r1, r3
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	3332      	adds	r3, #50	; 0x32
 80038de:	4a34      	ldr	r2, [pc, #208]	; (80039b0 <UART_SetConfig+0x4e4>)
 80038e0:	fba2 2303 	umull	r2, r3, r2, r3
 80038e4:	095b      	lsrs	r3, r3, #5
 80038e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038ea:	441c      	add	r4, r3
 80038ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038f0:	2200      	movs	r2, #0
 80038f2:	673b      	str	r3, [r7, #112]	; 0x70
 80038f4:	677a      	str	r2, [r7, #116]	; 0x74
 80038f6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80038fa:	4642      	mov	r2, r8
 80038fc:	464b      	mov	r3, r9
 80038fe:	1891      	adds	r1, r2, r2
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	415b      	adcs	r3, r3
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800390a:	4641      	mov	r1, r8
 800390c:	1851      	adds	r1, r2, r1
 800390e:	6039      	str	r1, [r7, #0]
 8003910:	4649      	mov	r1, r9
 8003912:	414b      	adcs	r3, r1
 8003914:	607b      	str	r3, [r7, #4]
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003922:	4659      	mov	r1, fp
 8003924:	00cb      	lsls	r3, r1, #3
 8003926:	4651      	mov	r1, sl
 8003928:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800392c:	4651      	mov	r1, sl
 800392e:	00ca      	lsls	r2, r1, #3
 8003930:	4610      	mov	r0, r2
 8003932:	4619      	mov	r1, r3
 8003934:	4603      	mov	r3, r0
 8003936:	4642      	mov	r2, r8
 8003938:	189b      	adds	r3, r3, r2
 800393a:	66bb      	str	r3, [r7, #104]	; 0x68
 800393c:	464b      	mov	r3, r9
 800393e:	460a      	mov	r2, r1
 8003940:	eb42 0303 	adc.w	r3, r2, r3
 8003944:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	663b      	str	r3, [r7, #96]	; 0x60
 8003950:	667a      	str	r2, [r7, #100]	; 0x64
 8003952:	f04f 0200 	mov.w	r2, #0
 8003956:	f04f 0300 	mov.w	r3, #0
 800395a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800395e:	4649      	mov	r1, r9
 8003960:	008b      	lsls	r3, r1, #2
 8003962:	4641      	mov	r1, r8
 8003964:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003968:	4641      	mov	r1, r8
 800396a:	008a      	lsls	r2, r1, #2
 800396c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003970:	f7fd f91a 	bl	8000ba8 <__aeabi_uldivmod>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	4b0d      	ldr	r3, [pc, #52]	; (80039b0 <UART_SetConfig+0x4e4>)
 800397a:	fba3 1302 	umull	r1, r3, r3, r2
 800397e:	095b      	lsrs	r3, r3, #5
 8003980:	2164      	movs	r1, #100	; 0x64
 8003982:	fb01 f303 	mul.w	r3, r1, r3
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	3332      	adds	r3, #50	; 0x32
 800398c:	4a08      	ldr	r2, [pc, #32]	; (80039b0 <UART_SetConfig+0x4e4>)
 800398e:	fba2 2303 	umull	r2, r3, r2, r3
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	f003 020f 	and.w	r2, r3, #15
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4422      	add	r2, r4
 80039a0:	609a      	str	r2, [r3, #8]
}
 80039a2:	bf00      	nop
 80039a4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80039a8:	46bd      	mov	sp, r7
 80039aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039ae:	bf00      	nop
 80039b0:	51eb851f 	.word	0x51eb851f

080039b4 <__errno>:
 80039b4:	4b01      	ldr	r3, [pc, #4]	; (80039bc <__errno+0x8>)
 80039b6:	6818      	ldr	r0, [r3, #0]
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	20000024 	.word	0x20000024

080039c0 <__libc_init_array>:
 80039c0:	b570      	push	{r4, r5, r6, lr}
 80039c2:	4d0d      	ldr	r5, [pc, #52]	; (80039f8 <__libc_init_array+0x38>)
 80039c4:	4c0d      	ldr	r4, [pc, #52]	; (80039fc <__libc_init_array+0x3c>)
 80039c6:	1b64      	subs	r4, r4, r5
 80039c8:	10a4      	asrs	r4, r4, #2
 80039ca:	2600      	movs	r6, #0
 80039cc:	42a6      	cmp	r6, r4
 80039ce:	d109      	bne.n	80039e4 <__libc_init_array+0x24>
 80039d0:	4d0b      	ldr	r5, [pc, #44]	; (8003a00 <__libc_init_array+0x40>)
 80039d2:	4c0c      	ldr	r4, [pc, #48]	; (8003a04 <__libc_init_array+0x44>)
 80039d4:	f002 fd38 	bl	8006448 <_init>
 80039d8:	1b64      	subs	r4, r4, r5
 80039da:	10a4      	asrs	r4, r4, #2
 80039dc:	2600      	movs	r6, #0
 80039de:	42a6      	cmp	r6, r4
 80039e0:	d105      	bne.n	80039ee <__libc_init_array+0x2e>
 80039e2:	bd70      	pop	{r4, r5, r6, pc}
 80039e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80039e8:	4798      	blx	r3
 80039ea:	3601      	adds	r6, #1
 80039ec:	e7ee      	b.n	80039cc <__libc_init_array+0xc>
 80039ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f2:	4798      	blx	r3
 80039f4:	3601      	adds	r6, #1
 80039f6:	e7f2      	b.n	80039de <__libc_init_array+0x1e>
 80039f8:	08006864 	.word	0x08006864
 80039fc:	08006864 	.word	0x08006864
 8003a00:	08006864 	.word	0x08006864
 8003a04:	08006868 	.word	0x08006868

08003a08 <memset>:
 8003a08:	4402      	add	r2, r0
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d100      	bne.n	8003a12 <memset+0xa>
 8003a10:	4770      	bx	lr
 8003a12:	f803 1b01 	strb.w	r1, [r3], #1
 8003a16:	e7f9      	b.n	8003a0c <memset+0x4>

08003a18 <__cvt>:
 8003a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a1c:	ec55 4b10 	vmov	r4, r5, d0
 8003a20:	2d00      	cmp	r5, #0
 8003a22:	460e      	mov	r6, r1
 8003a24:	4619      	mov	r1, r3
 8003a26:	462b      	mov	r3, r5
 8003a28:	bfbb      	ittet	lt
 8003a2a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003a2e:	461d      	movlt	r5, r3
 8003a30:	2300      	movge	r3, #0
 8003a32:	232d      	movlt	r3, #45	; 0x2d
 8003a34:	700b      	strb	r3, [r1, #0]
 8003a36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a38:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003a3c:	4691      	mov	r9, r2
 8003a3e:	f023 0820 	bic.w	r8, r3, #32
 8003a42:	bfbc      	itt	lt
 8003a44:	4622      	movlt	r2, r4
 8003a46:	4614      	movlt	r4, r2
 8003a48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a4c:	d005      	beq.n	8003a5a <__cvt+0x42>
 8003a4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003a52:	d100      	bne.n	8003a56 <__cvt+0x3e>
 8003a54:	3601      	adds	r6, #1
 8003a56:	2102      	movs	r1, #2
 8003a58:	e000      	b.n	8003a5c <__cvt+0x44>
 8003a5a:	2103      	movs	r1, #3
 8003a5c:	ab03      	add	r3, sp, #12
 8003a5e:	9301      	str	r3, [sp, #4]
 8003a60:	ab02      	add	r3, sp, #8
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	ec45 4b10 	vmov	d0, r4, r5
 8003a68:	4653      	mov	r3, sl
 8003a6a:	4632      	mov	r2, r6
 8003a6c:	f000 fccc 	bl	8004408 <_dtoa_r>
 8003a70:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a74:	4607      	mov	r7, r0
 8003a76:	d102      	bne.n	8003a7e <__cvt+0x66>
 8003a78:	f019 0f01 	tst.w	r9, #1
 8003a7c:	d022      	beq.n	8003ac4 <__cvt+0xac>
 8003a7e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a82:	eb07 0906 	add.w	r9, r7, r6
 8003a86:	d110      	bne.n	8003aaa <__cvt+0x92>
 8003a88:	783b      	ldrb	r3, [r7, #0]
 8003a8a:	2b30      	cmp	r3, #48	; 0x30
 8003a8c:	d10a      	bne.n	8003aa4 <__cvt+0x8c>
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2300      	movs	r3, #0
 8003a92:	4620      	mov	r0, r4
 8003a94:	4629      	mov	r1, r5
 8003a96:	f7fd f817 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a9a:	b918      	cbnz	r0, 8003aa4 <__cvt+0x8c>
 8003a9c:	f1c6 0601 	rsb	r6, r6, #1
 8003aa0:	f8ca 6000 	str.w	r6, [sl]
 8003aa4:	f8da 3000 	ldr.w	r3, [sl]
 8003aa8:	4499      	add	r9, r3
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2300      	movs	r3, #0
 8003aae:	4620      	mov	r0, r4
 8003ab0:	4629      	mov	r1, r5
 8003ab2:	f7fd f809 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ab6:	b108      	cbz	r0, 8003abc <__cvt+0xa4>
 8003ab8:	f8cd 900c 	str.w	r9, [sp, #12]
 8003abc:	2230      	movs	r2, #48	; 0x30
 8003abe:	9b03      	ldr	r3, [sp, #12]
 8003ac0:	454b      	cmp	r3, r9
 8003ac2:	d307      	bcc.n	8003ad4 <__cvt+0xbc>
 8003ac4:	9b03      	ldr	r3, [sp, #12]
 8003ac6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ac8:	1bdb      	subs	r3, r3, r7
 8003aca:	4638      	mov	r0, r7
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	b004      	add	sp, #16
 8003ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad4:	1c59      	adds	r1, r3, #1
 8003ad6:	9103      	str	r1, [sp, #12]
 8003ad8:	701a      	strb	r2, [r3, #0]
 8003ada:	e7f0      	b.n	8003abe <__cvt+0xa6>

08003adc <__exponent>:
 8003adc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2900      	cmp	r1, #0
 8003ae2:	bfb8      	it	lt
 8003ae4:	4249      	neglt	r1, r1
 8003ae6:	f803 2b02 	strb.w	r2, [r3], #2
 8003aea:	bfb4      	ite	lt
 8003aec:	222d      	movlt	r2, #45	; 0x2d
 8003aee:	222b      	movge	r2, #43	; 0x2b
 8003af0:	2909      	cmp	r1, #9
 8003af2:	7042      	strb	r2, [r0, #1]
 8003af4:	dd2a      	ble.n	8003b4c <__exponent+0x70>
 8003af6:	f10d 0407 	add.w	r4, sp, #7
 8003afa:	46a4      	mov	ip, r4
 8003afc:	270a      	movs	r7, #10
 8003afe:	46a6      	mov	lr, r4
 8003b00:	460a      	mov	r2, r1
 8003b02:	fb91 f6f7 	sdiv	r6, r1, r7
 8003b06:	fb07 1516 	mls	r5, r7, r6, r1
 8003b0a:	3530      	adds	r5, #48	; 0x30
 8003b0c:	2a63      	cmp	r2, #99	; 0x63
 8003b0e:	f104 34ff 	add.w	r4, r4, #4294967295
 8003b12:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003b16:	4631      	mov	r1, r6
 8003b18:	dcf1      	bgt.n	8003afe <__exponent+0x22>
 8003b1a:	3130      	adds	r1, #48	; 0x30
 8003b1c:	f1ae 0502 	sub.w	r5, lr, #2
 8003b20:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003b24:	1c44      	adds	r4, r0, #1
 8003b26:	4629      	mov	r1, r5
 8003b28:	4561      	cmp	r1, ip
 8003b2a:	d30a      	bcc.n	8003b42 <__exponent+0x66>
 8003b2c:	f10d 0209 	add.w	r2, sp, #9
 8003b30:	eba2 020e 	sub.w	r2, r2, lr
 8003b34:	4565      	cmp	r5, ip
 8003b36:	bf88      	it	hi
 8003b38:	2200      	movhi	r2, #0
 8003b3a:	4413      	add	r3, r2
 8003b3c:	1a18      	subs	r0, r3, r0
 8003b3e:	b003      	add	sp, #12
 8003b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b46:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003b4a:	e7ed      	b.n	8003b28 <__exponent+0x4c>
 8003b4c:	2330      	movs	r3, #48	; 0x30
 8003b4e:	3130      	adds	r1, #48	; 0x30
 8003b50:	7083      	strb	r3, [r0, #2]
 8003b52:	70c1      	strb	r1, [r0, #3]
 8003b54:	1d03      	adds	r3, r0, #4
 8003b56:	e7f1      	b.n	8003b3c <__exponent+0x60>

08003b58 <_printf_float>:
 8003b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b5c:	ed2d 8b02 	vpush	{d8}
 8003b60:	b08d      	sub	sp, #52	; 0x34
 8003b62:	460c      	mov	r4, r1
 8003b64:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003b68:	4616      	mov	r6, r2
 8003b6a:	461f      	mov	r7, r3
 8003b6c:	4605      	mov	r5, r0
 8003b6e:	f001 fa39 	bl	8004fe4 <_localeconv_r>
 8003b72:	f8d0 a000 	ldr.w	sl, [r0]
 8003b76:	4650      	mov	r0, sl
 8003b78:	f7fc fb2a 	bl	80001d0 <strlen>
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	9305      	str	r3, [sp, #20]
 8003b84:	f8d8 3000 	ldr.w	r3, [r8]
 8003b88:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003b8c:	3307      	adds	r3, #7
 8003b8e:	f023 0307 	bic.w	r3, r3, #7
 8003b92:	f103 0208 	add.w	r2, r3, #8
 8003b96:	f8c8 2000 	str.w	r2, [r8]
 8003b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003ba2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003ba6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003baa:	9307      	str	r3, [sp, #28]
 8003bac:	f8cd 8018 	str.w	r8, [sp, #24]
 8003bb0:	ee08 0a10 	vmov	s16, r0
 8003bb4:	4b9f      	ldr	r3, [pc, #636]	; (8003e34 <_printf_float+0x2dc>)
 8003bb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003bba:	f04f 32ff 	mov.w	r2, #4294967295
 8003bbe:	f7fc ffb5 	bl	8000b2c <__aeabi_dcmpun>
 8003bc2:	bb88      	cbnz	r0, 8003c28 <_printf_float+0xd0>
 8003bc4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003bc8:	4b9a      	ldr	r3, [pc, #616]	; (8003e34 <_printf_float+0x2dc>)
 8003bca:	f04f 32ff 	mov.w	r2, #4294967295
 8003bce:	f7fc ff8f 	bl	8000af0 <__aeabi_dcmple>
 8003bd2:	bb48      	cbnz	r0, 8003c28 <_printf_float+0xd0>
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	4640      	mov	r0, r8
 8003bda:	4649      	mov	r1, r9
 8003bdc:	f7fc ff7e 	bl	8000adc <__aeabi_dcmplt>
 8003be0:	b110      	cbz	r0, 8003be8 <_printf_float+0x90>
 8003be2:	232d      	movs	r3, #45	; 0x2d
 8003be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003be8:	4b93      	ldr	r3, [pc, #588]	; (8003e38 <_printf_float+0x2e0>)
 8003bea:	4894      	ldr	r0, [pc, #592]	; (8003e3c <_printf_float+0x2e4>)
 8003bec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003bf0:	bf94      	ite	ls
 8003bf2:	4698      	movls	r8, r3
 8003bf4:	4680      	movhi	r8, r0
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	6123      	str	r3, [r4, #16]
 8003bfa:	9b05      	ldr	r3, [sp, #20]
 8003bfc:	f023 0204 	bic.w	r2, r3, #4
 8003c00:	6022      	str	r2, [r4, #0]
 8003c02:	f04f 0900 	mov.w	r9, #0
 8003c06:	9700      	str	r7, [sp, #0]
 8003c08:	4633      	mov	r3, r6
 8003c0a:	aa0b      	add	r2, sp, #44	; 0x2c
 8003c0c:	4621      	mov	r1, r4
 8003c0e:	4628      	mov	r0, r5
 8003c10:	f000 f9d8 	bl	8003fc4 <_printf_common>
 8003c14:	3001      	adds	r0, #1
 8003c16:	f040 8090 	bne.w	8003d3a <_printf_float+0x1e2>
 8003c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003c1e:	b00d      	add	sp, #52	; 0x34
 8003c20:	ecbd 8b02 	vpop	{d8}
 8003c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c28:	4642      	mov	r2, r8
 8003c2a:	464b      	mov	r3, r9
 8003c2c:	4640      	mov	r0, r8
 8003c2e:	4649      	mov	r1, r9
 8003c30:	f7fc ff7c 	bl	8000b2c <__aeabi_dcmpun>
 8003c34:	b140      	cbz	r0, 8003c48 <_printf_float+0xf0>
 8003c36:	464b      	mov	r3, r9
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	bfbc      	itt	lt
 8003c3c:	232d      	movlt	r3, #45	; 0x2d
 8003c3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003c42:	487f      	ldr	r0, [pc, #508]	; (8003e40 <_printf_float+0x2e8>)
 8003c44:	4b7f      	ldr	r3, [pc, #508]	; (8003e44 <_printf_float+0x2ec>)
 8003c46:	e7d1      	b.n	8003bec <_printf_float+0x94>
 8003c48:	6863      	ldr	r3, [r4, #4]
 8003c4a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003c4e:	9206      	str	r2, [sp, #24]
 8003c50:	1c5a      	adds	r2, r3, #1
 8003c52:	d13f      	bne.n	8003cd4 <_printf_float+0x17c>
 8003c54:	2306      	movs	r3, #6
 8003c56:	6063      	str	r3, [r4, #4]
 8003c58:	9b05      	ldr	r3, [sp, #20]
 8003c5a:	6861      	ldr	r1, [r4, #4]
 8003c5c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003c60:	2300      	movs	r3, #0
 8003c62:	9303      	str	r3, [sp, #12]
 8003c64:	ab0a      	add	r3, sp, #40	; 0x28
 8003c66:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003c6a:	ab09      	add	r3, sp, #36	; 0x24
 8003c6c:	ec49 8b10 	vmov	d0, r8, r9
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	6022      	str	r2, [r4, #0]
 8003c74:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003c78:	4628      	mov	r0, r5
 8003c7a:	f7ff fecd 	bl	8003a18 <__cvt>
 8003c7e:	9b06      	ldr	r3, [sp, #24]
 8003c80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003c82:	2b47      	cmp	r3, #71	; 0x47
 8003c84:	4680      	mov	r8, r0
 8003c86:	d108      	bne.n	8003c9a <_printf_float+0x142>
 8003c88:	1cc8      	adds	r0, r1, #3
 8003c8a:	db02      	blt.n	8003c92 <_printf_float+0x13a>
 8003c8c:	6863      	ldr	r3, [r4, #4]
 8003c8e:	4299      	cmp	r1, r3
 8003c90:	dd41      	ble.n	8003d16 <_printf_float+0x1be>
 8003c92:	f1ab 0b02 	sub.w	fp, fp, #2
 8003c96:	fa5f fb8b 	uxtb.w	fp, fp
 8003c9a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003c9e:	d820      	bhi.n	8003ce2 <_printf_float+0x18a>
 8003ca0:	3901      	subs	r1, #1
 8003ca2:	465a      	mov	r2, fp
 8003ca4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003ca8:	9109      	str	r1, [sp, #36]	; 0x24
 8003caa:	f7ff ff17 	bl	8003adc <__exponent>
 8003cae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003cb0:	1813      	adds	r3, r2, r0
 8003cb2:	2a01      	cmp	r2, #1
 8003cb4:	4681      	mov	r9, r0
 8003cb6:	6123      	str	r3, [r4, #16]
 8003cb8:	dc02      	bgt.n	8003cc0 <_printf_float+0x168>
 8003cba:	6822      	ldr	r2, [r4, #0]
 8003cbc:	07d2      	lsls	r2, r2, #31
 8003cbe:	d501      	bpl.n	8003cc4 <_printf_float+0x16c>
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	6123      	str	r3, [r4, #16]
 8003cc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d09c      	beq.n	8003c06 <_printf_float+0xae>
 8003ccc:	232d      	movs	r3, #45	; 0x2d
 8003cce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cd2:	e798      	b.n	8003c06 <_printf_float+0xae>
 8003cd4:	9a06      	ldr	r2, [sp, #24]
 8003cd6:	2a47      	cmp	r2, #71	; 0x47
 8003cd8:	d1be      	bne.n	8003c58 <_printf_float+0x100>
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1bc      	bne.n	8003c58 <_printf_float+0x100>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e7b9      	b.n	8003c56 <_printf_float+0xfe>
 8003ce2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003ce6:	d118      	bne.n	8003d1a <_printf_float+0x1c2>
 8003ce8:	2900      	cmp	r1, #0
 8003cea:	6863      	ldr	r3, [r4, #4]
 8003cec:	dd0b      	ble.n	8003d06 <_printf_float+0x1ae>
 8003cee:	6121      	str	r1, [r4, #16]
 8003cf0:	b913      	cbnz	r3, 8003cf8 <_printf_float+0x1a0>
 8003cf2:	6822      	ldr	r2, [r4, #0]
 8003cf4:	07d0      	lsls	r0, r2, #31
 8003cf6:	d502      	bpl.n	8003cfe <_printf_float+0x1a6>
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	440b      	add	r3, r1
 8003cfc:	6123      	str	r3, [r4, #16]
 8003cfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8003d00:	f04f 0900 	mov.w	r9, #0
 8003d04:	e7de      	b.n	8003cc4 <_printf_float+0x16c>
 8003d06:	b913      	cbnz	r3, 8003d0e <_printf_float+0x1b6>
 8003d08:	6822      	ldr	r2, [r4, #0]
 8003d0a:	07d2      	lsls	r2, r2, #31
 8003d0c:	d501      	bpl.n	8003d12 <_printf_float+0x1ba>
 8003d0e:	3302      	adds	r3, #2
 8003d10:	e7f4      	b.n	8003cfc <_printf_float+0x1a4>
 8003d12:	2301      	movs	r3, #1
 8003d14:	e7f2      	b.n	8003cfc <_printf_float+0x1a4>
 8003d16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d1c:	4299      	cmp	r1, r3
 8003d1e:	db05      	blt.n	8003d2c <_printf_float+0x1d4>
 8003d20:	6823      	ldr	r3, [r4, #0]
 8003d22:	6121      	str	r1, [r4, #16]
 8003d24:	07d8      	lsls	r0, r3, #31
 8003d26:	d5ea      	bpl.n	8003cfe <_printf_float+0x1a6>
 8003d28:	1c4b      	adds	r3, r1, #1
 8003d2a:	e7e7      	b.n	8003cfc <_printf_float+0x1a4>
 8003d2c:	2900      	cmp	r1, #0
 8003d2e:	bfd4      	ite	le
 8003d30:	f1c1 0202 	rsble	r2, r1, #2
 8003d34:	2201      	movgt	r2, #1
 8003d36:	4413      	add	r3, r2
 8003d38:	e7e0      	b.n	8003cfc <_printf_float+0x1a4>
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	055a      	lsls	r2, r3, #21
 8003d3e:	d407      	bmi.n	8003d50 <_printf_float+0x1f8>
 8003d40:	6923      	ldr	r3, [r4, #16]
 8003d42:	4642      	mov	r2, r8
 8003d44:	4631      	mov	r1, r6
 8003d46:	4628      	mov	r0, r5
 8003d48:	47b8      	blx	r7
 8003d4a:	3001      	adds	r0, #1
 8003d4c:	d12c      	bne.n	8003da8 <_printf_float+0x250>
 8003d4e:	e764      	b.n	8003c1a <_printf_float+0xc2>
 8003d50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003d54:	f240 80e0 	bls.w	8003f18 <_printf_float+0x3c0>
 8003d58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	2300      	movs	r3, #0
 8003d60:	f7fc feb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8003d64:	2800      	cmp	r0, #0
 8003d66:	d034      	beq.n	8003dd2 <_printf_float+0x27a>
 8003d68:	4a37      	ldr	r2, [pc, #220]	; (8003e48 <_printf_float+0x2f0>)
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	4631      	mov	r1, r6
 8003d6e:	4628      	mov	r0, r5
 8003d70:	47b8      	blx	r7
 8003d72:	3001      	adds	r0, #1
 8003d74:	f43f af51 	beq.w	8003c1a <_printf_float+0xc2>
 8003d78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	db02      	blt.n	8003d86 <_printf_float+0x22e>
 8003d80:	6823      	ldr	r3, [r4, #0]
 8003d82:	07d8      	lsls	r0, r3, #31
 8003d84:	d510      	bpl.n	8003da8 <_printf_float+0x250>
 8003d86:	ee18 3a10 	vmov	r3, s16
 8003d8a:	4652      	mov	r2, sl
 8003d8c:	4631      	mov	r1, r6
 8003d8e:	4628      	mov	r0, r5
 8003d90:	47b8      	blx	r7
 8003d92:	3001      	adds	r0, #1
 8003d94:	f43f af41 	beq.w	8003c1a <_printf_float+0xc2>
 8003d98:	f04f 0800 	mov.w	r8, #0
 8003d9c:	f104 091a 	add.w	r9, r4, #26
 8003da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003da2:	3b01      	subs	r3, #1
 8003da4:	4543      	cmp	r3, r8
 8003da6:	dc09      	bgt.n	8003dbc <_printf_float+0x264>
 8003da8:	6823      	ldr	r3, [r4, #0]
 8003daa:	079b      	lsls	r3, r3, #30
 8003dac:	f100 8105 	bmi.w	8003fba <_printf_float+0x462>
 8003db0:	68e0      	ldr	r0, [r4, #12]
 8003db2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003db4:	4298      	cmp	r0, r3
 8003db6:	bfb8      	it	lt
 8003db8:	4618      	movlt	r0, r3
 8003dba:	e730      	b.n	8003c1e <_printf_float+0xc6>
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	464a      	mov	r2, r9
 8003dc0:	4631      	mov	r1, r6
 8003dc2:	4628      	mov	r0, r5
 8003dc4:	47b8      	blx	r7
 8003dc6:	3001      	adds	r0, #1
 8003dc8:	f43f af27 	beq.w	8003c1a <_printf_float+0xc2>
 8003dcc:	f108 0801 	add.w	r8, r8, #1
 8003dd0:	e7e6      	b.n	8003da0 <_printf_float+0x248>
 8003dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	dc39      	bgt.n	8003e4c <_printf_float+0x2f4>
 8003dd8:	4a1b      	ldr	r2, [pc, #108]	; (8003e48 <_printf_float+0x2f0>)
 8003dda:	2301      	movs	r3, #1
 8003ddc:	4631      	mov	r1, r6
 8003dde:	4628      	mov	r0, r5
 8003de0:	47b8      	blx	r7
 8003de2:	3001      	adds	r0, #1
 8003de4:	f43f af19 	beq.w	8003c1a <_printf_float+0xc2>
 8003de8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003dec:	4313      	orrs	r3, r2
 8003dee:	d102      	bne.n	8003df6 <_printf_float+0x29e>
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	07d9      	lsls	r1, r3, #31
 8003df4:	d5d8      	bpl.n	8003da8 <_printf_float+0x250>
 8003df6:	ee18 3a10 	vmov	r3, s16
 8003dfa:	4652      	mov	r2, sl
 8003dfc:	4631      	mov	r1, r6
 8003dfe:	4628      	mov	r0, r5
 8003e00:	47b8      	blx	r7
 8003e02:	3001      	adds	r0, #1
 8003e04:	f43f af09 	beq.w	8003c1a <_printf_float+0xc2>
 8003e08:	f04f 0900 	mov.w	r9, #0
 8003e0c:	f104 0a1a 	add.w	sl, r4, #26
 8003e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e12:	425b      	negs	r3, r3
 8003e14:	454b      	cmp	r3, r9
 8003e16:	dc01      	bgt.n	8003e1c <_printf_float+0x2c4>
 8003e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e1a:	e792      	b.n	8003d42 <_printf_float+0x1ea>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	4652      	mov	r2, sl
 8003e20:	4631      	mov	r1, r6
 8003e22:	4628      	mov	r0, r5
 8003e24:	47b8      	blx	r7
 8003e26:	3001      	adds	r0, #1
 8003e28:	f43f aef7 	beq.w	8003c1a <_printf_float+0xc2>
 8003e2c:	f109 0901 	add.w	r9, r9, #1
 8003e30:	e7ee      	b.n	8003e10 <_printf_float+0x2b8>
 8003e32:	bf00      	nop
 8003e34:	7fefffff 	.word	0x7fefffff
 8003e38:	08006484 	.word	0x08006484
 8003e3c:	08006488 	.word	0x08006488
 8003e40:	08006490 	.word	0x08006490
 8003e44:	0800648c 	.word	0x0800648c
 8003e48:	08006494 	.word	0x08006494
 8003e4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e50:	429a      	cmp	r2, r3
 8003e52:	bfa8      	it	ge
 8003e54:	461a      	movge	r2, r3
 8003e56:	2a00      	cmp	r2, #0
 8003e58:	4691      	mov	r9, r2
 8003e5a:	dc37      	bgt.n	8003ecc <_printf_float+0x374>
 8003e5c:	f04f 0b00 	mov.w	fp, #0
 8003e60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e64:	f104 021a 	add.w	r2, r4, #26
 8003e68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e6a:	9305      	str	r3, [sp, #20]
 8003e6c:	eba3 0309 	sub.w	r3, r3, r9
 8003e70:	455b      	cmp	r3, fp
 8003e72:	dc33      	bgt.n	8003edc <_printf_float+0x384>
 8003e74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	db3b      	blt.n	8003ef4 <_printf_float+0x39c>
 8003e7c:	6823      	ldr	r3, [r4, #0]
 8003e7e:	07da      	lsls	r2, r3, #31
 8003e80:	d438      	bmi.n	8003ef4 <_printf_float+0x39c>
 8003e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e84:	9a05      	ldr	r2, [sp, #20]
 8003e86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003e88:	1a9a      	subs	r2, r3, r2
 8003e8a:	eba3 0901 	sub.w	r9, r3, r1
 8003e8e:	4591      	cmp	r9, r2
 8003e90:	bfa8      	it	ge
 8003e92:	4691      	movge	r9, r2
 8003e94:	f1b9 0f00 	cmp.w	r9, #0
 8003e98:	dc35      	bgt.n	8003f06 <_printf_float+0x3ae>
 8003e9a:	f04f 0800 	mov.w	r8, #0
 8003e9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ea2:	f104 0a1a 	add.w	sl, r4, #26
 8003ea6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003eaa:	1a9b      	subs	r3, r3, r2
 8003eac:	eba3 0309 	sub.w	r3, r3, r9
 8003eb0:	4543      	cmp	r3, r8
 8003eb2:	f77f af79 	ble.w	8003da8 <_printf_float+0x250>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	4652      	mov	r2, sl
 8003eba:	4631      	mov	r1, r6
 8003ebc:	4628      	mov	r0, r5
 8003ebe:	47b8      	blx	r7
 8003ec0:	3001      	adds	r0, #1
 8003ec2:	f43f aeaa 	beq.w	8003c1a <_printf_float+0xc2>
 8003ec6:	f108 0801 	add.w	r8, r8, #1
 8003eca:	e7ec      	b.n	8003ea6 <_printf_float+0x34e>
 8003ecc:	4613      	mov	r3, r2
 8003ece:	4631      	mov	r1, r6
 8003ed0:	4642      	mov	r2, r8
 8003ed2:	4628      	mov	r0, r5
 8003ed4:	47b8      	blx	r7
 8003ed6:	3001      	adds	r0, #1
 8003ed8:	d1c0      	bne.n	8003e5c <_printf_float+0x304>
 8003eda:	e69e      	b.n	8003c1a <_printf_float+0xc2>
 8003edc:	2301      	movs	r3, #1
 8003ede:	4631      	mov	r1, r6
 8003ee0:	4628      	mov	r0, r5
 8003ee2:	9205      	str	r2, [sp, #20]
 8003ee4:	47b8      	blx	r7
 8003ee6:	3001      	adds	r0, #1
 8003ee8:	f43f ae97 	beq.w	8003c1a <_printf_float+0xc2>
 8003eec:	9a05      	ldr	r2, [sp, #20]
 8003eee:	f10b 0b01 	add.w	fp, fp, #1
 8003ef2:	e7b9      	b.n	8003e68 <_printf_float+0x310>
 8003ef4:	ee18 3a10 	vmov	r3, s16
 8003ef8:	4652      	mov	r2, sl
 8003efa:	4631      	mov	r1, r6
 8003efc:	4628      	mov	r0, r5
 8003efe:	47b8      	blx	r7
 8003f00:	3001      	adds	r0, #1
 8003f02:	d1be      	bne.n	8003e82 <_printf_float+0x32a>
 8003f04:	e689      	b.n	8003c1a <_printf_float+0xc2>
 8003f06:	9a05      	ldr	r2, [sp, #20]
 8003f08:	464b      	mov	r3, r9
 8003f0a:	4442      	add	r2, r8
 8003f0c:	4631      	mov	r1, r6
 8003f0e:	4628      	mov	r0, r5
 8003f10:	47b8      	blx	r7
 8003f12:	3001      	adds	r0, #1
 8003f14:	d1c1      	bne.n	8003e9a <_printf_float+0x342>
 8003f16:	e680      	b.n	8003c1a <_printf_float+0xc2>
 8003f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f1a:	2a01      	cmp	r2, #1
 8003f1c:	dc01      	bgt.n	8003f22 <_printf_float+0x3ca>
 8003f1e:	07db      	lsls	r3, r3, #31
 8003f20:	d538      	bpl.n	8003f94 <_printf_float+0x43c>
 8003f22:	2301      	movs	r3, #1
 8003f24:	4642      	mov	r2, r8
 8003f26:	4631      	mov	r1, r6
 8003f28:	4628      	mov	r0, r5
 8003f2a:	47b8      	blx	r7
 8003f2c:	3001      	adds	r0, #1
 8003f2e:	f43f ae74 	beq.w	8003c1a <_printf_float+0xc2>
 8003f32:	ee18 3a10 	vmov	r3, s16
 8003f36:	4652      	mov	r2, sl
 8003f38:	4631      	mov	r1, r6
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	47b8      	blx	r7
 8003f3e:	3001      	adds	r0, #1
 8003f40:	f43f ae6b 	beq.w	8003c1a <_printf_float+0xc2>
 8003f44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f48:	2200      	movs	r2, #0
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	f7fc fdbc 	bl	8000ac8 <__aeabi_dcmpeq>
 8003f50:	b9d8      	cbnz	r0, 8003f8a <_printf_float+0x432>
 8003f52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f54:	f108 0201 	add.w	r2, r8, #1
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	4631      	mov	r1, r6
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	47b8      	blx	r7
 8003f60:	3001      	adds	r0, #1
 8003f62:	d10e      	bne.n	8003f82 <_printf_float+0x42a>
 8003f64:	e659      	b.n	8003c1a <_printf_float+0xc2>
 8003f66:	2301      	movs	r3, #1
 8003f68:	4652      	mov	r2, sl
 8003f6a:	4631      	mov	r1, r6
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	47b8      	blx	r7
 8003f70:	3001      	adds	r0, #1
 8003f72:	f43f ae52 	beq.w	8003c1a <_printf_float+0xc2>
 8003f76:	f108 0801 	add.w	r8, r8, #1
 8003f7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	4543      	cmp	r3, r8
 8003f80:	dcf1      	bgt.n	8003f66 <_printf_float+0x40e>
 8003f82:	464b      	mov	r3, r9
 8003f84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f88:	e6dc      	b.n	8003d44 <_printf_float+0x1ec>
 8003f8a:	f04f 0800 	mov.w	r8, #0
 8003f8e:	f104 0a1a 	add.w	sl, r4, #26
 8003f92:	e7f2      	b.n	8003f7a <_printf_float+0x422>
 8003f94:	2301      	movs	r3, #1
 8003f96:	4642      	mov	r2, r8
 8003f98:	e7df      	b.n	8003f5a <_printf_float+0x402>
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	464a      	mov	r2, r9
 8003f9e:	4631      	mov	r1, r6
 8003fa0:	4628      	mov	r0, r5
 8003fa2:	47b8      	blx	r7
 8003fa4:	3001      	adds	r0, #1
 8003fa6:	f43f ae38 	beq.w	8003c1a <_printf_float+0xc2>
 8003faa:	f108 0801 	add.w	r8, r8, #1
 8003fae:	68e3      	ldr	r3, [r4, #12]
 8003fb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003fb2:	1a5b      	subs	r3, r3, r1
 8003fb4:	4543      	cmp	r3, r8
 8003fb6:	dcf0      	bgt.n	8003f9a <_printf_float+0x442>
 8003fb8:	e6fa      	b.n	8003db0 <_printf_float+0x258>
 8003fba:	f04f 0800 	mov.w	r8, #0
 8003fbe:	f104 0919 	add.w	r9, r4, #25
 8003fc2:	e7f4      	b.n	8003fae <_printf_float+0x456>

08003fc4 <_printf_common>:
 8003fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc8:	4616      	mov	r6, r2
 8003fca:	4699      	mov	r9, r3
 8003fcc:	688a      	ldr	r2, [r1, #8]
 8003fce:	690b      	ldr	r3, [r1, #16]
 8003fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	bfb8      	it	lt
 8003fd8:	4613      	movlt	r3, r2
 8003fda:	6033      	str	r3, [r6, #0]
 8003fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003fe0:	4607      	mov	r7, r0
 8003fe2:	460c      	mov	r4, r1
 8003fe4:	b10a      	cbz	r2, 8003fea <_printf_common+0x26>
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	6033      	str	r3, [r6, #0]
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	0699      	lsls	r1, r3, #26
 8003fee:	bf42      	ittt	mi
 8003ff0:	6833      	ldrmi	r3, [r6, #0]
 8003ff2:	3302      	addmi	r3, #2
 8003ff4:	6033      	strmi	r3, [r6, #0]
 8003ff6:	6825      	ldr	r5, [r4, #0]
 8003ff8:	f015 0506 	ands.w	r5, r5, #6
 8003ffc:	d106      	bne.n	800400c <_printf_common+0x48>
 8003ffe:	f104 0a19 	add.w	sl, r4, #25
 8004002:	68e3      	ldr	r3, [r4, #12]
 8004004:	6832      	ldr	r2, [r6, #0]
 8004006:	1a9b      	subs	r3, r3, r2
 8004008:	42ab      	cmp	r3, r5
 800400a:	dc26      	bgt.n	800405a <_printf_common+0x96>
 800400c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004010:	1e13      	subs	r3, r2, #0
 8004012:	6822      	ldr	r2, [r4, #0]
 8004014:	bf18      	it	ne
 8004016:	2301      	movne	r3, #1
 8004018:	0692      	lsls	r2, r2, #26
 800401a:	d42b      	bmi.n	8004074 <_printf_common+0xb0>
 800401c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004020:	4649      	mov	r1, r9
 8004022:	4638      	mov	r0, r7
 8004024:	47c0      	blx	r8
 8004026:	3001      	adds	r0, #1
 8004028:	d01e      	beq.n	8004068 <_printf_common+0xa4>
 800402a:	6823      	ldr	r3, [r4, #0]
 800402c:	68e5      	ldr	r5, [r4, #12]
 800402e:	6832      	ldr	r2, [r6, #0]
 8004030:	f003 0306 	and.w	r3, r3, #6
 8004034:	2b04      	cmp	r3, #4
 8004036:	bf08      	it	eq
 8004038:	1aad      	subeq	r5, r5, r2
 800403a:	68a3      	ldr	r3, [r4, #8]
 800403c:	6922      	ldr	r2, [r4, #16]
 800403e:	bf0c      	ite	eq
 8004040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004044:	2500      	movne	r5, #0
 8004046:	4293      	cmp	r3, r2
 8004048:	bfc4      	itt	gt
 800404a:	1a9b      	subgt	r3, r3, r2
 800404c:	18ed      	addgt	r5, r5, r3
 800404e:	2600      	movs	r6, #0
 8004050:	341a      	adds	r4, #26
 8004052:	42b5      	cmp	r5, r6
 8004054:	d11a      	bne.n	800408c <_printf_common+0xc8>
 8004056:	2000      	movs	r0, #0
 8004058:	e008      	b.n	800406c <_printf_common+0xa8>
 800405a:	2301      	movs	r3, #1
 800405c:	4652      	mov	r2, sl
 800405e:	4649      	mov	r1, r9
 8004060:	4638      	mov	r0, r7
 8004062:	47c0      	blx	r8
 8004064:	3001      	adds	r0, #1
 8004066:	d103      	bne.n	8004070 <_printf_common+0xac>
 8004068:	f04f 30ff 	mov.w	r0, #4294967295
 800406c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004070:	3501      	adds	r5, #1
 8004072:	e7c6      	b.n	8004002 <_printf_common+0x3e>
 8004074:	18e1      	adds	r1, r4, r3
 8004076:	1c5a      	adds	r2, r3, #1
 8004078:	2030      	movs	r0, #48	; 0x30
 800407a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800407e:	4422      	add	r2, r4
 8004080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004088:	3302      	adds	r3, #2
 800408a:	e7c7      	b.n	800401c <_printf_common+0x58>
 800408c:	2301      	movs	r3, #1
 800408e:	4622      	mov	r2, r4
 8004090:	4649      	mov	r1, r9
 8004092:	4638      	mov	r0, r7
 8004094:	47c0      	blx	r8
 8004096:	3001      	adds	r0, #1
 8004098:	d0e6      	beq.n	8004068 <_printf_common+0xa4>
 800409a:	3601      	adds	r6, #1
 800409c:	e7d9      	b.n	8004052 <_printf_common+0x8e>
	...

080040a0 <_printf_i>:
 80040a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040a4:	7e0f      	ldrb	r7, [r1, #24]
 80040a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80040a8:	2f78      	cmp	r7, #120	; 0x78
 80040aa:	4691      	mov	r9, r2
 80040ac:	4680      	mov	r8, r0
 80040ae:	460c      	mov	r4, r1
 80040b0:	469a      	mov	sl, r3
 80040b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80040b6:	d807      	bhi.n	80040c8 <_printf_i+0x28>
 80040b8:	2f62      	cmp	r7, #98	; 0x62
 80040ba:	d80a      	bhi.n	80040d2 <_printf_i+0x32>
 80040bc:	2f00      	cmp	r7, #0
 80040be:	f000 80d8 	beq.w	8004272 <_printf_i+0x1d2>
 80040c2:	2f58      	cmp	r7, #88	; 0x58
 80040c4:	f000 80a3 	beq.w	800420e <_printf_i+0x16e>
 80040c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040d0:	e03a      	b.n	8004148 <_printf_i+0xa8>
 80040d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040d6:	2b15      	cmp	r3, #21
 80040d8:	d8f6      	bhi.n	80040c8 <_printf_i+0x28>
 80040da:	a101      	add	r1, pc, #4	; (adr r1, 80040e0 <_printf_i+0x40>)
 80040dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040e0:	08004139 	.word	0x08004139
 80040e4:	0800414d 	.word	0x0800414d
 80040e8:	080040c9 	.word	0x080040c9
 80040ec:	080040c9 	.word	0x080040c9
 80040f0:	080040c9 	.word	0x080040c9
 80040f4:	080040c9 	.word	0x080040c9
 80040f8:	0800414d 	.word	0x0800414d
 80040fc:	080040c9 	.word	0x080040c9
 8004100:	080040c9 	.word	0x080040c9
 8004104:	080040c9 	.word	0x080040c9
 8004108:	080040c9 	.word	0x080040c9
 800410c:	08004259 	.word	0x08004259
 8004110:	0800417d 	.word	0x0800417d
 8004114:	0800423b 	.word	0x0800423b
 8004118:	080040c9 	.word	0x080040c9
 800411c:	080040c9 	.word	0x080040c9
 8004120:	0800427b 	.word	0x0800427b
 8004124:	080040c9 	.word	0x080040c9
 8004128:	0800417d 	.word	0x0800417d
 800412c:	080040c9 	.word	0x080040c9
 8004130:	080040c9 	.word	0x080040c9
 8004134:	08004243 	.word	0x08004243
 8004138:	682b      	ldr	r3, [r5, #0]
 800413a:	1d1a      	adds	r2, r3, #4
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	602a      	str	r2, [r5, #0]
 8004140:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004144:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004148:	2301      	movs	r3, #1
 800414a:	e0a3      	b.n	8004294 <_printf_i+0x1f4>
 800414c:	6820      	ldr	r0, [r4, #0]
 800414e:	6829      	ldr	r1, [r5, #0]
 8004150:	0606      	lsls	r6, r0, #24
 8004152:	f101 0304 	add.w	r3, r1, #4
 8004156:	d50a      	bpl.n	800416e <_printf_i+0xce>
 8004158:	680e      	ldr	r6, [r1, #0]
 800415a:	602b      	str	r3, [r5, #0]
 800415c:	2e00      	cmp	r6, #0
 800415e:	da03      	bge.n	8004168 <_printf_i+0xc8>
 8004160:	232d      	movs	r3, #45	; 0x2d
 8004162:	4276      	negs	r6, r6
 8004164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004168:	485e      	ldr	r0, [pc, #376]	; (80042e4 <_printf_i+0x244>)
 800416a:	230a      	movs	r3, #10
 800416c:	e019      	b.n	80041a2 <_printf_i+0x102>
 800416e:	680e      	ldr	r6, [r1, #0]
 8004170:	602b      	str	r3, [r5, #0]
 8004172:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004176:	bf18      	it	ne
 8004178:	b236      	sxthne	r6, r6
 800417a:	e7ef      	b.n	800415c <_printf_i+0xbc>
 800417c:	682b      	ldr	r3, [r5, #0]
 800417e:	6820      	ldr	r0, [r4, #0]
 8004180:	1d19      	adds	r1, r3, #4
 8004182:	6029      	str	r1, [r5, #0]
 8004184:	0601      	lsls	r1, r0, #24
 8004186:	d501      	bpl.n	800418c <_printf_i+0xec>
 8004188:	681e      	ldr	r6, [r3, #0]
 800418a:	e002      	b.n	8004192 <_printf_i+0xf2>
 800418c:	0646      	lsls	r6, r0, #25
 800418e:	d5fb      	bpl.n	8004188 <_printf_i+0xe8>
 8004190:	881e      	ldrh	r6, [r3, #0]
 8004192:	4854      	ldr	r0, [pc, #336]	; (80042e4 <_printf_i+0x244>)
 8004194:	2f6f      	cmp	r7, #111	; 0x6f
 8004196:	bf0c      	ite	eq
 8004198:	2308      	moveq	r3, #8
 800419a:	230a      	movne	r3, #10
 800419c:	2100      	movs	r1, #0
 800419e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041a2:	6865      	ldr	r5, [r4, #4]
 80041a4:	60a5      	str	r5, [r4, #8]
 80041a6:	2d00      	cmp	r5, #0
 80041a8:	bfa2      	ittt	ge
 80041aa:	6821      	ldrge	r1, [r4, #0]
 80041ac:	f021 0104 	bicge.w	r1, r1, #4
 80041b0:	6021      	strge	r1, [r4, #0]
 80041b2:	b90e      	cbnz	r6, 80041b8 <_printf_i+0x118>
 80041b4:	2d00      	cmp	r5, #0
 80041b6:	d04d      	beq.n	8004254 <_printf_i+0x1b4>
 80041b8:	4615      	mov	r5, r2
 80041ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80041be:	fb03 6711 	mls	r7, r3, r1, r6
 80041c2:	5dc7      	ldrb	r7, [r0, r7]
 80041c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80041c8:	4637      	mov	r7, r6
 80041ca:	42bb      	cmp	r3, r7
 80041cc:	460e      	mov	r6, r1
 80041ce:	d9f4      	bls.n	80041ba <_printf_i+0x11a>
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	d10b      	bne.n	80041ec <_printf_i+0x14c>
 80041d4:	6823      	ldr	r3, [r4, #0]
 80041d6:	07de      	lsls	r6, r3, #31
 80041d8:	d508      	bpl.n	80041ec <_printf_i+0x14c>
 80041da:	6923      	ldr	r3, [r4, #16]
 80041dc:	6861      	ldr	r1, [r4, #4]
 80041de:	4299      	cmp	r1, r3
 80041e0:	bfde      	ittt	le
 80041e2:	2330      	movle	r3, #48	; 0x30
 80041e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041ec:	1b52      	subs	r2, r2, r5
 80041ee:	6122      	str	r2, [r4, #16]
 80041f0:	f8cd a000 	str.w	sl, [sp]
 80041f4:	464b      	mov	r3, r9
 80041f6:	aa03      	add	r2, sp, #12
 80041f8:	4621      	mov	r1, r4
 80041fa:	4640      	mov	r0, r8
 80041fc:	f7ff fee2 	bl	8003fc4 <_printf_common>
 8004200:	3001      	adds	r0, #1
 8004202:	d14c      	bne.n	800429e <_printf_i+0x1fe>
 8004204:	f04f 30ff 	mov.w	r0, #4294967295
 8004208:	b004      	add	sp, #16
 800420a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800420e:	4835      	ldr	r0, [pc, #212]	; (80042e4 <_printf_i+0x244>)
 8004210:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004214:	6829      	ldr	r1, [r5, #0]
 8004216:	6823      	ldr	r3, [r4, #0]
 8004218:	f851 6b04 	ldr.w	r6, [r1], #4
 800421c:	6029      	str	r1, [r5, #0]
 800421e:	061d      	lsls	r5, r3, #24
 8004220:	d514      	bpl.n	800424c <_printf_i+0x1ac>
 8004222:	07df      	lsls	r7, r3, #31
 8004224:	bf44      	itt	mi
 8004226:	f043 0320 	orrmi.w	r3, r3, #32
 800422a:	6023      	strmi	r3, [r4, #0]
 800422c:	b91e      	cbnz	r6, 8004236 <_printf_i+0x196>
 800422e:	6823      	ldr	r3, [r4, #0]
 8004230:	f023 0320 	bic.w	r3, r3, #32
 8004234:	6023      	str	r3, [r4, #0]
 8004236:	2310      	movs	r3, #16
 8004238:	e7b0      	b.n	800419c <_printf_i+0xfc>
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	f043 0320 	orr.w	r3, r3, #32
 8004240:	6023      	str	r3, [r4, #0]
 8004242:	2378      	movs	r3, #120	; 0x78
 8004244:	4828      	ldr	r0, [pc, #160]	; (80042e8 <_printf_i+0x248>)
 8004246:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800424a:	e7e3      	b.n	8004214 <_printf_i+0x174>
 800424c:	0659      	lsls	r1, r3, #25
 800424e:	bf48      	it	mi
 8004250:	b2b6      	uxthmi	r6, r6
 8004252:	e7e6      	b.n	8004222 <_printf_i+0x182>
 8004254:	4615      	mov	r5, r2
 8004256:	e7bb      	b.n	80041d0 <_printf_i+0x130>
 8004258:	682b      	ldr	r3, [r5, #0]
 800425a:	6826      	ldr	r6, [r4, #0]
 800425c:	6961      	ldr	r1, [r4, #20]
 800425e:	1d18      	adds	r0, r3, #4
 8004260:	6028      	str	r0, [r5, #0]
 8004262:	0635      	lsls	r5, r6, #24
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	d501      	bpl.n	800426c <_printf_i+0x1cc>
 8004268:	6019      	str	r1, [r3, #0]
 800426a:	e002      	b.n	8004272 <_printf_i+0x1d2>
 800426c:	0670      	lsls	r0, r6, #25
 800426e:	d5fb      	bpl.n	8004268 <_printf_i+0x1c8>
 8004270:	8019      	strh	r1, [r3, #0]
 8004272:	2300      	movs	r3, #0
 8004274:	6123      	str	r3, [r4, #16]
 8004276:	4615      	mov	r5, r2
 8004278:	e7ba      	b.n	80041f0 <_printf_i+0x150>
 800427a:	682b      	ldr	r3, [r5, #0]
 800427c:	1d1a      	adds	r2, r3, #4
 800427e:	602a      	str	r2, [r5, #0]
 8004280:	681d      	ldr	r5, [r3, #0]
 8004282:	6862      	ldr	r2, [r4, #4]
 8004284:	2100      	movs	r1, #0
 8004286:	4628      	mov	r0, r5
 8004288:	f7fb ffaa 	bl	80001e0 <memchr>
 800428c:	b108      	cbz	r0, 8004292 <_printf_i+0x1f2>
 800428e:	1b40      	subs	r0, r0, r5
 8004290:	6060      	str	r0, [r4, #4]
 8004292:	6863      	ldr	r3, [r4, #4]
 8004294:	6123      	str	r3, [r4, #16]
 8004296:	2300      	movs	r3, #0
 8004298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800429c:	e7a8      	b.n	80041f0 <_printf_i+0x150>
 800429e:	6923      	ldr	r3, [r4, #16]
 80042a0:	462a      	mov	r2, r5
 80042a2:	4649      	mov	r1, r9
 80042a4:	4640      	mov	r0, r8
 80042a6:	47d0      	blx	sl
 80042a8:	3001      	adds	r0, #1
 80042aa:	d0ab      	beq.n	8004204 <_printf_i+0x164>
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	079b      	lsls	r3, r3, #30
 80042b0:	d413      	bmi.n	80042da <_printf_i+0x23a>
 80042b2:	68e0      	ldr	r0, [r4, #12]
 80042b4:	9b03      	ldr	r3, [sp, #12]
 80042b6:	4298      	cmp	r0, r3
 80042b8:	bfb8      	it	lt
 80042ba:	4618      	movlt	r0, r3
 80042bc:	e7a4      	b.n	8004208 <_printf_i+0x168>
 80042be:	2301      	movs	r3, #1
 80042c0:	4632      	mov	r2, r6
 80042c2:	4649      	mov	r1, r9
 80042c4:	4640      	mov	r0, r8
 80042c6:	47d0      	blx	sl
 80042c8:	3001      	adds	r0, #1
 80042ca:	d09b      	beq.n	8004204 <_printf_i+0x164>
 80042cc:	3501      	adds	r5, #1
 80042ce:	68e3      	ldr	r3, [r4, #12]
 80042d0:	9903      	ldr	r1, [sp, #12]
 80042d2:	1a5b      	subs	r3, r3, r1
 80042d4:	42ab      	cmp	r3, r5
 80042d6:	dcf2      	bgt.n	80042be <_printf_i+0x21e>
 80042d8:	e7eb      	b.n	80042b2 <_printf_i+0x212>
 80042da:	2500      	movs	r5, #0
 80042dc:	f104 0619 	add.w	r6, r4, #25
 80042e0:	e7f5      	b.n	80042ce <_printf_i+0x22e>
 80042e2:	bf00      	nop
 80042e4:	08006496 	.word	0x08006496
 80042e8:	080064a7 	.word	0x080064a7

080042ec <quorem>:
 80042ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042f0:	6903      	ldr	r3, [r0, #16]
 80042f2:	690c      	ldr	r4, [r1, #16]
 80042f4:	42a3      	cmp	r3, r4
 80042f6:	4607      	mov	r7, r0
 80042f8:	f2c0 8081 	blt.w	80043fe <quorem+0x112>
 80042fc:	3c01      	subs	r4, #1
 80042fe:	f101 0814 	add.w	r8, r1, #20
 8004302:	f100 0514 	add.w	r5, r0, #20
 8004306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800430a:	9301      	str	r3, [sp, #4]
 800430c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004314:	3301      	adds	r3, #1
 8004316:	429a      	cmp	r2, r3
 8004318:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800431c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004320:	fbb2 f6f3 	udiv	r6, r2, r3
 8004324:	d331      	bcc.n	800438a <quorem+0x9e>
 8004326:	f04f 0e00 	mov.w	lr, #0
 800432a:	4640      	mov	r0, r8
 800432c:	46ac      	mov	ip, r5
 800432e:	46f2      	mov	sl, lr
 8004330:	f850 2b04 	ldr.w	r2, [r0], #4
 8004334:	b293      	uxth	r3, r2
 8004336:	fb06 e303 	mla	r3, r6, r3, lr
 800433a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800433e:	b29b      	uxth	r3, r3
 8004340:	ebaa 0303 	sub.w	r3, sl, r3
 8004344:	f8dc a000 	ldr.w	sl, [ip]
 8004348:	0c12      	lsrs	r2, r2, #16
 800434a:	fa13 f38a 	uxtah	r3, r3, sl
 800434e:	fb06 e202 	mla	r2, r6, r2, lr
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	9b00      	ldr	r3, [sp, #0]
 8004356:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800435a:	b292      	uxth	r2, r2
 800435c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004360:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004364:	f8bd 3000 	ldrh.w	r3, [sp]
 8004368:	4581      	cmp	r9, r0
 800436a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800436e:	f84c 3b04 	str.w	r3, [ip], #4
 8004372:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004376:	d2db      	bcs.n	8004330 <quorem+0x44>
 8004378:	f855 300b 	ldr.w	r3, [r5, fp]
 800437c:	b92b      	cbnz	r3, 800438a <quorem+0x9e>
 800437e:	9b01      	ldr	r3, [sp, #4]
 8004380:	3b04      	subs	r3, #4
 8004382:	429d      	cmp	r5, r3
 8004384:	461a      	mov	r2, r3
 8004386:	d32e      	bcc.n	80043e6 <quorem+0xfa>
 8004388:	613c      	str	r4, [r7, #16]
 800438a:	4638      	mov	r0, r7
 800438c:	f001 f8c6 	bl	800551c <__mcmp>
 8004390:	2800      	cmp	r0, #0
 8004392:	db24      	blt.n	80043de <quorem+0xf2>
 8004394:	3601      	adds	r6, #1
 8004396:	4628      	mov	r0, r5
 8004398:	f04f 0c00 	mov.w	ip, #0
 800439c:	f858 2b04 	ldr.w	r2, [r8], #4
 80043a0:	f8d0 e000 	ldr.w	lr, [r0]
 80043a4:	b293      	uxth	r3, r2
 80043a6:	ebac 0303 	sub.w	r3, ip, r3
 80043aa:	0c12      	lsrs	r2, r2, #16
 80043ac:	fa13 f38e 	uxtah	r3, r3, lr
 80043b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80043b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043be:	45c1      	cmp	r9, r8
 80043c0:	f840 3b04 	str.w	r3, [r0], #4
 80043c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80043c8:	d2e8      	bcs.n	800439c <quorem+0xb0>
 80043ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80043ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80043d2:	b922      	cbnz	r2, 80043de <quorem+0xf2>
 80043d4:	3b04      	subs	r3, #4
 80043d6:	429d      	cmp	r5, r3
 80043d8:	461a      	mov	r2, r3
 80043da:	d30a      	bcc.n	80043f2 <quorem+0x106>
 80043dc:	613c      	str	r4, [r7, #16]
 80043de:	4630      	mov	r0, r6
 80043e0:	b003      	add	sp, #12
 80043e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043e6:	6812      	ldr	r2, [r2, #0]
 80043e8:	3b04      	subs	r3, #4
 80043ea:	2a00      	cmp	r2, #0
 80043ec:	d1cc      	bne.n	8004388 <quorem+0x9c>
 80043ee:	3c01      	subs	r4, #1
 80043f0:	e7c7      	b.n	8004382 <quorem+0x96>
 80043f2:	6812      	ldr	r2, [r2, #0]
 80043f4:	3b04      	subs	r3, #4
 80043f6:	2a00      	cmp	r2, #0
 80043f8:	d1f0      	bne.n	80043dc <quorem+0xf0>
 80043fa:	3c01      	subs	r4, #1
 80043fc:	e7eb      	b.n	80043d6 <quorem+0xea>
 80043fe:	2000      	movs	r0, #0
 8004400:	e7ee      	b.n	80043e0 <quorem+0xf4>
 8004402:	0000      	movs	r0, r0
 8004404:	0000      	movs	r0, r0
	...

08004408 <_dtoa_r>:
 8004408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800440c:	ed2d 8b04 	vpush	{d8-d9}
 8004410:	ec57 6b10 	vmov	r6, r7, d0
 8004414:	b093      	sub	sp, #76	; 0x4c
 8004416:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004418:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800441c:	9106      	str	r1, [sp, #24]
 800441e:	ee10 aa10 	vmov	sl, s0
 8004422:	4604      	mov	r4, r0
 8004424:	9209      	str	r2, [sp, #36]	; 0x24
 8004426:	930c      	str	r3, [sp, #48]	; 0x30
 8004428:	46bb      	mov	fp, r7
 800442a:	b975      	cbnz	r5, 800444a <_dtoa_r+0x42>
 800442c:	2010      	movs	r0, #16
 800442e:	f000 fddd 	bl	8004fec <malloc>
 8004432:	4602      	mov	r2, r0
 8004434:	6260      	str	r0, [r4, #36]	; 0x24
 8004436:	b920      	cbnz	r0, 8004442 <_dtoa_r+0x3a>
 8004438:	4ba7      	ldr	r3, [pc, #668]	; (80046d8 <_dtoa_r+0x2d0>)
 800443a:	21ea      	movs	r1, #234	; 0xea
 800443c:	48a7      	ldr	r0, [pc, #668]	; (80046dc <_dtoa_r+0x2d4>)
 800443e:	f001 fa75 	bl	800592c <__assert_func>
 8004442:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004446:	6005      	str	r5, [r0, #0]
 8004448:	60c5      	str	r5, [r0, #12]
 800444a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800444c:	6819      	ldr	r1, [r3, #0]
 800444e:	b151      	cbz	r1, 8004466 <_dtoa_r+0x5e>
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	604a      	str	r2, [r1, #4]
 8004454:	2301      	movs	r3, #1
 8004456:	4093      	lsls	r3, r2
 8004458:	608b      	str	r3, [r1, #8]
 800445a:	4620      	mov	r0, r4
 800445c:	f000 fe1c 	bl	8005098 <_Bfree>
 8004460:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004462:	2200      	movs	r2, #0
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	1e3b      	subs	r3, r7, #0
 8004468:	bfaa      	itet	ge
 800446a:	2300      	movge	r3, #0
 800446c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004470:	f8c8 3000 	strge.w	r3, [r8]
 8004474:	4b9a      	ldr	r3, [pc, #616]	; (80046e0 <_dtoa_r+0x2d8>)
 8004476:	bfbc      	itt	lt
 8004478:	2201      	movlt	r2, #1
 800447a:	f8c8 2000 	strlt.w	r2, [r8]
 800447e:	ea33 030b 	bics.w	r3, r3, fp
 8004482:	d11b      	bne.n	80044bc <_dtoa_r+0xb4>
 8004484:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004486:	f242 730f 	movw	r3, #9999	; 0x270f
 800448a:	6013      	str	r3, [r2, #0]
 800448c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004490:	4333      	orrs	r3, r6
 8004492:	f000 8592 	beq.w	8004fba <_dtoa_r+0xbb2>
 8004496:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004498:	b963      	cbnz	r3, 80044b4 <_dtoa_r+0xac>
 800449a:	4b92      	ldr	r3, [pc, #584]	; (80046e4 <_dtoa_r+0x2dc>)
 800449c:	e022      	b.n	80044e4 <_dtoa_r+0xdc>
 800449e:	4b92      	ldr	r3, [pc, #584]	; (80046e8 <_dtoa_r+0x2e0>)
 80044a0:	9301      	str	r3, [sp, #4]
 80044a2:	3308      	adds	r3, #8
 80044a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80044a6:	6013      	str	r3, [r2, #0]
 80044a8:	9801      	ldr	r0, [sp, #4]
 80044aa:	b013      	add	sp, #76	; 0x4c
 80044ac:	ecbd 8b04 	vpop	{d8-d9}
 80044b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044b4:	4b8b      	ldr	r3, [pc, #556]	; (80046e4 <_dtoa_r+0x2dc>)
 80044b6:	9301      	str	r3, [sp, #4]
 80044b8:	3303      	adds	r3, #3
 80044ba:	e7f3      	b.n	80044a4 <_dtoa_r+0x9c>
 80044bc:	2200      	movs	r2, #0
 80044be:	2300      	movs	r3, #0
 80044c0:	4650      	mov	r0, sl
 80044c2:	4659      	mov	r1, fp
 80044c4:	f7fc fb00 	bl	8000ac8 <__aeabi_dcmpeq>
 80044c8:	ec4b ab19 	vmov	d9, sl, fp
 80044cc:	4680      	mov	r8, r0
 80044ce:	b158      	cbz	r0, 80044e8 <_dtoa_r+0xe0>
 80044d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80044d2:	2301      	movs	r3, #1
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 856b 	beq.w	8004fb4 <_dtoa_r+0xbac>
 80044de:	4883      	ldr	r0, [pc, #524]	; (80046ec <_dtoa_r+0x2e4>)
 80044e0:	6018      	str	r0, [r3, #0]
 80044e2:	1e43      	subs	r3, r0, #1
 80044e4:	9301      	str	r3, [sp, #4]
 80044e6:	e7df      	b.n	80044a8 <_dtoa_r+0xa0>
 80044e8:	ec4b ab10 	vmov	d0, sl, fp
 80044ec:	aa10      	add	r2, sp, #64	; 0x40
 80044ee:	a911      	add	r1, sp, #68	; 0x44
 80044f0:	4620      	mov	r0, r4
 80044f2:	f001 f8b9 	bl	8005668 <__d2b>
 80044f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80044fa:	ee08 0a10 	vmov	s16, r0
 80044fe:	2d00      	cmp	r5, #0
 8004500:	f000 8084 	beq.w	800460c <_dtoa_r+0x204>
 8004504:	ee19 3a90 	vmov	r3, s19
 8004508:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800450c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004510:	4656      	mov	r6, sl
 8004512:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004516:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800451a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800451e:	4b74      	ldr	r3, [pc, #464]	; (80046f0 <_dtoa_r+0x2e8>)
 8004520:	2200      	movs	r2, #0
 8004522:	4630      	mov	r0, r6
 8004524:	4639      	mov	r1, r7
 8004526:	f7fb feaf 	bl	8000288 <__aeabi_dsub>
 800452a:	a365      	add	r3, pc, #404	; (adr r3, 80046c0 <_dtoa_r+0x2b8>)
 800452c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004530:	f7fc f862 	bl	80005f8 <__aeabi_dmul>
 8004534:	a364      	add	r3, pc, #400	; (adr r3, 80046c8 <_dtoa_r+0x2c0>)
 8004536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453a:	f7fb fea7 	bl	800028c <__adddf3>
 800453e:	4606      	mov	r6, r0
 8004540:	4628      	mov	r0, r5
 8004542:	460f      	mov	r7, r1
 8004544:	f7fb ffee 	bl	8000524 <__aeabi_i2d>
 8004548:	a361      	add	r3, pc, #388	; (adr r3, 80046d0 <_dtoa_r+0x2c8>)
 800454a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454e:	f7fc f853 	bl	80005f8 <__aeabi_dmul>
 8004552:	4602      	mov	r2, r0
 8004554:	460b      	mov	r3, r1
 8004556:	4630      	mov	r0, r6
 8004558:	4639      	mov	r1, r7
 800455a:	f7fb fe97 	bl	800028c <__adddf3>
 800455e:	4606      	mov	r6, r0
 8004560:	460f      	mov	r7, r1
 8004562:	f7fc faf9 	bl	8000b58 <__aeabi_d2iz>
 8004566:	2200      	movs	r2, #0
 8004568:	9000      	str	r0, [sp, #0]
 800456a:	2300      	movs	r3, #0
 800456c:	4630      	mov	r0, r6
 800456e:	4639      	mov	r1, r7
 8004570:	f7fc fab4 	bl	8000adc <__aeabi_dcmplt>
 8004574:	b150      	cbz	r0, 800458c <_dtoa_r+0x184>
 8004576:	9800      	ldr	r0, [sp, #0]
 8004578:	f7fb ffd4 	bl	8000524 <__aeabi_i2d>
 800457c:	4632      	mov	r2, r6
 800457e:	463b      	mov	r3, r7
 8004580:	f7fc faa2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004584:	b910      	cbnz	r0, 800458c <_dtoa_r+0x184>
 8004586:	9b00      	ldr	r3, [sp, #0]
 8004588:	3b01      	subs	r3, #1
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	9b00      	ldr	r3, [sp, #0]
 800458e:	2b16      	cmp	r3, #22
 8004590:	d85a      	bhi.n	8004648 <_dtoa_r+0x240>
 8004592:	9a00      	ldr	r2, [sp, #0]
 8004594:	4b57      	ldr	r3, [pc, #348]	; (80046f4 <_dtoa_r+0x2ec>)
 8004596:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800459a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459e:	ec51 0b19 	vmov	r0, r1, d9
 80045a2:	f7fc fa9b 	bl	8000adc <__aeabi_dcmplt>
 80045a6:	2800      	cmp	r0, #0
 80045a8:	d050      	beq.n	800464c <_dtoa_r+0x244>
 80045aa:	9b00      	ldr	r3, [sp, #0]
 80045ac:	3b01      	subs	r3, #1
 80045ae:	9300      	str	r3, [sp, #0]
 80045b0:	2300      	movs	r3, #0
 80045b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80045b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80045b6:	1b5d      	subs	r5, r3, r5
 80045b8:	1e6b      	subs	r3, r5, #1
 80045ba:	9305      	str	r3, [sp, #20]
 80045bc:	bf45      	ittet	mi
 80045be:	f1c5 0301 	rsbmi	r3, r5, #1
 80045c2:	9304      	strmi	r3, [sp, #16]
 80045c4:	2300      	movpl	r3, #0
 80045c6:	2300      	movmi	r3, #0
 80045c8:	bf4c      	ite	mi
 80045ca:	9305      	strmi	r3, [sp, #20]
 80045cc:	9304      	strpl	r3, [sp, #16]
 80045ce:	9b00      	ldr	r3, [sp, #0]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	db3d      	blt.n	8004650 <_dtoa_r+0x248>
 80045d4:	9b05      	ldr	r3, [sp, #20]
 80045d6:	9a00      	ldr	r2, [sp, #0]
 80045d8:	920a      	str	r2, [sp, #40]	; 0x28
 80045da:	4413      	add	r3, r2
 80045dc:	9305      	str	r3, [sp, #20]
 80045de:	2300      	movs	r3, #0
 80045e0:	9307      	str	r3, [sp, #28]
 80045e2:	9b06      	ldr	r3, [sp, #24]
 80045e4:	2b09      	cmp	r3, #9
 80045e6:	f200 8089 	bhi.w	80046fc <_dtoa_r+0x2f4>
 80045ea:	2b05      	cmp	r3, #5
 80045ec:	bfc4      	itt	gt
 80045ee:	3b04      	subgt	r3, #4
 80045f0:	9306      	strgt	r3, [sp, #24]
 80045f2:	9b06      	ldr	r3, [sp, #24]
 80045f4:	f1a3 0302 	sub.w	r3, r3, #2
 80045f8:	bfcc      	ite	gt
 80045fa:	2500      	movgt	r5, #0
 80045fc:	2501      	movle	r5, #1
 80045fe:	2b03      	cmp	r3, #3
 8004600:	f200 8087 	bhi.w	8004712 <_dtoa_r+0x30a>
 8004604:	e8df f003 	tbb	[pc, r3]
 8004608:	59383a2d 	.word	0x59383a2d
 800460c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004610:	441d      	add	r5, r3
 8004612:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004616:	2b20      	cmp	r3, #32
 8004618:	bfc1      	itttt	gt
 800461a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800461e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004622:	fa0b f303 	lslgt.w	r3, fp, r3
 8004626:	fa26 f000 	lsrgt.w	r0, r6, r0
 800462a:	bfda      	itte	le
 800462c:	f1c3 0320 	rsble	r3, r3, #32
 8004630:	fa06 f003 	lslle.w	r0, r6, r3
 8004634:	4318      	orrgt	r0, r3
 8004636:	f7fb ff65 	bl	8000504 <__aeabi_ui2d>
 800463a:	2301      	movs	r3, #1
 800463c:	4606      	mov	r6, r0
 800463e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004642:	3d01      	subs	r5, #1
 8004644:	930e      	str	r3, [sp, #56]	; 0x38
 8004646:	e76a      	b.n	800451e <_dtoa_r+0x116>
 8004648:	2301      	movs	r3, #1
 800464a:	e7b2      	b.n	80045b2 <_dtoa_r+0x1aa>
 800464c:	900b      	str	r0, [sp, #44]	; 0x2c
 800464e:	e7b1      	b.n	80045b4 <_dtoa_r+0x1ac>
 8004650:	9b04      	ldr	r3, [sp, #16]
 8004652:	9a00      	ldr	r2, [sp, #0]
 8004654:	1a9b      	subs	r3, r3, r2
 8004656:	9304      	str	r3, [sp, #16]
 8004658:	4253      	negs	r3, r2
 800465a:	9307      	str	r3, [sp, #28]
 800465c:	2300      	movs	r3, #0
 800465e:	930a      	str	r3, [sp, #40]	; 0x28
 8004660:	e7bf      	b.n	80045e2 <_dtoa_r+0x1da>
 8004662:	2300      	movs	r3, #0
 8004664:	9308      	str	r3, [sp, #32]
 8004666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004668:	2b00      	cmp	r3, #0
 800466a:	dc55      	bgt.n	8004718 <_dtoa_r+0x310>
 800466c:	2301      	movs	r3, #1
 800466e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004672:	461a      	mov	r2, r3
 8004674:	9209      	str	r2, [sp, #36]	; 0x24
 8004676:	e00c      	b.n	8004692 <_dtoa_r+0x28a>
 8004678:	2301      	movs	r3, #1
 800467a:	e7f3      	b.n	8004664 <_dtoa_r+0x25c>
 800467c:	2300      	movs	r3, #0
 800467e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004680:	9308      	str	r3, [sp, #32]
 8004682:	9b00      	ldr	r3, [sp, #0]
 8004684:	4413      	add	r3, r2
 8004686:	9302      	str	r3, [sp, #8]
 8004688:	3301      	adds	r3, #1
 800468a:	2b01      	cmp	r3, #1
 800468c:	9303      	str	r3, [sp, #12]
 800468e:	bfb8      	it	lt
 8004690:	2301      	movlt	r3, #1
 8004692:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004694:	2200      	movs	r2, #0
 8004696:	6042      	str	r2, [r0, #4]
 8004698:	2204      	movs	r2, #4
 800469a:	f102 0614 	add.w	r6, r2, #20
 800469e:	429e      	cmp	r6, r3
 80046a0:	6841      	ldr	r1, [r0, #4]
 80046a2:	d93d      	bls.n	8004720 <_dtoa_r+0x318>
 80046a4:	4620      	mov	r0, r4
 80046a6:	f000 fcb7 	bl	8005018 <_Balloc>
 80046aa:	9001      	str	r0, [sp, #4]
 80046ac:	2800      	cmp	r0, #0
 80046ae:	d13b      	bne.n	8004728 <_dtoa_r+0x320>
 80046b0:	4b11      	ldr	r3, [pc, #68]	; (80046f8 <_dtoa_r+0x2f0>)
 80046b2:	4602      	mov	r2, r0
 80046b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80046b8:	e6c0      	b.n	800443c <_dtoa_r+0x34>
 80046ba:	2301      	movs	r3, #1
 80046bc:	e7df      	b.n	800467e <_dtoa_r+0x276>
 80046be:	bf00      	nop
 80046c0:	636f4361 	.word	0x636f4361
 80046c4:	3fd287a7 	.word	0x3fd287a7
 80046c8:	8b60c8b3 	.word	0x8b60c8b3
 80046cc:	3fc68a28 	.word	0x3fc68a28
 80046d0:	509f79fb 	.word	0x509f79fb
 80046d4:	3fd34413 	.word	0x3fd34413
 80046d8:	080064c5 	.word	0x080064c5
 80046dc:	080064dc 	.word	0x080064dc
 80046e0:	7ff00000 	.word	0x7ff00000
 80046e4:	080064c1 	.word	0x080064c1
 80046e8:	080064b8 	.word	0x080064b8
 80046ec:	08006495 	.word	0x08006495
 80046f0:	3ff80000 	.word	0x3ff80000
 80046f4:	080065d0 	.word	0x080065d0
 80046f8:	08006537 	.word	0x08006537
 80046fc:	2501      	movs	r5, #1
 80046fe:	2300      	movs	r3, #0
 8004700:	9306      	str	r3, [sp, #24]
 8004702:	9508      	str	r5, [sp, #32]
 8004704:	f04f 33ff 	mov.w	r3, #4294967295
 8004708:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800470c:	2200      	movs	r2, #0
 800470e:	2312      	movs	r3, #18
 8004710:	e7b0      	b.n	8004674 <_dtoa_r+0x26c>
 8004712:	2301      	movs	r3, #1
 8004714:	9308      	str	r3, [sp, #32]
 8004716:	e7f5      	b.n	8004704 <_dtoa_r+0x2fc>
 8004718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800471a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800471e:	e7b8      	b.n	8004692 <_dtoa_r+0x28a>
 8004720:	3101      	adds	r1, #1
 8004722:	6041      	str	r1, [r0, #4]
 8004724:	0052      	lsls	r2, r2, #1
 8004726:	e7b8      	b.n	800469a <_dtoa_r+0x292>
 8004728:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800472a:	9a01      	ldr	r2, [sp, #4]
 800472c:	601a      	str	r2, [r3, #0]
 800472e:	9b03      	ldr	r3, [sp, #12]
 8004730:	2b0e      	cmp	r3, #14
 8004732:	f200 809d 	bhi.w	8004870 <_dtoa_r+0x468>
 8004736:	2d00      	cmp	r5, #0
 8004738:	f000 809a 	beq.w	8004870 <_dtoa_r+0x468>
 800473c:	9b00      	ldr	r3, [sp, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	dd32      	ble.n	80047a8 <_dtoa_r+0x3a0>
 8004742:	4ab7      	ldr	r2, [pc, #732]	; (8004a20 <_dtoa_r+0x618>)
 8004744:	f003 030f 	and.w	r3, r3, #15
 8004748:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800474c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004750:	9b00      	ldr	r3, [sp, #0]
 8004752:	05d8      	lsls	r0, r3, #23
 8004754:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004758:	d516      	bpl.n	8004788 <_dtoa_r+0x380>
 800475a:	4bb2      	ldr	r3, [pc, #712]	; (8004a24 <_dtoa_r+0x61c>)
 800475c:	ec51 0b19 	vmov	r0, r1, d9
 8004760:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004764:	f7fc f872 	bl	800084c <__aeabi_ddiv>
 8004768:	f007 070f 	and.w	r7, r7, #15
 800476c:	4682      	mov	sl, r0
 800476e:	468b      	mov	fp, r1
 8004770:	2503      	movs	r5, #3
 8004772:	4eac      	ldr	r6, [pc, #688]	; (8004a24 <_dtoa_r+0x61c>)
 8004774:	b957      	cbnz	r7, 800478c <_dtoa_r+0x384>
 8004776:	4642      	mov	r2, r8
 8004778:	464b      	mov	r3, r9
 800477a:	4650      	mov	r0, sl
 800477c:	4659      	mov	r1, fp
 800477e:	f7fc f865 	bl	800084c <__aeabi_ddiv>
 8004782:	4682      	mov	sl, r0
 8004784:	468b      	mov	fp, r1
 8004786:	e028      	b.n	80047da <_dtoa_r+0x3d2>
 8004788:	2502      	movs	r5, #2
 800478a:	e7f2      	b.n	8004772 <_dtoa_r+0x36a>
 800478c:	07f9      	lsls	r1, r7, #31
 800478e:	d508      	bpl.n	80047a2 <_dtoa_r+0x39a>
 8004790:	4640      	mov	r0, r8
 8004792:	4649      	mov	r1, r9
 8004794:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004798:	f7fb ff2e 	bl	80005f8 <__aeabi_dmul>
 800479c:	3501      	adds	r5, #1
 800479e:	4680      	mov	r8, r0
 80047a0:	4689      	mov	r9, r1
 80047a2:	107f      	asrs	r7, r7, #1
 80047a4:	3608      	adds	r6, #8
 80047a6:	e7e5      	b.n	8004774 <_dtoa_r+0x36c>
 80047a8:	f000 809b 	beq.w	80048e2 <_dtoa_r+0x4da>
 80047ac:	9b00      	ldr	r3, [sp, #0]
 80047ae:	4f9d      	ldr	r7, [pc, #628]	; (8004a24 <_dtoa_r+0x61c>)
 80047b0:	425e      	negs	r6, r3
 80047b2:	4b9b      	ldr	r3, [pc, #620]	; (8004a20 <_dtoa_r+0x618>)
 80047b4:	f006 020f 	and.w	r2, r6, #15
 80047b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80047bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c0:	ec51 0b19 	vmov	r0, r1, d9
 80047c4:	f7fb ff18 	bl	80005f8 <__aeabi_dmul>
 80047c8:	1136      	asrs	r6, r6, #4
 80047ca:	4682      	mov	sl, r0
 80047cc:	468b      	mov	fp, r1
 80047ce:	2300      	movs	r3, #0
 80047d0:	2502      	movs	r5, #2
 80047d2:	2e00      	cmp	r6, #0
 80047d4:	d17a      	bne.n	80048cc <_dtoa_r+0x4c4>
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d1d3      	bne.n	8004782 <_dtoa_r+0x37a>
 80047da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 8082 	beq.w	80048e6 <_dtoa_r+0x4de>
 80047e2:	4b91      	ldr	r3, [pc, #580]	; (8004a28 <_dtoa_r+0x620>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	4650      	mov	r0, sl
 80047e8:	4659      	mov	r1, fp
 80047ea:	f7fc f977 	bl	8000adc <__aeabi_dcmplt>
 80047ee:	2800      	cmp	r0, #0
 80047f0:	d079      	beq.n	80048e6 <_dtoa_r+0x4de>
 80047f2:	9b03      	ldr	r3, [sp, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d076      	beq.n	80048e6 <_dtoa_r+0x4de>
 80047f8:	9b02      	ldr	r3, [sp, #8]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	dd36      	ble.n	800486c <_dtoa_r+0x464>
 80047fe:	9b00      	ldr	r3, [sp, #0]
 8004800:	4650      	mov	r0, sl
 8004802:	4659      	mov	r1, fp
 8004804:	1e5f      	subs	r7, r3, #1
 8004806:	2200      	movs	r2, #0
 8004808:	4b88      	ldr	r3, [pc, #544]	; (8004a2c <_dtoa_r+0x624>)
 800480a:	f7fb fef5 	bl	80005f8 <__aeabi_dmul>
 800480e:	9e02      	ldr	r6, [sp, #8]
 8004810:	4682      	mov	sl, r0
 8004812:	468b      	mov	fp, r1
 8004814:	3501      	adds	r5, #1
 8004816:	4628      	mov	r0, r5
 8004818:	f7fb fe84 	bl	8000524 <__aeabi_i2d>
 800481c:	4652      	mov	r2, sl
 800481e:	465b      	mov	r3, fp
 8004820:	f7fb feea 	bl	80005f8 <__aeabi_dmul>
 8004824:	4b82      	ldr	r3, [pc, #520]	; (8004a30 <_dtoa_r+0x628>)
 8004826:	2200      	movs	r2, #0
 8004828:	f7fb fd30 	bl	800028c <__adddf3>
 800482c:	46d0      	mov	r8, sl
 800482e:	46d9      	mov	r9, fp
 8004830:	4682      	mov	sl, r0
 8004832:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004836:	2e00      	cmp	r6, #0
 8004838:	d158      	bne.n	80048ec <_dtoa_r+0x4e4>
 800483a:	4b7e      	ldr	r3, [pc, #504]	; (8004a34 <_dtoa_r+0x62c>)
 800483c:	2200      	movs	r2, #0
 800483e:	4640      	mov	r0, r8
 8004840:	4649      	mov	r1, r9
 8004842:	f7fb fd21 	bl	8000288 <__aeabi_dsub>
 8004846:	4652      	mov	r2, sl
 8004848:	465b      	mov	r3, fp
 800484a:	4680      	mov	r8, r0
 800484c:	4689      	mov	r9, r1
 800484e:	f7fc f963 	bl	8000b18 <__aeabi_dcmpgt>
 8004852:	2800      	cmp	r0, #0
 8004854:	f040 8295 	bne.w	8004d82 <_dtoa_r+0x97a>
 8004858:	4652      	mov	r2, sl
 800485a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800485e:	4640      	mov	r0, r8
 8004860:	4649      	mov	r1, r9
 8004862:	f7fc f93b 	bl	8000adc <__aeabi_dcmplt>
 8004866:	2800      	cmp	r0, #0
 8004868:	f040 8289 	bne.w	8004d7e <_dtoa_r+0x976>
 800486c:	ec5b ab19 	vmov	sl, fp, d9
 8004870:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004872:	2b00      	cmp	r3, #0
 8004874:	f2c0 8148 	blt.w	8004b08 <_dtoa_r+0x700>
 8004878:	9a00      	ldr	r2, [sp, #0]
 800487a:	2a0e      	cmp	r2, #14
 800487c:	f300 8144 	bgt.w	8004b08 <_dtoa_r+0x700>
 8004880:	4b67      	ldr	r3, [pc, #412]	; (8004a20 <_dtoa_r+0x618>)
 8004882:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004886:	e9d3 8900 	ldrd	r8, r9, [r3]
 800488a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800488c:	2b00      	cmp	r3, #0
 800488e:	f280 80d5 	bge.w	8004a3c <_dtoa_r+0x634>
 8004892:	9b03      	ldr	r3, [sp, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	f300 80d1 	bgt.w	8004a3c <_dtoa_r+0x634>
 800489a:	f040 826f 	bne.w	8004d7c <_dtoa_r+0x974>
 800489e:	4b65      	ldr	r3, [pc, #404]	; (8004a34 <_dtoa_r+0x62c>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	4640      	mov	r0, r8
 80048a4:	4649      	mov	r1, r9
 80048a6:	f7fb fea7 	bl	80005f8 <__aeabi_dmul>
 80048aa:	4652      	mov	r2, sl
 80048ac:	465b      	mov	r3, fp
 80048ae:	f7fc f929 	bl	8000b04 <__aeabi_dcmpge>
 80048b2:	9e03      	ldr	r6, [sp, #12]
 80048b4:	4637      	mov	r7, r6
 80048b6:	2800      	cmp	r0, #0
 80048b8:	f040 8245 	bne.w	8004d46 <_dtoa_r+0x93e>
 80048bc:	9d01      	ldr	r5, [sp, #4]
 80048be:	2331      	movs	r3, #49	; 0x31
 80048c0:	f805 3b01 	strb.w	r3, [r5], #1
 80048c4:	9b00      	ldr	r3, [sp, #0]
 80048c6:	3301      	adds	r3, #1
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	e240      	b.n	8004d4e <_dtoa_r+0x946>
 80048cc:	07f2      	lsls	r2, r6, #31
 80048ce:	d505      	bpl.n	80048dc <_dtoa_r+0x4d4>
 80048d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048d4:	f7fb fe90 	bl	80005f8 <__aeabi_dmul>
 80048d8:	3501      	adds	r5, #1
 80048da:	2301      	movs	r3, #1
 80048dc:	1076      	asrs	r6, r6, #1
 80048de:	3708      	adds	r7, #8
 80048e0:	e777      	b.n	80047d2 <_dtoa_r+0x3ca>
 80048e2:	2502      	movs	r5, #2
 80048e4:	e779      	b.n	80047da <_dtoa_r+0x3d2>
 80048e6:	9f00      	ldr	r7, [sp, #0]
 80048e8:	9e03      	ldr	r6, [sp, #12]
 80048ea:	e794      	b.n	8004816 <_dtoa_r+0x40e>
 80048ec:	9901      	ldr	r1, [sp, #4]
 80048ee:	4b4c      	ldr	r3, [pc, #304]	; (8004a20 <_dtoa_r+0x618>)
 80048f0:	4431      	add	r1, r6
 80048f2:	910d      	str	r1, [sp, #52]	; 0x34
 80048f4:	9908      	ldr	r1, [sp, #32]
 80048f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80048fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80048fe:	2900      	cmp	r1, #0
 8004900:	d043      	beq.n	800498a <_dtoa_r+0x582>
 8004902:	494d      	ldr	r1, [pc, #308]	; (8004a38 <_dtoa_r+0x630>)
 8004904:	2000      	movs	r0, #0
 8004906:	f7fb ffa1 	bl	800084c <__aeabi_ddiv>
 800490a:	4652      	mov	r2, sl
 800490c:	465b      	mov	r3, fp
 800490e:	f7fb fcbb 	bl	8000288 <__aeabi_dsub>
 8004912:	9d01      	ldr	r5, [sp, #4]
 8004914:	4682      	mov	sl, r0
 8004916:	468b      	mov	fp, r1
 8004918:	4649      	mov	r1, r9
 800491a:	4640      	mov	r0, r8
 800491c:	f7fc f91c 	bl	8000b58 <__aeabi_d2iz>
 8004920:	4606      	mov	r6, r0
 8004922:	f7fb fdff 	bl	8000524 <__aeabi_i2d>
 8004926:	4602      	mov	r2, r0
 8004928:	460b      	mov	r3, r1
 800492a:	4640      	mov	r0, r8
 800492c:	4649      	mov	r1, r9
 800492e:	f7fb fcab 	bl	8000288 <__aeabi_dsub>
 8004932:	3630      	adds	r6, #48	; 0x30
 8004934:	f805 6b01 	strb.w	r6, [r5], #1
 8004938:	4652      	mov	r2, sl
 800493a:	465b      	mov	r3, fp
 800493c:	4680      	mov	r8, r0
 800493e:	4689      	mov	r9, r1
 8004940:	f7fc f8cc 	bl	8000adc <__aeabi_dcmplt>
 8004944:	2800      	cmp	r0, #0
 8004946:	d163      	bne.n	8004a10 <_dtoa_r+0x608>
 8004948:	4642      	mov	r2, r8
 800494a:	464b      	mov	r3, r9
 800494c:	4936      	ldr	r1, [pc, #216]	; (8004a28 <_dtoa_r+0x620>)
 800494e:	2000      	movs	r0, #0
 8004950:	f7fb fc9a 	bl	8000288 <__aeabi_dsub>
 8004954:	4652      	mov	r2, sl
 8004956:	465b      	mov	r3, fp
 8004958:	f7fc f8c0 	bl	8000adc <__aeabi_dcmplt>
 800495c:	2800      	cmp	r0, #0
 800495e:	f040 80b5 	bne.w	8004acc <_dtoa_r+0x6c4>
 8004962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004964:	429d      	cmp	r5, r3
 8004966:	d081      	beq.n	800486c <_dtoa_r+0x464>
 8004968:	4b30      	ldr	r3, [pc, #192]	; (8004a2c <_dtoa_r+0x624>)
 800496a:	2200      	movs	r2, #0
 800496c:	4650      	mov	r0, sl
 800496e:	4659      	mov	r1, fp
 8004970:	f7fb fe42 	bl	80005f8 <__aeabi_dmul>
 8004974:	4b2d      	ldr	r3, [pc, #180]	; (8004a2c <_dtoa_r+0x624>)
 8004976:	4682      	mov	sl, r0
 8004978:	468b      	mov	fp, r1
 800497a:	4640      	mov	r0, r8
 800497c:	4649      	mov	r1, r9
 800497e:	2200      	movs	r2, #0
 8004980:	f7fb fe3a 	bl	80005f8 <__aeabi_dmul>
 8004984:	4680      	mov	r8, r0
 8004986:	4689      	mov	r9, r1
 8004988:	e7c6      	b.n	8004918 <_dtoa_r+0x510>
 800498a:	4650      	mov	r0, sl
 800498c:	4659      	mov	r1, fp
 800498e:	f7fb fe33 	bl	80005f8 <__aeabi_dmul>
 8004992:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004994:	9d01      	ldr	r5, [sp, #4]
 8004996:	930f      	str	r3, [sp, #60]	; 0x3c
 8004998:	4682      	mov	sl, r0
 800499a:	468b      	mov	fp, r1
 800499c:	4649      	mov	r1, r9
 800499e:	4640      	mov	r0, r8
 80049a0:	f7fc f8da 	bl	8000b58 <__aeabi_d2iz>
 80049a4:	4606      	mov	r6, r0
 80049a6:	f7fb fdbd 	bl	8000524 <__aeabi_i2d>
 80049aa:	3630      	adds	r6, #48	; 0x30
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	4640      	mov	r0, r8
 80049b2:	4649      	mov	r1, r9
 80049b4:	f7fb fc68 	bl	8000288 <__aeabi_dsub>
 80049b8:	f805 6b01 	strb.w	r6, [r5], #1
 80049bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049be:	429d      	cmp	r5, r3
 80049c0:	4680      	mov	r8, r0
 80049c2:	4689      	mov	r9, r1
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	d124      	bne.n	8004a14 <_dtoa_r+0x60c>
 80049ca:	4b1b      	ldr	r3, [pc, #108]	; (8004a38 <_dtoa_r+0x630>)
 80049cc:	4650      	mov	r0, sl
 80049ce:	4659      	mov	r1, fp
 80049d0:	f7fb fc5c 	bl	800028c <__adddf3>
 80049d4:	4602      	mov	r2, r0
 80049d6:	460b      	mov	r3, r1
 80049d8:	4640      	mov	r0, r8
 80049da:	4649      	mov	r1, r9
 80049dc:	f7fc f89c 	bl	8000b18 <__aeabi_dcmpgt>
 80049e0:	2800      	cmp	r0, #0
 80049e2:	d173      	bne.n	8004acc <_dtoa_r+0x6c4>
 80049e4:	4652      	mov	r2, sl
 80049e6:	465b      	mov	r3, fp
 80049e8:	4913      	ldr	r1, [pc, #76]	; (8004a38 <_dtoa_r+0x630>)
 80049ea:	2000      	movs	r0, #0
 80049ec:	f7fb fc4c 	bl	8000288 <__aeabi_dsub>
 80049f0:	4602      	mov	r2, r0
 80049f2:	460b      	mov	r3, r1
 80049f4:	4640      	mov	r0, r8
 80049f6:	4649      	mov	r1, r9
 80049f8:	f7fc f870 	bl	8000adc <__aeabi_dcmplt>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	f43f af35 	beq.w	800486c <_dtoa_r+0x464>
 8004a02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004a04:	1e6b      	subs	r3, r5, #1
 8004a06:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a08:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004a0c:	2b30      	cmp	r3, #48	; 0x30
 8004a0e:	d0f8      	beq.n	8004a02 <_dtoa_r+0x5fa>
 8004a10:	9700      	str	r7, [sp, #0]
 8004a12:	e049      	b.n	8004aa8 <_dtoa_r+0x6a0>
 8004a14:	4b05      	ldr	r3, [pc, #20]	; (8004a2c <_dtoa_r+0x624>)
 8004a16:	f7fb fdef 	bl	80005f8 <__aeabi_dmul>
 8004a1a:	4680      	mov	r8, r0
 8004a1c:	4689      	mov	r9, r1
 8004a1e:	e7bd      	b.n	800499c <_dtoa_r+0x594>
 8004a20:	080065d0 	.word	0x080065d0
 8004a24:	080065a8 	.word	0x080065a8
 8004a28:	3ff00000 	.word	0x3ff00000
 8004a2c:	40240000 	.word	0x40240000
 8004a30:	401c0000 	.word	0x401c0000
 8004a34:	40140000 	.word	0x40140000
 8004a38:	3fe00000 	.word	0x3fe00000
 8004a3c:	9d01      	ldr	r5, [sp, #4]
 8004a3e:	4656      	mov	r6, sl
 8004a40:	465f      	mov	r7, fp
 8004a42:	4642      	mov	r2, r8
 8004a44:	464b      	mov	r3, r9
 8004a46:	4630      	mov	r0, r6
 8004a48:	4639      	mov	r1, r7
 8004a4a:	f7fb feff 	bl	800084c <__aeabi_ddiv>
 8004a4e:	f7fc f883 	bl	8000b58 <__aeabi_d2iz>
 8004a52:	4682      	mov	sl, r0
 8004a54:	f7fb fd66 	bl	8000524 <__aeabi_i2d>
 8004a58:	4642      	mov	r2, r8
 8004a5a:	464b      	mov	r3, r9
 8004a5c:	f7fb fdcc 	bl	80005f8 <__aeabi_dmul>
 8004a60:	4602      	mov	r2, r0
 8004a62:	460b      	mov	r3, r1
 8004a64:	4630      	mov	r0, r6
 8004a66:	4639      	mov	r1, r7
 8004a68:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004a6c:	f7fb fc0c 	bl	8000288 <__aeabi_dsub>
 8004a70:	f805 6b01 	strb.w	r6, [r5], #1
 8004a74:	9e01      	ldr	r6, [sp, #4]
 8004a76:	9f03      	ldr	r7, [sp, #12]
 8004a78:	1bae      	subs	r6, r5, r6
 8004a7a:	42b7      	cmp	r7, r6
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	460b      	mov	r3, r1
 8004a80:	d135      	bne.n	8004aee <_dtoa_r+0x6e6>
 8004a82:	f7fb fc03 	bl	800028c <__adddf3>
 8004a86:	4642      	mov	r2, r8
 8004a88:	464b      	mov	r3, r9
 8004a8a:	4606      	mov	r6, r0
 8004a8c:	460f      	mov	r7, r1
 8004a8e:	f7fc f843 	bl	8000b18 <__aeabi_dcmpgt>
 8004a92:	b9d0      	cbnz	r0, 8004aca <_dtoa_r+0x6c2>
 8004a94:	4642      	mov	r2, r8
 8004a96:	464b      	mov	r3, r9
 8004a98:	4630      	mov	r0, r6
 8004a9a:	4639      	mov	r1, r7
 8004a9c:	f7fc f814 	bl	8000ac8 <__aeabi_dcmpeq>
 8004aa0:	b110      	cbz	r0, 8004aa8 <_dtoa_r+0x6a0>
 8004aa2:	f01a 0f01 	tst.w	sl, #1
 8004aa6:	d110      	bne.n	8004aca <_dtoa_r+0x6c2>
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	ee18 1a10 	vmov	r1, s16
 8004aae:	f000 faf3 	bl	8005098 <_Bfree>
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	9800      	ldr	r0, [sp, #0]
 8004ab6:	702b      	strb	r3, [r5, #0]
 8004ab8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004aba:	3001      	adds	r0, #1
 8004abc:	6018      	str	r0, [r3, #0]
 8004abe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f43f acf1 	beq.w	80044a8 <_dtoa_r+0xa0>
 8004ac6:	601d      	str	r5, [r3, #0]
 8004ac8:	e4ee      	b.n	80044a8 <_dtoa_r+0xa0>
 8004aca:	9f00      	ldr	r7, [sp, #0]
 8004acc:	462b      	mov	r3, r5
 8004ace:	461d      	mov	r5, r3
 8004ad0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ad4:	2a39      	cmp	r2, #57	; 0x39
 8004ad6:	d106      	bne.n	8004ae6 <_dtoa_r+0x6de>
 8004ad8:	9a01      	ldr	r2, [sp, #4]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d1f7      	bne.n	8004ace <_dtoa_r+0x6c6>
 8004ade:	9901      	ldr	r1, [sp, #4]
 8004ae0:	2230      	movs	r2, #48	; 0x30
 8004ae2:	3701      	adds	r7, #1
 8004ae4:	700a      	strb	r2, [r1, #0]
 8004ae6:	781a      	ldrb	r2, [r3, #0]
 8004ae8:	3201      	adds	r2, #1
 8004aea:	701a      	strb	r2, [r3, #0]
 8004aec:	e790      	b.n	8004a10 <_dtoa_r+0x608>
 8004aee:	4ba6      	ldr	r3, [pc, #664]	; (8004d88 <_dtoa_r+0x980>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	f7fb fd81 	bl	80005f8 <__aeabi_dmul>
 8004af6:	2200      	movs	r2, #0
 8004af8:	2300      	movs	r3, #0
 8004afa:	4606      	mov	r6, r0
 8004afc:	460f      	mov	r7, r1
 8004afe:	f7fb ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b02:	2800      	cmp	r0, #0
 8004b04:	d09d      	beq.n	8004a42 <_dtoa_r+0x63a>
 8004b06:	e7cf      	b.n	8004aa8 <_dtoa_r+0x6a0>
 8004b08:	9a08      	ldr	r2, [sp, #32]
 8004b0a:	2a00      	cmp	r2, #0
 8004b0c:	f000 80d7 	beq.w	8004cbe <_dtoa_r+0x8b6>
 8004b10:	9a06      	ldr	r2, [sp, #24]
 8004b12:	2a01      	cmp	r2, #1
 8004b14:	f300 80ba 	bgt.w	8004c8c <_dtoa_r+0x884>
 8004b18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b1a:	2a00      	cmp	r2, #0
 8004b1c:	f000 80b2 	beq.w	8004c84 <_dtoa_r+0x87c>
 8004b20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004b24:	9e07      	ldr	r6, [sp, #28]
 8004b26:	9d04      	ldr	r5, [sp, #16]
 8004b28:	9a04      	ldr	r2, [sp, #16]
 8004b2a:	441a      	add	r2, r3
 8004b2c:	9204      	str	r2, [sp, #16]
 8004b2e:	9a05      	ldr	r2, [sp, #20]
 8004b30:	2101      	movs	r1, #1
 8004b32:	441a      	add	r2, r3
 8004b34:	4620      	mov	r0, r4
 8004b36:	9205      	str	r2, [sp, #20]
 8004b38:	f000 fb66 	bl	8005208 <__i2b>
 8004b3c:	4607      	mov	r7, r0
 8004b3e:	2d00      	cmp	r5, #0
 8004b40:	dd0c      	ble.n	8004b5c <_dtoa_r+0x754>
 8004b42:	9b05      	ldr	r3, [sp, #20]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	dd09      	ble.n	8004b5c <_dtoa_r+0x754>
 8004b48:	42ab      	cmp	r3, r5
 8004b4a:	9a04      	ldr	r2, [sp, #16]
 8004b4c:	bfa8      	it	ge
 8004b4e:	462b      	movge	r3, r5
 8004b50:	1ad2      	subs	r2, r2, r3
 8004b52:	9204      	str	r2, [sp, #16]
 8004b54:	9a05      	ldr	r2, [sp, #20]
 8004b56:	1aed      	subs	r5, r5, r3
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	9305      	str	r3, [sp, #20]
 8004b5c:	9b07      	ldr	r3, [sp, #28]
 8004b5e:	b31b      	cbz	r3, 8004ba8 <_dtoa_r+0x7a0>
 8004b60:	9b08      	ldr	r3, [sp, #32]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f000 80af 	beq.w	8004cc6 <_dtoa_r+0x8be>
 8004b68:	2e00      	cmp	r6, #0
 8004b6a:	dd13      	ble.n	8004b94 <_dtoa_r+0x78c>
 8004b6c:	4639      	mov	r1, r7
 8004b6e:	4632      	mov	r2, r6
 8004b70:	4620      	mov	r0, r4
 8004b72:	f000 fc09 	bl	8005388 <__pow5mult>
 8004b76:	ee18 2a10 	vmov	r2, s16
 8004b7a:	4601      	mov	r1, r0
 8004b7c:	4607      	mov	r7, r0
 8004b7e:	4620      	mov	r0, r4
 8004b80:	f000 fb58 	bl	8005234 <__multiply>
 8004b84:	ee18 1a10 	vmov	r1, s16
 8004b88:	4680      	mov	r8, r0
 8004b8a:	4620      	mov	r0, r4
 8004b8c:	f000 fa84 	bl	8005098 <_Bfree>
 8004b90:	ee08 8a10 	vmov	s16, r8
 8004b94:	9b07      	ldr	r3, [sp, #28]
 8004b96:	1b9a      	subs	r2, r3, r6
 8004b98:	d006      	beq.n	8004ba8 <_dtoa_r+0x7a0>
 8004b9a:	ee18 1a10 	vmov	r1, s16
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	f000 fbf2 	bl	8005388 <__pow5mult>
 8004ba4:	ee08 0a10 	vmov	s16, r0
 8004ba8:	2101      	movs	r1, #1
 8004baa:	4620      	mov	r0, r4
 8004bac:	f000 fb2c 	bl	8005208 <__i2b>
 8004bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	4606      	mov	r6, r0
 8004bb6:	f340 8088 	ble.w	8004cca <_dtoa_r+0x8c2>
 8004bba:	461a      	mov	r2, r3
 8004bbc:	4601      	mov	r1, r0
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	f000 fbe2 	bl	8005388 <__pow5mult>
 8004bc4:	9b06      	ldr	r3, [sp, #24]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	4606      	mov	r6, r0
 8004bca:	f340 8081 	ble.w	8004cd0 <_dtoa_r+0x8c8>
 8004bce:	f04f 0800 	mov.w	r8, #0
 8004bd2:	6933      	ldr	r3, [r6, #16]
 8004bd4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004bd8:	6918      	ldr	r0, [r3, #16]
 8004bda:	f000 fac5 	bl	8005168 <__hi0bits>
 8004bde:	f1c0 0020 	rsb	r0, r0, #32
 8004be2:	9b05      	ldr	r3, [sp, #20]
 8004be4:	4418      	add	r0, r3
 8004be6:	f010 001f 	ands.w	r0, r0, #31
 8004bea:	f000 8092 	beq.w	8004d12 <_dtoa_r+0x90a>
 8004bee:	f1c0 0320 	rsb	r3, r0, #32
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	f340 808a 	ble.w	8004d0c <_dtoa_r+0x904>
 8004bf8:	f1c0 001c 	rsb	r0, r0, #28
 8004bfc:	9b04      	ldr	r3, [sp, #16]
 8004bfe:	4403      	add	r3, r0
 8004c00:	9304      	str	r3, [sp, #16]
 8004c02:	9b05      	ldr	r3, [sp, #20]
 8004c04:	4403      	add	r3, r0
 8004c06:	4405      	add	r5, r0
 8004c08:	9305      	str	r3, [sp, #20]
 8004c0a:	9b04      	ldr	r3, [sp, #16]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	dd07      	ble.n	8004c20 <_dtoa_r+0x818>
 8004c10:	ee18 1a10 	vmov	r1, s16
 8004c14:	461a      	mov	r2, r3
 8004c16:	4620      	mov	r0, r4
 8004c18:	f000 fc10 	bl	800543c <__lshift>
 8004c1c:	ee08 0a10 	vmov	s16, r0
 8004c20:	9b05      	ldr	r3, [sp, #20]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	dd05      	ble.n	8004c32 <_dtoa_r+0x82a>
 8004c26:	4631      	mov	r1, r6
 8004c28:	461a      	mov	r2, r3
 8004c2a:	4620      	mov	r0, r4
 8004c2c:	f000 fc06 	bl	800543c <__lshift>
 8004c30:	4606      	mov	r6, r0
 8004c32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d06e      	beq.n	8004d16 <_dtoa_r+0x90e>
 8004c38:	ee18 0a10 	vmov	r0, s16
 8004c3c:	4631      	mov	r1, r6
 8004c3e:	f000 fc6d 	bl	800551c <__mcmp>
 8004c42:	2800      	cmp	r0, #0
 8004c44:	da67      	bge.n	8004d16 <_dtoa_r+0x90e>
 8004c46:	9b00      	ldr	r3, [sp, #0]
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	ee18 1a10 	vmov	r1, s16
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	220a      	movs	r2, #10
 8004c52:	2300      	movs	r3, #0
 8004c54:	4620      	mov	r0, r4
 8004c56:	f000 fa41 	bl	80050dc <__multadd>
 8004c5a:	9b08      	ldr	r3, [sp, #32]
 8004c5c:	ee08 0a10 	vmov	s16, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f000 81b1 	beq.w	8004fc8 <_dtoa_r+0xbc0>
 8004c66:	2300      	movs	r3, #0
 8004c68:	4639      	mov	r1, r7
 8004c6a:	220a      	movs	r2, #10
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	f000 fa35 	bl	80050dc <__multadd>
 8004c72:	9b02      	ldr	r3, [sp, #8]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	4607      	mov	r7, r0
 8004c78:	f300 808e 	bgt.w	8004d98 <_dtoa_r+0x990>
 8004c7c:	9b06      	ldr	r3, [sp, #24]
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	dc51      	bgt.n	8004d26 <_dtoa_r+0x91e>
 8004c82:	e089      	b.n	8004d98 <_dtoa_r+0x990>
 8004c84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004c86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004c8a:	e74b      	b.n	8004b24 <_dtoa_r+0x71c>
 8004c8c:	9b03      	ldr	r3, [sp, #12]
 8004c8e:	1e5e      	subs	r6, r3, #1
 8004c90:	9b07      	ldr	r3, [sp, #28]
 8004c92:	42b3      	cmp	r3, r6
 8004c94:	bfbf      	itttt	lt
 8004c96:	9b07      	ldrlt	r3, [sp, #28]
 8004c98:	9607      	strlt	r6, [sp, #28]
 8004c9a:	1af2      	sublt	r2, r6, r3
 8004c9c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004c9e:	bfb6      	itet	lt
 8004ca0:	189b      	addlt	r3, r3, r2
 8004ca2:	1b9e      	subge	r6, r3, r6
 8004ca4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8004ca6:	9b03      	ldr	r3, [sp, #12]
 8004ca8:	bfb8      	it	lt
 8004caa:	2600      	movlt	r6, #0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	bfb7      	itett	lt
 8004cb0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8004cb4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8004cb8:	1a9d      	sublt	r5, r3, r2
 8004cba:	2300      	movlt	r3, #0
 8004cbc:	e734      	b.n	8004b28 <_dtoa_r+0x720>
 8004cbe:	9e07      	ldr	r6, [sp, #28]
 8004cc0:	9d04      	ldr	r5, [sp, #16]
 8004cc2:	9f08      	ldr	r7, [sp, #32]
 8004cc4:	e73b      	b.n	8004b3e <_dtoa_r+0x736>
 8004cc6:	9a07      	ldr	r2, [sp, #28]
 8004cc8:	e767      	b.n	8004b9a <_dtoa_r+0x792>
 8004cca:	9b06      	ldr	r3, [sp, #24]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	dc18      	bgt.n	8004d02 <_dtoa_r+0x8fa>
 8004cd0:	f1ba 0f00 	cmp.w	sl, #0
 8004cd4:	d115      	bne.n	8004d02 <_dtoa_r+0x8fa>
 8004cd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004cda:	b993      	cbnz	r3, 8004d02 <_dtoa_r+0x8fa>
 8004cdc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004ce0:	0d1b      	lsrs	r3, r3, #20
 8004ce2:	051b      	lsls	r3, r3, #20
 8004ce4:	b183      	cbz	r3, 8004d08 <_dtoa_r+0x900>
 8004ce6:	9b04      	ldr	r3, [sp, #16]
 8004ce8:	3301      	adds	r3, #1
 8004cea:	9304      	str	r3, [sp, #16]
 8004cec:	9b05      	ldr	r3, [sp, #20]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	9305      	str	r3, [sp, #20]
 8004cf2:	f04f 0801 	mov.w	r8, #1
 8004cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f47f af6a 	bne.w	8004bd2 <_dtoa_r+0x7ca>
 8004cfe:	2001      	movs	r0, #1
 8004d00:	e76f      	b.n	8004be2 <_dtoa_r+0x7da>
 8004d02:	f04f 0800 	mov.w	r8, #0
 8004d06:	e7f6      	b.n	8004cf6 <_dtoa_r+0x8ee>
 8004d08:	4698      	mov	r8, r3
 8004d0a:	e7f4      	b.n	8004cf6 <_dtoa_r+0x8ee>
 8004d0c:	f43f af7d 	beq.w	8004c0a <_dtoa_r+0x802>
 8004d10:	4618      	mov	r0, r3
 8004d12:	301c      	adds	r0, #28
 8004d14:	e772      	b.n	8004bfc <_dtoa_r+0x7f4>
 8004d16:	9b03      	ldr	r3, [sp, #12]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	dc37      	bgt.n	8004d8c <_dtoa_r+0x984>
 8004d1c:	9b06      	ldr	r3, [sp, #24]
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	dd34      	ble.n	8004d8c <_dtoa_r+0x984>
 8004d22:	9b03      	ldr	r3, [sp, #12]
 8004d24:	9302      	str	r3, [sp, #8]
 8004d26:	9b02      	ldr	r3, [sp, #8]
 8004d28:	b96b      	cbnz	r3, 8004d46 <_dtoa_r+0x93e>
 8004d2a:	4631      	mov	r1, r6
 8004d2c:	2205      	movs	r2, #5
 8004d2e:	4620      	mov	r0, r4
 8004d30:	f000 f9d4 	bl	80050dc <__multadd>
 8004d34:	4601      	mov	r1, r0
 8004d36:	4606      	mov	r6, r0
 8004d38:	ee18 0a10 	vmov	r0, s16
 8004d3c:	f000 fbee 	bl	800551c <__mcmp>
 8004d40:	2800      	cmp	r0, #0
 8004d42:	f73f adbb 	bgt.w	80048bc <_dtoa_r+0x4b4>
 8004d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d48:	9d01      	ldr	r5, [sp, #4]
 8004d4a:	43db      	mvns	r3, r3
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	f04f 0800 	mov.w	r8, #0
 8004d52:	4631      	mov	r1, r6
 8004d54:	4620      	mov	r0, r4
 8004d56:	f000 f99f 	bl	8005098 <_Bfree>
 8004d5a:	2f00      	cmp	r7, #0
 8004d5c:	f43f aea4 	beq.w	8004aa8 <_dtoa_r+0x6a0>
 8004d60:	f1b8 0f00 	cmp.w	r8, #0
 8004d64:	d005      	beq.n	8004d72 <_dtoa_r+0x96a>
 8004d66:	45b8      	cmp	r8, r7
 8004d68:	d003      	beq.n	8004d72 <_dtoa_r+0x96a>
 8004d6a:	4641      	mov	r1, r8
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	f000 f993 	bl	8005098 <_Bfree>
 8004d72:	4639      	mov	r1, r7
 8004d74:	4620      	mov	r0, r4
 8004d76:	f000 f98f 	bl	8005098 <_Bfree>
 8004d7a:	e695      	b.n	8004aa8 <_dtoa_r+0x6a0>
 8004d7c:	2600      	movs	r6, #0
 8004d7e:	4637      	mov	r7, r6
 8004d80:	e7e1      	b.n	8004d46 <_dtoa_r+0x93e>
 8004d82:	9700      	str	r7, [sp, #0]
 8004d84:	4637      	mov	r7, r6
 8004d86:	e599      	b.n	80048bc <_dtoa_r+0x4b4>
 8004d88:	40240000 	.word	0x40240000
 8004d8c:	9b08      	ldr	r3, [sp, #32]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f000 80ca 	beq.w	8004f28 <_dtoa_r+0xb20>
 8004d94:	9b03      	ldr	r3, [sp, #12]
 8004d96:	9302      	str	r3, [sp, #8]
 8004d98:	2d00      	cmp	r5, #0
 8004d9a:	dd05      	ble.n	8004da8 <_dtoa_r+0x9a0>
 8004d9c:	4639      	mov	r1, r7
 8004d9e:	462a      	mov	r2, r5
 8004da0:	4620      	mov	r0, r4
 8004da2:	f000 fb4b 	bl	800543c <__lshift>
 8004da6:	4607      	mov	r7, r0
 8004da8:	f1b8 0f00 	cmp.w	r8, #0
 8004dac:	d05b      	beq.n	8004e66 <_dtoa_r+0xa5e>
 8004dae:	6879      	ldr	r1, [r7, #4]
 8004db0:	4620      	mov	r0, r4
 8004db2:	f000 f931 	bl	8005018 <_Balloc>
 8004db6:	4605      	mov	r5, r0
 8004db8:	b928      	cbnz	r0, 8004dc6 <_dtoa_r+0x9be>
 8004dba:	4b87      	ldr	r3, [pc, #540]	; (8004fd8 <_dtoa_r+0xbd0>)
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004dc2:	f7ff bb3b 	b.w	800443c <_dtoa_r+0x34>
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	3202      	adds	r2, #2
 8004dca:	0092      	lsls	r2, r2, #2
 8004dcc:	f107 010c 	add.w	r1, r7, #12
 8004dd0:	300c      	adds	r0, #12
 8004dd2:	f000 f913 	bl	8004ffc <memcpy>
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	4629      	mov	r1, r5
 8004dda:	4620      	mov	r0, r4
 8004ddc:	f000 fb2e 	bl	800543c <__lshift>
 8004de0:	9b01      	ldr	r3, [sp, #4]
 8004de2:	f103 0901 	add.w	r9, r3, #1
 8004de6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8004dea:	4413      	add	r3, r2
 8004dec:	9305      	str	r3, [sp, #20]
 8004dee:	f00a 0301 	and.w	r3, sl, #1
 8004df2:	46b8      	mov	r8, r7
 8004df4:	9304      	str	r3, [sp, #16]
 8004df6:	4607      	mov	r7, r0
 8004df8:	4631      	mov	r1, r6
 8004dfa:	ee18 0a10 	vmov	r0, s16
 8004dfe:	f7ff fa75 	bl	80042ec <quorem>
 8004e02:	4641      	mov	r1, r8
 8004e04:	9002      	str	r0, [sp, #8]
 8004e06:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004e0a:	ee18 0a10 	vmov	r0, s16
 8004e0e:	f000 fb85 	bl	800551c <__mcmp>
 8004e12:	463a      	mov	r2, r7
 8004e14:	9003      	str	r0, [sp, #12]
 8004e16:	4631      	mov	r1, r6
 8004e18:	4620      	mov	r0, r4
 8004e1a:	f000 fb9b 	bl	8005554 <__mdiff>
 8004e1e:	68c2      	ldr	r2, [r0, #12]
 8004e20:	f109 3bff 	add.w	fp, r9, #4294967295
 8004e24:	4605      	mov	r5, r0
 8004e26:	bb02      	cbnz	r2, 8004e6a <_dtoa_r+0xa62>
 8004e28:	4601      	mov	r1, r0
 8004e2a:	ee18 0a10 	vmov	r0, s16
 8004e2e:	f000 fb75 	bl	800551c <__mcmp>
 8004e32:	4602      	mov	r2, r0
 8004e34:	4629      	mov	r1, r5
 8004e36:	4620      	mov	r0, r4
 8004e38:	9207      	str	r2, [sp, #28]
 8004e3a:	f000 f92d 	bl	8005098 <_Bfree>
 8004e3e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8004e42:	ea43 0102 	orr.w	r1, r3, r2
 8004e46:	9b04      	ldr	r3, [sp, #16]
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	464d      	mov	r5, r9
 8004e4c:	d10f      	bne.n	8004e6e <_dtoa_r+0xa66>
 8004e4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004e52:	d02a      	beq.n	8004eaa <_dtoa_r+0xaa2>
 8004e54:	9b03      	ldr	r3, [sp, #12]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	dd02      	ble.n	8004e60 <_dtoa_r+0xa58>
 8004e5a:	9b02      	ldr	r3, [sp, #8]
 8004e5c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004e60:	f88b a000 	strb.w	sl, [fp]
 8004e64:	e775      	b.n	8004d52 <_dtoa_r+0x94a>
 8004e66:	4638      	mov	r0, r7
 8004e68:	e7ba      	b.n	8004de0 <_dtoa_r+0x9d8>
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	e7e2      	b.n	8004e34 <_dtoa_r+0xa2c>
 8004e6e:	9b03      	ldr	r3, [sp, #12]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	db04      	blt.n	8004e7e <_dtoa_r+0xa76>
 8004e74:	9906      	ldr	r1, [sp, #24]
 8004e76:	430b      	orrs	r3, r1
 8004e78:	9904      	ldr	r1, [sp, #16]
 8004e7a:	430b      	orrs	r3, r1
 8004e7c:	d122      	bne.n	8004ec4 <_dtoa_r+0xabc>
 8004e7e:	2a00      	cmp	r2, #0
 8004e80:	ddee      	ble.n	8004e60 <_dtoa_r+0xa58>
 8004e82:	ee18 1a10 	vmov	r1, s16
 8004e86:	2201      	movs	r2, #1
 8004e88:	4620      	mov	r0, r4
 8004e8a:	f000 fad7 	bl	800543c <__lshift>
 8004e8e:	4631      	mov	r1, r6
 8004e90:	ee08 0a10 	vmov	s16, r0
 8004e94:	f000 fb42 	bl	800551c <__mcmp>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	dc03      	bgt.n	8004ea4 <_dtoa_r+0xa9c>
 8004e9c:	d1e0      	bne.n	8004e60 <_dtoa_r+0xa58>
 8004e9e:	f01a 0f01 	tst.w	sl, #1
 8004ea2:	d0dd      	beq.n	8004e60 <_dtoa_r+0xa58>
 8004ea4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004ea8:	d1d7      	bne.n	8004e5a <_dtoa_r+0xa52>
 8004eaa:	2339      	movs	r3, #57	; 0x39
 8004eac:	f88b 3000 	strb.w	r3, [fp]
 8004eb0:	462b      	mov	r3, r5
 8004eb2:	461d      	mov	r5, r3
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004eba:	2a39      	cmp	r2, #57	; 0x39
 8004ebc:	d071      	beq.n	8004fa2 <_dtoa_r+0xb9a>
 8004ebe:	3201      	adds	r2, #1
 8004ec0:	701a      	strb	r2, [r3, #0]
 8004ec2:	e746      	b.n	8004d52 <_dtoa_r+0x94a>
 8004ec4:	2a00      	cmp	r2, #0
 8004ec6:	dd07      	ble.n	8004ed8 <_dtoa_r+0xad0>
 8004ec8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004ecc:	d0ed      	beq.n	8004eaa <_dtoa_r+0xaa2>
 8004ece:	f10a 0301 	add.w	r3, sl, #1
 8004ed2:	f88b 3000 	strb.w	r3, [fp]
 8004ed6:	e73c      	b.n	8004d52 <_dtoa_r+0x94a>
 8004ed8:	9b05      	ldr	r3, [sp, #20]
 8004eda:	f809 ac01 	strb.w	sl, [r9, #-1]
 8004ede:	4599      	cmp	r9, r3
 8004ee0:	d047      	beq.n	8004f72 <_dtoa_r+0xb6a>
 8004ee2:	ee18 1a10 	vmov	r1, s16
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	220a      	movs	r2, #10
 8004eea:	4620      	mov	r0, r4
 8004eec:	f000 f8f6 	bl	80050dc <__multadd>
 8004ef0:	45b8      	cmp	r8, r7
 8004ef2:	ee08 0a10 	vmov	s16, r0
 8004ef6:	f04f 0300 	mov.w	r3, #0
 8004efa:	f04f 020a 	mov.w	r2, #10
 8004efe:	4641      	mov	r1, r8
 8004f00:	4620      	mov	r0, r4
 8004f02:	d106      	bne.n	8004f12 <_dtoa_r+0xb0a>
 8004f04:	f000 f8ea 	bl	80050dc <__multadd>
 8004f08:	4680      	mov	r8, r0
 8004f0a:	4607      	mov	r7, r0
 8004f0c:	f109 0901 	add.w	r9, r9, #1
 8004f10:	e772      	b.n	8004df8 <_dtoa_r+0x9f0>
 8004f12:	f000 f8e3 	bl	80050dc <__multadd>
 8004f16:	4639      	mov	r1, r7
 8004f18:	4680      	mov	r8, r0
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	220a      	movs	r2, #10
 8004f1e:	4620      	mov	r0, r4
 8004f20:	f000 f8dc 	bl	80050dc <__multadd>
 8004f24:	4607      	mov	r7, r0
 8004f26:	e7f1      	b.n	8004f0c <_dtoa_r+0xb04>
 8004f28:	9b03      	ldr	r3, [sp, #12]
 8004f2a:	9302      	str	r3, [sp, #8]
 8004f2c:	9d01      	ldr	r5, [sp, #4]
 8004f2e:	ee18 0a10 	vmov	r0, s16
 8004f32:	4631      	mov	r1, r6
 8004f34:	f7ff f9da 	bl	80042ec <quorem>
 8004f38:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004f3c:	9b01      	ldr	r3, [sp, #4]
 8004f3e:	f805 ab01 	strb.w	sl, [r5], #1
 8004f42:	1aea      	subs	r2, r5, r3
 8004f44:	9b02      	ldr	r3, [sp, #8]
 8004f46:	4293      	cmp	r3, r2
 8004f48:	dd09      	ble.n	8004f5e <_dtoa_r+0xb56>
 8004f4a:	ee18 1a10 	vmov	r1, s16
 8004f4e:	2300      	movs	r3, #0
 8004f50:	220a      	movs	r2, #10
 8004f52:	4620      	mov	r0, r4
 8004f54:	f000 f8c2 	bl	80050dc <__multadd>
 8004f58:	ee08 0a10 	vmov	s16, r0
 8004f5c:	e7e7      	b.n	8004f2e <_dtoa_r+0xb26>
 8004f5e:	9b02      	ldr	r3, [sp, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	bfc8      	it	gt
 8004f64:	461d      	movgt	r5, r3
 8004f66:	9b01      	ldr	r3, [sp, #4]
 8004f68:	bfd8      	it	le
 8004f6a:	2501      	movle	r5, #1
 8004f6c:	441d      	add	r5, r3
 8004f6e:	f04f 0800 	mov.w	r8, #0
 8004f72:	ee18 1a10 	vmov	r1, s16
 8004f76:	2201      	movs	r2, #1
 8004f78:	4620      	mov	r0, r4
 8004f7a:	f000 fa5f 	bl	800543c <__lshift>
 8004f7e:	4631      	mov	r1, r6
 8004f80:	ee08 0a10 	vmov	s16, r0
 8004f84:	f000 faca 	bl	800551c <__mcmp>
 8004f88:	2800      	cmp	r0, #0
 8004f8a:	dc91      	bgt.n	8004eb0 <_dtoa_r+0xaa8>
 8004f8c:	d102      	bne.n	8004f94 <_dtoa_r+0xb8c>
 8004f8e:	f01a 0f01 	tst.w	sl, #1
 8004f92:	d18d      	bne.n	8004eb0 <_dtoa_r+0xaa8>
 8004f94:	462b      	mov	r3, r5
 8004f96:	461d      	mov	r5, r3
 8004f98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f9c:	2a30      	cmp	r2, #48	; 0x30
 8004f9e:	d0fa      	beq.n	8004f96 <_dtoa_r+0xb8e>
 8004fa0:	e6d7      	b.n	8004d52 <_dtoa_r+0x94a>
 8004fa2:	9a01      	ldr	r2, [sp, #4]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d184      	bne.n	8004eb2 <_dtoa_r+0xaaa>
 8004fa8:	9b00      	ldr	r3, [sp, #0]
 8004faa:	3301      	adds	r3, #1
 8004fac:	9300      	str	r3, [sp, #0]
 8004fae:	2331      	movs	r3, #49	; 0x31
 8004fb0:	7013      	strb	r3, [r2, #0]
 8004fb2:	e6ce      	b.n	8004d52 <_dtoa_r+0x94a>
 8004fb4:	4b09      	ldr	r3, [pc, #36]	; (8004fdc <_dtoa_r+0xbd4>)
 8004fb6:	f7ff ba95 	b.w	80044e4 <_dtoa_r+0xdc>
 8004fba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f47f aa6e 	bne.w	800449e <_dtoa_r+0x96>
 8004fc2:	4b07      	ldr	r3, [pc, #28]	; (8004fe0 <_dtoa_r+0xbd8>)
 8004fc4:	f7ff ba8e 	b.w	80044e4 <_dtoa_r+0xdc>
 8004fc8:	9b02      	ldr	r3, [sp, #8]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	dcae      	bgt.n	8004f2c <_dtoa_r+0xb24>
 8004fce:	9b06      	ldr	r3, [sp, #24]
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	f73f aea8 	bgt.w	8004d26 <_dtoa_r+0x91e>
 8004fd6:	e7a9      	b.n	8004f2c <_dtoa_r+0xb24>
 8004fd8:	08006537 	.word	0x08006537
 8004fdc:	08006494 	.word	0x08006494
 8004fe0:	080064b8 	.word	0x080064b8

08004fe4 <_localeconv_r>:
 8004fe4:	4800      	ldr	r0, [pc, #0]	; (8004fe8 <_localeconv_r+0x4>)
 8004fe6:	4770      	bx	lr
 8004fe8:	20000178 	.word	0x20000178

08004fec <malloc>:
 8004fec:	4b02      	ldr	r3, [pc, #8]	; (8004ff8 <malloc+0xc>)
 8004fee:	4601      	mov	r1, r0
 8004ff0:	6818      	ldr	r0, [r3, #0]
 8004ff2:	f000 bc17 	b.w	8005824 <_malloc_r>
 8004ff6:	bf00      	nop
 8004ff8:	20000024 	.word	0x20000024

08004ffc <memcpy>:
 8004ffc:	440a      	add	r2, r1
 8004ffe:	4291      	cmp	r1, r2
 8005000:	f100 33ff 	add.w	r3, r0, #4294967295
 8005004:	d100      	bne.n	8005008 <memcpy+0xc>
 8005006:	4770      	bx	lr
 8005008:	b510      	push	{r4, lr}
 800500a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800500e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005012:	4291      	cmp	r1, r2
 8005014:	d1f9      	bne.n	800500a <memcpy+0xe>
 8005016:	bd10      	pop	{r4, pc}

08005018 <_Balloc>:
 8005018:	b570      	push	{r4, r5, r6, lr}
 800501a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800501c:	4604      	mov	r4, r0
 800501e:	460d      	mov	r5, r1
 8005020:	b976      	cbnz	r6, 8005040 <_Balloc+0x28>
 8005022:	2010      	movs	r0, #16
 8005024:	f7ff ffe2 	bl	8004fec <malloc>
 8005028:	4602      	mov	r2, r0
 800502a:	6260      	str	r0, [r4, #36]	; 0x24
 800502c:	b920      	cbnz	r0, 8005038 <_Balloc+0x20>
 800502e:	4b18      	ldr	r3, [pc, #96]	; (8005090 <_Balloc+0x78>)
 8005030:	4818      	ldr	r0, [pc, #96]	; (8005094 <_Balloc+0x7c>)
 8005032:	2166      	movs	r1, #102	; 0x66
 8005034:	f000 fc7a 	bl	800592c <__assert_func>
 8005038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800503c:	6006      	str	r6, [r0, #0]
 800503e:	60c6      	str	r6, [r0, #12]
 8005040:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005042:	68f3      	ldr	r3, [r6, #12]
 8005044:	b183      	cbz	r3, 8005068 <_Balloc+0x50>
 8005046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800504e:	b9b8      	cbnz	r0, 8005080 <_Balloc+0x68>
 8005050:	2101      	movs	r1, #1
 8005052:	fa01 f605 	lsl.w	r6, r1, r5
 8005056:	1d72      	adds	r2, r6, #5
 8005058:	0092      	lsls	r2, r2, #2
 800505a:	4620      	mov	r0, r4
 800505c:	f000 fb60 	bl	8005720 <_calloc_r>
 8005060:	b160      	cbz	r0, 800507c <_Balloc+0x64>
 8005062:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005066:	e00e      	b.n	8005086 <_Balloc+0x6e>
 8005068:	2221      	movs	r2, #33	; 0x21
 800506a:	2104      	movs	r1, #4
 800506c:	4620      	mov	r0, r4
 800506e:	f000 fb57 	bl	8005720 <_calloc_r>
 8005072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005074:	60f0      	str	r0, [r6, #12]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1e4      	bne.n	8005046 <_Balloc+0x2e>
 800507c:	2000      	movs	r0, #0
 800507e:	bd70      	pop	{r4, r5, r6, pc}
 8005080:	6802      	ldr	r2, [r0, #0]
 8005082:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005086:	2300      	movs	r3, #0
 8005088:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800508c:	e7f7      	b.n	800507e <_Balloc+0x66>
 800508e:	bf00      	nop
 8005090:	080064c5 	.word	0x080064c5
 8005094:	08006548 	.word	0x08006548

08005098 <_Bfree>:
 8005098:	b570      	push	{r4, r5, r6, lr}
 800509a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800509c:	4605      	mov	r5, r0
 800509e:	460c      	mov	r4, r1
 80050a0:	b976      	cbnz	r6, 80050c0 <_Bfree+0x28>
 80050a2:	2010      	movs	r0, #16
 80050a4:	f7ff ffa2 	bl	8004fec <malloc>
 80050a8:	4602      	mov	r2, r0
 80050aa:	6268      	str	r0, [r5, #36]	; 0x24
 80050ac:	b920      	cbnz	r0, 80050b8 <_Bfree+0x20>
 80050ae:	4b09      	ldr	r3, [pc, #36]	; (80050d4 <_Bfree+0x3c>)
 80050b0:	4809      	ldr	r0, [pc, #36]	; (80050d8 <_Bfree+0x40>)
 80050b2:	218a      	movs	r1, #138	; 0x8a
 80050b4:	f000 fc3a 	bl	800592c <__assert_func>
 80050b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050bc:	6006      	str	r6, [r0, #0]
 80050be:	60c6      	str	r6, [r0, #12]
 80050c0:	b13c      	cbz	r4, 80050d2 <_Bfree+0x3a>
 80050c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80050c4:	6862      	ldr	r2, [r4, #4]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80050cc:	6021      	str	r1, [r4, #0]
 80050ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80050d2:	bd70      	pop	{r4, r5, r6, pc}
 80050d4:	080064c5 	.word	0x080064c5
 80050d8:	08006548 	.word	0x08006548

080050dc <__multadd>:
 80050dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050e0:	690d      	ldr	r5, [r1, #16]
 80050e2:	4607      	mov	r7, r0
 80050e4:	460c      	mov	r4, r1
 80050e6:	461e      	mov	r6, r3
 80050e8:	f101 0c14 	add.w	ip, r1, #20
 80050ec:	2000      	movs	r0, #0
 80050ee:	f8dc 3000 	ldr.w	r3, [ip]
 80050f2:	b299      	uxth	r1, r3
 80050f4:	fb02 6101 	mla	r1, r2, r1, r6
 80050f8:	0c1e      	lsrs	r6, r3, #16
 80050fa:	0c0b      	lsrs	r3, r1, #16
 80050fc:	fb02 3306 	mla	r3, r2, r6, r3
 8005100:	b289      	uxth	r1, r1
 8005102:	3001      	adds	r0, #1
 8005104:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005108:	4285      	cmp	r5, r0
 800510a:	f84c 1b04 	str.w	r1, [ip], #4
 800510e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005112:	dcec      	bgt.n	80050ee <__multadd+0x12>
 8005114:	b30e      	cbz	r6, 800515a <__multadd+0x7e>
 8005116:	68a3      	ldr	r3, [r4, #8]
 8005118:	42ab      	cmp	r3, r5
 800511a:	dc19      	bgt.n	8005150 <__multadd+0x74>
 800511c:	6861      	ldr	r1, [r4, #4]
 800511e:	4638      	mov	r0, r7
 8005120:	3101      	adds	r1, #1
 8005122:	f7ff ff79 	bl	8005018 <_Balloc>
 8005126:	4680      	mov	r8, r0
 8005128:	b928      	cbnz	r0, 8005136 <__multadd+0x5a>
 800512a:	4602      	mov	r2, r0
 800512c:	4b0c      	ldr	r3, [pc, #48]	; (8005160 <__multadd+0x84>)
 800512e:	480d      	ldr	r0, [pc, #52]	; (8005164 <__multadd+0x88>)
 8005130:	21b5      	movs	r1, #181	; 0xb5
 8005132:	f000 fbfb 	bl	800592c <__assert_func>
 8005136:	6922      	ldr	r2, [r4, #16]
 8005138:	3202      	adds	r2, #2
 800513a:	f104 010c 	add.w	r1, r4, #12
 800513e:	0092      	lsls	r2, r2, #2
 8005140:	300c      	adds	r0, #12
 8005142:	f7ff ff5b 	bl	8004ffc <memcpy>
 8005146:	4621      	mov	r1, r4
 8005148:	4638      	mov	r0, r7
 800514a:	f7ff ffa5 	bl	8005098 <_Bfree>
 800514e:	4644      	mov	r4, r8
 8005150:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005154:	3501      	adds	r5, #1
 8005156:	615e      	str	r6, [r3, #20]
 8005158:	6125      	str	r5, [r4, #16]
 800515a:	4620      	mov	r0, r4
 800515c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005160:	08006537 	.word	0x08006537
 8005164:	08006548 	.word	0x08006548

08005168 <__hi0bits>:
 8005168:	0c03      	lsrs	r3, r0, #16
 800516a:	041b      	lsls	r3, r3, #16
 800516c:	b9d3      	cbnz	r3, 80051a4 <__hi0bits+0x3c>
 800516e:	0400      	lsls	r0, r0, #16
 8005170:	2310      	movs	r3, #16
 8005172:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005176:	bf04      	itt	eq
 8005178:	0200      	lsleq	r0, r0, #8
 800517a:	3308      	addeq	r3, #8
 800517c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005180:	bf04      	itt	eq
 8005182:	0100      	lsleq	r0, r0, #4
 8005184:	3304      	addeq	r3, #4
 8005186:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800518a:	bf04      	itt	eq
 800518c:	0080      	lsleq	r0, r0, #2
 800518e:	3302      	addeq	r3, #2
 8005190:	2800      	cmp	r0, #0
 8005192:	db05      	blt.n	80051a0 <__hi0bits+0x38>
 8005194:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005198:	f103 0301 	add.w	r3, r3, #1
 800519c:	bf08      	it	eq
 800519e:	2320      	moveq	r3, #32
 80051a0:	4618      	mov	r0, r3
 80051a2:	4770      	bx	lr
 80051a4:	2300      	movs	r3, #0
 80051a6:	e7e4      	b.n	8005172 <__hi0bits+0xa>

080051a8 <__lo0bits>:
 80051a8:	6803      	ldr	r3, [r0, #0]
 80051aa:	f013 0207 	ands.w	r2, r3, #7
 80051ae:	4601      	mov	r1, r0
 80051b0:	d00b      	beq.n	80051ca <__lo0bits+0x22>
 80051b2:	07da      	lsls	r2, r3, #31
 80051b4:	d423      	bmi.n	80051fe <__lo0bits+0x56>
 80051b6:	0798      	lsls	r0, r3, #30
 80051b8:	bf49      	itett	mi
 80051ba:	085b      	lsrmi	r3, r3, #1
 80051bc:	089b      	lsrpl	r3, r3, #2
 80051be:	2001      	movmi	r0, #1
 80051c0:	600b      	strmi	r3, [r1, #0]
 80051c2:	bf5c      	itt	pl
 80051c4:	600b      	strpl	r3, [r1, #0]
 80051c6:	2002      	movpl	r0, #2
 80051c8:	4770      	bx	lr
 80051ca:	b298      	uxth	r0, r3
 80051cc:	b9a8      	cbnz	r0, 80051fa <__lo0bits+0x52>
 80051ce:	0c1b      	lsrs	r3, r3, #16
 80051d0:	2010      	movs	r0, #16
 80051d2:	b2da      	uxtb	r2, r3
 80051d4:	b90a      	cbnz	r2, 80051da <__lo0bits+0x32>
 80051d6:	3008      	adds	r0, #8
 80051d8:	0a1b      	lsrs	r3, r3, #8
 80051da:	071a      	lsls	r2, r3, #28
 80051dc:	bf04      	itt	eq
 80051de:	091b      	lsreq	r3, r3, #4
 80051e0:	3004      	addeq	r0, #4
 80051e2:	079a      	lsls	r2, r3, #30
 80051e4:	bf04      	itt	eq
 80051e6:	089b      	lsreq	r3, r3, #2
 80051e8:	3002      	addeq	r0, #2
 80051ea:	07da      	lsls	r2, r3, #31
 80051ec:	d403      	bmi.n	80051f6 <__lo0bits+0x4e>
 80051ee:	085b      	lsrs	r3, r3, #1
 80051f0:	f100 0001 	add.w	r0, r0, #1
 80051f4:	d005      	beq.n	8005202 <__lo0bits+0x5a>
 80051f6:	600b      	str	r3, [r1, #0]
 80051f8:	4770      	bx	lr
 80051fa:	4610      	mov	r0, r2
 80051fc:	e7e9      	b.n	80051d2 <__lo0bits+0x2a>
 80051fe:	2000      	movs	r0, #0
 8005200:	4770      	bx	lr
 8005202:	2020      	movs	r0, #32
 8005204:	4770      	bx	lr
	...

08005208 <__i2b>:
 8005208:	b510      	push	{r4, lr}
 800520a:	460c      	mov	r4, r1
 800520c:	2101      	movs	r1, #1
 800520e:	f7ff ff03 	bl	8005018 <_Balloc>
 8005212:	4602      	mov	r2, r0
 8005214:	b928      	cbnz	r0, 8005222 <__i2b+0x1a>
 8005216:	4b05      	ldr	r3, [pc, #20]	; (800522c <__i2b+0x24>)
 8005218:	4805      	ldr	r0, [pc, #20]	; (8005230 <__i2b+0x28>)
 800521a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800521e:	f000 fb85 	bl	800592c <__assert_func>
 8005222:	2301      	movs	r3, #1
 8005224:	6144      	str	r4, [r0, #20]
 8005226:	6103      	str	r3, [r0, #16]
 8005228:	bd10      	pop	{r4, pc}
 800522a:	bf00      	nop
 800522c:	08006537 	.word	0x08006537
 8005230:	08006548 	.word	0x08006548

08005234 <__multiply>:
 8005234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005238:	4691      	mov	r9, r2
 800523a:	690a      	ldr	r2, [r1, #16]
 800523c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005240:	429a      	cmp	r2, r3
 8005242:	bfb8      	it	lt
 8005244:	460b      	movlt	r3, r1
 8005246:	460c      	mov	r4, r1
 8005248:	bfbc      	itt	lt
 800524a:	464c      	movlt	r4, r9
 800524c:	4699      	movlt	r9, r3
 800524e:	6927      	ldr	r7, [r4, #16]
 8005250:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005254:	68a3      	ldr	r3, [r4, #8]
 8005256:	6861      	ldr	r1, [r4, #4]
 8005258:	eb07 060a 	add.w	r6, r7, sl
 800525c:	42b3      	cmp	r3, r6
 800525e:	b085      	sub	sp, #20
 8005260:	bfb8      	it	lt
 8005262:	3101      	addlt	r1, #1
 8005264:	f7ff fed8 	bl	8005018 <_Balloc>
 8005268:	b930      	cbnz	r0, 8005278 <__multiply+0x44>
 800526a:	4602      	mov	r2, r0
 800526c:	4b44      	ldr	r3, [pc, #272]	; (8005380 <__multiply+0x14c>)
 800526e:	4845      	ldr	r0, [pc, #276]	; (8005384 <__multiply+0x150>)
 8005270:	f240 115d 	movw	r1, #349	; 0x15d
 8005274:	f000 fb5a 	bl	800592c <__assert_func>
 8005278:	f100 0514 	add.w	r5, r0, #20
 800527c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005280:	462b      	mov	r3, r5
 8005282:	2200      	movs	r2, #0
 8005284:	4543      	cmp	r3, r8
 8005286:	d321      	bcc.n	80052cc <__multiply+0x98>
 8005288:	f104 0314 	add.w	r3, r4, #20
 800528c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005290:	f109 0314 	add.w	r3, r9, #20
 8005294:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005298:	9202      	str	r2, [sp, #8]
 800529a:	1b3a      	subs	r2, r7, r4
 800529c:	3a15      	subs	r2, #21
 800529e:	f022 0203 	bic.w	r2, r2, #3
 80052a2:	3204      	adds	r2, #4
 80052a4:	f104 0115 	add.w	r1, r4, #21
 80052a8:	428f      	cmp	r7, r1
 80052aa:	bf38      	it	cc
 80052ac:	2204      	movcc	r2, #4
 80052ae:	9201      	str	r2, [sp, #4]
 80052b0:	9a02      	ldr	r2, [sp, #8]
 80052b2:	9303      	str	r3, [sp, #12]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d80c      	bhi.n	80052d2 <__multiply+0x9e>
 80052b8:	2e00      	cmp	r6, #0
 80052ba:	dd03      	ble.n	80052c4 <__multiply+0x90>
 80052bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d05a      	beq.n	800537a <__multiply+0x146>
 80052c4:	6106      	str	r6, [r0, #16]
 80052c6:	b005      	add	sp, #20
 80052c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052cc:	f843 2b04 	str.w	r2, [r3], #4
 80052d0:	e7d8      	b.n	8005284 <__multiply+0x50>
 80052d2:	f8b3 a000 	ldrh.w	sl, [r3]
 80052d6:	f1ba 0f00 	cmp.w	sl, #0
 80052da:	d024      	beq.n	8005326 <__multiply+0xf2>
 80052dc:	f104 0e14 	add.w	lr, r4, #20
 80052e0:	46a9      	mov	r9, r5
 80052e2:	f04f 0c00 	mov.w	ip, #0
 80052e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80052ea:	f8d9 1000 	ldr.w	r1, [r9]
 80052ee:	fa1f fb82 	uxth.w	fp, r2
 80052f2:	b289      	uxth	r1, r1
 80052f4:	fb0a 110b 	mla	r1, sl, fp, r1
 80052f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80052fc:	f8d9 2000 	ldr.w	r2, [r9]
 8005300:	4461      	add	r1, ip
 8005302:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005306:	fb0a c20b 	mla	r2, sl, fp, ip
 800530a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800530e:	b289      	uxth	r1, r1
 8005310:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005314:	4577      	cmp	r7, lr
 8005316:	f849 1b04 	str.w	r1, [r9], #4
 800531a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800531e:	d8e2      	bhi.n	80052e6 <__multiply+0xb2>
 8005320:	9a01      	ldr	r2, [sp, #4]
 8005322:	f845 c002 	str.w	ip, [r5, r2]
 8005326:	9a03      	ldr	r2, [sp, #12]
 8005328:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800532c:	3304      	adds	r3, #4
 800532e:	f1b9 0f00 	cmp.w	r9, #0
 8005332:	d020      	beq.n	8005376 <__multiply+0x142>
 8005334:	6829      	ldr	r1, [r5, #0]
 8005336:	f104 0c14 	add.w	ip, r4, #20
 800533a:	46ae      	mov	lr, r5
 800533c:	f04f 0a00 	mov.w	sl, #0
 8005340:	f8bc b000 	ldrh.w	fp, [ip]
 8005344:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005348:	fb09 220b 	mla	r2, r9, fp, r2
 800534c:	4492      	add	sl, r2
 800534e:	b289      	uxth	r1, r1
 8005350:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005354:	f84e 1b04 	str.w	r1, [lr], #4
 8005358:	f85c 2b04 	ldr.w	r2, [ip], #4
 800535c:	f8be 1000 	ldrh.w	r1, [lr]
 8005360:	0c12      	lsrs	r2, r2, #16
 8005362:	fb09 1102 	mla	r1, r9, r2, r1
 8005366:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800536a:	4567      	cmp	r7, ip
 800536c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005370:	d8e6      	bhi.n	8005340 <__multiply+0x10c>
 8005372:	9a01      	ldr	r2, [sp, #4]
 8005374:	50a9      	str	r1, [r5, r2]
 8005376:	3504      	adds	r5, #4
 8005378:	e79a      	b.n	80052b0 <__multiply+0x7c>
 800537a:	3e01      	subs	r6, #1
 800537c:	e79c      	b.n	80052b8 <__multiply+0x84>
 800537e:	bf00      	nop
 8005380:	08006537 	.word	0x08006537
 8005384:	08006548 	.word	0x08006548

08005388 <__pow5mult>:
 8005388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800538c:	4615      	mov	r5, r2
 800538e:	f012 0203 	ands.w	r2, r2, #3
 8005392:	4606      	mov	r6, r0
 8005394:	460f      	mov	r7, r1
 8005396:	d007      	beq.n	80053a8 <__pow5mult+0x20>
 8005398:	4c25      	ldr	r4, [pc, #148]	; (8005430 <__pow5mult+0xa8>)
 800539a:	3a01      	subs	r2, #1
 800539c:	2300      	movs	r3, #0
 800539e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80053a2:	f7ff fe9b 	bl	80050dc <__multadd>
 80053a6:	4607      	mov	r7, r0
 80053a8:	10ad      	asrs	r5, r5, #2
 80053aa:	d03d      	beq.n	8005428 <__pow5mult+0xa0>
 80053ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80053ae:	b97c      	cbnz	r4, 80053d0 <__pow5mult+0x48>
 80053b0:	2010      	movs	r0, #16
 80053b2:	f7ff fe1b 	bl	8004fec <malloc>
 80053b6:	4602      	mov	r2, r0
 80053b8:	6270      	str	r0, [r6, #36]	; 0x24
 80053ba:	b928      	cbnz	r0, 80053c8 <__pow5mult+0x40>
 80053bc:	4b1d      	ldr	r3, [pc, #116]	; (8005434 <__pow5mult+0xac>)
 80053be:	481e      	ldr	r0, [pc, #120]	; (8005438 <__pow5mult+0xb0>)
 80053c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80053c4:	f000 fab2 	bl	800592c <__assert_func>
 80053c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80053cc:	6004      	str	r4, [r0, #0]
 80053ce:	60c4      	str	r4, [r0, #12]
 80053d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80053d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80053d8:	b94c      	cbnz	r4, 80053ee <__pow5mult+0x66>
 80053da:	f240 2171 	movw	r1, #625	; 0x271
 80053de:	4630      	mov	r0, r6
 80053e0:	f7ff ff12 	bl	8005208 <__i2b>
 80053e4:	2300      	movs	r3, #0
 80053e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80053ea:	4604      	mov	r4, r0
 80053ec:	6003      	str	r3, [r0, #0]
 80053ee:	f04f 0900 	mov.w	r9, #0
 80053f2:	07eb      	lsls	r3, r5, #31
 80053f4:	d50a      	bpl.n	800540c <__pow5mult+0x84>
 80053f6:	4639      	mov	r1, r7
 80053f8:	4622      	mov	r2, r4
 80053fa:	4630      	mov	r0, r6
 80053fc:	f7ff ff1a 	bl	8005234 <__multiply>
 8005400:	4639      	mov	r1, r7
 8005402:	4680      	mov	r8, r0
 8005404:	4630      	mov	r0, r6
 8005406:	f7ff fe47 	bl	8005098 <_Bfree>
 800540a:	4647      	mov	r7, r8
 800540c:	106d      	asrs	r5, r5, #1
 800540e:	d00b      	beq.n	8005428 <__pow5mult+0xa0>
 8005410:	6820      	ldr	r0, [r4, #0]
 8005412:	b938      	cbnz	r0, 8005424 <__pow5mult+0x9c>
 8005414:	4622      	mov	r2, r4
 8005416:	4621      	mov	r1, r4
 8005418:	4630      	mov	r0, r6
 800541a:	f7ff ff0b 	bl	8005234 <__multiply>
 800541e:	6020      	str	r0, [r4, #0]
 8005420:	f8c0 9000 	str.w	r9, [r0]
 8005424:	4604      	mov	r4, r0
 8005426:	e7e4      	b.n	80053f2 <__pow5mult+0x6a>
 8005428:	4638      	mov	r0, r7
 800542a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800542e:	bf00      	nop
 8005430:	08006698 	.word	0x08006698
 8005434:	080064c5 	.word	0x080064c5
 8005438:	08006548 	.word	0x08006548

0800543c <__lshift>:
 800543c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005440:	460c      	mov	r4, r1
 8005442:	6849      	ldr	r1, [r1, #4]
 8005444:	6923      	ldr	r3, [r4, #16]
 8005446:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800544a:	68a3      	ldr	r3, [r4, #8]
 800544c:	4607      	mov	r7, r0
 800544e:	4691      	mov	r9, r2
 8005450:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005454:	f108 0601 	add.w	r6, r8, #1
 8005458:	42b3      	cmp	r3, r6
 800545a:	db0b      	blt.n	8005474 <__lshift+0x38>
 800545c:	4638      	mov	r0, r7
 800545e:	f7ff fddb 	bl	8005018 <_Balloc>
 8005462:	4605      	mov	r5, r0
 8005464:	b948      	cbnz	r0, 800547a <__lshift+0x3e>
 8005466:	4602      	mov	r2, r0
 8005468:	4b2a      	ldr	r3, [pc, #168]	; (8005514 <__lshift+0xd8>)
 800546a:	482b      	ldr	r0, [pc, #172]	; (8005518 <__lshift+0xdc>)
 800546c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005470:	f000 fa5c 	bl	800592c <__assert_func>
 8005474:	3101      	adds	r1, #1
 8005476:	005b      	lsls	r3, r3, #1
 8005478:	e7ee      	b.n	8005458 <__lshift+0x1c>
 800547a:	2300      	movs	r3, #0
 800547c:	f100 0114 	add.w	r1, r0, #20
 8005480:	f100 0210 	add.w	r2, r0, #16
 8005484:	4618      	mov	r0, r3
 8005486:	4553      	cmp	r3, sl
 8005488:	db37      	blt.n	80054fa <__lshift+0xbe>
 800548a:	6920      	ldr	r0, [r4, #16]
 800548c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005490:	f104 0314 	add.w	r3, r4, #20
 8005494:	f019 091f 	ands.w	r9, r9, #31
 8005498:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800549c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80054a0:	d02f      	beq.n	8005502 <__lshift+0xc6>
 80054a2:	f1c9 0e20 	rsb	lr, r9, #32
 80054a6:	468a      	mov	sl, r1
 80054a8:	f04f 0c00 	mov.w	ip, #0
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	fa02 f209 	lsl.w	r2, r2, r9
 80054b2:	ea42 020c 	orr.w	r2, r2, ip
 80054b6:	f84a 2b04 	str.w	r2, [sl], #4
 80054ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80054be:	4298      	cmp	r0, r3
 80054c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80054c4:	d8f2      	bhi.n	80054ac <__lshift+0x70>
 80054c6:	1b03      	subs	r3, r0, r4
 80054c8:	3b15      	subs	r3, #21
 80054ca:	f023 0303 	bic.w	r3, r3, #3
 80054ce:	3304      	adds	r3, #4
 80054d0:	f104 0215 	add.w	r2, r4, #21
 80054d4:	4290      	cmp	r0, r2
 80054d6:	bf38      	it	cc
 80054d8:	2304      	movcc	r3, #4
 80054da:	f841 c003 	str.w	ip, [r1, r3]
 80054de:	f1bc 0f00 	cmp.w	ip, #0
 80054e2:	d001      	beq.n	80054e8 <__lshift+0xac>
 80054e4:	f108 0602 	add.w	r6, r8, #2
 80054e8:	3e01      	subs	r6, #1
 80054ea:	4638      	mov	r0, r7
 80054ec:	612e      	str	r6, [r5, #16]
 80054ee:	4621      	mov	r1, r4
 80054f0:	f7ff fdd2 	bl	8005098 <_Bfree>
 80054f4:	4628      	mov	r0, r5
 80054f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80054fe:	3301      	adds	r3, #1
 8005500:	e7c1      	b.n	8005486 <__lshift+0x4a>
 8005502:	3904      	subs	r1, #4
 8005504:	f853 2b04 	ldr.w	r2, [r3], #4
 8005508:	f841 2f04 	str.w	r2, [r1, #4]!
 800550c:	4298      	cmp	r0, r3
 800550e:	d8f9      	bhi.n	8005504 <__lshift+0xc8>
 8005510:	e7ea      	b.n	80054e8 <__lshift+0xac>
 8005512:	bf00      	nop
 8005514:	08006537 	.word	0x08006537
 8005518:	08006548 	.word	0x08006548

0800551c <__mcmp>:
 800551c:	b530      	push	{r4, r5, lr}
 800551e:	6902      	ldr	r2, [r0, #16]
 8005520:	690c      	ldr	r4, [r1, #16]
 8005522:	1b12      	subs	r2, r2, r4
 8005524:	d10e      	bne.n	8005544 <__mcmp+0x28>
 8005526:	f100 0314 	add.w	r3, r0, #20
 800552a:	3114      	adds	r1, #20
 800552c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005530:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005534:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005538:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800553c:	42a5      	cmp	r5, r4
 800553e:	d003      	beq.n	8005548 <__mcmp+0x2c>
 8005540:	d305      	bcc.n	800554e <__mcmp+0x32>
 8005542:	2201      	movs	r2, #1
 8005544:	4610      	mov	r0, r2
 8005546:	bd30      	pop	{r4, r5, pc}
 8005548:	4283      	cmp	r3, r0
 800554a:	d3f3      	bcc.n	8005534 <__mcmp+0x18>
 800554c:	e7fa      	b.n	8005544 <__mcmp+0x28>
 800554e:	f04f 32ff 	mov.w	r2, #4294967295
 8005552:	e7f7      	b.n	8005544 <__mcmp+0x28>

08005554 <__mdiff>:
 8005554:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005558:	460c      	mov	r4, r1
 800555a:	4606      	mov	r6, r0
 800555c:	4611      	mov	r1, r2
 800555e:	4620      	mov	r0, r4
 8005560:	4690      	mov	r8, r2
 8005562:	f7ff ffdb 	bl	800551c <__mcmp>
 8005566:	1e05      	subs	r5, r0, #0
 8005568:	d110      	bne.n	800558c <__mdiff+0x38>
 800556a:	4629      	mov	r1, r5
 800556c:	4630      	mov	r0, r6
 800556e:	f7ff fd53 	bl	8005018 <_Balloc>
 8005572:	b930      	cbnz	r0, 8005582 <__mdiff+0x2e>
 8005574:	4b3a      	ldr	r3, [pc, #232]	; (8005660 <__mdiff+0x10c>)
 8005576:	4602      	mov	r2, r0
 8005578:	f240 2132 	movw	r1, #562	; 0x232
 800557c:	4839      	ldr	r0, [pc, #228]	; (8005664 <__mdiff+0x110>)
 800557e:	f000 f9d5 	bl	800592c <__assert_func>
 8005582:	2301      	movs	r3, #1
 8005584:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005588:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800558c:	bfa4      	itt	ge
 800558e:	4643      	movge	r3, r8
 8005590:	46a0      	movge	r8, r4
 8005592:	4630      	mov	r0, r6
 8005594:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005598:	bfa6      	itte	ge
 800559a:	461c      	movge	r4, r3
 800559c:	2500      	movge	r5, #0
 800559e:	2501      	movlt	r5, #1
 80055a0:	f7ff fd3a 	bl	8005018 <_Balloc>
 80055a4:	b920      	cbnz	r0, 80055b0 <__mdiff+0x5c>
 80055a6:	4b2e      	ldr	r3, [pc, #184]	; (8005660 <__mdiff+0x10c>)
 80055a8:	4602      	mov	r2, r0
 80055aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80055ae:	e7e5      	b.n	800557c <__mdiff+0x28>
 80055b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80055b4:	6926      	ldr	r6, [r4, #16]
 80055b6:	60c5      	str	r5, [r0, #12]
 80055b8:	f104 0914 	add.w	r9, r4, #20
 80055bc:	f108 0514 	add.w	r5, r8, #20
 80055c0:	f100 0e14 	add.w	lr, r0, #20
 80055c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80055c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80055cc:	f108 0210 	add.w	r2, r8, #16
 80055d0:	46f2      	mov	sl, lr
 80055d2:	2100      	movs	r1, #0
 80055d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80055d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80055dc:	fa1f f883 	uxth.w	r8, r3
 80055e0:	fa11 f18b 	uxtah	r1, r1, fp
 80055e4:	0c1b      	lsrs	r3, r3, #16
 80055e6:	eba1 0808 	sub.w	r8, r1, r8
 80055ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80055ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80055f2:	fa1f f888 	uxth.w	r8, r8
 80055f6:	1419      	asrs	r1, r3, #16
 80055f8:	454e      	cmp	r6, r9
 80055fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80055fe:	f84a 3b04 	str.w	r3, [sl], #4
 8005602:	d8e7      	bhi.n	80055d4 <__mdiff+0x80>
 8005604:	1b33      	subs	r3, r6, r4
 8005606:	3b15      	subs	r3, #21
 8005608:	f023 0303 	bic.w	r3, r3, #3
 800560c:	3304      	adds	r3, #4
 800560e:	3415      	adds	r4, #21
 8005610:	42a6      	cmp	r6, r4
 8005612:	bf38      	it	cc
 8005614:	2304      	movcc	r3, #4
 8005616:	441d      	add	r5, r3
 8005618:	4473      	add	r3, lr
 800561a:	469e      	mov	lr, r3
 800561c:	462e      	mov	r6, r5
 800561e:	4566      	cmp	r6, ip
 8005620:	d30e      	bcc.n	8005640 <__mdiff+0xec>
 8005622:	f10c 0203 	add.w	r2, ip, #3
 8005626:	1b52      	subs	r2, r2, r5
 8005628:	f022 0203 	bic.w	r2, r2, #3
 800562c:	3d03      	subs	r5, #3
 800562e:	45ac      	cmp	ip, r5
 8005630:	bf38      	it	cc
 8005632:	2200      	movcc	r2, #0
 8005634:	441a      	add	r2, r3
 8005636:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800563a:	b17b      	cbz	r3, 800565c <__mdiff+0x108>
 800563c:	6107      	str	r7, [r0, #16]
 800563e:	e7a3      	b.n	8005588 <__mdiff+0x34>
 8005640:	f856 8b04 	ldr.w	r8, [r6], #4
 8005644:	fa11 f288 	uxtah	r2, r1, r8
 8005648:	1414      	asrs	r4, r2, #16
 800564a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800564e:	b292      	uxth	r2, r2
 8005650:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005654:	f84e 2b04 	str.w	r2, [lr], #4
 8005658:	1421      	asrs	r1, r4, #16
 800565a:	e7e0      	b.n	800561e <__mdiff+0xca>
 800565c:	3f01      	subs	r7, #1
 800565e:	e7ea      	b.n	8005636 <__mdiff+0xe2>
 8005660:	08006537 	.word	0x08006537
 8005664:	08006548 	.word	0x08006548

08005668 <__d2b>:
 8005668:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800566c:	4689      	mov	r9, r1
 800566e:	2101      	movs	r1, #1
 8005670:	ec57 6b10 	vmov	r6, r7, d0
 8005674:	4690      	mov	r8, r2
 8005676:	f7ff fccf 	bl	8005018 <_Balloc>
 800567a:	4604      	mov	r4, r0
 800567c:	b930      	cbnz	r0, 800568c <__d2b+0x24>
 800567e:	4602      	mov	r2, r0
 8005680:	4b25      	ldr	r3, [pc, #148]	; (8005718 <__d2b+0xb0>)
 8005682:	4826      	ldr	r0, [pc, #152]	; (800571c <__d2b+0xb4>)
 8005684:	f240 310a 	movw	r1, #778	; 0x30a
 8005688:	f000 f950 	bl	800592c <__assert_func>
 800568c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005690:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005694:	bb35      	cbnz	r5, 80056e4 <__d2b+0x7c>
 8005696:	2e00      	cmp	r6, #0
 8005698:	9301      	str	r3, [sp, #4]
 800569a:	d028      	beq.n	80056ee <__d2b+0x86>
 800569c:	4668      	mov	r0, sp
 800569e:	9600      	str	r6, [sp, #0]
 80056a0:	f7ff fd82 	bl	80051a8 <__lo0bits>
 80056a4:	9900      	ldr	r1, [sp, #0]
 80056a6:	b300      	cbz	r0, 80056ea <__d2b+0x82>
 80056a8:	9a01      	ldr	r2, [sp, #4]
 80056aa:	f1c0 0320 	rsb	r3, r0, #32
 80056ae:	fa02 f303 	lsl.w	r3, r2, r3
 80056b2:	430b      	orrs	r3, r1
 80056b4:	40c2      	lsrs	r2, r0
 80056b6:	6163      	str	r3, [r4, #20]
 80056b8:	9201      	str	r2, [sp, #4]
 80056ba:	9b01      	ldr	r3, [sp, #4]
 80056bc:	61a3      	str	r3, [r4, #24]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	bf14      	ite	ne
 80056c2:	2202      	movne	r2, #2
 80056c4:	2201      	moveq	r2, #1
 80056c6:	6122      	str	r2, [r4, #16]
 80056c8:	b1d5      	cbz	r5, 8005700 <__d2b+0x98>
 80056ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80056ce:	4405      	add	r5, r0
 80056d0:	f8c9 5000 	str.w	r5, [r9]
 80056d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80056d8:	f8c8 0000 	str.w	r0, [r8]
 80056dc:	4620      	mov	r0, r4
 80056de:	b003      	add	sp, #12
 80056e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80056e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056e8:	e7d5      	b.n	8005696 <__d2b+0x2e>
 80056ea:	6161      	str	r1, [r4, #20]
 80056ec:	e7e5      	b.n	80056ba <__d2b+0x52>
 80056ee:	a801      	add	r0, sp, #4
 80056f0:	f7ff fd5a 	bl	80051a8 <__lo0bits>
 80056f4:	9b01      	ldr	r3, [sp, #4]
 80056f6:	6163      	str	r3, [r4, #20]
 80056f8:	2201      	movs	r2, #1
 80056fa:	6122      	str	r2, [r4, #16]
 80056fc:	3020      	adds	r0, #32
 80056fe:	e7e3      	b.n	80056c8 <__d2b+0x60>
 8005700:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005704:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005708:	f8c9 0000 	str.w	r0, [r9]
 800570c:	6918      	ldr	r0, [r3, #16]
 800570e:	f7ff fd2b 	bl	8005168 <__hi0bits>
 8005712:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005716:	e7df      	b.n	80056d8 <__d2b+0x70>
 8005718:	08006537 	.word	0x08006537
 800571c:	08006548 	.word	0x08006548

08005720 <_calloc_r>:
 8005720:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005722:	fba1 2402 	umull	r2, r4, r1, r2
 8005726:	b94c      	cbnz	r4, 800573c <_calloc_r+0x1c>
 8005728:	4611      	mov	r1, r2
 800572a:	9201      	str	r2, [sp, #4]
 800572c:	f000 f87a 	bl	8005824 <_malloc_r>
 8005730:	9a01      	ldr	r2, [sp, #4]
 8005732:	4605      	mov	r5, r0
 8005734:	b930      	cbnz	r0, 8005744 <_calloc_r+0x24>
 8005736:	4628      	mov	r0, r5
 8005738:	b003      	add	sp, #12
 800573a:	bd30      	pop	{r4, r5, pc}
 800573c:	220c      	movs	r2, #12
 800573e:	6002      	str	r2, [r0, #0]
 8005740:	2500      	movs	r5, #0
 8005742:	e7f8      	b.n	8005736 <_calloc_r+0x16>
 8005744:	4621      	mov	r1, r4
 8005746:	f7fe f95f 	bl	8003a08 <memset>
 800574a:	e7f4      	b.n	8005736 <_calloc_r+0x16>

0800574c <_free_r>:
 800574c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800574e:	2900      	cmp	r1, #0
 8005750:	d044      	beq.n	80057dc <_free_r+0x90>
 8005752:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005756:	9001      	str	r0, [sp, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	f1a1 0404 	sub.w	r4, r1, #4
 800575e:	bfb8      	it	lt
 8005760:	18e4      	addlt	r4, r4, r3
 8005762:	f000 f925 	bl	80059b0 <__malloc_lock>
 8005766:	4a1e      	ldr	r2, [pc, #120]	; (80057e0 <_free_r+0x94>)
 8005768:	9801      	ldr	r0, [sp, #4]
 800576a:	6813      	ldr	r3, [r2, #0]
 800576c:	b933      	cbnz	r3, 800577c <_free_r+0x30>
 800576e:	6063      	str	r3, [r4, #4]
 8005770:	6014      	str	r4, [r2, #0]
 8005772:	b003      	add	sp, #12
 8005774:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005778:	f000 b920 	b.w	80059bc <__malloc_unlock>
 800577c:	42a3      	cmp	r3, r4
 800577e:	d908      	bls.n	8005792 <_free_r+0x46>
 8005780:	6825      	ldr	r5, [r4, #0]
 8005782:	1961      	adds	r1, r4, r5
 8005784:	428b      	cmp	r3, r1
 8005786:	bf01      	itttt	eq
 8005788:	6819      	ldreq	r1, [r3, #0]
 800578a:	685b      	ldreq	r3, [r3, #4]
 800578c:	1949      	addeq	r1, r1, r5
 800578e:	6021      	streq	r1, [r4, #0]
 8005790:	e7ed      	b.n	800576e <_free_r+0x22>
 8005792:	461a      	mov	r2, r3
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	b10b      	cbz	r3, 800579c <_free_r+0x50>
 8005798:	42a3      	cmp	r3, r4
 800579a:	d9fa      	bls.n	8005792 <_free_r+0x46>
 800579c:	6811      	ldr	r1, [r2, #0]
 800579e:	1855      	adds	r5, r2, r1
 80057a0:	42a5      	cmp	r5, r4
 80057a2:	d10b      	bne.n	80057bc <_free_r+0x70>
 80057a4:	6824      	ldr	r4, [r4, #0]
 80057a6:	4421      	add	r1, r4
 80057a8:	1854      	adds	r4, r2, r1
 80057aa:	42a3      	cmp	r3, r4
 80057ac:	6011      	str	r1, [r2, #0]
 80057ae:	d1e0      	bne.n	8005772 <_free_r+0x26>
 80057b0:	681c      	ldr	r4, [r3, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	6053      	str	r3, [r2, #4]
 80057b6:	4421      	add	r1, r4
 80057b8:	6011      	str	r1, [r2, #0]
 80057ba:	e7da      	b.n	8005772 <_free_r+0x26>
 80057bc:	d902      	bls.n	80057c4 <_free_r+0x78>
 80057be:	230c      	movs	r3, #12
 80057c0:	6003      	str	r3, [r0, #0]
 80057c2:	e7d6      	b.n	8005772 <_free_r+0x26>
 80057c4:	6825      	ldr	r5, [r4, #0]
 80057c6:	1961      	adds	r1, r4, r5
 80057c8:	428b      	cmp	r3, r1
 80057ca:	bf04      	itt	eq
 80057cc:	6819      	ldreq	r1, [r3, #0]
 80057ce:	685b      	ldreq	r3, [r3, #4]
 80057d0:	6063      	str	r3, [r4, #4]
 80057d2:	bf04      	itt	eq
 80057d4:	1949      	addeq	r1, r1, r5
 80057d6:	6021      	streq	r1, [r4, #0]
 80057d8:	6054      	str	r4, [r2, #4]
 80057da:	e7ca      	b.n	8005772 <_free_r+0x26>
 80057dc:	b003      	add	sp, #12
 80057de:	bd30      	pop	{r4, r5, pc}
 80057e0:	200002c4 	.word	0x200002c4

080057e4 <sbrk_aligned>:
 80057e4:	b570      	push	{r4, r5, r6, lr}
 80057e6:	4e0e      	ldr	r6, [pc, #56]	; (8005820 <sbrk_aligned+0x3c>)
 80057e8:	460c      	mov	r4, r1
 80057ea:	6831      	ldr	r1, [r6, #0]
 80057ec:	4605      	mov	r5, r0
 80057ee:	b911      	cbnz	r1, 80057f6 <sbrk_aligned+0x12>
 80057f0:	f000 f88c 	bl	800590c <_sbrk_r>
 80057f4:	6030      	str	r0, [r6, #0]
 80057f6:	4621      	mov	r1, r4
 80057f8:	4628      	mov	r0, r5
 80057fa:	f000 f887 	bl	800590c <_sbrk_r>
 80057fe:	1c43      	adds	r3, r0, #1
 8005800:	d00a      	beq.n	8005818 <sbrk_aligned+0x34>
 8005802:	1cc4      	adds	r4, r0, #3
 8005804:	f024 0403 	bic.w	r4, r4, #3
 8005808:	42a0      	cmp	r0, r4
 800580a:	d007      	beq.n	800581c <sbrk_aligned+0x38>
 800580c:	1a21      	subs	r1, r4, r0
 800580e:	4628      	mov	r0, r5
 8005810:	f000 f87c 	bl	800590c <_sbrk_r>
 8005814:	3001      	adds	r0, #1
 8005816:	d101      	bne.n	800581c <sbrk_aligned+0x38>
 8005818:	f04f 34ff 	mov.w	r4, #4294967295
 800581c:	4620      	mov	r0, r4
 800581e:	bd70      	pop	{r4, r5, r6, pc}
 8005820:	200002c8 	.word	0x200002c8

08005824 <_malloc_r>:
 8005824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005828:	1ccd      	adds	r5, r1, #3
 800582a:	f025 0503 	bic.w	r5, r5, #3
 800582e:	3508      	adds	r5, #8
 8005830:	2d0c      	cmp	r5, #12
 8005832:	bf38      	it	cc
 8005834:	250c      	movcc	r5, #12
 8005836:	2d00      	cmp	r5, #0
 8005838:	4607      	mov	r7, r0
 800583a:	db01      	blt.n	8005840 <_malloc_r+0x1c>
 800583c:	42a9      	cmp	r1, r5
 800583e:	d905      	bls.n	800584c <_malloc_r+0x28>
 8005840:	230c      	movs	r3, #12
 8005842:	603b      	str	r3, [r7, #0]
 8005844:	2600      	movs	r6, #0
 8005846:	4630      	mov	r0, r6
 8005848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800584c:	4e2e      	ldr	r6, [pc, #184]	; (8005908 <_malloc_r+0xe4>)
 800584e:	f000 f8af 	bl	80059b0 <__malloc_lock>
 8005852:	6833      	ldr	r3, [r6, #0]
 8005854:	461c      	mov	r4, r3
 8005856:	bb34      	cbnz	r4, 80058a6 <_malloc_r+0x82>
 8005858:	4629      	mov	r1, r5
 800585a:	4638      	mov	r0, r7
 800585c:	f7ff ffc2 	bl	80057e4 <sbrk_aligned>
 8005860:	1c43      	adds	r3, r0, #1
 8005862:	4604      	mov	r4, r0
 8005864:	d14d      	bne.n	8005902 <_malloc_r+0xde>
 8005866:	6834      	ldr	r4, [r6, #0]
 8005868:	4626      	mov	r6, r4
 800586a:	2e00      	cmp	r6, #0
 800586c:	d140      	bne.n	80058f0 <_malloc_r+0xcc>
 800586e:	6823      	ldr	r3, [r4, #0]
 8005870:	4631      	mov	r1, r6
 8005872:	4638      	mov	r0, r7
 8005874:	eb04 0803 	add.w	r8, r4, r3
 8005878:	f000 f848 	bl	800590c <_sbrk_r>
 800587c:	4580      	cmp	r8, r0
 800587e:	d13a      	bne.n	80058f6 <_malloc_r+0xd2>
 8005880:	6821      	ldr	r1, [r4, #0]
 8005882:	3503      	adds	r5, #3
 8005884:	1a6d      	subs	r5, r5, r1
 8005886:	f025 0503 	bic.w	r5, r5, #3
 800588a:	3508      	adds	r5, #8
 800588c:	2d0c      	cmp	r5, #12
 800588e:	bf38      	it	cc
 8005890:	250c      	movcc	r5, #12
 8005892:	4629      	mov	r1, r5
 8005894:	4638      	mov	r0, r7
 8005896:	f7ff ffa5 	bl	80057e4 <sbrk_aligned>
 800589a:	3001      	adds	r0, #1
 800589c:	d02b      	beq.n	80058f6 <_malloc_r+0xd2>
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	442b      	add	r3, r5
 80058a2:	6023      	str	r3, [r4, #0]
 80058a4:	e00e      	b.n	80058c4 <_malloc_r+0xa0>
 80058a6:	6822      	ldr	r2, [r4, #0]
 80058a8:	1b52      	subs	r2, r2, r5
 80058aa:	d41e      	bmi.n	80058ea <_malloc_r+0xc6>
 80058ac:	2a0b      	cmp	r2, #11
 80058ae:	d916      	bls.n	80058de <_malloc_r+0xba>
 80058b0:	1961      	adds	r1, r4, r5
 80058b2:	42a3      	cmp	r3, r4
 80058b4:	6025      	str	r5, [r4, #0]
 80058b6:	bf18      	it	ne
 80058b8:	6059      	strne	r1, [r3, #4]
 80058ba:	6863      	ldr	r3, [r4, #4]
 80058bc:	bf08      	it	eq
 80058be:	6031      	streq	r1, [r6, #0]
 80058c0:	5162      	str	r2, [r4, r5]
 80058c2:	604b      	str	r3, [r1, #4]
 80058c4:	4638      	mov	r0, r7
 80058c6:	f104 060b 	add.w	r6, r4, #11
 80058ca:	f000 f877 	bl	80059bc <__malloc_unlock>
 80058ce:	f026 0607 	bic.w	r6, r6, #7
 80058d2:	1d23      	adds	r3, r4, #4
 80058d4:	1af2      	subs	r2, r6, r3
 80058d6:	d0b6      	beq.n	8005846 <_malloc_r+0x22>
 80058d8:	1b9b      	subs	r3, r3, r6
 80058da:	50a3      	str	r3, [r4, r2]
 80058dc:	e7b3      	b.n	8005846 <_malloc_r+0x22>
 80058de:	6862      	ldr	r2, [r4, #4]
 80058e0:	42a3      	cmp	r3, r4
 80058e2:	bf0c      	ite	eq
 80058e4:	6032      	streq	r2, [r6, #0]
 80058e6:	605a      	strne	r2, [r3, #4]
 80058e8:	e7ec      	b.n	80058c4 <_malloc_r+0xa0>
 80058ea:	4623      	mov	r3, r4
 80058ec:	6864      	ldr	r4, [r4, #4]
 80058ee:	e7b2      	b.n	8005856 <_malloc_r+0x32>
 80058f0:	4634      	mov	r4, r6
 80058f2:	6876      	ldr	r6, [r6, #4]
 80058f4:	e7b9      	b.n	800586a <_malloc_r+0x46>
 80058f6:	230c      	movs	r3, #12
 80058f8:	603b      	str	r3, [r7, #0]
 80058fa:	4638      	mov	r0, r7
 80058fc:	f000 f85e 	bl	80059bc <__malloc_unlock>
 8005900:	e7a1      	b.n	8005846 <_malloc_r+0x22>
 8005902:	6025      	str	r5, [r4, #0]
 8005904:	e7de      	b.n	80058c4 <_malloc_r+0xa0>
 8005906:	bf00      	nop
 8005908:	200002c4 	.word	0x200002c4

0800590c <_sbrk_r>:
 800590c:	b538      	push	{r3, r4, r5, lr}
 800590e:	4d06      	ldr	r5, [pc, #24]	; (8005928 <_sbrk_r+0x1c>)
 8005910:	2300      	movs	r3, #0
 8005912:	4604      	mov	r4, r0
 8005914:	4608      	mov	r0, r1
 8005916:	602b      	str	r3, [r5, #0]
 8005918:	f7fb fd8e 	bl	8001438 <_sbrk>
 800591c:	1c43      	adds	r3, r0, #1
 800591e:	d102      	bne.n	8005926 <_sbrk_r+0x1a>
 8005920:	682b      	ldr	r3, [r5, #0]
 8005922:	b103      	cbz	r3, 8005926 <_sbrk_r+0x1a>
 8005924:	6023      	str	r3, [r4, #0]
 8005926:	bd38      	pop	{r3, r4, r5, pc}
 8005928:	200002cc 	.word	0x200002cc

0800592c <__assert_func>:
 800592c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800592e:	4614      	mov	r4, r2
 8005930:	461a      	mov	r2, r3
 8005932:	4b09      	ldr	r3, [pc, #36]	; (8005958 <__assert_func+0x2c>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4605      	mov	r5, r0
 8005938:	68d8      	ldr	r0, [r3, #12]
 800593a:	b14c      	cbz	r4, 8005950 <__assert_func+0x24>
 800593c:	4b07      	ldr	r3, [pc, #28]	; (800595c <__assert_func+0x30>)
 800593e:	9100      	str	r1, [sp, #0]
 8005940:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005944:	4906      	ldr	r1, [pc, #24]	; (8005960 <__assert_func+0x34>)
 8005946:	462b      	mov	r3, r5
 8005948:	f000 f80e 	bl	8005968 <fiprintf>
 800594c:	f000 fa64 	bl	8005e18 <abort>
 8005950:	4b04      	ldr	r3, [pc, #16]	; (8005964 <__assert_func+0x38>)
 8005952:	461c      	mov	r4, r3
 8005954:	e7f3      	b.n	800593e <__assert_func+0x12>
 8005956:	bf00      	nop
 8005958:	20000024 	.word	0x20000024
 800595c:	080066a4 	.word	0x080066a4
 8005960:	080066b1 	.word	0x080066b1
 8005964:	080066df 	.word	0x080066df

08005968 <fiprintf>:
 8005968:	b40e      	push	{r1, r2, r3}
 800596a:	b503      	push	{r0, r1, lr}
 800596c:	4601      	mov	r1, r0
 800596e:	ab03      	add	r3, sp, #12
 8005970:	4805      	ldr	r0, [pc, #20]	; (8005988 <fiprintf+0x20>)
 8005972:	f853 2b04 	ldr.w	r2, [r3], #4
 8005976:	6800      	ldr	r0, [r0, #0]
 8005978:	9301      	str	r3, [sp, #4]
 800597a:	f000 f84f 	bl	8005a1c <_vfiprintf_r>
 800597e:	b002      	add	sp, #8
 8005980:	f85d eb04 	ldr.w	lr, [sp], #4
 8005984:	b003      	add	sp, #12
 8005986:	4770      	bx	lr
 8005988:	20000024 	.word	0x20000024

0800598c <__ascii_mbtowc>:
 800598c:	b082      	sub	sp, #8
 800598e:	b901      	cbnz	r1, 8005992 <__ascii_mbtowc+0x6>
 8005990:	a901      	add	r1, sp, #4
 8005992:	b142      	cbz	r2, 80059a6 <__ascii_mbtowc+0x1a>
 8005994:	b14b      	cbz	r3, 80059aa <__ascii_mbtowc+0x1e>
 8005996:	7813      	ldrb	r3, [r2, #0]
 8005998:	600b      	str	r3, [r1, #0]
 800599a:	7812      	ldrb	r2, [r2, #0]
 800599c:	1e10      	subs	r0, r2, #0
 800599e:	bf18      	it	ne
 80059a0:	2001      	movne	r0, #1
 80059a2:	b002      	add	sp, #8
 80059a4:	4770      	bx	lr
 80059a6:	4610      	mov	r0, r2
 80059a8:	e7fb      	b.n	80059a2 <__ascii_mbtowc+0x16>
 80059aa:	f06f 0001 	mvn.w	r0, #1
 80059ae:	e7f8      	b.n	80059a2 <__ascii_mbtowc+0x16>

080059b0 <__malloc_lock>:
 80059b0:	4801      	ldr	r0, [pc, #4]	; (80059b8 <__malloc_lock+0x8>)
 80059b2:	f000 bbf1 	b.w	8006198 <__retarget_lock_acquire_recursive>
 80059b6:	bf00      	nop
 80059b8:	200002d0 	.word	0x200002d0

080059bc <__malloc_unlock>:
 80059bc:	4801      	ldr	r0, [pc, #4]	; (80059c4 <__malloc_unlock+0x8>)
 80059be:	f000 bbec 	b.w	800619a <__retarget_lock_release_recursive>
 80059c2:	bf00      	nop
 80059c4:	200002d0 	.word	0x200002d0

080059c8 <__sfputc_r>:
 80059c8:	6893      	ldr	r3, [r2, #8]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	b410      	push	{r4}
 80059d0:	6093      	str	r3, [r2, #8]
 80059d2:	da08      	bge.n	80059e6 <__sfputc_r+0x1e>
 80059d4:	6994      	ldr	r4, [r2, #24]
 80059d6:	42a3      	cmp	r3, r4
 80059d8:	db01      	blt.n	80059de <__sfputc_r+0x16>
 80059da:	290a      	cmp	r1, #10
 80059dc:	d103      	bne.n	80059e6 <__sfputc_r+0x1e>
 80059de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059e2:	f000 b94b 	b.w	8005c7c <__swbuf_r>
 80059e6:	6813      	ldr	r3, [r2, #0]
 80059e8:	1c58      	adds	r0, r3, #1
 80059ea:	6010      	str	r0, [r2, #0]
 80059ec:	7019      	strb	r1, [r3, #0]
 80059ee:	4608      	mov	r0, r1
 80059f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <__sfputs_r>:
 80059f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059f8:	4606      	mov	r6, r0
 80059fa:	460f      	mov	r7, r1
 80059fc:	4614      	mov	r4, r2
 80059fe:	18d5      	adds	r5, r2, r3
 8005a00:	42ac      	cmp	r4, r5
 8005a02:	d101      	bne.n	8005a08 <__sfputs_r+0x12>
 8005a04:	2000      	movs	r0, #0
 8005a06:	e007      	b.n	8005a18 <__sfputs_r+0x22>
 8005a08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a0c:	463a      	mov	r2, r7
 8005a0e:	4630      	mov	r0, r6
 8005a10:	f7ff ffda 	bl	80059c8 <__sfputc_r>
 8005a14:	1c43      	adds	r3, r0, #1
 8005a16:	d1f3      	bne.n	8005a00 <__sfputs_r+0xa>
 8005a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a1c <_vfiprintf_r>:
 8005a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a20:	460d      	mov	r5, r1
 8005a22:	b09d      	sub	sp, #116	; 0x74
 8005a24:	4614      	mov	r4, r2
 8005a26:	4698      	mov	r8, r3
 8005a28:	4606      	mov	r6, r0
 8005a2a:	b118      	cbz	r0, 8005a34 <_vfiprintf_r+0x18>
 8005a2c:	6983      	ldr	r3, [r0, #24]
 8005a2e:	b90b      	cbnz	r3, 8005a34 <_vfiprintf_r+0x18>
 8005a30:	f000 fb14 	bl	800605c <__sinit>
 8005a34:	4b89      	ldr	r3, [pc, #548]	; (8005c5c <_vfiprintf_r+0x240>)
 8005a36:	429d      	cmp	r5, r3
 8005a38:	d11b      	bne.n	8005a72 <_vfiprintf_r+0x56>
 8005a3a:	6875      	ldr	r5, [r6, #4]
 8005a3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a3e:	07d9      	lsls	r1, r3, #31
 8005a40:	d405      	bmi.n	8005a4e <_vfiprintf_r+0x32>
 8005a42:	89ab      	ldrh	r3, [r5, #12]
 8005a44:	059a      	lsls	r2, r3, #22
 8005a46:	d402      	bmi.n	8005a4e <_vfiprintf_r+0x32>
 8005a48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a4a:	f000 fba5 	bl	8006198 <__retarget_lock_acquire_recursive>
 8005a4e:	89ab      	ldrh	r3, [r5, #12]
 8005a50:	071b      	lsls	r3, r3, #28
 8005a52:	d501      	bpl.n	8005a58 <_vfiprintf_r+0x3c>
 8005a54:	692b      	ldr	r3, [r5, #16]
 8005a56:	b9eb      	cbnz	r3, 8005a94 <_vfiprintf_r+0x78>
 8005a58:	4629      	mov	r1, r5
 8005a5a:	4630      	mov	r0, r6
 8005a5c:	f000 f96e 	bl	8005d3c <__swsetup_r>
 8005a60:	b1c0      	cbz	r0, 8005a94 <_vfiprintf_r+0x78>
 8005a62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a64:	07dc      	lsls	r4, r3, #31
 8005a66:	d50e      	bpl.n	8005a86 <_vfiprintf_r+0x6a>
 8005a68:	f04f 30ff 	mov.w	r0, #4294967295
 8005a6c:	b01d      	add	sp, #116	; 0x74
 8005a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a72:	4b7b      	ldr	r3, [pc, #492]	; (8005c60 <_vfiprintf_r+0x244>)
 8005a74:	429d      	cmp	r5, r3
 8005a76:	d101      	bne.n	8005a7c <_vfiprintf_r+0x60>
 8005a78:	68b5      	ldr	r5, [r6, #8]
 8005a7a:	e7df      	b.n	8005a3c <_vfiprintf_r+0x20>
 8005a7c:	4b79      	ldr	r3, [pc, #484]	; (8005c64 <_vfiprintf_r+0x248>)
 8005a7e:	429d      	cmp	r5, r3
 8005a80:	bf08      	it	eq
 8005a82:	68f5      	ldreq	r5, [r6, #12]
 8005a84:	e7da      	b.n	8005a3c <_vfiprintf_r+0x20>
 8005a86:	89ab      	ldrh	r3, [r5, #12]
 8005a88:	0598      	lsls	r0, r3, #22
 8005a8a:	d4ed      	bmi.n	8005a68 <_vfiprintf_r+0x4c>
 8005a8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a8e:	f000 fb84 	bl	800619a <__retarget_lock_release_recursive>
 8005a92:	e7e9      	b.n	8005a68 <_vfiprintf_r+0x4c>
 8005a94:	2300      	movs	r3, #0
 8005a96:	9309      	str	r3, [sp, #36]	; 0x24
 8005a98:	2320      	movs	r3, #32
 8005a9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005aa2:	2330      	movs	r3, #48	; 0x30
 8005aa4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005c68 <_vfiprintf_r+0x24c>
 8005aa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005aac:	f04f 0901 	mov.w	r9, #1
 8005ab0:	4623      	mov	r3, r4
 8005ab2:	469a      	mov	sl, r3
 8005ab4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ab8:	b10a      	cbz	r2, 8005abe <_vfiprintf_r+0xa2>
 8005aba:	2a25      	cmp	r2, #37	; 0x25
 8005abc:	d1f9      	bne.n	8005ab2 <_vfiprintf_r+0x96>
 8005abe:	ebba 0b04 	subs.w	fp, sl, r4
 8005ac2:	d00b      	beq.n	8005adc <_vfiprintf_r+0xc0>
 8005ac4:	465b      	mov	r3, fp
 8005ac6:	4622      	mov	r2, r4
 8005ac8:	4629      	mov	r1, r5
 8005aca:	4630      	mov	r0, r6
 8005acc:	f7ff ff93 	bl	80059f6 <__sfputs_r>
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	f000 80aa 	beq.w	8005c2a <_vfiprintf_r+0x20e>
 8005ad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ad8:	445a      	add	r2, fp
 8005ada:	9209      	str	r2, [sp, #36]	; 0x24
 8005adc:	f89a 3000 	ldrb.w	r3, [sl]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f000 80a2 	beq.w	8005c2a <_vfiprintf_r+0x20e>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8005aec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005af0:	f10a 0a01 	add.w	sl, sl, #1
 8005af4:	9304      	str	r3, [sp, #16]
 8005af6:	9307      	str	r3, [sp, #28]
 8005af8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005afc:	931a      	str	r3, [sp, #104]	; 0x68
 8005afe:	4654      	mov	r4, sl
 8005b00:	2205      	movs	r2, #5
 8005b02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b06:	4858      	ldr	r0, [pc, #352]	; (8005c68 <_vfiprintf_r+0x24c>)
 8005b08:	f7fa fb6a 	bl	80001e0 <memchr>
 8005b0c:	9a04      	ldr	r2, [sp, #16]
 8005b0e:	b9d8      	cbnz	r0, 8005b48 <_vfiprintf_r+0x12c>
 8005b10:	06d1      	lsls	r1, r2, #27
 8005b12:	bf44      	itt	mi
 8005b14:	2320      	movmi	r3, #32
 8005b16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b1a:	0713      	lsls	r3, r2, #28
 8005b1c:	bf44      	itt	mi
 8005b1e:	232b      	movmi	r3, #43	; 0x2b
 8005b20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b24:	f89a 3000 	ldrb.w	r3, [sl]
 8005b28:	2b2a      	cmp	r3, #42	; 0x2a
 8005b2a:	d015      	beq.n	8005b58 <_vfiprintf_r+0x13c>
 8005b2c:	9a07      	ldr	r2, [sp, #28]
 8005b2e:	4654      	mov	r4, sl
 8005b30:	2000      	movs	r0, #0
 8005b32:	f04f 0c0a 	mov.w	ip, #10
 8005b36:	4621      	mov	r1, r4
 8005b38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b3c:	3b30      	subs	r3, #48	; 0x30
 8005b3e:	2b09      	cmp	r3, #9
 8005b40:	d94e      	bls.n	8005be0 <_vfiprintf_r+0x1c4>
 8005b42:	b1b0      	cbz	r0, 8005b72 <_vfiprintf_r+0x156>
 8005b44:	9207      	str	r2, [sp, #28]
 8005b46:	e014      	b.n	8005b72 <_vfiprintf_r+0x156>
 8005b48:	eba0 0308 	sub.w	r3, r0, r8
 8005b4c:	fa09 f303 	lsl.w	r3, r9, r3
 8005b50:	4313      	orrs	r3, r2
 8005b52:	9304      	str	r3, [sp, #16]
 8005b54:	46a2      	mov	sl, r4
 8005b56:	e7d2      	b.n	8005afe <_vfiprintf_r+0xe2>
 8005b58:	9b03      	ldr	r3, [sp, #12]
 8005b5a:	1d19      	adds	r1, r3, #4
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	9103      	str	r1, [sp, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	bfbb      	ittet	lt
 8005b64:	425b      	neglt	r3, r3
 8005b66:	f042 0202 	orrlt.w	r2, r2, #2
 8005b6a:	9307      	strge	r3, [sp, #28]
 8005b6c:	9307      	strlt	r3, [sp, #28]
 8005b6e:	bfb8      	it	lt
 8005b70:	9204      	strlt	r2, [sp, #16]
 8005b72:	7823      	ldrb	r3, [r4, #0]
 8005b74:	2b2e      	cmp	r3, #46	; 0x2e
 8005b76:	d10c      	bne.n	8005b92 <_vfiprintf_r+0x176>
 8005b78:	7863      	ldrb	r3, [r4, #1]
 8005b7a:	2b2a      	cmp	r3, #42	; 0x2a
 8005b7c:	d135      	bne.n	8005bea <_vfiprintf_r+0x1ce>
 8005b7e:	9b03      	ldr	r3, [sp, #12]
 8005b80:	1d1a      	adds	r2, r3, #4
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	9203      	str	r2, [sp, #12]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	bfb8      	it	lt
 8005b8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b8e:	3402      	adds	r4, #2
 8005b90:	9305      	str	r3, [sp, #20]
 8005b92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005c78 <_vfiprintf_r+0x25c>
 8005b96:	7821      	ldrb	r1, [r4, #0]
 8005b98:	2203      	movs	r2, #3
 8005b9a:	4650      	mov	r0, sl
 8005b9c:	f7fa fb20 	bl	80001e0 <memchr>
 8005ba0:	b140      	cbz	r0, 8005bb4 <_vfiprintf_r+0x198>
 8005ba2:	2340      	movs	r3, #64	; 0x40
 8005ba4:	eba0 000a 	sub.w	r0, r0, sl
 8005ba8:	fa03 f000 	lsl.w	r0, r3, r0
 8005bac:	9b04      	ldr	r3, [sp, #16]
 8005bae:	4303      	orrs	r3, r0
 8005bb0:	3401      	adds	r4, #1
 8005bb2:	9304      	str	r3, [sp, #16]
 8005bb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bb8:	482c      	ldr	r0, [pc, #176]	; (8005c6c <_vfiprintf_r+0x250>)
 8005bba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005bbe:	2206      	movs	r2, #6
 8005bc0:	f7fa fb0e 	bl	80001e0 <memchr>
 8005bc4:	2800      	cmp	r0, #0
 8005bc6:	d03f      	beq.n	8005c48 <_vfiprintf_r+0x22c>
 8005bc8:	4b29      	ldr	r3, [pc, #164]	; (8005c70 <_vfiprintf_r+0x254>)
 8005bca:	bb1b      	cbnz	r3, 8005c14 <_vfiprintf_r+0x1f8>
 8005bcc:	9b03      	ldr	r3, [sp, #12]
 8005bce:	3307      	adds	r3, #7
 8005bd0:	f023 0307 	bic.w	r3, r3, #7
 8005bd4:	3308      	adds	r3, #8
 8005bd6:	9303      	str	r3, [sp, #12]
 8005bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bda:	443b      	add	r3, r7
 8005bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8005bde:	e767      	b.n	8005ab0 <_vfiprintf_r+0x94>
 8005be0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005be4:	460c      	mov	r4, r1
 8005be6:	2001      	movs	r0, #1
 8005be8:	e7a5      	b.n	8005b36 <_vfiprintf_r+0x11a>
 8005bea:	2300      	movs	r3, #0
 8005bec:	3401      	adds	r4, #1
 8005bee:	9305      	str	r3, [sp, #20]
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	f04f 0c0a 	mov.w	ip, #10
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bfc:	3a30      	subs	r2, #48	; 0x30
 8005bfe:	2a09      	cmp	r2, #9
 8005c00:	d903      	bls.n	8005c0a <_vfiprintf_r+0x1ee>
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d0c5      	beq.n	8005b92 <_vfiprintf_r+0x176>
 8005c06:	9105      	str	r1, [sp, #20]
 8005c08:	e7c3      	b.n	8005b92 <_vfiprintf_r+0x176>
 8005c0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c0e:	4604      	mov	r4, r0
 8005c10:	2301      	movs	r3, #1
 8005c12:	e7f0      	b.n	8005bf6 <_vfiprintf_r+0x1da>
 8005c14:	ab03      	add	r3, sp, #12
 8005c16:	9300      	str	r3, [sp, #0]
 8005c18:	462a      	mov	r2, r5
 8005c1a:	4b16      	ldr	r3, [pc, #88]	; (8005c74 <_vfiprintf_r+0x258>)
 8005c1c:	a904      	add	r1, sp, #16
 8005c1e:	4630      	mov	r0, r6
 8005c20:	f7fd ff9a 	bl	8003b58 <_printf_float>
 8005c24:	4607      	mov	r7, r0
 8005c26:	1c78      	adds	r0, r7, #1
 8005c28:	d1d6      	bne.n	8005bd8 <_vfiprintf_r+0x1bc>
 8005c2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c2c:	07d9      	lsls	r1, r3, #31
 8005c2e:	d405      	bmi.n	8005c3c <_vfiprintf_r+0x220>
 8005c30:	89ab      	ldrh	r3, [r5, #12]
 8005c32:	059a      	lsls	r2, r3, #22
 8005c34:	d402      	bmi.n	8005c3c <_vfiprintf_r+0x220>
 8005c36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c38:	f000 faaf 	bl	800619a <__retarget_lock_release_recursive>
 8005c3c:	89ab      	ldrh	r3, [r5, #12]
 8005c3e:	065b      	lsls	r3, r3, #25
 8005c40:	f53f af12 	bmi.w	8005a68 <_vfiprintf_r+0x4c>
 8005c44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c46:	e711      	b.n	8005a6c <_vfiprintf_r+0x50>
 8005c48:	ab03      	add	r3, sp, #12
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	462a      	mov	r2, r5
 8005c4e:	4b09      	ldr	r3, [pc, #36]	; (8005c74 <_vfiprintf_r+0x258>)
 8005c50:	a904      	add	r1, sp, #16
 8005c52:	4630      	mov	r0, r6
 8005c54:	f7fe fa24 	bl	80040a0 <_printf_i>
 8005c58:	e7e4      	b.n	8005c24 <_vfiprintf_r+0x208>
 8005c5a:	bf00      	nop
 8005c5c:	0800681c 	.word	0x0800681c
 8005c60:	0800683c 	.word	0x0800683c
 8005c64:	080067fc 	.word	0x080067fc
 8005c68:	080066ea 	.word	0x080066ea
 8005c6c:	080066f4 	.word	0x080066f4
 8005c70:	08003b59 	.word	0x08003b59
 8005c74:	080059f7 	.word	0x080059f7
 8005c78:	080066f0 	.word	0x080066f0

08005c7c <__swbuf_r>:
 8005c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7e:	460e      	mov	r6, r1
 8005c80:	4614      	mov	r4, r2
 8005c82:	4605      	mov	r5, r0
 8005c84:	b118      	cbz	r0, 8005c8e <__swbuf_r+0x12>
 8005c86:	6983      	ldr	r3, [r0, #24]
 8005c88:	b90b      	cbnz	r3, 8005c8e <__swbuf_r+0x12>
 8005c8a:	f000 f9e7 	bl	800605c <__sinit>
 8005c8e:	4b21      	ldr	r3, [pc, #132]	; (8005d14 <__swbuf_r+0x98>)
 8005c90:	429c      	cmp	r4, r3
 8005c92:	d12b      	bne.n	8005cec <__swbuf_r+0x70>
 8005c94:	686c      	ldr	r4, [r5, #4]
 8005c96:	69a3      	ldr	r3, [r4, #24]
 8005c98:	60a3      	str	r3, [r4, #8]
 8005c9a:	89a3      	ldrh	r3, [r4, #12]
 8005c9c:	071a      	lsls	r2, r3, #28
 8005c9e:	d52f      	bpl.n	8005d00 <__swbuf_r+0x84>
 8005ca0:	6923      	ldr	r3, [r4, #16]
 8005ca2:	b36b      	cbz	r3, 8005d00 <__swbuf_r+0x84>
 8005ca4:	6923      	ldr	r3, [r4, #16]
 8005ca6:	6820      	ldr	r0, [r4, #0]
 8005ca8:	1ac0      	subs	r0, r0, r3
 8005caa:	6963      	ldr	r3, [r4, #20]
 8005cac:	b2f6      	uxtb	r6, r6
 8005cae:	4283      	cmp	r3, r0
 8005cb0:	4637      	mov	r7, r6
 8005cb2:	dc04      	bgt.n	8005cbe <__swbuf_r+0x42>
 8005cb4:	4621      	mov	r1, r4
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	f000 f93c 	bl	8005f34 <_fflush_r>
 8005cbc:	bb30      	cbnz	r0, 8005d0c <__swbuf_r+0x90>
 8005cbe:	68a3      	ldr	r3, [r4, #8]
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	60a3      	str	r3, [r4, #8]
 8005cc4:	6823      	ldr	r3, [r4, #0]
 8005cc6:	1c5a      	adds	r2, r3, #1
 8005cc8:	6022      	str	r2, [r4, #0]
 8005cca:	701e      	strb	r6, [r3, #0]
 8005ccc:	6963      	ldr	r3, [r4, #20]
 8005cce:	3001      	adds	r0, #1
 8005cd0:	4283      	cmp	r3, r0
 8005cd2:	d004      	beq.n	8005cde <__swbuf_r+0x62>
 8005cd4:	89a3      	ldrh	r3, [r4, #12]
 8005cd6:	07db      	lsls	r3, r3, #31
 8005cd8:	d506      	bpl.n	8005ce8 <__swbuf_r+0x6c>
 8005cda:	2e0a      	cmp	r6, #10
 8005cdc:	d104      	bne.n	8005ce8 <__swbuf_r+0x6c>
 8005cde:	4621      	mov	r1, r4
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	f000 f927 	bl	8005f34 <_fflush_r>
 8005ce6:	b988      	cbnz	r0, 8005d0c <__swbuf_r+0x90>
 8005ce8:	4638      	mov	r0, r7
 8005cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cec:	4b0a      	ldr	r3, [pc, #40]	; (8005d18 <__swbuf_r+0x9c>)
 8005cee:	429c      	cmp	r4, r3
 8005cf0:	d101      	bne.n	8005cf6 <__swbuf_r+0x7a>
 8005cf2:	68ac      	ldr	r4, [r5, #8]
 8005cf4:	e7cf      	b.n	8005c96 <__swbuf_r+0x1a>
 8005cf6:	4b09      	ldr	r3, [pc, #36]	; (8005d1c <__swbuf_r+0xa0>)
 8005cf8:	429c      	cmp	r4, r3
 8005cfa:	bf08      	it	eq
 8005cfc:	68ec      	ldreq	r4, [r5, #12]
 8005cfe:	e7ca      	b.n	8005c96 <__swbuf_r+0x1a>
 8005d00:	4621      	mov	r1, r4
 8005d02:	4628      	mov	r0, r5
 8005d04:	f000 f81a 	bl	8005d3c <__swsetup_r>
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	d0cb      	beq.n	8005ca4 <__swbuf_r+0x28>
 8005d0c:	f04f 37ff 	mov.w	r7, #4294967295
 8005d10:	e7ea      	b.n	8005ce8 <__swbuf_r+0x6c>
 8005d12:	bf00      	nop
 8005d14:	0800681c 	.word	0x0800681c
 8005d18:	0800683c 	.word	0x0800683c
 8005d1c:	080067fc 	.word	0x080067fc

08005d20 <__ascii_wctomb>:
 8005d20:	b149      	cbz	r1, 8005d36 <__ascii_wctomb+0x16>
 8005d22:	2aff      	cmp	r2, #255	; 0xff
 8005d24:	bf85      	ittet	hi
 8005d26:	238a      	movhi	r3, #138	; 0x8a
 8005d28:	6003      	strhi	r3, [r0, #0]
 8005d2a:	700a      	strbls	r2, [r1, #0]
 8005d2c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005d30:	bf98      	it	ls
 8005d32:	2001      	movls	r0, #1
 8005d34:	4770      	bx	lr
 8005d36:	4608      	mov	r0, r1
 8005d38:	4770      	bx	lr
	...

08005d3c <__swsetup_r>:
 8005d3c:	4b32      	ldr	r3, [pc, #200]	; (8005e08 <__swsetup_r+0xcc>)
 8005d3e:	b570      	push	{r4, r5, r6, lr}
 8005d40:	681d      	ldr	r5, [r3, #0]
 8005d42:	4606      	mov	r6, r0
 8005d44:	460c      	mov	r4, r1
 8005d46:	b125      	cbz	r5, 8005d52 <__swsetup_r+0x16>
 8005d48:	69ab      	ldr	r3, [r5, #24]
 8005d4a:	b913      	cbnz	r3, 8005d52 <__swsetup_r+0x16>
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	f000 f985 	bl	800605c <__sinit>
 8005d52:	4b2e      	ldr	r3, [pc, #184]	; (8005e0c <__swsetup_r+0xd0>)
 8005d54:	429c      	cmp	r4, r3
 8005d56:	d10f      	bne.n	8005d78 <__swsetup_r+0x3c>
 8005d58:	686c      	ldr	r4, [r5, #4]
 8005d5a:	89a3      	ldrh	r3, [r4, #12]
 8005d5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d60:	0719      	lsls	r1, r3, #28
 8005d62:	d42c      	bmi.n	8005dbe <__swsetup_r+0x82>
 8005d64:	06dd      	lsls	r5, r3, #27
 8005d66:	d411      	bmi.n	8005d8c <__swsetup_r+0x50>
 8005d68:	2309      	movs	r3, #9
 8005d6a:	6033      	str	r3, [r6, #0]
 8005d6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005d70:	81a3      	strh	r3, [r4, #12]
 8005d72:	f04f 30ff 	mov.w	r0, #4294967295
 8005d76:	e03e      	b.n	8005df6 <__swsetup_r+0xba>
 8005d78:	4b25      	ldr	r3, [pc, #148]	; (8005e10 <__swsetup_r+0xd4>)
 8005d7a:	429c      	cmp	r4, r3
 8005d7c:	d101      	bne.n	8005d82 <__swsetup_r+0x46>
 8005d7e:	68ac      	ldr	r4, [r5, #8]
 8005d80:	e7eb      	b.n	8005d5a <__swsetup_r+0x1e>
 8005d82:	4b24      	ldr	r3, [pc, #144]	; (8005e14 <__swsetup_r+0xd8>)
 8005d84:	429c      	cmp	r4, r3
 8005d86:	bf08      	it	eq
 8005d88:	68ec      	ldreq	r4, [r5, #12]
 8005d8a:	e7e6      	b.n	8005d5a <__swsetup_r+0x1e>
 8005d8c:	0758      	lsls	r0, r3, #29
 8005d8e:	d512      	bpl.n	8005db6 <__swsetup_r+0x7a>
 8005d90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d92:	b141      	cbz	r1, 8005da6 <__swsetup_r+0x6a>
 8005d94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d98:	4299      	cmp	r1, r3
 8005d9a:	d002      	beq.n	8005da2 <__swsetup_r+0x66>
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	f7ff fcd5 	bl	800574c <_free_r>
 8005da2:	2300      	movs	r3, #0
 8005da4:	6363      	str	r3, [r4, #52]	; 0x34
 8005da6:	89a3      	ldrh	r3, [r4, #12]
 8005da8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005dac:	81a3      	strh	r3, [r4, #12]
 8005dae:	2300      	movs	r3, #0
 8005db0:	6063      	str	r3, [r4, #4]
 8005db2:	6923      	ldr	r3, [r4, #16]
 8005db4:	6023      	str	r3, [r4, #0]
 8005db6:	89a3      	ldrh	r3, [r4, #12]
 8005db8:	f043 0308 	orr.w	r3, r3, #8
 8005dbc:	81a3      	strh	r3, [r4, #12]
 8005dbe:	6923      	ldr	r3, [r4, #16]
 8005dc0:	b94b      	cbnz	r3, 8005dd6 <__swsetup_r+0x9a>
 8005dc2:	89a3      	ldrh	r3, [r4, #12]
 8005dc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005dcc:	d003      	beq.n	8005dd6 <__swsetup_r+0x9a>
 8005dce:	4621      	mov	r1, r4
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	f000 fa09 	bl	80061e8 <__smakebuf_r>
 8005dd6:	89a0      	ldrh	r0, [r4, #12]
 8005dd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ddc:	f010 0301 	ands.w	r3, r0, #1
 8005de0:	d00a      	beq.n	8005df8 <__swsetup_r+0xbc>
 8005de2:	2300      	movs	r3, #0
 8005de4:	60a3      	str	r3, [r4, #8]
 8005de6:	6963      	ldr	r3, [r4, #20]
 8005de8:	425b      	negs	r3, r3
 8005dea:	61a3      	str	r3, [r4, #24]
 8005dec:	6923      	ldr	r3, [r4, #16]
 8005dee:	b943      	cbnz	r3, 8005e02 <__swsetup_r+0xc6>
 8005df0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005df4:	d1ba      	bne.n	8005d6c <__swsetup_r+0x30>
 8005df6:	bd70      	pop	{r4, r5, r6, pc}
 8005df8:	0781      	lsls	r1, r0, #30
 8005dfa:	bf58      	it	pl
 8005dfc:	6963      	ldrpl	r3, [r4, #20]
 8005dfe:	60a3      	str	r3, [r4, #8]
 8005e00:	e7f4      	b.n	8005dec <__swsetup_r+0xb0>
 8005e02:	2000      	movs	r0, #0
 8005e04:	e7f7      	b.n	8005df6 <__swsetup_r+0xba>
 8005e06:	bf00      	nop
 8005e08:	20000024 	.word	0x20000024
 8005e0c:	0800681c 	.word	0x0800681c
 8005e10:	0800683c 	.word	0x0800683c
 8005e14:	080067fc 	.word	0x080067fc

08005e18 <abort>:
 8005e18:	b508      	push	{r3, lr}
 8005e1a:	2006      	movs	r0, #6
 8005e1c:	f000 fa4c 	bl	80062b8 <raise>
 8005e20:	2001      	movs	r0, #1
 8005e22:	f7fb fa91 	bl	8001348 <_exit>
	...

08005e28 <__sflush_r>:
 8005e28:	898a      	ldrh	r2, [r1, #12]
 8005e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e2e:	4605      	mov	r5, r0
 8005e30:	0710      	lsls	r0, r2, #28
 8005e32:	460c      	mov	r4, r1
 8005e34:	d458      	bmi.n	8005ee8 <__sflush_r+0xc0>
 8005e36:	684b      	ldr	r3, [r1, #4]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	dc05      	bgt.n	8005e48 <__sflush_r+0x20>
 8005e3c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	dc02      	bgt.n	8005e48 <__sflush_r+0x20>
 8005e42:	2000      	movs	r0, #0
 8005e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e4a:	2e00      	cmp	r6, #0
 8005e4c:	d0f9      	beq.n	8005e42 <__sflush_r+0x1a>
 8005e4e:	2300      	movs	r3, #0
 8005e50:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005e54:	682f      	ldr	r7, [r5, #0]
 8005e56:	602b      	str	r3, [r5, #0]
 8005e58:	d032      	beq.n	8005ec0 <__sflush_r+0x98>
 8005e5a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e5c:	89a3      	ldrh	r3, [r4, #12]
 8005e5e:	075a      	lsls	r2, r3, #29
 8005e60:	d505      	bpl.n	8005e6e <__sflush_r+0x46>
 8005e62:	6863      	ldr	r3, [r4, #4]
 8005e64:	1ac0      	subs	r0, r0, r3
 8005e66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e68:	b10b      	cbz	r3, 8005e6e <__sflush_r+0x46>
 8005e6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005e6c:	1ac0      	subs	r0, r0, r3
 8005e6e:	2300      	movs	r3, #0
 8005e70:	4602      	mov	r2, r0
 8005e72:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e74:	6a21      	ldr	r1, [r4, #32]
 8005e76:	4628      	mov	r0, r5
 8005e78:	47b0      	blx	r6
 8005e7a:	1c43      	adds	r3, r0, #1
 8005e7c:	89a3      	ldrh	r3, [r4, #12]
 8005e7e:	d106      	bne.n	8005e8e <__sflush_r+0x66>
 8005e80:	6829      	ldr	r1, [r5, #0]
 8005e82:	291d      	cmp	r1, #29
 8005e84:	d82c      	bhi.n	8005ee0 <__sflush_r+0xb8>
 8005e86:	4a2a      	ldr	r2, [pc, #168]	; (8005f30 <__sflush_r+0x108>)
 8005e88:	40ca      	lsrs	r2, r1
 8005e8a:	07d6      	lsls	r6, r2, #31
 8005e8c:	d528      	bpl.n	8005ee0 <__sflush_r+0xb8>
 8005e8e:	2200      	movs	r2, #0
 8005e90:	6062      	str	r2, [r4, #4]
 8005e92:	04d9      	lsls	r1, r3, #19
 8005e94:	6922      	ldr	r2, [r4, #16]
 8005e96:	6022      	str	r2, [r4, #0]
 8005e98:	d504      	bpl.n	8005ea4 <__sflush_r+0x7c>
 8005e9a:	1c42      	adds	r2, r0, #1
 8005e9c:	d101      	bne.n	8005ea2 <__sflush_r+0x7a>
 8005e9e:	682b      	ldr	r3, [r5, #0]
 8005ea0:	b903      	cbnz	r3, 8005ea4 <__sflush_r+0x7c>
 8005ea2:	6560      	str	r0, [r4, #84]	; 0x54
 8005ea4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ea6:	602f      	str	r7, [r5, #0]
 8005ea8:	2900      	cmp	r1, #0
 8005eaa:	d0ca      	beq.n	8005e42 <__sflush_r+0x1a>
 8005eac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005eb0:	4299      	cmp	r1, r3
 8005eb2:	d002      	beq.n	8005eba <__sflush_r+0x92>
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	f7ff fc49 	bl	800574c <_free_r>
 8005eba:	2000      	movs	r0, #0
 8005ebc:	6360      	str	r0, [r4, #52]	; 0x34
 8005ebe:	e7c1      	b.n	8005e44 <__sflush_r+0x1c>
 8005ec0:	6a21      	ldr	r1, [r4, #32]
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	47b0      	blx	r6
 8005ec8:	1c41      	adds	r1, r0, #1
 8005eca:	d1c7      	bne.n	8005e5c <__sflush_r+0x34>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d0c4      	beq.n	8005e5c <__sflush_r+0x34>
 8005ed2:	2b1d      	cmp	r3, #29
 8005ed4:	d001      	beq.n	8005eda <__sflush_r+0xb2>
 8005ed6:	2b16      	cmp	r3, #22
 8005ed8:	d101      	bne.n	8005ede <__sflush_r+0xb6>
 8005eda:	602f      	str	r7, [r5, #0]
 8005edc:	e7b1      	b.n	8005e42 <__sflush_r+0x1a>
 8005ede:	89a3      	ldrh	r3, [r4, #12]
 8005ee0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ee4:	81a3      	strh	r3, [r4, #12]
 8005ee6:	e7ad      	b.n	8005e44 <__sflush_r+0x1c>
 8005ee8:	690f      	ldr	r7, [r1, #16]
 8005eea:	2f00      	cmp	r7, #0
 8005eec:	d0a9      	beq.n	8005e42 <__sflush_r+0x1a>
 8005eee:	0793      	lsls	r3, r2, #30
 8005ef0:	680e      	ldr	r6, [r1, #0]
 8005ef2:	bf08      	it	eq
 8005ef4:	694b      	ldreq	r3, [r1, #20]
 8005ef6:	600f      	str	r7, [r1, #0]
 8005ef8:	bf18      	it	ne
 8005efa:	2300      	movne	r3, #0
 8005efc:	eba6 0807 	sub.w	r8, r6, r7
 8005f00:	608b      	str	r3, [r1, #8]
 8005f02:	f1b8 0f00 	cmp.w	r8, #0
 8005f06:	dd9c      	ble.n	8005e42 <__sflush_r+0x1a>
 8005f08:	6a21      	ldr	r1, [r4, #32]
 8005f0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005f0c:	4643      	mov	r3, r8
 8005f0e:	463a      	mov	r2, r7
 8005f10:	4628      	mov	r0, r5
 8005f12:	47b0      	blx	r6
 8005f14:	2800      	cmp	r0, #0
 8005f16:	dc06      	bgt.n	8005f26 <__sflush_r+0xfe>
 8005f18:	89a3      	ldrh	r3, [r4, #12]
 8005f1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f1e:	81a3      	strh	r3, [r4, #12]
 8005f20:	f04f 30ff 	mov.w	r0, #4294967295
 8005f24:	e78e      	b.n	8005e44 <__sflush_r+0x1c>
 8005f26:	4407      	add	r7, r0
 8005f28:	eba8 0800 	sub.w	r8, r8, r0
 8005f2c:	e7e9      	b.n	8005f02 <__sflush_r+0xda>
 8005f2e:	bf00      	nop
 8005f30:	20400001 	.word	0x20400001

08005f34 <_fflush_r>:
 8005f34:	b538      	push	{r3, r4, r5, lr}
 8005f36:	690b      	ldr	r3, [r1, #16]
 8005f38:	4605      	mov	r5, r0
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	b913      	cbnz	r3, 8005f44 <_fflush_r+0x10>
 8005f3e:	2500      	movs	r5, #0
 8005f40:	4628      	mov	r0, r5
 8005f42:	bd38      	pop	{r3, r4, r5, pc}
 8005f44:	b118      	cbz	r0, 8005f4e <_fflush_r+0x1a>
 8005f46:	6983      	ldr	r3, [r0, #24]
 8005f48:	b90b      	cbnz	r3, 8005f4e <_fflush_r+0x1a>
 8005f4a:	f000 f887 	bl	800605c <__sinit>
 8005f4e:	4b14      	ldr	r3, [pc, #80]	; (8005fa0 <_fflush_r+0x6c>)
 8005f50:	429c      	cmp	r4, r3
 8005f52:	d11b      	bne.n	8005f8c <_fflush_r+0x58>
 8005f54:	686c      	ldr	r4, [r5, #4]
 8005f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d0ef      	beq.n	8005f3e <_fflush_r+0xa>
 8005f5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f60:	07d0      	lsls	r0, r2, #31
 8005f62:	d404      	bmi.n	8005f6e <_fflush_r+0x3a>
 8005f64:	0599      	lsls	r1, r3, #22
 8005f66:	d402      	bmi.n	8005f6e <_fflush_r+0x3a>
 8005f68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f6a:	f000 f915 	bl	8006198 <__retarget_lock_acquire_recursive>
 8005f6e:	4628      	mov	r0, r5
 8005f70:	4621      	mov	r1, r4
 8005f72:	f7ff ff59 	bl	8005e28 <__sflush_r>
 8005f76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f78:	07da      	lsls	r2, r3, #31
 8005f7a:	4605      	mov	r5, r0
 8005f7c:	d4e0      	bmi.n	8005f40 <_fflush_r+0xc>
 8005f7e:	89a3      	ldrh	r3, [r4, #12]
 8005f80:	059b      	lsls	r3, r3, #22
 8005f82:	d4dd      	bmi.n	8005f40 <_fflush_r+0xc>
 8005f84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f86:	f000 f908 	bl	800619a <__retarget_lock_release_recursive>
 8005f8a:	e7d9      	b.n	8005f40 <_fflush_r+0xc>
 8005f8c:	4b05      	ldr	r3, [pc, #20]	; (8005fa4 <_fflush_r+0x70>)
 8005f8e:	429c      	cmp	r4, r3
 8005f90:	d101      	bne.n	8005f96 <_fflush_r+0x62>
 8005f92:	68ac      	ldr	r4, [r5, #8]
 8005f94:	e7df      	b.n	8005f56 <_fflush_r+0x22>
 8005f96:	4b04      	ldr	r3, [pc, #16]	; (8005fa8 <_fflush_r+0x74>)
 8005f98:	429c      	cmp	r4, r3
 8005f9a:	bf08      	it	eq
 8005f9c:	68ec      	ldreq	r4, [r5, #12]
 8005f9e:	e7da      	b.n	8005f56 <_fflush_r+0x22>
 8005fa0:	0800681c 	.word	0x0800681c
 8005fa4:	0800683c 	.word	0x0800683c
 8005fa8:	080067fc 	.word	0x080067fc

08005fac <std>:
 8005fac:	2300      	movs	r3, #0
 8005fae:	b510      	push	{r4, lr}
 8005fb0:	4604      	mov	r4, r0
 8005fb2:	e9c0 3300 	strd	r3, r3, [r0]
 8005fb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005fba:	6083      	str	r3, [r0, #8]
 8005fbc:	8181      	strh	r1, [r0, #12]
 8005fbe:	6643      	str	r3, [r0, #100]	; 0x64
 8005fc0:	81c2      	strh	r2, [r0, #14]
 8005fc2:	6183      	str	r3, [r0, #24]
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	2208      	movs	r2, #8
 8005fc8:	305c      	adds	r0, #92	; 0x5c
 8005fca:	f7fd fd1d 	bl	8003a08 <memset>
 8005fce:	4b05      	ldr	r3, [pc, #20]	; (8005fe4 <std+0x38>)
 8005fd0:	6263      	str	r3, [r4, #36]	; 0x24
 8005fd2:	4b05      	ldr	r3, [pc, #20]	; (8005fe8 <std+0x3c>)
 8005fd4:	62a3      	str	r3, [r4, #40]	; 0x28
 8005fd6:	4b05      	ldr	r3, [pc, #20]	; (8005fec <std+0x40>)
 8005fd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005fda:	4b05      	ldr	r3, [pc, #20]	; (8005ff0 <std+0x44>)
 8005fdc:	6224      	str	r4, [r4, #32]
 8005fde:	6323      	str	r3, [r4, #48]	; 0x30
 8005fe0:	bd10      	pop	{r4, pc}
 8005fe2:	bf00      	nop
 8005fe4:	080062f1 	.word	0x080062f1
 8005fe8:	08006313 	.word	0x08006313
 8005fec:	0800634b 	.word	0x0800634b
 8005ff0:	0800636f 	.word	0x0800636f

08005ff4 <_cleanup_r>:
 8005ff4:	4901      	ldr	r1, [pc, #4]	; (8005ffc <_cleanup_r+0x8>)
 8005ff6:	f000 b8af 	b.w	8006158 <_fwalk_reent>
 8005ffa:	bf00      	nop
 8005ffc:	08005f35 	.word	0x08005f35

08006000 <__sfmoreglue>:
 8006000:	b570      	push	{r4, r5, r6, lr}
 8006002:	2268      	movs	r2, #104	; 0x68
 8006004:	1e4d      	subs	r5, r1, #1
 8006006:	4355      	muls	r5, r2
 8006008:	460e      	mov	r6, r1
 800600a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800600e:	f7ff fc09 	bl	8005824 <_malloc_r>
 8006012:	4604      	mov	r4, r0
 8006014:	b140      	cbz	r0, 8006028 <__sfmoreglue+0x28>
 8006016:	2100      	movs	r1, #0
 8006018:	e9c0 1600 	strd	r1, r6, [r0]
 800601c:	300c      	adds	r0, #12
 800601e:	60a0      	str	r0, [r4, #8]
 8006020:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006024:	f7fd fcf0 	bl	8003a08 <memset>
 8006028:	4620      	mov	r0, r4
 800602a:	bd70      	pop	{r4, r5, r6, pc}

0800602c <__sfp_lock_acquire>:
 800602c:	4801      	ldr	r0, [pc, #4]	; (8006034 <__sfp_lock_acquire+0x8>)
 800602e:	f000 b8b3 	b.w	8006198 <__retarget_lock_acquire_recursive>
 8006032:	bf00      	nop
 8006034:	200002d1 	.word	0x200002d1

08006038 <__sfp_lock_release>:
 8006038:	4801      	ldr	r0, [pc, #4]	; (8006040 <__sfp_lock_release+0x8>)
 800603a:	f000 b8ae 	b.w	800619a <__retarget_lock_release_recursive>
 800603e:	bf00      	nop
 8006040:	200002d1 	.word	0x200002d1

08006044 <__sinit_lock_acquire>:
 8006044:	4801      	ldr	r0, [pc, #4]	; (800604c <__sinit_lock_acquire+0x8>)
 8006046:	f000 b8a7 	b.w	8006198 <__retarget_lock_acquire_recursive>
 800604a:	bf00      	nop
 800604c:	200002d2 	.word	0x200002d2

08006050 <__sinit_lock_release>:
 8006050:	4801      	ldr	r0, [pc, #4]	; (8006058 <__sinit_lock_release+0x8>)
 8006052:	f000 b8a2 	b.w	800619a <__retarget_lock_release_recursive>
 8006056:	bf00      	nop
 8006058:	200002d2 	.word	0x200002d2

0800605c <__sinit>:
 800605c:	b510      	push	{r4, lr}
 800605e:	4604      	mov	r4, r0
 8006060:	f7ff fff0 	bl	8006044 <__sinit_lock_acquire>
 8006064:	69a3      	ldr	r3, [r4, #24]
 8006066:	b11b      	cbz	r3, 8006070 <__sinit+0x14>
 8006068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800606c:	f7ff bff0 	b.w	8006050 <__sinit_lock_release>
 8006070:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006074:	6523      	str	r3, [r4, #80]	; 0x50
 8006076:	4b13      	ldr	r3, [pc, #76]	; (80060c4 <__sinit+0x68>)
 8006078:	4a13      	ldr	r2, [pc, #76]	; (80060c8 <__sinit+0x6c>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	62a2      	str	r2, [r4, #40]	; 0x28
 800607e:	42a3      	cmp	r3, r4
 8006080:	bf04      	itt	eq
 8006082:	2301      	moveq	r3, #1
 8006084:	61a3      	streq	r3, [r4, #24]
 8006086:	4620      	mov	r0, r4
 8006088:	f000 f820 	bl	80060cc <__sfp>
 800608c:	6060      	str	r0, [r4, #4]
 800608e:	4620      	mov	r0, r4
 8006090:	f000 f81c 	bl	80060cc <__sfp>
 8006094:	60a0      	str	r0, [r4, #8]
 8006096:	4620      	mov	r0, r4
 8006098:	f000 f818 	bl	80060cc <__sfp>
 800609c:	2200      	movs	r2, #0
 800609e:	60e0      	str	r0, [r4, #12]
 80060a0:	2104      	movs	r1, #4
 80060a2:	6860      	ldr	r0, [r4, #4]
 80060a4:	f7ff ff82 	bl	8005fac <std>
 80060a8:	68a0      	ldr	r0, [r4, #8]
 80060aa:	2201      	movs	r2, #1
 80060ac:	2109      	movs	r1, #9
 80060ae:	f7ff ff7d 	bl	8005fac <std>
 80060b2:	68e0      	ldr	r0, [r4, #12]
 80060b4:	2202      	movs	r2, #2
 80060b6:	2112      	movs	r1, #18
 80060b8:	f7ff ff78 	bl	8005fac <std>
 80060bc:	2301      	movs	r3, #1
 80060be:	61a3      	str	r3, [r4, #24]
 80060c0:	e7d2      	b.n	8006068 <__sinit+0xc>
 80060c2:	bf00      	nop
 80060c4:	08006480 	.word	0x08006480
 80060c8:	08005ff5 	.word	0x08005ff5

080060cc <__sfp>:
 80060cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ce:	4607      	mov	r7, r0
 80060d0:	f7ff ffac 	bl	800602c <__sfp_lock_acquire>
 80060d4:	4b1e      	ldr	r3, [pc, #120]	; (8006150 <__sfp+0x84>)
 80060d6:	681e      	ldr	r6, [r3, #0]
 80060d8:	69b3      	ldr	r3, [r6, #24]
 80060da:	b913      	cbnz	r3, 80060e2 <__sfp+0x16>
 80060dc:	4630      	mov	r0, r6
 80060de:	f7ff ffbd 	bl	800605c <__sinit>
 80060e2:	3648      	adds	r6, #72	; 0x48
 80060e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80060e8:	3b01      	subs	r3, #1
 80060ea:	d503      	bpl.n	80060f4 <__sfp+0x28>
 80060ec:	6833      	ldr	r3, [r6, #0]
 80060ee:	b30b      	cbz	r3, 8006134 <__sfp+0x68>
 80060f0:	6836      	ldr	r6, [r6, #0]
 80060f2:	e7f7      	b.n	80060e4 <__sfp+0x18>
 80060f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80060f8:	b9d5      	cbnz	r5, 8006130 <__sfp+0x64>
 80060fa:	4b16      	ldr	r3, [pc, #88]	; (8006154 <__sfp+0x88>)
 80060fc:	60e3      	str	r3, [r4, #12]
 80060fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006102:	6665      	str	r5, [r4, #100]	; 0x64
 8006104:	f000 f847 	bl	8006196 <__retarget_lock_init_recursive>
 8006108:	f7ff ff96 	bl	8006038 <__sfp_lock_release>
 800610c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006110:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006114:	6025      	str	r5, [r4, #0]
 8006116:	61a5      	str	r5, [r4, #24]
 8006118:	2208      	movs	r2, #8
 800611a:	4629      	mov	r1, r5
 800611c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006120:	f7fd fc72 	bl	8003a08 <memset>
 8006124:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006128:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800612c:	4620      	mov	r0, r4
 800612e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006130:	3468      	adds	r4, #104	; 0x68
 8006132:	e7d9      	b.n	80060e8 <__sfp+0x1c>
 8006134:	2104      	movs	r1, #4
 8006136:	4638      	mov	r0, r7
 8006138:	f7ff ff62 	bl	8006000 <__sfmoreglue>
 800613c:	4604      	mov	r4, r0
 800613e:	6030      	str	r0, [r6, #0]
 8006140:	2800      	cmp	r0, #0
 8006142:	d1d5      	bne.n	80060f0 <__sfp+0x24>
 8006144:	f7ff ff78 	bl	8006038 <__sfp_lock_release>
 8006148:	230c      	movs	r3, #12
 800614a:	603b      	str	r3, [r7, #0]
 800614c:	e7ee      	b.n	800612c <__sfp+0x60>
 800614e:	bf00      	nop
 8006150:	08006480 	.word	0x08006480
 8006154:	ffff0001 	.word	0xffff0001

08006158 <_fwalk_reent>:
 8006158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800615c:	4606      	mov	r6, r0
 800615e:	4688      	mov	r8, r1
 8006160:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006164:	2700      	movs	r7, #0
 8006166:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800616a:	f1b9 0901 	subs.w	r9, r9, #1
 800616e:	d505      	bpl.n	800617c <_fwalk_reent+0x24>
 8006170:	6824      	ldr	r4, [r4, #0]
 8006172:	2c00      	cmp	r4, #0
 8006174:	d1f7      	bne.n	8006166 <_fwalk_reent+0xe>
 8006176:	4638      	mov	r0, r7
 8006178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800617c:	89ab      	ldrh	r3, [r5, #12]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d907      	bls.n	8006192 <_fwalk_reent+0x3a>
 8006182:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006186:	3301      	adds	r3, #1
 8006188:	d003      	beq.n	8006192 <_fwalk_reent+0x3a>
 800618a:	4629      	mov	r1, r5
 800618c:	4630      	mov	r0, r6
 800618e:	47c0      	blx	r8
 8006190:	4307      	orrs	r7, r0
 8006192:	3568      	adds	r5, #104	; 0x68
 8006194:	e7e9      	b.n	800616a <_fwalk_reent+0x12>

08006196 <__retarget_lock_init_recursive>:
 8006196:	4770      	bx	lr

08006198 <__retarget_lock_acquire_recursive>:
 8006198:	4770      	bx	lr

0800619a <__retarget_lock_release_recursive>:
 800619a:	4770      	bx	lr

0800619c <__swhatbuf_r>:
 800619c:	b570      	push	{r4, r5, r6, lr}
 800619e:	460e      	mov	r6, r1
 80061a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061a4:	2900      	cmp	r1, #0
 80061a6:	b096      	sub	sp, #88	; 0x58
 80061a8:	4614      	mov	r4, r2
 80061aa:	461d      	mov	r5, r3
 80061ac:	da08      	bge.n	80061c0 <__swhatbuf_r+0x24>
 80061ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	602a      	str	r2, [r5, #0]
 80061b6:	061a      	lsls	r2, r3, #24
 80061b8:	d410      	bmi.n	80061dc <__swhatbuf_r+0x40>
 80061ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061be:	e00e      	b.n	80061de <__swhatbuf_r+0x42>
 80061c0:	466a      	mov	r2, sp
 80061c2:	f000 f8fb 	bl	80063bc <_fstat_r>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	dbf1      	blt.n	80061ae <__swhatbuf_r+0x12>
 80061ca:	9a01      	ldr	r2, [sp, #4]
 80061cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80061d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80061d4:	425a      	negs	r2, r3
 80061d6:	415a      	adcs	r2, r3
 80061d8:	602a      	str	r2, [r5, #0]
 80061da:	e7ee      	b.n	80061ba <__swhatbuf_r+0x1e>
 80061dc:	2340      	movs	r3, #64	; 0x40
 80061de:	2000      	movs	r0, #0
 80061e0:	6023      	str	r3, [r4, #0]
 80061e2:	b016      	add	sp, #88	; 0x58
 80061e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080061e8 <__smakebuf_r>:
 80061e8:	898b      	ldrh	r3, [r1, #12]
 80061ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80061ec:	079d      	lsls	r5, r3, #30
 80061ee:	4606      	mov	r6, r0
 80061f0:	460c      	mov	r4, r1
 80061f2:	d507      	bpl.n	8006204 <__smakebuf_r+0x1c>
 80061f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	6123      	str	r3, [r4, #16]
 80061fc:	2301      	movs	r3, #1
 80061fe:	6163      	str	r3, [r4, #20]
 8006200:	b002      	add	sp, #8
 8006202:	bd70      	pop	{r4, r5, r6, pc}
 8006204:	ab01      	add	r3, sp, #4
 8006206:	466a      	mov	r2, sp
 8006208:	f7ff ffc8 	bl	800619c <__swhatbuf_r>
 800620c:	9900      	ldr	r1, [sp, #0]
 800620e:	4605      	mov	r5, r0
 8006210:	4630      	mov	r0, r6
 8006212:	f7ff fb07 	bl	8005824 <_malloc_r>
 8006216:	b948      	cbnz	r0, 800622c <__smakebuf_r+0x44>
 8006218:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800621c:	059a      	lsls	r2, r3, #22
 800621e:	d4ef      	bmi.n	8006200 <__smakebuf_r+0x18>
 8006220:	f023 0303 	bic.w	r3, r3, #3
 8006224:	f043 0302 	orr.w	r3, r3, #2
 8006228:	81a3      	strh	r3, [r4, #12]
 800622a:	e7e3      	b.n	80061f4 <__smakebuf_r+0xc>
 800622c:	4b0d      	ldr	r3, [pc, #52]	; (8006264 <__smakebuf_r+0x7c>)
 800622e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006230:	89a3      	ldrh	r3, [r4, #12]
 8006232:	6020      	str	r0, [r4, #0]
 8006234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006238:	81a3      	strh	r3, [r4, #12]
 800623a:	9b00      	ldr	r3, [sp, #0]
 800623c:	6163      	str	r3, [r4, #20]
 800623e:	9b01      	ldr	r3, [sp, #4]
 8006240:	6120      	str	r0, [r4, #16]
 8006242:	b15b      	cbz	r3, 800625c <__smakebuf_r+0x74>
 8006244:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006248:	4630      	mov	r0, r6
 800624a:	f000 f8c9 	bl	80063e0 <_isatty_r>
 800624e:	b128      	cbz	r0, 800625c <__smakebuf_r+0x74>
 8006250:	89a3      	ldrh	r3, [r4, #12]
 8006252:	f023 0303 	bic.w	r3, r3, #3
 8006256:	f043 0301 	orr.w	r3, r3, #1
 800625a:	81a3      	strh	r3, [r4, #12]
 800625c:	89a0      	ldrh	r0, [r4, #12]
 800625e:	4305      	orrs	r5, r0
 8006260:	81a5      	strh	r5, [r4, #12]
 8006262:	e7cd      	b.n	8006200 <__smakebuf_r+0x18>
 8006264:	08005ff5 	.word	0x08005ff5

08006268 <_raise_r>:
 8006268:	291f      	cmp	r1, #31
 800626a:	b538      	push	{r3, r4, r5, lr}
 800626c:	4604      	mov	r4, r0
 800626e:	460d      	mov	r5, r1
 8006270:	d904      	bls.n	800627c <_raise_r+0x14>
 8006272:	2316      	movs	r3, #22
 8006274:	6003      	str	r3, [r0, #0]
 8006276:	f04f 30ff 	mov.w	r0, #4294967295
 800627a:	bd38      	pop	{r3, r4, r5, pc}
 800627c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800627e:	b112      	cbz	r2, 8006286 <_raise_r+0x1e>
 8006280:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006284:	b94b      	cbnz	r3, 800629a <_raise_r+0x32>
 8006286:	4620      	mov	r0, r4
 8006288:	f000 f830 	bl	80062ec <_getpid_r>
 800628c:	462a      	mov	r2, r5
 800628e:	4601      	mov	r1, r0
 8006290:	4620      	mov	r0, r4
 8006292:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006296:	f000 b817 	b.w	80062c8 <_kill_r>
 800629a:	2b01      	cmp	r3, #1
 800629c:	d00a      	beq.n	80062b4 <_raise_r+0x4c>
 800629e:	1c59      	adds	r1, r3, #1
 80062a0:	d103      	bne.n	80062aa <_raise_r+0x42>
 80062a2:	2316      	movs	r3, #22
 80062a4:	6003      	str	r3, [r0, #0]
 80062a6:	2001      	movs	r0, #1
 80062a8:	e7e7      	b.n	800627a <_raise_r+0x12>
 80062aa:	2400      	movs	r4, #0
 80062ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80062b0:	4628      	mov	r0, r5
 80062b2:	4798      	blx	r3
 80062b4:	2000      	movs	r0, #0
 80062b6:	e7e0      	b.n	800627a <_raise_r+0x12>

080062b8 <raise>:
 80062b8:	4b02      	ldr	r3, [pc, #8]	; (80062c4 <raise+0xc>)
 80062ba:	4601      	mov	r1, r0
 80062bc:	6818      	ldr	r0, [r3, #0]
 80062be:	f7ff bfd3 	b.w	8006268 <_raise_r>
 80062c2:	bf00      	nop
 80062c4:	20000024 	.word	0x20000024

080062c8 <_kill_r>:
 80062c8:	b538      	push	{r3, r4, r5, lr}
 80062ca:	4d07      	ldr	r5, [pc, #28]	; (80062e8 <_kill_r+0x20>)
 80062cc:	2300      	movs	r3, #0
 80062ce:	4604      	mov	r4, r0
 80062d0:	4608      	mov	r0, r1
 80062d2:	4611      	mov	r1, r2
 80062d4:	602b      	str	r3, [r5, #0]
 80062d6:	f7fb f827 	bl	8001328 <_kill>
 80062da:	1c43      	adds	r3, r0, #1
 80062dc:	d102      	bne.n	80062e4 <_kill_r+0x1c>
 80062de:	682b      	ldr	r3, [r5, #0]
 80062e0:	b103      	cbz	r3, 80062e4 <_kill_r+0x1c>
 80062e2:	6023      	str	r3, [r4, #0]
 80062e4:	bd38      	pop	{r3, r4, r5, pc}
 80062e6:	bf00      	nop
 80062e8:	200002cc 	.word	0x200002cc

080062ec <_getpid_r>:
 80062ec:	f7fb b814 	b.w	8001318 <_getpid>

080062f0 <__sread>:
 80062f0:	b510      	push	{r4, lr}
 80062f2:	460c      	mov	r4, r1
 80062f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062f8:	f000 f894 	bl	8006424 <_read_r>
 80062fc:	2800      	cmp	r0, #0
 80062fe:	bfab      	itete	ge
 8006300:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006302:	89a3      	ldrhlt	r3, [r4, #12]
 8006304:	181b      	addge	r3, r3, r0
 8006306:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800630a:	bfac      	ite	ge
 800630c:	6563      	strge	r3, [r4, #84]	; 0x54
 800630e:	81a3      	strhlt	r3, [r4, #12]
 8006310:	bd10      	pop	{r4, pc}

08006312 <__swrite>:
 8006312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006316:	461f      	mov	r7, r3
 8006318:	898b      	ldrh	r3, [r1, #12]
 800631a:	05db      	lsls	r3, r3, #23
 800631c:	4605      	mov	r5, r0
 800631e:	460c      	mov	r4, r1
 8006320:	4616      	mov	r6, r2
 8006322:	d505      	bpl.n	8006330 <__swrite+0x1e>
 8006324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006328:	2302      	movs	r3, #2
 800632a:	2200      	movs	r2, #0
 800632c:	f000 f868 	bl	8006400 <_lseek_r>
 8006330:	89a3      	ldrh	r3, [r4, #12]
 8006332:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006336:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800633a:	81a3      	strh	r3, [r4, #12]
 800633c:	4632      	mov	r2, r6
 800633e:	463b      	mov	r3, r7
 8006340:	4628      	mov	r0, r5
 8006342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006346:	f000 b817 	b.w	8006378 <_write_r>

0800634a <__sseek>:
 800634a:	b510      	push	{r4, lr}
 800634c:	460c      	mov	r4, r1
 800634e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006352:	f000 f855 	bl	8006400 <_lseek_r>
 8006356:	1c43      	adds	r3, r0, #1
 8006358:	89a3      	ldrh	r3, [r4, #12]
 800635a:	bf15      	itete	ne
 800635c:	6560      	strne	r0, [r4, #84]	; 0x54
 800635e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006362:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006366:	81a3      	strheq	r3, [r4, #12]
 8006368:	bf18      	it	ne
 800636a:	81a3      	strhne	r3, [r4, #12]
 800636c:	bd10      	pop	{r4, pc}

0800636e <__sclose>:
 800636e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006372:	f000 b813 	b.w	800639c <_close_r>
	...

08006378 <_write_r>:
 8006378:	b538      	push	{r3, r4, r5, lr}
 800637a:	4d07      	ldr	r5, [pc, #28]	; (8006398 <_write_r+0x20>)
 800637c:	4604      	mov	r4, r0
 800637e:	4608      	mov	r0, r1
 8006380:	4611      	mov	r1, r2
 8006382:	2200      	movs	r2, #0
 8006384:	602a      	str	r2, [r5, #0]
 8006386:	461a      	mov	r2, r3
 8006388:	f7fb f805 	bl	8001396 <_write>
 800638c:	1c43      	adds	r3, r0, #1
 800638e:	d102      	bne.n	8006396 <_write_r+0x1e>
 8006390:	682b      	ldr	r3, [r5, #0]
 8006392:	b103      	cbz	r3, 8006396 <_write_r+0x1e>
 8006394:	6023      	str	r3, [r4, #0]
 8006396:	bd38      	pop	{r3, r4, r5, pc}
 8006398:	200002cc 	.word	0x200002cc

0800639c <_close_r>:
 800639c:	b538      	push	{r3, r4, r5, lr}
 800639e:	4d06      	ldr	r5, [pc, #24]	; (80063b8 <_close_r+0x1c>)
 80063a0:	2300      	movs	r3, #0
 80063a2:	4604      	mov	r4, r0
 80063a4:	4608      	mov	r0, r1
 80063a6:	602b      	str	r3, [r5, #0]
 80063a8:	f7fb f811 	bl	80013ce <_close>
 80063ac:	1c43      	adds	r3, r0, #1
 80063ae:	d102      	bne.n	80063b6 <_close_r+0x1a>
 80063b0:	682b      	ldr	r3, [r5, #0]
 80063b2:	b103      	cbz	r3, 80063b6 <_close_r+0x1a>
 80063b4:	6023      	str	r3, [r4, #0]
 80063b6:	bd38      	pop	{r3, r4, r5, pc}
 80063b8:	200002cc 	.word	0x200002cc

080063bc <_fstat_r>:
 80063bc:	b538      	push	{r3, r4, r5, lr}
 80063be:	4d07      	ldr	r5, [pc, #28]	; (80063dc <_fstat_r+0x20>)
 80063c0:	2300      	movs	r3, #0
 80063c2:	4604      	mov	r4, r0
 80063c4:	4608      	mov	r0, r1
 80063c6:	4611      	mov	r1, r2
 80063c8:	602b      	str	r3, [r5, #0]
 80063ca:	f7fb f80c 	bl	80013e6 <_fstat>
 80063ce:	1c43      	adds	r3, r0, #1
 80063d0:	d102      	bne.n	80063d8 <_fstat_r+0x1c>
 80063d2:	682b      	ldr	r3, [r5, #0]
 80063d4:	b103      	cbz	r3, 80063d8 <_fstat_r+0x1c>
 80063d6:	6023      	str	r3, [r4, #0]
 80063d8:	bd38      	pop	{r3, r4, r5, pc}
 80063da:	bf00      	nop
 80063dc:	200002cc 	.word	0x200002cc

080063e0 <_isatty_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4d06      	ldr	r5, [pc, #24]	; (80063fc <_isatty_r+0x1c>)
 80063e4:	2300      	movs	r3, #0
 80063e6:	4604      	mov	r4, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	602b      	str	r3, [r5, #0]
 80063ec:	f7fb f80b 	bl	8001406 <_isatty>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_isatty_r+0x1a>
 80063f4:	682b      	ldr	r3, [r5, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_isatty_r+0x1a>
 80063f8:	6023      	str	r3, [r4, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	200002cc 	.word	0x200002cc

08006400 <_lseek_r>:
 8006400:	b538      	push	{r3, r4, r5, lr}
 8006402:	4d07      	ldr	r5, [pc, #28]	; (8006420 <_lseek_r+0x20>)
 8006404:	4604      	mov	r4, r0
 8006406:	4608      	mov	r0, r1
 8006408:	4611      	mov	r1, r2
 800640a:	2200      	movs	r2, #0
 800640c:	602a      	str	r2, [r5, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	f7fb f804 	bl	800141c <_lseek>
 8006414:	1c43      	adds	r3, r0, #1
 8006416:	d102      	bne.n	800641e <_lseek_r+0x1e>
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	b103      	cbz	r3, 800641e <_lseek_r+0x1e>
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	bd38      	pop	{r3, r4, r5, pc}
 8006420:	200002cc 	.word	0x200002cc

08006424 <_read_r>:
 8006424:	b538      	push	{r3, r4, r5, lr}
 8006426:	4d07      	ldr	r5, [pc, #28]	; (8006444 <_read_r+0x20>)
 8006428:	4604      	mov	r4, r0
 800642a:	4608      	mov	r0, r1
 800642c:	4611      	mov	r1, r2
 800642e:	2200      	movs	r2, #0
 8006430:	602a      	str	r2, [r5, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	f7fa ff92 	bl	800135c <_read>
 8006438:	1c43      	adds	r3, r0, #1
 800643a:	d102      	bne.n	8006442 <_read_r+0x1e>
 800643c:	682b      	ldr	r3, [r5, #0]
 800643e:	b103      	cbz	r3, 8006442 <_read_r+0x1e>
 8006440:	6023      	str	r3, [r4, #0]
 8006442:	bd38      	pop	{r3, r4, r5, pc}
 8006444:	200002cc 	.word	0x200002cc

08006448 <_init>:
 8006448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800644a:	bf00      	nop
 800644c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800644e:	bc08      	pop	{r3}
 8006450:	469e      	mov	lr, r3
 8006452:	4770      	bx	lr

08006454 <_fini>:
 8006454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006456:	bf00      	nop
 8006458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800645a:	bc08      	pop	{r3}
 800645c:	469e      	mov	lr, r3
 800645e:	4770      	bx	lr
