
ADC-Potentiometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009af8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  08009bb8  08009bb8  00019bb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a13c  0800a13c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800a13c  0800a13c  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a13c  0800a13c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a13c  0800a13c  0001a13c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a140  0800a140  0001a140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a144  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  200001e4  0800a328  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  0800a328  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b32b  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a75  00000000  00000000  0002b537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f0  00000000  00000000  0002cfb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000748  00000000  00000000  0002d7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a5b0  00000000  00000000  0002dee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a466  00000000  00000000  00048498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094e02  00000000  00000000  000528fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e7700  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030ec  00000000  00000000  000e7754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e4 	.word	0x200001e4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009ba0 	.word	0x08009ba0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e8 	.word	0x200001e8
 8000104:	08009ba0 	.word	0x08009ba0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	1c10      	adds	r0, r2, #0
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	1c19      	adds	r1, r3, #0
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ffdf 	bl	8001400 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff29 	bl	80012a4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ffd1 	bl	8001400 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffc7 	bl	8001400 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff4b 	bl	800131c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff41 	bl	800131c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_d2uiz>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	2200      	movs	r2, #0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004ae:	0004      	movs	r4, r0
 80004b0:	000d      	movs	r5, r1
 80004b2:	f7ff ffef 	bl	8000494 <__aeabi_dcmpge>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d104      	bne.n	80004c4 <__aeabi_d2uiz+0x1c>
 80004ba:	0020      	movs	r0, r4
 80004bc:	0029      	movs	r1, r5
 80004be:	f001 fe2b 	bl	8002118 <__aeabi_d2iz>
 80004c2:	bd70      	pop	{r4, r5, r6, pc}
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	0020      	movs	r0, r4
 80004ca:	0029      	movs	r1, r5
 80004cc:	f001 fa74 	bl	80019b8 <__aeabi_dsub>
 80004d0:	f001 fe22 	bl	8002118 <__aeabi_d2iz>
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	061b      	lsls	r3, r3, #24
 80004d8:	469c      	mov	ip, r3
 80004da:	4460      	add	r0, ip
 80004dc:	e7f1      	b.n	80004c2 <__aeabi_d2uiz+0x1a>
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	41e00000 	.word	0x41e00000

080004e4 <__aeabi_d2lz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	0005      	movs	r5, r0
 80004e8:	000c      	movs	r4, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	2300      	movs	r3, #0
 80004ee:	0028      	movs	r0, r5
 80004f0:	0021      	movs	r1, r4
 80004f2:	f7ff ffb1 	bl	8000458 <__aeabi_dcmplt>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	d108      	bne.n	800050c <__aeabi_d2lz+0x28>
 80004fa:	0028      	movs	r0, r5
 80004fc:	0021      	movs	r1, r4
 80004fe:	f000 f80f 	bl	8000520 <__aeabi_d2ulz>
 8000502:	0002      	movs	r2, r0
 8000504:	000b      	movs	r3, r1
 8000506:	0010      	movs	r0, r2
 8000508:	0019      	movs	r1, r3
 800050a:	bd70      	pop	{r4, r5, r6, pc}
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	061b      	lsls	r3, r3, #24
 8000510:	18e1      	adds	r1, r4, r3
 8000512:	0028      	movs	r0, r5
 8000514:	f000 f804 	bl	8000520 <__aeabi_d2ulz>
 8000518:	2300      	movs	r3, #0
 800051a:	4242      	negs	r2, r0
 800051c:	418b      	sbcs	r3, r1
 800051e:	e7f2      	b.n	8000506 <__aeabi_d2lz+0x22>

08000520 <__aeabi_d2ulz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <__aeabi_d2ulz+0x34>)
 8000526:	000d      	movs	r5, r1
 8000528:	0004      	movs	r4, r0
 800052a:	f000 ffd9 	bl	80014e0 <__aeabi_dmul>
 800052e:	f7ff ffbb 	bl	80004a8 <__aeabi_d2uiz>
 8000532:	0006      	movs	r6, r0
 8000534:	f001 fe56 	bl	80021e4 <__aeabi_ui2d>
 8000538:	2200      	movs	r2, #0
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <__aeabi_d2ulz+0x38>)
 800053c:	f000 ffd0 	bl	80014e0 <__aeabi_dmul>
 8000540:	0002      	movs	r2, r0
 8000542:	000b      	movs	r3, r1
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 fa36 	bl	80019b8 <__aeabi_dsub>
 800054c:	f7ff ffac 	bl	80004a8 <__aeabi_d2uiz>
 8000550:	0031      	movs	r1, r6
 8000552:	bd70      	pop	{r4, r5, r6, pc}
 8000554:	3df00000 	.word	0x3df00000
 8000558:	41f00000 	.word	0x41f00000

0800055c <__aeabi_l2d>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	0006      	movs	r6, r0
 8000560:	0008      	movs	r0, r1
 8000562:	f001 fe0f 	bl	8002184 <__aeabi_i2d>
 8000566:	2200      	movs	r2, #0
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <__aeabi_l2d+0x28>)
 800056a:	f000 ffb9 	bl	80014e0 <__aeabi_dmul>
 800056e:	000d      	movs	r5, r1
 8000570:	0004      	movs	r4, r0
 8000572:	0030      	movs	r0, r6
 8000574:	f001 fe36 	bl	80021e4 <__aeabi_ui2d>
 8000578:	002b      	movs	r3, r5
 800057a:	0022      	movs	r2, r4
 800057c:	f000 f840 	bl	8000600 <__aeabi_dadd>
 8000580:	bd70      	pop	{r4, r5, r6, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	41f00000 	.word	0x41f00000

08000588 <__aeabi_ui2f>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	1e05      	subs	r5, r0, #0
 800058c:	d00e      	beq.n	80005ac <__aeabi_ui2f+0x24>
 800058e:	f001 ff1f 	bl	80023d0 <__clzsi2>
 8000592:	239e      	movs	r3, #158	; 0x9e
 8000594:	0004      	movs	r4, r0
 8000596:	1a1b      	subs	r3, r3, r0
 8000598:	2b96      	cmp	r3, #150	; 0x96
 800059a:	dc0c      	bgt.n	80005b6 <__aeabi_ui2f+0x2e>
 800059c:	2808      	cmp	r0, #8
 800059e:	dd01      	ble.n	80005a4 <__aeabi_ui2f+0x1c>
 80005a0:	3c08      	subs	r4, #8
 80005a2:	40a5      	lsls	r5, r4
 80005a4:	026d      	lsls	r5, r5, #9
 80005a6:	0a6d      	lsrs	r5, r5, #9
 80005a8:	b2d8      	uxtb	r0, r3
 80005aa:	e001      	b.n	80005b0 <__aeabi_ui2f+0x28>
 80005ac:	2000      	movs	r0, #0
 80005ae:	2500      	movs	r5, #0
 80005b0:	05c0      	lsls	r0, r0, #23
 80005b2:	4328      	orrs	r0, r5
 80005b4:	bd70      	pop	{r4, r5, r6, pc}
 80005b6:	2b99      	cmp	r3, #153	; 0x99
 80005b8:	dd09      	ble.n	80005ce <__aeabi_ui2f+0x46>
 80005ba:	0002      	movs	r2, r0
 80005bc:	0029      	movs	r1, r5
 80005be:	321b      	adds	r2, #27
 80005c0:	4091      	lsls	r1, r2
 80005c2:	1e4a      	subs	r2, r1, #1
 80005c4:	4191      	sbcs	r1, r2
 80005c6:	2205      	movs	r2, #5
 80005c8:	1a12      	subs	r2, r2, r0
 80005ca:	40d5      	lsrs	r5, r2
 80005cc:	430d      	orrs	r5, r1
 80005ce:	2c05      	cmp	r4, #5
 80005d0:	dd01      	ble.n	80005d6 <__aeabi_ui2f+0x4e>
 80005d2:	1f62      	subs	r2, r4, #5
 80005d4:	4095      	lsls	r5, r2
 80005d6:	0029      	movs	r1, r5
 80005d8:	4e08      	ldr	r6, [pc, #32]	; (80005fc <__aeabi_ui2f+0x74>)
 80005da:	4031      	ands	r1, r6
 80005dc:	076a      	lsls	r2, r5, #29
 80005de:	d009      	beq.n	80005f4 <__aeabi_ui2f+0x6c>
 80005e0:	200f      	movs	r0, #15
 80005e2:	4028      	ands	r0, r5
 80005e4:	2804      	cmp	r0, #4
 80005e6:	d005      	beq.n	80005f4 <__aeabi_ui2f+0x6c>
 80005e8:	3104      	adds	r1, #4
 80005ea:	014a      	lsls	r2, r1, #5
 80005ec:	d502      	bpl.n	80005f4 <__aeabi_ui2f+0x6c>
 80005ee:	239f      	movs	r3, #159	; 0x9f
 80005f0:	4031      	ands	r1, r6
 80005f2:	1b1b      	subs	r3, r3, r4
 80005f4:	0189      	lsls	r1, r1, #6
 80005f6:	0a4d      	lsrs	r5, r1, #9
 80005f8:	b2d8      	uxtb	r0, r3
 80005fa:	e7d9      	b.n	80005b0 <__aeabi_ui2f+0x28>
 80005fc:	fbffffff 	.word	0xfbffffff

08000600 <__aeabi_dadd>:
 8000600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000602:	464f      	mov	r7, r9
 8000604:	46d6      	mov	lr, sl
 8000606:	4646      	mov	r6, r8
 8000608:	000d      	movs	r5, r1
 800060a:	0001      	movs	r1, r0
 800060c:	0018      	movs	r0, r3
 800060e:	b5c0      	push	{r6, r7, lr}
 8000610:	0017      	movs	r7, r2
 8000612:	032b      	lsls	r3, r5, #12
 8000614:	0a5a      	lsrs	r2, r3, #9
 8000616:	0f4b      	lsrs	r3, r1, #29
 8000618:	4313      	orrs	r3, r2
 800061a:	00ca      	lsls	r2, r1, #3
 800061c:	4691      	mov	r9, r2
 800061e:	0302      	lsls	r2, r0, #12
 8000620:	006e      	lsls	r6, r5, #1
 8000622:	0041      	lsls	r1, r0, #1
 8000624:	0a52      	lsrs	r2, r2, #9
 8000626:	0fec      	lsrs	r4, r5, #31
 8000628:	0f7d      	lsrs	r5, r7, #29
 800062a:	4315      	orrs	r5, r2
 800062c:	0d76      	lsrs	r6, r6, #21
 800062e:	0d49      	lsrs	r1, r1, #21
 8000630:	0fc0      	lsrs	r0, r0, #31
 8000632:	4682      	mov	sl, r0
 8000634:	46ac      	mov	ip, r5
 8000636:	00ff      	lsls	r7, r7, #3
 8000638:	1a72      	subs	r2, r6, r1
 800063a:	4284      	cmp	r4, r0
 800063c:	d100      	bne.n	8000640 <__aeabi_dadd+0x40>
 800063e:	e098      	b.n	8000772 <__aeabi_dadd+0x172>
 8000640:	2a00      	cmp	r2, #0
 8000642:	dc00      	bgt.n	8000646 <__aeabi_dadd+0x46>
 8000644:	e081      	b.n	800074a <__aeabi_dadd+0x14a>
 8000646:	2900      	cmp	r1, #0
 8000648:	d100      	bne.n	800064c <__aeabi_dadd+0x4c>
 800064a:	e0b6      	b.n	80007ba <__aeabi_dadd+0x1ba>
 800064c:	49c9      	ldr	r1, [pc, #804]	; (8000974 <__aeabi_dadd+0x374>)
 800064e:	428e      	cmp	r6, r1
 8000650:	d100      	bne.n	8000654 <__aeabi_dadd+0x54>
 8000652:	e172      	b.n	800093a <__aeabi_dadd+0x33a>
 8000654:	2180      	movs	r1, #128	; 0x80
 8000656:	0028      	movs	r0, r5
 8000658:	0409      	lsls	r1, r1, #16
 800065a:	4308      	orrs	r0, r1
 800065c:	4684      	mov	ip, r0
 800065e:	2a38      	cmp	r2, #56	; 0x38
 8000660:	dd00      	ble.n	8000664 <__aeabi_dadd+0x64>
 8000662:	e15e      	b.n	8000922 <__aeabi_dadd+0x322>
 8000664:	2a1f      	cmp	r2, #31
 8000666:	dd00      	ble.n	800066a <__aeabi_dadd+0x6a>
 8000668:	e1ee      	b.n	8000a48 <__aeabi_dadd+0x448>
 800066a:	2020      	movs	r0, #32
 800066c:	0039      	movs	r1, r7
 800066e:	4665      	mov	r5, ip
 8000670:	1a80      	subs	r0, r0, r2
 8000672:	4087      	lsls	r7, r0
 8000674:	40d1      	lsrs	r1, r2
 8000676:	4085      	lsls	r5, r0
 8000678:	430d      	orrs	r5, r1
 800067a:	0039      	movs	r1, r7
 800067c:	1e4f      	subs	r7, r1, #1
 800067e:	41b9      	sbcs	r1, r7
 8000680:	4667      	mov	r7, ip
 8000682:	40d7      	lsrs	r7, r2
 8000684:	4329      	orrs	r1, r5
 8000686:	1bdb      	subs	r3, r3, r7
 8000688:	464a      	mov	r2, r9
 800068a:	1a55      	subs	r5, r2, r1
 800068c:	45a9      	cmp	r9, r5
 800068e:	4189      	sbcs	r1, r1
 8000690:	4249      	negs	r1, r1
 8000692:	1a5b      	subs	r3, r3, r1
 8000694:	4698      	mov	r8, r3
 8000696:	4643      	mov	r3, r8
 8000698:	021b      	lsls	r3, r3, #8
 800069a:	d400      	bmi.n	800069e <__aeabi_dadd+0x9e>
 800069c:	e0cc      	b.n	8000838 <__aeabi_dadd+0x238>
 800069e:	4643      	mov	r3, r8
 80006a0:	025b      	lsls	r3, r3, #9
 80006a2:	0a5b      	lsrs	r3, r3, #9
 80006a4:	4698      	mov	r8, r3
 80006a6:	4643      	mov	r3, r8
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d100      	bne.n	80006ae <__aeabi_dadd+0xae>
 80006ac:	e12c      	b.n	8000908 <__aeabi_dadd+0x308>
 80006ae:	4640      	mov	r0, r8
 80006b0:	f001 fe8e 	bl	80023d0 <__clzsi2>
 80006b4:	0001      	movs	r1, r0
 80006b6:	3908      	subs	r1, #8
 80006b8:	2220      	movs	r2, #32
 80006ba:	0028      	movs	r0, r5
 80006bc:	4643      	mov	r3, r8
 80006be:	1a52      	subs	r2, r2, r1
 80006c0:	408b      	lsls	r3, r1
 80006c2:	40d0      	lsrs	r0, r2
 80006c4:	408d      	lsls	r5, r1
 80006c6:	4303      	orrs	r3, r0
 80006c8:	428e      	cmp	r6, r1
 80006ca:	dd00      	ble.n	80006ce <__aeabi_dadd+0xce>
 80006cc:	e117      	b.n	80008fe <__aeabi_dadd+0x2fe>
 80006ce:	1b8e      	subs	r6, r1, r6
 80006d0:	1c72      	adds	r2, r6, #1
 80006d2:	2a1f      	cmp	r2, #31
 80006d4:	dd00      	ble.n	80006d8 <__aeabi_dadd+0xd8>
 80006d6:	e1a7      	b.n	8000a28 <__aeabi_dadd+0x428>
 80006d8:	2120      	movs	r1, #32
 80006da:	0018      	movs	r0, r3
 80006dc:	002e      	movs	r6, r5
 80006de:	1a89      	subs	r1, r1, r2
 80006e0:	408d      	lsls	r5, r1
 80006e2:	4088      	lsls	r0, r1
 80006e4:	40d6      	lsrs	r6, r2
 80006e6:	40d3      	lsrs	r3, r2
 80006e8:	1e69      	subs	r1, r5, #1
 80006ea:	418d      	sbcs	r5, r1
 80006ec:	4330      	orrs	r0, r6
 80006ee:	4698      	mov	r8, r3
 80006f0:	2600      	movs	r6, #0
 80006f2:	4305      	orrs	r5, r0
 80006f4:	076b      	lsls	r3, r5, #29
 80006f6:	d009      	beq.n	800070c <__aeabi_dadd+0x10c>
 80006f8:	230f      	movs	r3, #15
 80006fa:	402b      	ands	r3, r5
 80006fc:	2b04      	cmp	r3, #4
 80006fe:	d005      	beq.n	800070c <__aeabi_dadd+0x10c>
 8000700:	1d2b      	adds	r3, r5, #4
 8000702:	42ab      	cmp	r3, r5
 8000704:	41ad      	sbcs	r5, r5
 8000706:	426d      	negs	r5, r5
 8000708:	44a8      	add	r8, r5
 800070a:	001d      	movs	r5, r3
 800070c:	4643      	mov	r3, r8
 800070e:	021b      	lsls	r3, r3, #8
 8000710:	d400      	bmi.n	8000714 <__aeabi_dadd+0x114>
 8000712:	e094      	b.n	800083e <__aeabi_dadd+0x23e>
 8000714:	4b97      	ldr	r3, [pc, #604]	; (8000974 <__aeabi_dadd+0x374>)
 8000716:	1c72      	adds	r2, r6, #1
 8000718:	429a      	cmp	r2, r3
 800071a:	d100      	bne.n	800071e <__aeabi_dadd+0x11e>
 800071c:	e09d      	b.n	800085a <__aeabi_dadd+0x25a>
 800071e:	4641      	mov	r1, r8
 8000720:	4b95      	ldr	r3, [pc, #596]	; (8000978 <__aeabi_dadd+0x378>)
 8000722:	08ed      	lsrs	r5, r5, #3
 8000724:	4019      	ands	r1, r3
 8000726:	000b      	movs	r3, r1
 8000728:	0552      	lsls	r2, r2, #21
 800072a:	0749      	lsls	r1, r1, #29
 800072c:	025b      	lsls	r3, r3, #9
 800072e:	4329      	orrs	r1, r5
 8000730:	0b1b      	lsrs	r3, r3, #12
 8000732:	0d52      	lsrs	r2, r2, #21
 8000734:	0512      	lsls	r2, r2, #20
 8000736:	4313      	orrs	r3, r2
 8000738:	07e4      	lsls	r4, r4, #31
 800073a:	4323      	orrs	r3, r4
 800073c:	0008      	movs	r0, r1
 800073e:	0019      	movs	r1, r3
 8000740:	bce0      	pop	{r5, r6, r7}
 8000742:	46ba      	mov	sl, r7
 8000744:	46b1      	mov	r9, r6
 8000746:	46a8      	mov	r8, r5
 8000748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800074a:	2a00      	cmp	r2, #0
 800074c:	d043      	beq.n	80007d6 <__aeabi_dadd+0x1d6>
 800074e:	1b8a      	subs	r2, r1, r6
 8000750:	2e00      	cmp	r6, #0
 8000752:	d000      	beq.n	8000756 <__aeabi_dadd+0x156>
 8000754:	e12a      	b.n	80009ac <__aeabi_dadd+0x3ac>
 8000756:	464c      	mov	r4, r9
 8000758:	431c      	orrs	r4, r3
 800075a:	d100      	bne.n	800075e <__aeabi_dadd+0x15e>
 800075c:	e1d1      	b.n	8000b02 <__aeabi_dadd+0x502>
 800075e:	1e54      	subs	r4, r2, #1
 8000760:	2a01      	cmp	r2, #1
 8000762:	d100      	bne.n	8000766 <__aeabi_dadd+0x166>
 8000764:	e21f      	b.n	8000ba6 <__aeabi_dadd+0x5a6>
 8000766:	4d83      	ldr	r5, [pc, #524]	; (8000974 <__aeabi_dadd+0x374>)
 8000768:	42aa      	cmp	r2, r5
 800076a:	d100      	bne.n	800076e <__aeabi_dadd+0x16e>
 800076c:	e272      	b.n	8000c54 <__aeabi_dadd+0x654>
 800076e:	0022      	movs	r2, r4
 8000770:	e123      	b.n	80009ba <__aeabi_dadd+0x3ba>
 8000772:	2a00      	cmp	r2, #0
 8000774:	dc00      	bgt.n	8000778 <__aeabi_dadd+0x178>
 8000776:	e098      	b.n	80008aa <__aeabi_dadd+0x2aa>
 8000778:	2900      	cmp	r1, #0
 800077a:	d042      	beq.n	8000802 <__aeabi_dadd+0x202>
 800077c:	497d      	ldr	r1, [pc, #500]	; (8000974 <__aeabi_dadd+0x374>)
 800077e:	428e      	cmp	r6, r1
 8000780:	d100      	bne.n	8000784 <__aeabi_dadd+0x184>
 8000782:	e0da      	b.n	800093a <__aeabi_dadd+0x33a>
 8000784:	2180      	movs	r1, #128	; 0x80
 8000786:	0028      	movs	r0, r5
 8000788:	0409      	lsls	r1, r1, #16
 800078a:	4308      	orrs	r0, r1
 800078c:	4684      	mov	ip, r0
 800078e:	2a38      	cmp	r2, #56	; 0x38
 8000790:	dd00      	ble.n	8000794 <__aeabi_dadd+0x194>
 8000792:	e129      	b.n	80009e8 <__aeabi_dadd+0x3e8>
 8000794:	2a1f      	cmp	r2, #31
 8000796:	dc00      	bgt.n	800079a <__aeabi_dadd+0x19a>
 8000798:	e187      	b.n	8000aaa <__aeabi_dadd+0x4aa>
 800079a:	0011      	movs	r1, r2
 800079c:	4665      	mov	r5, ip
 800079e:	3920      	subs	r1, #32
 80007a0:	40cd      	lsrs	r5, r1
 80007a2:	2a20      	cmp	r2, #32
 80007a4:	d004      	beq.n	80007b0 <__aeabi_dadd+0x1b0>
 80007a6:	2040      	movs	r0, #64	; 0x40
 80007a8:	4661      	mov	r1, ip
 80007aa:	1a82      	subs	r2, r0, r2
 80007ac:	4091      	lsls	r1, r2
 80007ae:	430f      	orrs	r7, r1
 80007b0:	0039      	movs	r1, r7
 80007b2:	1e4f      	subs	r7, r1, #1
 80007b4:	41b9      	sbcs	r1, r7
 80007b6:	430d      	orrs	r5, r1
 80007b8:	e11b      	b.n	80009f2 <__aeabi_dadd+0x3f2>
 80007ba:	0029      	movs	r1, r5
 80007bc:	4339      	orrs	r1, r7
 80007be:	d100      	bne.n	80007c2 <__aeabi_dadd+0x1c2>
 80007c0:	e0b5      	b.n	800092e <__aeabi_dadd+0x32e>
 80007c2:	1e51      	subs	r1, r2, #1
 80007c4:	2a01      	cmp	r2, #1
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0x1ca>
 80007c8:	e1ab      	b.n	8000b22 <__aeabi_dadd+0x522>
 80007ca:	486a      	ldr	r0, [pc, #424]	; (8000974 <__aeabi_dadd+0x374>)
 80007cc:	4282      	cmp	r2, r0
 80007ce:	d100      	bne.n	80007d2 <__aeabi_dadd+0x1d2>
 80007d0:	e1b2      	b.n	8000b38 <__aeabi_dadd+0x538>
 80007d2:	000a      	movs	r2, r1
 80007d4:	e743      	b.n	800065e <__aeabi_dadd+0x5e>
 80007d6:	4969      	ldr	r1, [pc, #420]	; (800097c <__aeabi_dadd+0x37c>)
 80007d8:	1c75      	adds	r5, r6, #1
 80007da:	420d      	tst	r5, r1
 80007dc:	d000      	beq.n	80007e0 <__aeabi_dadd+0x1e0>
 80007de:	e0cf      	b.n	8000980 <__aeabi_dadd+0x380>
 80007e0:	2e00      	cmp	r6, #0
 80007e2:	d000      	beq.n	80007e6 <__aeabi_dadd+0x1e6>
 80007e4:	e193      	b.n	8000b0e <__aeabi_dadd+0x50e>
 80007e6:	4649      	mov	r1, r9
 80007e8:	4319      	orrs	r1, r3
 80007ea:	d100      	bne.n	80007ee <__aeabi_dadd+0x1ee>
 80007ec:	e1d1      	b.n	8000b92 <__aeabi_dadd+0x592>
 80007ee:	4661      	mov	r1, ip
 80007f0:	4339      	orrs	r1, r7
 80007f2:	d000      	beq.n	80007f6 <__aeabi_dadd+0x1f6>
 80007f4:	e1e3      	b.n	8000bbe <__aeabi_dadd+0x5be>
 80007f6:	4649      	mov	r1, r9
 80007f8:	0758      	lsls	r0, r3, #29
 80007fa:	08c9      	lsrs	r1, r1, #3
 80007fc:	4301      	orrs	r1, r0
 80007fe:	08db      	lsrs	r3, r3, #3
 8000800:	e026      	b.n	8000850 <__aeabi_dadd+0x250>
 8000802:	0029      	movs	r1, r5
 8000804:	4339      	orrs	r1, r7
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x20a>
 8000808:	e091      	b.n	800092e <__aeabi_dadd+0x32e>
 800080a:	1e51      	subs	r1, r2, #1
 800080c:	2a01      	cmp	r2, #1
 800080e:	d005      	beq.n	800081c <__aeabi_dadd+0x21c>
 8000810:	4858      	ldr	r0, [pc, #352]	; (8000974 <__aeabi_dadd+0x374>)
 8000812:	4282      	cmp	r2, r0
 8000814:	d100      	bne.n	8000818 <__aeabi_dadd+0x218>
 8000816:	e18f      	b.n	8000b38 <__aeabi_dadd+0x538>
 8000818:	000a      	movs	r2, r1
 800081a:	e7b8      	b.n	800078e <__aeabi_dadd+0x18e>
 800081c:	003d      	movs	r5, r7
 800081e:	444d      	add	r5, r9
 8000820:	454d      	cmp	r5, r9
 8000822:	4189      	sbcs	r1, r1
 8000824:	4463      	add	r3, ip
 8000826:	4698      	mov	r8, r3
 8000828:	4249      	negs	r1, r1
 800082a:	4488      	add	r8, r1
 800082c:	4643      	mov	r3, r8
 800082e:	2602      	movs	r6, #2
 8000830:	021b      	lsls	r3, r3, #8
 8000832:	d500      	bpl.n	8000836 <__aeabi_dadd+0x236>
 8000834:	e0eb      	b.n	8000a0e <__aeabi_dadd+0x40e>
 8000836:	3e01      	subs	r6, #1
 8000838:	076b      	lsls	r3, r5, #29
 800083a:	d000      	beq.n	800083e <__aeabi_dadd+0x23e>
 800083c:	e75c      	b.n	80006f8 <__aeabi_dadd+0xf8>
 800083e:	4643      	mov	r3, r8
 8000840:	08e9      	lsrs	r1, r5, #3
 8000842:	075a      	lsls	r2, r3, #29
 8000844:	4311      	orrs	r1, r2
 8000846:	0032      	movs	r2, r6
 8000848:	08db      	lsrs	r3, r3, #3
 800084a:	484a      	ldr	r0, [pc, #296]	; (8000974 <__aeabi_dadd+0x374>)
 800084c:	4282      	cmp	r2, r0
 800084e:	d021      	beq.n	8000894 <__aeabi_dadd+0x294>
 8000850:	031b      	lsls	r3, r3, #12
 8000852:	0552      	lsls	r2, r2, #21
 8000854:	0b1b      	lsrs	r3, r3, #12
 8000856:	0d52      	lsrs	r2, r2, #21
 8000858:	e76c      	b.n	8000734 <__aeabi_dadd+0x134>
 800085a:	2300      	movs	r3, #0
 800085c:	2100      	movs	r1, #0
 800085e:	e769      	b.n	8000734 <__aeabi_dadd+0x134>
 8000860:	002a      	movs	r2, r5
 8000862:	433a      	orrs	r2, r7
 8000864:	d069      	beq.n	800093a <__aeabi_dadd+0x33a>
 8000866:	464a      	mov	r2, r9
 8000868:	0758      	lsls	r0, r3, #29
 800086a:	08d1      	lsrs	r1, r2, #3
 800086c:	08da      	lsrs	r2, r3, #3
 800086e:	2380      	movs	r3, #128	; 0x80
 8000870:	031b      	lsls	r3, r3, #12
 8000872:	4308      	orrs	r0, r1
 8000874:	421a      	tst	r2, r3
 8000876:	d007      	beq.n	8000888 <__aeabi_dadd+0x288>
 8000878:	0029      	movs	r1, r5
 800087a:	08ed      	lsrs	r5, r5, #3
 800087c:	421d      	tst	r5, r3
 800087e:	d103      	bne.n	8000888 <__aeabi_dadd+0x288>
 8000880:	002a      	movs	r2, r5
 8000882:	08ff      	lsrs	r7, r7, #3
 8000884:	0748      	lsls	r0, r1, #29
 8000886:	4338      	orrs	r0, r7
 8000888:	0f43      	lsrs	r3, r0, #29
 800088a:	00c1      	lsls	r1, r0, #3
 800088c:	075b      	lsls	r3, r3, #29
 800088e:	08c9      	lsrs	r1, r1, #3
 8000890:	4319      	orrs	r1, r3
 8000892:	0013      	movs	r3, r2
 8000894:	000a      	movs	r2, r1
 8000896:	431a      	orrs	r2, r3
 8000898:	d100      	bne.n	800089c <__aeabi_dadd+0x29c>
 800089a:	e213      	b.n	8000cc4 <__aeabi_dadd+0x6c4>
 800089c:	2280      	movs	r2, #128	; 0x80
 800089e:	0312      	lsls	r2, r2, #12
 80008a0:	4313      	orrs	r3, r2
 80008a2:	031b      	lsls	r3, r3, #12
 80008a4:	4a33      	ldr	r2, [pc, #204]	; (8000974 <__aeabi_dadd+0x374>)
 80008a6:	0b1b      	lsrs	r3, r3, #12
 80008a8:	e744      	b.n	8000734 <__aeabi_dadd+0x134>
 80008aa:	2a00      	cmp	r2, #0
 80008ac:	d04b      	beq.n	8000946 <__aeabi_dadd+0x346>
 80008ae:	1b8a      	subs	r2, r1, r6
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d100      	bne.n	80008b6 <__aeabi_dadd+0x2b6>
 80008b4:	e0e7      	b.n	8000a86 <__aeabi_dadd+0x486>
 80008b6:	482f      	ldr	r0, [pc, #188]	; (8000974 <__aeabi_dadd+0x374>)
 80008b8:	4281      	cmp	r1, r0
 80008ba:	d100      	bne.n	80008be <__aeabi_dadd+0x2be>
 80008bc:	e195      	b.n	8000bea <__aeabi_dadd+0x5ea>
 80008be:	2080      	movs	r0, #128	; 0x80
 80008c0:	0400      	lsls	r0, r0, #16
 80008c2:	4303      	orrs	r3, r0
 80008c4:	2a38      	cmp	r2, #56	; 0x38
 80008c6:	dd00      	ble.n	80008ca <__aeabi_dadd+0x2ca>
 80008c8:	e143      	b.n	8000b52 <__aeabi_dadd+0x552>
 80008ca:	2a1f      	cmp	r2, #31
 80008cc:	dd00      	ble.n	80008d0 <__aeabi_dadd+0x2d0>
 80008ce:	e1db      	b.n	8000c88 <__aeabi_dadd+0x688>
 80008d0:	2020      	movs	r0, #32
 80008d2:	001d      	movs	r5, r3
 80008d4:	464e      	mov	r6, r9
 80008d6:	1a80      	subs	r0, r0, r2
 80008d8:	4085      	lsls	r5, r0
 80008da:	40d6      	lsrs	r6, r2
 80008dc:	4335      	orrs	r5, r6
 80008de:	464e      	mov	r6, r9
 80008e0:	4086      	lsls	r6, r0
 80008e2:	0030      	movs	r0, r6
 80008e4:	40d3      	lsrs	r3, r2
 80008e6:	1e46      	subs	r6, r0, #1
 80008e8:	41b0      	sbcs	r0, r6
 80008ea:	449c      	add	ip, r3
 80008ec:	4305      	orrs	r5, r0
 80008ee:	19ed      	adds	r5, r5, r7
 80008f0:	42bd      	cmp	r5, r7
 80008f2:	419b      	sbcs	r3, r3
 80008f4:	425b      	negs	r3, r3
 80008f6:	4463      	add	r3, ip
 80008f8:	4698      	mov	r8, r3
 80008fa:	000e      	movs	r6, r1
 80008fc:	e07f      	b.n	80009fe <__aeabi_dadd+0x3fe>
 80008fe:	4a1e      	ldr	r2, [pc, #120]	; (8000978 <__aeabi_dadd+0x378>)
 8000900:	1a76      	subs	r6, r6, r1
 8000902:	4013      	ands	r3, r2
 8000904:	4698      	mov	r8, r3
 8000906:	e6f5      	b.n	80006f4 <__aeabi_dadd+0xf4>
 8000908:	0028      	movs	r0, r5
 800090a:	f001 fd61 	bl	80023d0 <__clzsi2>
 800090e:	0001      	movs	r1, r0
 8000910:	3118      	adds	r1, #24
 8000912:	291f      	cmp	r1, #31
 8000914:	dc00      	bgt.n	8000918 <__aeabi_dadd+0x318>
 8000916:	e6cf      	b.n	80006b8 <__aeabi_dadd+0xb8>
 8000918:	002b      	movs	r3, r5
 800091a:	3808      	subs	r0, #8
 800091c:	4083      	lsls	r3, r0
 800091e:	2500      	movs	r5, #0
 8000920:	e6d2      	b.n	80006c8 <__aeabi_dadd+0xc8>
 8000922:	4662      	mov	r2, ip
 8000924:	433a      	orrs	r2, r7
 8000926:	0011      	movs	r1, r2
 8000928:	1e4f      	subs	r7, r1, #1
 800092a:	41b9      	sbcs	r1, r7
 800092c:	e6ac      	b.n	8000688 <__aeabi_dadd+0x88>
 800092e:	4649      	mov	r1, r9
 8000930:	0758      	lsls	r0, r3, #29
 8000932:	08c9      	lsrs	r1, r1, #3
 8000934:	4301      	orrs	r1, r0
 8000936:	08db      	lsrs	r3, r3, #3
 8000938:	e787      	b.n	800084a <__aeabi_dadd+0x24a>
 800093a:	4649      	mov	r1, r9
 800093c:	075a      	lsls	r2, r3, #29
 800093e:	08c9      	lsrs	r1, r1, #3
 8000940:	4311      	orrs	r1, r2
 8000942:	08db      	lsrs	r3, r3, #3
 8000944:	e7a6      	b.n	8000894 <__aeabi_dadd+0x294>
 8000946:	490d      	ldr	r1, [pc, #52]	; (800097c <__aeabi_dadd+0x37c>)
 8000948:	1c70      	adds	r0, r6, #1
 800094a:	4208      	tst	r0, r1
 800094c:	d000      	beq.n	8000950 <__aeabi_dadd+0x350>
 800094e:	e0bb      	b.n	8000ac8 <__aeabi_dadd+0x4c8>
 8000950:	2e00      	cmp	r6, #0
 8000952:	d000      	beq.n	8000956 <__aeabi_dadd+0x356>
 8000954:	e114      	b.n	8000b80 <__aeabi_dadd+0x580>
 8000956:	4649      	mov	r1, r9
 8000958:	4319      	orrs	r1, r3
 800095a:	d100      	bne.n	800095e <__aeabi_dadd+0x35e>
 800095c:	e175      	b.n	8000c4a <__aeabi_dadd+0x64a>
 800095e:	0029      	movs	r1, r5
 8000960:	4339      	orrs	r1, r7
 8000962:	d000      	beq.n	8000966 <__aeabi_dadd+0x366>
 8000964:	e17e      	b.n	8000c64 <__aeabi_dadd+0x664>
 8000966:	4649      	mov	r1, r9
 8000968:	0758      	lsls	r0, r3, #29
 800096a:	08c9      	lsrs	r1, r1, #3
 800096c:	4301      	orrs	r1, r0
 800096e:	08db      	lsrs	r3, r3, #3
 8000970:	e76e      	b.n	8000850 <__aeabi_dadd+0x250>
 8000972:	46c0      	nop			; (mov r8, r8)
 8000974:	000007ff 	.word	0x000007ff
 8000978:	ff7fffff 	.word	0xff7fffff
 800097c:	000007fe 	.word	0x000007fe
 8000980:	4649      	mov	r1, r9
 8000982:	1bcd      	subs	r5, r1, r7
 8000984:	4661      	mov	r1, ip
 8000986:	1a58      	subs	r0, r3, r1
 8000988:	45a9      	cmp	r9, r5
 800098a:	4189      	sbcs	r1, r1
 800098c:	4249      	negs	r1, r1
 800098e:	4688      	mov	r8, r1
 8000990:	0001      	movs	r1, r0
 8000992:	4640      	mov	r0, r8
 8000994:	1a09      	subs	r1, r1, r0
 8000996:	4688      	mov	r8, r1
 8000998:	0209      	lsls	r1, r1, #8
 800099a:	d500      	bpl.n	800099e <__aeabi_dadd+0x39e>
 800099c:	e0a6      	b.n	8000aec <__aeabi_dadd+0x4ec>
 800099e:	4641      	mov	r1, r8
 80009a0:	4329      	orrs	r1, r5
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x3a6>
 80009a4:	e67f      	b.n	80006a6 <__aeabi_dadd+0xa6>
 80009a6:	2300      	movs	r3, #0
 80009a8:	2400      	movs	r4, #0
 80009aa:	e751      	b.n	8000850 <__aeabi_dadd+0x250>
 80009ac:	4cc7      	ldr	r4, [pc, #796]	; (8000ccc <__aeabi_dadd+0x6cc>)
 80009ae:	42a1      	cmp	r1, r4
 80009b0:	d100      	bne.n	80009b4 <__aeabi_dadd+0x3b4>
 80009b2:	e0c7      	b.n	8000b44 <__aeabi_dadd+0x544>
 80009b4:	2480      	movs	r4, #128	; 0x80
 80009b6:	0424      	lsls	r4, r4, #16
 80009b8:	4323      	orrs	r3, r4
 80009ba:	2a38      	cmp	r2, #56	; 0x38
 80009bc:	dc54      	bgt.n	8000a68 <__aeabi_dadd+0x468>
 80009be:	2a1f      	cmp	r2, #31
 80009c0:	dd00      	ble.n	80009c4 <__aeabi_dadd+0x3c4>
 80009c2:	e0cc      	b.n	8000b5e <__aeabi_dadd+0x55e>
 80009c4:	2420      	movs	r4, #32
 80009c6:	4648      	mov	r0, r9
 80009c8:	1aa4      	subs	r4, r4, r2
 80009ca:	001d      	movs	r5, r3
 80009cc:	464e      	mov	r6, r9
 80009ce:	40a0      	lsls	r0, r4
 80009d0:	40d6      	lsrs	r6, r2
 80009d2:	40a5      	lsls	r5, r4
 80009d4:	0004      	movs	r4, r0
 80009d6:	40d3      	lsrs	r3, r2
 80009d8:	4662      	mov	r2, ip
 80009da:	4335      	orrs	r5, r6
 80009dc:	1e66      	subs	r6, r4, #1
 80009de:	41b4      	sbcs	r4, r6
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	469c      	mov	ip, r3
 80009e4:	4325      	orrs	r5, r4
 80009e6:	e044      	b.n	8000a72 <__aeabi_dadd+0x472>
 80009e8:	4662      	mov	r2, ip
 80009ea:	433a      	orrs	r2, r7
 80009ec:	0015      	movs	r5, r2
 80009ee:	1e6f      	subs	r7, r5, #1
 80009f0:	41bd      	sbcs	r5, r7
 80009f2:	444d      	add	r5, r9
 80009f4:	454d      	cmp	r5, r9
 80009f6:	4189      	sbcs	r1, r1
 80009f8:	4249      	negs	r1, r1
 80009fa:	4688      	mov	r8, r1
 80009fc:	4498      	add	r8, r3
 80009fe:	4643      	mov	r3, r8
 8000a00:	021b      	lsls	r3, r3, #8
 8000a02:	d400      	bmi.n	8000a06 <__aeabi_dadd+0x406>
 8000a04:	e718      	b.n	8000838 <__aeabi_dadd+0x238>
 8000a06:	4bb1      	ldr	r3, [pc, #708]	; (8000ccc <__aeabi_dadd+0x6cc>)
 8000a08:	3601      	adds	r6, #1
 8000a0a:	429e      	cmp	r6, r3
 8000a0c:	d049      	beq.n	8000aa2 <__aeabi_dadd+0x4a2>
 8000a0e:	4642      	mov	r2, r8
 8000a10:	4baf      	ldr	r3, [pc, #700]	; (8000cd0 <__aeabi_dadd+0x6d0>)
 8000a12:	2101      	movs	r1, #1
 8000a14:	401a      	ands	r2, r3
 8000a16:	0013      	movs	r3, r2
 8000a18:	086a      	lsrs	r2, r5, #1
 8000a1a:	400d      	ands	r5, r1
 8000a1c:	4315      	orrs	r5, r2
 8000a1e:	07d9      	lsls	r1, r3, #31
 8000a20:	085b      	lsrs	r3, r3, #1
 8000a22:	4698      	mov	r8, r3
 8000a24:	430d      	orrs	r5, r1
 8000a26:	e665      	b.n	80006f4 <__aeabi_dadd+0xf4>
 8000a28:	0018      	movs	r0, r3
 8000a2a:	3e1f      	subs	r6, #31
 8000a2c:	40f0      	lsrs	r0, r6
 8000a2e:	2a20      	cmp	r2, #32
 8000a30:	d003      	beq.n	8000a3a <__aeabi_dadd+0x43a>
 8000a32:	2140      	movs	r1, #64	; 0x40
 8000a34:	1a8a      	subs	r2, r1, r2
 8000a36:	4093      	lsls	r3, r2
 8000a38:	431d      	orrs	r5, r3
 8000a3a:	1e69      	subs	r1, r5, #1
 8000a3c:	418d      	sbcs	r5, r1
 8000a3e:	2300      	movs	r3, #0
 8000a40:	2600      	movs	r6, #0
 8000a42:	4698      	mov	r8, r3
 8000a44:	4305      	orrs	r5, r0
 8000a46:	e6f7      	b.n	8000838 <__aeabi_dadd+0x238>
 8000a48:	0011      	movs	r1, r2
 8000a4a:	4665      	mov	r5, ip
 8000a4c:	3920      	subs	r1, #32
 8000a4e:	40cd      	lsrs	r5, r1
 8000a50:	2a20      	cmp	r2, #32
 8000a52:	d004      	beq.n	8000a5e <__aeabi_dadd+0x45e>
 8000a54:	2040      	movs	r0, #64	; 0x40
 8000a56:	4661      	mov	r1, ip
 8000a58:	1a82      	subs	r2, r0, r2
 8000a5a:	4091      	lsls	r1, r2
 8000a5c:	430f      	orrs	r7, r1
 8000a5e:	0039      	movs	r1, r7
 8000a60:	1e4f      	subs	r7, r1, #1
 8000a62:	41b9      	sbcs	r1, r7
 8000a64:	4329      	orrs	r1, r5
 8000a66:	e60f      	b.n	8000688 <__aeabi_dadd+0x88>
 8000a68:	464a      	mov	r2, r9
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	001d      	movs	r5, r3
 8000a6e:	1e6b      	subs	r3, r5, #1
 8000a70:	419d      	sbcs	r5, r3
 8000a72:	1b7d      	subs	r5, r7, r5
 8000a74:	42af      	cmp	r7, r5
 8000a76:	419b      	sbcs	r3, r3
 8000a78:	4662      	mov	r2, ip
 8000a7a:	425b      	negs	r3, r3
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	4698      	mov	r8, r3
 8000a80:	4654      	mov	r4, sl
 8000a82:	000e      	movs	r6, r1
 8000a84:	e607      	b.n	8000696 <__aeabi_dadd+0x96>
 8000a86:	4648      	mov	r0, r9
 8000a88:	4318      	orrs	r0, r3
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_dadd+0x48e>
 8000a8c:	e0b3      	b.n	8000bf6 <__aeabi_dadd+0x5f6>
 8000a8e:	1e50      	subs	r0, r2, #1
 8000a90:	2a01      	cmp	r2, #1
 8000a92:	d100      	bne.n	8000a96 <__aeabi_dadd+0x496>
 8000a94:	e10d      	b.n	8000cb2 <__aeabi_dadd+0x6b2>
 8000a96:	4d8d      	ldr	r5, [pc, #564]	; (8000ccc <__aeabi_dadd+0x6cc>)
 8000a98:	42aa      	cmp	r2, r5
 8000a9a:	d100      	bne.n	8000a9e <__aeabi_dadd+0x49e>
 8000a9c:	e0a5      	b.n	8000bea <__aeabi_dadd+0x5ea>
 8000a9e:	0002      	movs	r2, r0
 8000aa0:	e710      	b.n	80008c4 <__aeabi_dadd+0x2c4>
 8000aa2:	0032      	movs	r2, r6
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	e644      	b.n	8000734 <__aeabi_dadd+0x134>
 8000aaa:	2120      	movs	r1, #32
 8000aac:	0038      	movs	r0, r7
 8000aae:	1a89      	subs	r1, r1, r2
 8000ab0:	4665      	mov	r5, ip
 8000ab2:	408f      	lsls	r7, r1
 8000ab4:	408d      	lsls	r5, r1
 8000ab6:	40d0      	lsrs	r0, r2
 8000ab8:	1e79      	subs	r1, r7, #1
 8000aba:	418f      	sbcs	r7, r1
 8000abc:	4305      	orrs	r5, r0
 8000abe:	433d      	orrs	r5, r7
 8000ac0:	4667      	mov	r7, ip
 8000ac2:	40d7      	lsrs	r7, r2
 8000ac4:	19db      	adds	r3, r3, r7
 8000ac6:	e794      	b.n	80009f2 <__aeabi_dadd+0x3f2>
 8000ac8:	4a80      	ldr	r2, [pc, #512]	; (8000ccc <__aeabi_dadd+0x6cc>)
 8000aca:	4290      	cmp	r0, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_dadd+0x4d0>
 8000ace:	e0ec      	b.n	8000caa <__aeabi_dadd+0x6aa>
 8000ad0:	0039      	movs	r1, r7
 8000ad2:	4449      	add	r1, r9
 8000ad4:	4549      	cmp	r1, r9
 8000ad6:	4192      	sbcs	r2, r2
 8000ad8:	4463      	add	r3, ip
 8000ada:	4252      	negs	r2, r2
 8000adc:	189b      	adds	r3, r3, r2
 8000ade:	07dd      	lsls	r5, r3, #31
 8000ae0:	0849      	lsrs	r1, r1, #1
 8000ae2:	085b      	lsrs	r3, r3, #1
 8000ae4:	4698      	mov	r8, r3
 8000ae6:	0006      	movs	r6, r0
 8000ae8:	430d      	orrs	r5, r1
 8000aea:	e6a5      	b.n	8000838 <__aeabi_dadd+0x238>
 8000aec:	464a      	mov	r2, r9
 8000aee:	1abd      	subs	r5, r7, r2
 8000af0:	42af      	cmp	r7, r5
 8000af2:	4189      	sbcs	r1, r1
 8000af4:	4662      	mov	r2, ip
 8000af6:	4249      	negs	r1, r1
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	1a5b      	subs	r3, r3, r1
 8000afc:	4698      	mov	r8, r3
 8000afe:	4654      	mov	r4, sl
 8000b00:	e5d1      	b.n	80006a6 <__aeabi_dadd+0xa6>
 8000b02:	076c      	lsls	r4, r5, #29
 8000b04:	08f9      	lsrs	r1, r7, #3
 8000b06:	4321      	orrs	r1, r4
 8000b08:	08eb      	lsrs	r3, r5, #3
 8000b0a:	0004      	movs	r4, r0
 8000b0c:	e69d      	b.n	800084a <__aeabi_dadd+0x24a>
 8000b0e:	464a      	mov	r2, r9
 8000b10:	431a      	orrs	r2, r3
 8000b12:	d175      	bne.n	8000c00 <__aeabi_dadd+0x600>
 8000b14:	4661      	mov	r1, ip
 8000b16:	4339      	orrs	r1, r7
 8000b18:	d114      	bne.n	8000b44 <__aeabi_dadd+0x544>
 8000b1a:	2380      	movs	r3, #128	; 0x80
 8000b1c:	2400      	movs	r4, #0
 8000b1e:	031b      	lsls	r3, r3, #12
 8000b20:	e6bc      	b.n	800089c <__aeabi_dadd+0x29c>
 8000b22:	464a      	mov	r2, r9
 8000b24:	1bd5      	subs	r5, r2, r7
 8000b26:	45a9      	cmp	r9, r5
 8000b28:	4189      	sbcs	r1, r1
 8000b2a:	4662      	mov	r2, ip
 8000b2c:	4249      	negs	r1, r1
 8000b2e:	1a9b      	subs	r3, r3, r2
 8000b30:	1a5b      	subs	r3, r3, r1
 8000b32:	4698      	mov	r8, r3
 8000b34:	2601      	movs	r6, #1
 8000b36:	e5ae      	b.n	8000696 <__aeabi_dadd+0x96>
 8000b38:	464a      	mov	r2, r9
 8000b3a:	08d1      	lsrs	r1, r2, #3
 8000b3c:	075a      	lsls	r2, r3, #29
 8000b3e:	4311      	orrs	r1, r2
 8000b40:	08db      	lsrs	r3, r3, #3
 8000b42:	e6a7      	b.n	8000894 <__aeabi_dadd+0x294>
 8000b44:	4663      	mov	r3, ip
 8000b46:	08f9      	lsrs	r1, r7, #3
 8000b48:	075a      	lsls	r2, r3, #29
 8000b4a:	4654      	mov	r4, sl
 8000b4c:	4311      	orrs	r1, r2
 8000b4e:	08db      	lsrs	r3, r3, #3
 8000b50:	e6a0      	b.n	8000894 <__aeabi_dadd+0x294>
 8000b52:	464a      	mov	r2, r9
 8000b54:	4313      	orrs	r3, r2
 8000b56:	001d      	movs	r5, r3
 8000b58:	1e6b      	subs	r3, r5, #1
 8000b5a:	419d      	sbcs	r5, r3
 8000b5c:	e6c7      	b.n	80008ee <__aeabi_dadd+0x2ee>
 8000b5e:	0014      	movs	r4, r2
 8000b60:	001e      	movs	r6, r3
 8000b62:	3c20      	subs	r4, #32
 8000b64:	40e6      	lsrs	r6, r4
 8000b66:	2a20      	cmp	r2, #32
 8000b68:	d005      	beq.n	8000b76 <__aeabi_dadd+0x576>
 8000b6a:	2440      	movs	r4, #64	; 0x40
 8000b6c:	1aa2      	subs	r2, r4, r2
 8000b6e:	4093      	lsls	r3, r2
 8000b70:	464a      	mov	r2, r9
 8000b72:	431a      	orrs	r2, r3
 8000b74:	4691      	mov	r9, r2
 8000b76:	464d      	mov	r5, r9
 8000b78:	1e6b      	subs	r3, r5, #1
 8000b7a:	419d      	sbcs	r5, r3
 8000b7c:	4335      	orrs	r5, r6
 8000b7e:	e778      	b.n	8000a72 <__aeabi_dadd+0x472>
 8000b80:	464a      	mov	r2, r9
 8000b82:	431a      	orrs	r2, r3
 8000b84:	d000      	beq.n	8000b88 <__aeabi_dadd+0x588>
 8000b86:	e66b      	b.n	8000860 <__aeabi_dadd+0x260>
 8000b88:	076b      	lsls	r3, r5, #29
 8000b8a:	08f9      	lsrs	r1, r7, #3
 8000b8c:	4319      	orrs	r1, r3
 8000b8e:	08eb      	lsrs	r3, r5, #3
 8000b90:	e680      	b.n	8000894 <__aeabi_dadd+0x294>
 8000b92:	4661      	mov	r1, ip
 8000b94:	4339      	orrs	r1, r7
 8000b96:	d054      	beq.n	8000c42 <__aeabi_dadd+0x642>
 8000b98:	4663      	mov	r3, ip
 8000b9a:	08f9      	lsrs	r1, r7, #3
 8000b9c:	075c      	lsls	r4, r3, #29
 8000b9e:	4321      	orrs	r1, r4
 8000ba0:	08db      	lsrs	r3, r3, #3
 8000ba2:	0004      	movs	r4, r0
 8000ba4:	e654      	b.n	8000850 <__aeabi_dadd+0x250>
 8000ba6:	464a      	mov	r2, r9
 8000ba8:	1abd      	subs	r5, r7, r2
 8000baa:	42af      	cmp	r7, r5
 8000bac:	4189      	sbcs	r1, r1
 8000bae:	4662      	mov	r2, ip
 8000bb0:	4249      	negs	r1, r1
 8000bb2:	1ad3      	subs	r3, r2, r3
 8000bb4:	1a5b      	subs	r3, r3, r1
 8000bb6:	4698      	mov	r8, r3
 8000bb8:	0004      	movs	r4, r0
 8000bba:	2601      	movs	r6, #1
 8000bbc:	e56b      	b.n	8000696 <__aeabi_dadd+0x96>
 8000bbe:	464a      	mov	r2, r9
 8000bc0:	1bd5      	subs	r5, r2, r7
 8000bc2:	45a9      	cmp	r9, r5
 8000bc4:	4189      	sbcs	r1, r1
 8000bc6:	4662      	mov	r2, ip
 8000bc8:	4249      	negs	r1, r1
 8000bca:	1a9a      	subs	r2, r3, r2
 8000bcc:	1a52      	subs	r2, r2, r1
 8000bce:	4690      	mov	r8, r2
 8000bd0:	0212      	lsls	r2, r2, #8
 8000bd2:	d532      	bpl.n	8000c3a <__aeabi_dadd+0x63a>
 8000bd4:	464a      	mov	r2, r9
 8000bd6:	1abd      	subs	r5, r7, r2
 8000bd8:	42af      	cmp	r7, r5
 8000bda:	4189      	sbcs	r1, r1
 8000bdc:	4662      	mov	r2, ip
 8000bde:	4249      	negs	r1, r1
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	1a5b      	subs	r3, r3, r1
 8000be4:	4698      	mov	r8, r3
 8000be6:	0004      	movs	r4, r0
 8000be8:	e584      	b.n	80006f4 <__aeabi_dadd+0xf4>
 8000bea:	4663      	mov	r3, ip
 8000bec:	08f9      	lsrs	r1, r7, #3
 8000bee:	075a      	lsls	r2, r3, #29
 8000bf0:	4311      	orrs	r1, r2
 8000bf2:	08db      	lsrs	r3, r3, #3
 8000bf4:	e64e      	b.n	8000894 <__aeabi_dadd+0x294>
 8000bf6:	08f9      	lsrs	r1, r7, #3
 8000bf8:	0768      	lsls	r0, r5, #29
 8000bfa:	4301      	orrs	r1, r0
 8000bfc:	08eb      	lsrs	r3, r5, #3
 8000bfe:	e624      	b.n	800084a <__aeabi_dadd+0x24a>
 8000c00:	4662      	mov	r2, ip
 8000c02:	433a      	orrs	r2, r7
 8000c04:	d100      	bne.n	8000c08 <__aeabi_dadd+0x608>
 8000c06:	e698      	b.n	800093a <__aeabi_dadd+0x33a>
 8000c08:	464a      	mov	r2, r9
 8000c0a:	08d1      	lsrs	r1, r2, #3
 8000c0c:	075a      	lsls	r2, r3, #29
 8000c0e:	4311      	orrs	r1, r2
 8000c10:	08da      	lsrs	r2, r3, #3
 8000c12:	2380      	movs	r3, #128	; 0x80
 8000c14:	031b      	lsls	r3, r3, #12
 8000c16:	421a      	tst	r2, r3
 8000c18:	d008      	beq.n	8000c2c <__aeabi_dadd+0x62c>
 8000c1a:	4660      	mov	r0, ip
 8000c1c:	08c5      	lsrs	r5, r0, #3
 8000c1e:	421d      	tst	r5, r3
 8000c20:	d104      	bne.n	8000c2c <__aeabi_dadd+0x62c>
 8000c22:	4654      	mov	r4, sl
 8000c24:	002a      	movs	r2, r5
 8000c26:	08f9      	lsrs	r1, r7, #3
 8000c28:	0743      	lsls	r3, r0, #29
 8000c2a:	4319      	orrs	r1, r3
 8000c2c:	0f4b      	lsrs	r3, r1, #29
 8000c2e:	00c9      	lsls	r1, r1, #3
 8000c30:	075b      	lsls	r3, r3, #29
 8000c32:	08c9      	lsrs	r1, r1, #3
 8000c34:	4319      	orrs	r1, r3
 8000c36:	0013      	movs	r3, r2
 8000c38:	e62c      	b.n	8000894 <__aeabi_dadd+0x294>
 8000c3a:	4641      	mov	r1, r8
 8000c3c:	4329      	orrs	r1, r5
 8000c3e:	d000      	beq.n	8000c42 <__aeabi_dadd+0x642>
 8000c40:	e5fa      	b.n	8000838 <__aeabi_dadd+0x238>
 8000c42:	2300      	movs	r3, #0
 8000c44:	000a      	movs	r2, r1
 8000c46:	2400      	movs	r4, #0
 8000c48:	e602      	b.n	8000850 <__aeabi_dadd+0x250>
 8000c4a:	076b      	lsls	r3, r5, #29
 8000c4c:	08f9      	lsrs	r1, r7, #3
 8000c4e:	4319      	orrs	r1, r3
 8000c50:	08eb      	lsrs	r3, r5, #3
 8000c52:	e5fd      	b.n	8000850 <__aeabi_dadd+0x250>
 8000c54:	4663      	mov	r3, ip
 8000c56:	08f9      	lsrs	r1, r7, #3
 8000c58:	075b      	lsls	r3, r3, #29
 8000c5a:	4319      	orrs	r1, r3
 8000c5c:	4663      	mov	r3, ip
 8000c5e:	0004      	movs	r4, r0
 8000c60:	08db      	lsrs	r3, r3, #3
 8000c62:	e617      	b.n	8000894 <__aeabi_dadd+0x294>
 8000c64:	003d      	movs	r5, r7
 8000c66:	444d      	add	r5, r9
 8000c68:	4463      	add	r3, ip
 8000c6a:	454d      	cmp	r5, r9
 8000c6c:	4189      	sbcs	r1, r1
 8000c6e:	4698      	mov	r8, r3
 8000c70:	4249      	negs	r1, r1
 8000c72:	4488      	add	r8, r1
 8000c74:	4643      	mov	r3, r8
 8000c76:	021b      	lsls	r3, r3, #8
 8000c78:	d400      	bmi.n	8000c7c <__aeabi_dadd+0x67c>
 8000c7a:	e5dd      	b.n	8000838 <__aeabi_dadd+0x238>
 8000c7c:	4642      	mov	r2, r8
 8000c7e:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <__aeabi_dadd+0x6d0>)
 8000c80:	2601      	movs	r6, #1
 8000c82:	401a      	ands	r2, r3
 8000c84:	4690      	mov	r8, r2
 8000c86:	e5d7      	b.n	8000838 <__aeabi_dadd+0x238>
 8000c88:	0010      	movs	r0, r2
 8000c8a:	001e      	movs	r6, r3
 8000c8c:	3820      	subs	r0, #32
 8000c8e:	40c6      	lsrs	r6, r0
 8000c90:	2a20      	cmp	r2, #32
 8000c92:	d005      	beq.n	8000ca0 <__aeabi_dadd+0x6a0>
 8000c94:	2040      	movs	r0, #64	; 0x40
 8000c96:	1a82      	subs	r2, r0, r2
 8000c98:	4093      	lsls	r3, r2
 8000c9a:	464a      	mov	r2, r9
 8000c9c:	431a      	orrs	r2, r3
 8000c9e:	4691      	mov	r9, r2
 8000ca0:	464d      	mov	r5, r9
 8000ca2:	1e6b      	subs	r3, r5, #1
 8000ca4:	419d      	sbcs	r5, r3
 8000ca6:	4335      	orrs	r5, r6
 8000ca8:	e621      	b.n	80008ee <__aeabi_dadd+0x2ee>
 8000caa:	0002      	movs	r2, r0
 8000cac:	2300      	movs	r3, #0
 8000cae:	2100      	movs	r1, #0
 8000cb0:	e540      	b.n	8000734 <__aeabi_dadd+0x134>
 8000cb2:	464a      	mov	r2, r9
 8000cb4:	19d5      	adds	r5, r2, r7
 8000cb6:	42bd      	cmp	r5, r7
 8000cb8:	4189      	sbcs	r1, r1
 8000cba:	4463      	add	r3, ip
 8000cbc:	4698      	mov	r8, r3
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	4488      	add	r8, r1
 8000cc2:	e5b3      	b.n	800082c <__aeabi_dadd+0x22c>
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4a01      	ldr	r2, [pc, #4]	; (8000ccc <__aeabi_dadd+0x6cc>)
 8000cc8:	000b      	movs	r3, r1
 8000cca:	e533      	b.n	8000734 <__aeabi_dadd+0x134>
 8000ccc:	000007ff 	.word	0x000007ff
 8000cd0:	ff7fffff 	.word	0xff7fffff

08000cd4 <__aeabi_ddiv>:
 8000cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cd6:	4657      	mov	r7, sl
 8000cd8:	464e      	mov	r6, r9
 8000cda:	4645      	mov	r5, r8
 8000cdc:	46de      	mov	lr, fp
 8000cde:	b5e0      	push	{r5, r6, r7, lr}
 8000ce0:	4681      	mov	r9, r0
 8000ce2:	0005      	movs	r5, r0
 8000ce4:	030c      	lsls	r4, r1, #12
 8000ce6:	0048      	lsls	r0, r1, #1
 8000ce8:	4692      	mov	sl, r2
 8000cea:	001f      	movs	r7, r3
 8000cec:	b085      	sub	sp, #20
 8000cee:	0b24      	lsrs	r4, r4, #12
 8000cf0:	0d40      	lsrs	r0, r0, #21
 8000cf2:	0fce      	lsrs	r6, r1, #31
 8000cf4:	2800      	cmp	r0, #0
 8000cf6:	d059      	beq.n	8000dac <__aeabi_ddiv+0xd8>
 8000cf8:	4b87      	ldr	r3, [pc, #540]	; (8000f18 <__aeabi_ddiv+0x244>)
 8000cfa:	4298      	cmp	r0, r3
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_ddiv+0x2c>
 8000cfe:	e098      	b.n	8000e32 <__aeabi_ddiv+0x15e>
 8000d00:	0f6b      	lsrs	r3, r5, #29
 8000d02:	00e4      	lsls	r4, r4, #3
 8000d04:	431c      	orrs	r4, r3
 8000d06:	2380      	movs	r3, #128	; 0x80
 8000d08:	041b      	lsls	r3, r3, #16
 8000d0a:	4323      	orrs	r3, r4
 8000d0c:	4698      	mov	r8, r3
 8000d0e:	4b83      	ldr	r3, [pc, #524]	; (8000f1c <__aeabi_ddiv+0x248>)
 8000d10:	00ed      	lsls	r5, r5, #3
 8000d12:	469b      	mov	fp, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	4699      	mov	r9, r3
 8000d18:	4483      	add	fp, r0
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	033c      	lsls	r4, r7, #12
 8000d1e:	007b      	lsls	r3, r7, #1
 8000d20:	4650      	mov	r0, sl
 8000d22:	0b24      	lsrs	r4, r4, #12
 8000d24:	0d5b      	lsrs	r3, r3, #21
 8000d26:	0fff      	lsrs	r7, r7, #31
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d067      	beq.n	8000dfc <__aeabi_ddiv+0x128>
 8000d2c:	4a7a      	ldr	r2, [pc, #488]	; (8000f18 <__aeabi_ddiv+0x244>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d018      	beq.n	8000d64 <__aeabi_ddiv+0x90>
 8000d32:	497a      	ldr	r1, [pc, #488]	; (8000f1c <__aeabi_ddiv+0x248>)
 8000d34:	0f42      	lsrs	r2, r0, #29
 8000d36:	468c      	mov	ip, r1
 8000d38:	00e4      	lsls	r4, r4, #3
 8000d3a:	4659      	mov	r1, fp
 8000d3c:	4314      	orrs	r4, r2
 8000d3e:	2280      	movs	r2, #128	; 0x80
 8000d40:	4463      	add	r3, ip
 8000d42:	0412      	lsls	r2, r2, #16
 8000d44:	1acb      	subs	r3, r1, r3
 8000d46:	4314      	orrs	r4, r2
 8000d48:	469b      	mov	fp, r3
 8000d4a:	00c2      	lsls	r2, r0, #3
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	0033      	movs	r3, r6
 8000d50:	407b      	eors	r3, r7
 8000d52:	469a      	mov	sl, r3
 8000d54:	464b      	mov	r3, r9
 8000d56:	2b0f      	cmp	r3, #15
 8000d58:	d900      	bls.n	8000d5c <__aeabi_ddiv+0x88>
 8000d5a:	e0ef      	b.n	8000f3c <__aeabi_ddiv+0x268>
 8000d5c:	4970      	ldr	r1, [pc, #448]	; (8000f20 <__aeabi_ddiv+0x24c>)
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	58cb      	ldr	r3, [r1, r3]
 8000d62:	469f      	mov	pc, r3
 8000d64:	4b6f      	ldr	r3, [pc, #444]	; (8000f24 <__aeabi_ddiv+0x250>)
 8000d66:	4652      	mov	r2, sl
 8000d68:	469c      	mov	ip, r3
 8000d6a:	4322      	orrs	r2, r4
 8000d6c:	44e3      	add	fp, ip
 8000d6e:	2a00      	cmp	r2, #0
 8000d70:	d000      	beq.n	8000d74 <__aeabi_ddiv+0xa0>
 8000d72:	e095      	b.n	8000ea0 <__aeabi_ddiv+0x1cc>
 8000d74:	4649      	mov	r1, r9
 8000d76:	2302      	movs	r3, #2
 8000d78:	4319      	orrs	r1, r3
 8000d7a:	4689      	mov	r9, r1
 8000d7c:	2400      	movs	r4, #0
 8000d7e:	2002      	movs	r0, #2
 8000d80:	e7e5      	b.n	8000d4e <__aeabi_ddiv+0x7a>
 8000d82:	2300      	movs	r3, #0
 8000d84:	2400      	movs	r4, #0
 8000d86:	2500      	movs	r5, #0
 8000d88:	4652      	mov	r2, sl
 8000d8a:	051b      	lsls	r3, r3, #20
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	07d2      	lsls	r2, r2, #31
 8000d90:	4313      	orrs	r3, r2
 8000d92:	0028      	movs	r0, r5
 8000d94:	0019      	movs	r1, r3
 8000d96:	b005      	add	sp, #20
 8000d98:	bcf0      	pop	{r4, r5, r6, r7}
 8000d9a:	46bb      	mov	fp, r7
 8000d9c:	46b2      	mov	sl, r6
 8000d9e:	46a9      	mov	r9, r5
 8000da0:	46a0      	mov	r8, r4
 8000da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000da4:	2400      	movs	r4, #0
 8000da6:	2500      	movs	r5, #0
 8000da8:	4b5b      	ldr	r3, [pc, #364]	; (8000f18 <__aeabi_ddiv+0x244>)
 8000daa:	e7ed      	b.n	8000d88 <__aeabi_ddiv+0xb4>
 8000dac:	464b      	mov	r3, r9
 8000dae:	4323      	orrs	r3, r4
 8000db0:	4698      	mov	r8, r3
 8000db2:	d100      	bne.n	8000db6 <__aeabi_ddiv+0xe2>
 8000db4:	e089      	b.n	8000eca <__aeabi_ddiv+0x1f6>
 8000db6:	2c00      	cmp	r4, #0
 8000db8:	d100      	bne.n	8000dbc <__aeabi_ddiv+0xe8>
 8000dba:	e1e0      	b.n	800117e <__aeabi_ddiv+0x4aa>
 8000dbc:	0020      	movs	r0, r4
 8000dbe:	f001 fb07 	bl	80023d0 <__clzsi2>
 8000dc2:	0001      	movs	r1, r0
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	390b      	subs	r1, #11
 8000dc8:	231d      	movs	r3, #29
 8000dca:	1a5b      	subs	r3, r3, r1
 8000dcc:	4649      	mov	r1, r9
 8000dce:	0010      	movs	r0, r2
 8000dd0:	40d9      	lsrs	r1, r3
 8000dd2:	3808      	subs	r0, #8
 8000dd4:	4084      	lsls	r4, r0
 8000dd6:	000b      	movs	r3, r1
 8000dd8:	464d      	mov	r5, r9
 8000dda:	4323      	orrs	r3, r4
 8000ddc:	4698      	mov	r8, r3
 8000dde:	4085      	lsls	r5, r0
 8000de0:	4851      	ldr	r0, [pc, #324]	; (8000f28 <__aeabi_ddiv+0x254>)
 8000de2:	033c      	lsls	r4, r7, #12
 8000de4:	1a83      	subs	r3, r0, r2
 8000de6:	469b      	mov	fp, r3
 8000de8:	2300      	movs	r3, #0
 8000dea:	4699      	mov	r9, r3
 8000dec:	9300      	str	r3, [sp, #0]
 8000dee:	007b      	lsls	r3, r7, #1
 8000df0:	4650      	mov	r0, sl
 8000df2:	0b24      	lsrs	r4, r4, #12
 8000df4:	0d5b      	lsrs	r3, r3, #21
 8000df6:	0fff      	lsrs	r7, r7, #31
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d197      	bne.n	8000d2c <__aeabi_ddiv+0x58>
 8000dfc:	4652      	mov	r2, sl
 8000dfe:	4322      	orrs	r2, r4
 8000e00:	d055      	beq.n	8000eae <__aeabi_ddiv+0x1da>
 8000e02:	2c00      	cmp	r4, #0
 8000e04:	d100      	bne.n	8000e08 <__aeabi_ddiv+0x134>
 8000e06:	e1ca      	b.n	800119e <__aeabi_ddiv+0x4ca>
 8000e08:	0020      	movs	r0, r4
 8000e0a:	f001 fae1 	bl	80023d0 <__clzsi2>
 8000e0e:	0002      	movs	r2, r0
 8000e10:	3a0b      	subs	r2, #11
 8000e12:	231d      	movs	r3, #29
 8000e14:	0001      	movs	r1, r0
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	4652      	mov	r2, sl
 8000e1a:	3908      	subs	r1, #8
 8000e1c:	40da      	lsrs	r2, r3
 8000e1e:	408c      	lsls	r4, r1
 8000e20:	4314      	orrs	r4, r2
 8000e22:	4652      	mov	r2, sl
 8000e24:	408a      	lsls	r2, r1
 8000e26:	4b41      	ldr	r3, [pc, #260]	; (8000f2c <__aeabi_ddiv+0x258>)
 8000e28:	4458      	add	r0, fp
 8000e2a:	469b      	mov	fp, r3
 8000e2c:	4483      	add	fp, r0
 8000e2e:	2000      	movs	r0, #0
 8000e30:	e78d      	b.n	8000d4e <__aeabi_ddiv+0x7a>
 8000e32:	464b      	mov	r3, r9
 8000e34:	4323      	orrs	r3, r4
 8000e36:	4698      	mov	r8, r3
 8000e38:	d140      	bne.n	8000ebc <__aeabi_ddiv+0x1e8>
 8000e3a:	2308      	movs	r3, #8
 8000e3c:	4699      	mov	r9, r3
 8000e3e:	3b06      	subs	r3, #6
 8000e40:	2500      	movs	r5, #0
 8000e42:	4683      	mov	fp, r0
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	e769      	b.n	8000d1c <__aeabi_ddiv+0x48>
 8000e48:	46b2      	mov	sl, r6
 8000e4a:	9b00      	ldr	r3, [sp, #0]
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d0a9      	beq.n	8000da4 <__aeabi_ddiv+0xd0>
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d100      	bne.n	8000e56 <__aeabi_ddiv+0x182>
 8000e54:	e211      	b.n	800127a <__aeabi_ddiv+0x5a6>
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d093      	beq.n	8000d82 <__aeabi_ddiv+0xae>
 8000e5a:	4a35      	ldr	r2, [pc, #212]	; (8000f30 <__aeabi_ddiv+0x25c>)
 8000e5c:	445a      	add	r2, fp
 8000e5e:	2a00      	cmp	r2, #0
 8000e60:	dc00      	bgt.n	8000e64 <__aeabi_ddiv+0x190>
 8000e62:	e13c      	b.n	80010de <__aeabi_ddiv+0x40a>
 8000e64:	076b      	lsls	r3, r5, #29
 8000e66:	d000      	beq.n	8000e6a <__aeabi_ddiv+0x196>
 8000e68:	e1a7      	b.n	80011ba <__aeabi_ddiv+0x4e6>
 8000e6a:	08ed      	lsrs	r5, r5, #3
 8000e6c:	4643      	mov	r3, r8
 8000e6e:	01db      	lsls	r3, r3, #7
 8000e70:	d506      	bpl.n	8000e80 <__aeabi_ddiv+0x1ac>
 8000e72:	4642      	mov	r2, r8
 8000e74:	4b2f      	ldr	r3, [pc, #188]	; (8000f34 <__aeabi_ddiv+0x260>)
 8000e76:	401a      	ands	r2, r3
 8000e78:	4690      	mov	r8, r2
 8000e7a:	2280      	movs	r2, #128	; 0x80
 8000e7c:	00d2      	lsls	r2, r2, #3
 8000e7e:	445a      	add	r2, fp
 8000e80:	4b2d      	ldr	r3, [pc, #180]	; (8000f38 <__aeabi_ddiv+0x264>)
 8000e82:	429a      	cmp	r2, r3
 8000e84:	dc8e      	bgt.n	8000da4 <__aeabi_ddiv+0xd0>
 8000e86:	4643      	mov	r3, r8
 8000e88:	0552      	lsls	r2, r2, #21
 8000e8a:	0758      	lsls	r0, r3, #29
 8000e8c:	025c      	lsls	r4, r3, #9
 8000e8e:	4305      	orrs	r5, r0
 8000e90:	0b24      	lsrs	r4, r4, #12
 8000e92:	0d53      	lsrs	r3, r2, #21
 8000e94:	e778      	b.n	8000d88 <__aeabi_ddiv+0xb4>
 8000e96:	46ba      	mov	sl, r7
 8000e98:	46a0      	mov	r8, r4
 8000e9a:	0015      	movs	r5, r2
 8000e9c:	9000      	str	r0, [sp, #0]
 8000e9e:	e7d4      	b.n	8000e4a <__aeabi_ddiv+0x176>
 8000ea0:	464a      	mov	r2, r9
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	431a      	orrs	r2, r3
 8000ea6:	4691      	mov	r9, r2
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	4652      	mov	r2, sl
 8000eac:	e74f      	b.n	8000d4e <__aeabi_ddiv+0x7a>
 8000eae:	4649      	mov	r1, r9
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	4319      	orrs	r1, r3
 8000eb4:	4689      	mov	r9, r1
 8000eb6:	2400      	movs	r4, #0
 8000eb8:	2001      	movs	r0, #1
 8000eba:	e748      	b.n	8000d4e <__aeabi_ddiv+0x7a>
 8000ebc:	230c      	movs	r3, #12
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	3b09      	subs	r3, #9
 8000ec2:	46a0      	mov	r8, r4
 8000ec4:	4683      	mov	fp, r0
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	e728      	b.n	8000d1c <__aeabi_ddiv+0x48>
 8000eca:	2304      	movs	r3, #4
 8000ecc:	4699      	mov	r9, r3
 8000ece:	2300      	movs	r3, #0
 8000ed0:	469b      	mov	fp, r3
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	2500      	movs	r5, #0
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	e720      	b.n	8000d1c <__aeabi_ddiv+0x48>
 8000eda:	2300      	movs	r3, #0
 8000edc:	2480      	movs	r4, #128	; 0x80
 8000ede:	469a      	mov	sl, r3
 8000ee0:	2500      	movs	r5, #0
 8000ee2:	4b0d      	ldr	r3, [pc, #52]	; (8000f18 <__aeabi_ddiv+0x244>)
 8000ee4:	0324      	lsls	r4, r4, #12
 8000ee6:	e74f      	b.n	8000d88 <__aeabi_ddiv+0xb4>
 8000ee8:	2380      	movs	r3, #128	; 0x80
 8000eea:	4641      	mov	r1, r8
 8000eec:	031b      	lsls	r3, r3, #12
 8000eee:	4219      	tst	r1, r3
 8000ef0:	d008      	beq.n	8000f04 <__aeabi_ddiv+0x230>
 8000ef2:	421c      	tst	r4, r3
 8000ef4:	d106      	bne.n	8000f04 <__aeabi_ddiv+0x230>
 8000ef6:	431c      	orrs	r4, r3
 8000ef8:	0324      	lsls	r4, r4, #12
 8000efa:	46ba      	mov	sl, r7
 8000efc:	0015      	movs	r5, r2
 8000efe:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <__aeabi_ddiv+0x244>)
 8000f00:	0b24      	lsrs	r4, r4, #12
 8000f02:	e741      	b.n	8000d88 <__aeabi_ddiv+0xb4>
 8000f04:	2480      	movs	r4, #128	; 0x80
 8000f06:	4643      	mov	r3, r8
 8000f08:	0324      	lsls	r4, r4, #12
 8000f0a:	431c      	orrs	r4, r3
 8000f0c:	0324      	lsls	r4, r4, #12
 8000f0e:	46b2      	mov	sl, r6
 8000f10:	4b01      	ldr	r3, [pc, #4]	; (8000f18 <__aeabi_ddiv+0x244>)
 8000f12:	0b24      	lsrs	r4, r4, #12
 8000f14:	e738      	b.n	8000d88 <__aeabi_ddiv+0xb4>
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	000007ff 	.word	0x000007ff
 8000f1c:	fffffc01 	.word	0xfffffc01
 8000f20:	08009bcc 	.word	0x08009bcc
 8000f24:	fffff801 	.word	0xfffff801
 8000f28:	fffffc0d 	.word	0xfffffc0d
 8000f2c:	000003f3 	.word	0x000003f3
 8000f30:	000003ff 	.word	0x000003ff
 8000f34:	feffffff 	.word	0xfeffffff
 8000f38:	000007fe 	.word	0x000007fe
 8000f3c:	4544      	cmp	r4, r8
 8000f3e:	d200      	bcs.n	8000f42 <__aeabi_ddiv+0x26e>
 8000f40:	e116      	b.n	8001170 <__aeabi_ddiv+0x49c>
 8000f42:	d100      	bne.n	8000f46 <__aeabi_ddiv+0x272>
 8000f44:	e111      	b.n	800116a <__aeabi_ddiv+0x496>
 8000f46:	2301      	movs	r3, #1
 8000f48:	425b      	negs	r3, r3
 8000f4a:	469c      	mov	ip, r3
 8000f4c:	002e      	movs	r6, r5
 8000f4e:	4640      	mov	r0, r8
 8000f50:	2500      	movs	r5, #0
 8000f52:	44e3      	add	fp, ip
 8000f54:	0223      	lsls	r3, r4, #8
 8000f56:	0e14      	lsrs	r4, r2, #24
 8000f58:	431c      	orrs	r4, r3
 8000f5a:	0c1b      	lsrs	r3, r3, #16
 8000f5c:	4699      	mov	r9, r3
 8000f5e:	0423      	lsls	r3, r4, #16
 8000f60:	0c1f      	lsrs	r7, r3, #16
 8000f62:	0212      	lsls	r2, r2, #8
 8000f64:	4649      	mov	r1, r9
 8000f66:	9200      	str	r2, [sp, #0]
 8000f68:	9701      	str	r7, [sp, #4]
 8000f6a:	f7ff f96f 	bl	800024c <__aeabi_uidivmod>
 8000f6e:	0002      	movs	r2, r0
 8000f70:	437a      	muls	r2, r7
 8000f72:	040b      	lsls	r3, r1, #16
 8000f74:	0c31      	lsrs	r1, r6, #16
 8000f76:	4680      	mov	r8, r0
 8000f78:	4319      	orrs	r1, r3
 8000f7a:	428a      	cmp	r2, r1
 8000f7c:	d90b      	bls.n	8000f96 <__aeabi_ddiv+0x2c2>
 8000f7e:	2301      	movs	r3, #1
 8000f80:	425b      	negs	r3, r3
 8000f82:	469c      	mov	ip, r3
 8000f84:	1909      	adds	r1, r1, r4
 8000f86:	44e0      	add	r8, ip
 8000f88:	428c      	cmp	r4, r1
 8000f8a:	d804      	bhi.n	8000f96 <__aeabi_ddiv+0x2c2>
 8000f8c:	428a      	cmp	r2, r1
 8000f8e:	d902      	bls.n	8000f96 <__aeabi_ddiv+0x2c2>
 8000f90:	1e83      	subs	r3, r0, #2
 8000f92:	4698      	mov	r8, r3
 8000f94:	1909      	adds	r1, r1, r4
 8000f96:	1a88      	subs	r0, r1, r2
 8000f98:	4649      	mov	r1, r9
 8000f9a:	f7ff f957 	bl	800024c <__aeabi_uidivmod>
 8000f9e:	0409      	lsls	r1, r1, #16
 8000fa0:	468c      	mov	ip, r1
 8000fa2:	0431      	lsls	r1, r6, #16
 8000fa4:	4666      	mov	r6, ip
 8000fa6:	9a01      	ldr	r2, [sp, #4]
 8000fa8:	0c09      	lsrs	r1, r1, #16
 8000faa:	4342      	muls	r2, r0
 8000fac:	0003      	movs	r3, r0
 8000fae:	4331      	orrs	r1, r6
 8000fb0:	428a      	cmp	r2, r1
 8000fb2:	d904      	bls.n	8000fbe <__aeabi_ddiv+0x2ea>
 8000fb4:	1909      	adds	r1, r1, r4
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	428c      	cmp	r4, r1
 8000fba:	d800      	bhi.n	8000fbe <__aeabi_ddiv+0x2ea>
 8000fbc:	e111      	b.n	80011e2 <__aeabi_ddiv+0x50e>
 8000fbe:	1a89      	subs	r1, r1, r2
 8000fc0:	4642      	mov	r2, r8
 8000fc2:	9e00      	ldr	r6, [sp, #0]
 8000fc4:	0412      	lsls	r2, r2, #16
 8000fc6:	431a      	orrs	r2, r3
 8000fc8:	0c33      	lsrs	r3, r6, #16
 8000fca:	001f      	movs	r7, r3
 8000fcc:	0c10      	lsrs	r0, r2, #16
 8000fce:	4690      	mov	r8, r2
 8000fd0:	9302      	str	r3, [sp, #8]
 8000fd2:	0413      	lsls	r3, r2, #16
 8000fd4:	0432      	lsls	r2, r6, #16
 8000fd6:	0c16      	lsrs	r6, r2, #16
 8000fd8:	0032      	movs	r2, r6
 8000fda:	0c1b      	lsrs	r3, r3, #16
 8000fdc:	435a      	muls	r2, r3
 8000fde:	9603      	str	r6, [sp, #12]
 8000fe0:	437b      	muls	r3, r7
 8000fe2:	4346      	muls	r6, r0
 8000fe4:	4378      	muls	r0, r7
 8000fe6:	0c17      	lsrs	r7, r2, #16
 8000fe8:	46bc      	mov	ip, r7
 8000fea:	199b      	adds	r3, r3, r6
 8000fec:	4463      	add	r3, ip
 8000fee:	429e      	cmp	r6, r3
 8000ff0:	d903      	bls.n	8000ffa <__aeabi_ddiv+0x326>
 8000ff2:	2680      	movs	r6, #128	; 0x80
 8000ff4:	0276      	lsls	r6, r6, #9
 8000ff6:	46b4      	mov	ip, r6
 8000ff8:	4460      	add	r0, ip
 8000ffa:	0c1e      	lsrs	r6, r3, #16
 8000ffc:	1830      	adds	r0, r6, r0
 8000ffe:	0416      	lsls	r6, r2, #16
 8001000:	041b      	lsls	r3, r3, #16
 8001002:	0c36      	lsrs	r6, r6, #16
 8001004:	199e      	adds	r6, r3, r6
 8001006:	4281      	cmp	r1, r0
 8001008:	d200      	bcs.n	800100c <__aeabi_ddiv+0x338>
 800100a:	e09c      	b.n	8001146 <__aeabi_ddiv+0x472>
 800100c:	d100      	bne.n	8001010 <__aeabi_ddiv+0x33c>
 800100e:	e097      	b.n	8001140 <__aeabi_ddiv+0x46c>
 8001010:	1bae      	subs	r6, r5, r6
 8001012:	1a09      	subs	r1, r1, r0
 8001014:	42b5      	cmp	r5, r6
 8001016:	4180      	sbcs	r0, r0
 8001018:	4240      	negs	r0, r0
 800101a:	1a08      	subs	r0, r1, r0
 800101c:	4284      	cmp	r4, r0
 800101e:	d100      	bne.n	8001022 <__aeabi_ddiv+0x34e>
 8001020:	e111      	b.n	8001246 <__aeabi_ddiv+0x572>
 8001022:	4649      	mov	r1, r9
 8001024:	f7ff f912 	bl	800024c <__aeabi_uidivmod>
 8001028:	9a01      	ldr	r2, [sp, #4]
 800102a:	040b      	lsls	r3, r1, #16
 800102c:	4342      	muls	r2, r0
 800102e:	0c31      	lsrs	r1, r6, #16
 8001030:	0005      	movs	r5, r0
 8001032:	4319      	orrs	r1, r3
 8001034:	428a      	cmp	r2, r1
 8001036:	d907      	bls.n	8001048 <__aeabi_ddiv+0x374>
 8001038:	1909      	adds	r1, r1, r4
 800103a:	3d01      	subs	r5, #1
 800103c:	428c      	cmp	r4, r1
 800103e:	d803      	bhi.n	8001048 <__aeabi_ddiv+0x374>
 8001040:	428a      	cmp	r2, r1
 8001042:	d901      	bls.n	8001048 <__aeabi_ddiv+0x374>
 8001044:	1e85      	subs	r5, r0, #2
 8001046:	1909      	adds	r1, r1, r4
 8001048:	1a88      	subs	r0, r1, r2
 800104a:	4649      	mov	r1, r9
 800104c:	f7ff f8fe 	bl	800024c <__aeabi_uidivmod>
 8001050:	0409      	lsls	r1, r1, #16
 8001052:	468c      	mov	ip, r1
 8001054:	0431      	lsls	r1, r6, #16
 8001056:	4666      	mov	r6, ip
 8001058:	9a01      	ldr	r2, [sp, #4]
 800105a:	0c09      	lsrs	r1, r1, #16
 800105c:	4342      	muls	r2, r0
 800105e:	0003      	movs	r3, r0
 8001060:	4331      	orrs	r1, r6
 8001062:	428a      	cmp	r2, r1
 8001064:	d907      	bls.n	8001076 <__aeabi_ddiv+0x3a2>
 8001066:	1909      	adds	r1, r1, r4
 8001068:	3b01      	subs	r3, #1
 800106a:	428c      	cmp	r4, r1
 800106c:	d803      	bhi.n	8001076 <__aeabi_ddiv+0x3a2>
 800106e:	428a      	cmp	r2, r1
 8001070:	d901      	bls.n	8001076 <__aeabi_ddiv+0x3a2>
 8001072:	1e83      	subs	r3, r0, #2
 8001074:	1909      	adds	r1, r1, r4
 8001076:	9e03      	ldr	r6, [sp, #12]
 8001078:	1a89      	subs	r1, r1, r2
 800107a:	0032      	movs	r2, r6
 800107c:	042d      	lsls	r5, r5, #16
 800107e:	431d      	orrs	r5, r3
 8001080:	9f02      	ldr	r7, [sp, #8]
 8001082:	042b      	lsls	r3, r5, #16
 8001084:	0c1b      	lsrs	r3, r3, #16
 8001086:	435a      	muls	r2, r3
 8001088:	437b      	muls	r3, r7
 800108a:	469c      	mov	ip, r3
 800108c:	0c28      	lsrs	r0, r5, #16
 800108e:	4346      	muls	r6, r0
 8001090:	0c13      	lsrs	r3, r2, #16
 8001092:	44b4      	add	ip, r6
 8001094:	4463      	add	r3, ip
 8001096:	4378      	muls	r0, r7
 8001098:	429e      	cmp	r6, r3
 800109a:	d903      	bls.n	80010a4 <__aeabi_ddiv+0x3d0>
 800109c:	2680      	movs	r6, #128	; 0x80
 800109e:	0276      	lsls	r6, r6, #9
 80010a0:	46b4      	mov	ip, r6
 80010a2:	4460      	add	r0, ip
 80010a4:	0c1e      	lsrs	r6, r3, #16
 80010a6:	0412      	lsls	r2, r2, #16
 80010a8:	041b      	lsls	r3, r3, #16
 80010aa:	0c12      	lsrs	r2, r2, #16
 80010ac:	1830      	adds	r0, r6, r0
 80010ae:	189b      	adds	r3, r3, r2
 80010b0:	4281      	cmp	r1, r0
 80010b2:	d306      	bcc.n	80010c2 <__aeabi_ddiv+0x3ee>
 80010b4:	d002      	beq.n	80010bc <__aeabi_ddiv+0x3e8>
 80010b6:	2301      	movs	r3, #1
 80010b8:	431d      	orrs	r5, r3
 80010ba:	e6ce      	b.n	8000e5a <__aeabi_ddiv+0x186>
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d100      	bne.n	80010c2 <__aeabi_ddiv+0x3ee>
 80010c0:	e6cb      	b.n	8000e5a <__aeabi_ddiv+0x186>
 80010c2:	1861      	adds	r1, r4, r1
 80010c4:	1e6e      	subs	r6, r5, #1
 80010c6:	42a1      	cmp	r1, r4
 80010c8:	d200      	bcs.n	80010cc <__aeabi_ddiv+0x3f8>
 80010ca:	e0a4      	b.n	8001216 <__aeabi_ddiv+0x542>
 80010cc:	4281      	cmp	r1, r0
 80010ce:	d200      	bcs.n	80010d2 <__aeabi_ddiv+0x3fe>
 80010d0:	e0c9      	b.n	8001266 <__aeabi_ddiv+0x592>
 80010d2:	d100      	bne.n	80010d6 <__aeabi_ddiv+0x402>
 80010d4:	e0d9      	b.n	800128a <__aeabi_ddiv+0x5b6>
 80010d6:	0035      	movs	r5, r6
 80010d8:	e7ed      	b.n	80010b6 <__aeabi_ddiv+0x3e2>
 80010da:	2501      	movs	r5, #1
 80010dc:	426d      	negs	r5, r5
 80010de:	2101      	movs	r1, #1
 80010e0:	1a89      	subs	r1, r1, r2
 80010e2:	2938      	cmp	r1, #56	; 0x38
 80010e4:	dd00      	ble.n	80010e8 <__aeabi_ddiv+0x414>
 80010e6:	e64c      	b.n	8000d82 <__aeabi_ddiv+0xae>
 80010e8:	291f      	cmp	r1, #31
 80010ea:	dc00      	bgt.n	80010ee <__aeabi_ddiv+0x41a>
 80010ec:	e07f      	b.n	80011ee <__aeabi_ddiv+0x51a>
 80010ee:	231f      	movs	r3, #31
 80010f0:	425b      	negs	r3, r3
 80010f2:	1a9a      	subs	r2, r3, r2
 80010f4:	4643      	mov	r3, r8
 80010f6:	40d3      	lsrs	r3, r2
 80010f8:	2920      	cmp	r1, #32
 80010fa:	d004      	beq.n	8001106 <__aeabi_ddiv+0x432>
 80010fc:	4644      	mov	r4, r8
 80010fe:	4a65      	ldr	r2, [pc, #404]	; (8001294 <__aeabi_ddiv+0x5c0>)
 8001100:	445a      	add	r2, fp
 8001102:	4094      	lsls	r4, r2
 8001104:	4325      	orrs	r5, r4
 8001106:	1e6a      	subs	r2, r5, #1
 8001108:	4195      	sbcs	r5, r2
 800110a:	2207      	movs	r2, #7
 800110c:	432b      	orrs	r3, r5
 800110e:	0015      	movs	r5, r2
 8001110:	2400      	movs	r4, #0
 8001112:	401d      	ands	r5, r3
 8001114:	421a      	tst	r2, r3
 8001116:	d100      	bne.n	800111a <__aeabi_ddiv+0x446>
 8001118:	e0a1      	b.n	800125e <__aeabi_ddiv+0x58a>
 800111a:	220f      	movs	r2, #15
 800111c:	2400      	movs	r4, #0
 800111e:	401a      	ands	r2, r3
 8001120:	2a04      	cmp	r2, #4
 8001122:	d100      	bne.n	8001126 <__aeabi_ddiv+0x452>
 8001124:	e098      	b.n	8001258 <__aeabi_ddiv+0x584>
 8001126:	1d1a      	adds	r2, r3, #4
 8001128:	429a      	cmp	r2, r3
 800112a:	419b      	sbcs	r3, r3
 800112c:	425b      	negs	r3, r3
 800112e:	18e4      	adds	r4, r4, r3
 8001130:	0013      	movs	r3, r2
 8001132:	0222      	lsls	r2, r4, #8
 8001134:	d400      	bmi.n	8001138 <__aeabi_ddiv+0x464>
 8001136:	e08f      	b.n	8001258 <__aeabi_ddiv+0x584>
 8001138:	2301      	movs	r3, #1
 800113a:	2400      	movs	r4, #0
 800113c:	2500      	movs	r5, #0
 800113e:	e623      	b.n	8000d88 <__aeabi_ddiv+0xb4>
 8001140:	42b5      	cmp	r5, r6
 8001142:	d300      	bcc.n	8001146 <__aeabi_ddiv+0x472>
 8001144:	e764      	b.n	8001010 <__aeabi_ddiv+0x33c>
 8001146:	4643      	mov	r3, r8
 8001148:	1e5a      	subs	r2, r3, #1
 800114a:	9b00      	ldr	r3, [sp, #0]
 800114c:	469c      	mov	ip, r3
 800114e:	4465      	add	r5, ip
 8001150:	001f      	movs	r7, r3
 8001152:	429d      	cmp	r5, r3
 8001154:	419b      	sbcs	r3, r3
 8001156:	425b      	negs	r3, r3
 8001158:	191b      	adds	r3, r3, r4
 800115a:	18c9      	adds	r1, r1, r3
 800115c:	428c      	cmp	r4, r1
 800115e:	d23a      	bcs.n	80011d6 <__aeabi_ddiv+0x502>
 8001160:	4288      	cmp	r0, r1
 8001162:	d863      	bhi.n	800122c <__aeabi_ddiv+0x558>
 8001164:	d060      	beq.n	8001228 <__aeabi_ddiv+0x554>
 8001166:	4690      	mov	r8, r2
 8001168:	e752      	b.n	8001010 <__aeabi_ddiv+0x33c>
 800116a:	42aa      	cmp	r2, r5
 800116c:	d900      	bls.n	8001170 <__aeabi_ddiv+0x49c>
 800116e:	e6ea      	b.n	8000f46 <__aeabi_ddiv+0x272>
 8001170:	4643      	mov	r3, r8
 8001172:	07de      	lsls	r6, r3, #31
 8001174:	0858      	lsrs	r0, r3, #1
 8001176:	086b      	lsrs	r3, r5, #1
 8001178:	431e      	orrs	r6, r3
 800117a:	07ed      	lsls	r5, r5, #31
 800117c:	e6ea      	b.n	8000f54 <__aeabi_ddiv+0x280>
 800117e:	4648      	mov	r0, r9
 8001180:	f001 f926 	bl	80023d0 <__clzsi2>
 8001184:	0001      	movs	r1, r0
 8001186:	0002      	movs	r2, r0
 8001188:	3115      	adds	r1, #21
 800118a:	3220      	adds	r2, #32
 800118c:	291c      	cmp	r1, #28
 800118e:	dc00      	bgt.n	8001192 <__aeabi_ddiv+0x4be>
 8001190:	e61a      	b.n	8000dc8 <__aeabi_ddiv+0xf4>
 8001192:	464b      	mov	r3, r9
 8001194:	3808      	subs	r0, #8
 8001196:	4083      	lsls	r3, r0
 8001198:	2500      	movs	r5, #0
 800119a:	4698      	mov	r8, r3
 800119c:	e620      	b.n	8000de0 <__aeabi_ddiv+0x10c>
 800119e:	f001 f917 	bl	80023d0 <__clzsi2>
 80011a2:	0003      	movs	r3, r0
 80011a4:	001a      	movs	r2, r3
 80011a6:	3215      	adds	r2, #21
 80011a8:	3020      	adds	r0, #32
 80011aa:	2a1c      	cmp	r2, #28
 80011ac:	dc00      	bgt.n	80011b0 <__aeabi_ddiv+0x4dc>
 80011ae:	e630      	b.n	8000e12 <__aeabi_ddiv+0x13e>
 80011b0:	4654      	mov	r4, sl
 80011b2:	3b08      	subs	r3, #8
 80011b4:	2200      	movs	r2, #0
 80011b6:	409c      	lsls	r4, r3
 80011b8:	e635      	b.n	8000e26 <__aeabi_ddiv+0x152>
 80011ba:	230f      	movs	r3, #15
 80011bc:	402b      	ands	r3, r5
 80011be:	2b04      	cmp	r3, #4
 80011c0:	d100      	bne.n	80011c4 <__aeabi_ddiv+0x4f0>
 80011c2:	e652      	b.n	8000e6a <__aeabi_ddiv+0x196>
 80011c4:	2305      	movs	r3, #5
 80011c6:	425b      	negs	r3, r3
 80011c8:	42ab      	cmp	r3, r5
 80011ca:	419b      	sbcs	r3, r3
 80011cc:	3504      	adds	r5, #4
 80011ce:	425b      	negs	r3, r3
 80011d0:	08ed      	lsrs	r5, r5, #3
 80011d2:	4498      	add	r8, r3
 80011d4:	e64a      	b.n	8000e6c <__aeabi_ddiv+0x198>
 80011d6:	428c      	cmp	r4, r1
 80011d8:	d1c5      	bne.n	8001166 <__aeabi_ddiv+0x492>
 80011da:	42af      	cmp	r7, r5
 80011dc:	d9c0      	bls.n	8001160 <__aeabi_ddiv+0x48c>
 80011de:	4690      	mov	r8, r2
 80011e0:	e716      	b.n	8001010 <__aeabi_ddiv+0x33c>
 80011e2:	428a      	cmp	r2, r1
 80011e4:	d800      	bhi.n	80011e8 <__aeabi_ddiv+0x514>
 80011e6:	e6ea      	b.n	8000fbe <__aeabi_ddiv+0x2ea>
 80011e8:	1e83      	subs	r3, r0, #2
 80011ea:	1909      	adds	r1, r1, r4
 80011ec:	e6e7      	b.n	8000fbe <__aeabi_ddiv+0x2ea>
 80011ee:	4a2a      	ldr	r2, [pc, #168]	; (8001298 <__aeabi_ddiv+0x5c4>)
 80011f0:	0028      	movs	r0, r5
 80011f2:	445a      	add	r2, fp
 80011f4:	4643      	mov	r3, r8
 80011f6:	4095      	lsls	r5, r2
 80011f8:	4093      	lsls	r3, r2
 80011fa:	40c8      	lsrs	r0, r1
 80011fc:	1e6a      	subs	r2, r5, #1
 80011fe:	4195      	sbcs	r5, r2
 8001200:	4644      	mov	r4, r8
 8001202:	4303      	orrs	r3, r0
 8001204:	432b      	orrs	r3, r5
 8001206:	40cc      	lsrs	r4, r1
 8001208:	075a      	lsls	r2, r3, #29
 800120a:	d092      	beq.n	8001132 <__aeabi_ddiv+0x45e>
 800120c:	220f      	movs	r2, #15
 800120e:	401a      	ands	r2, r3
 8001210:	2a04      	cmp	r2, #4
 8001212:	d188      	bne.n	8001126 <__aeabi_ddiv+0x452>
 8001214:	e78d      	b.n	8001132 <__aeabi_ddiv+0x45e>
 8001216:	0035      	movs	r5, r6
 8001218:	4281      	cmp	r1, r0
 800121a:	d000      	beq.n	800121e <__aeabi_ddiv+0x54a>
 800121c:	e74b      	b.n	80010b6 <__aeabi_ddiv+0x3e2>
 800121e:	9a00      	ldr	r2, [sp, #0]
 8001220:	4293      	cmp	r3, r2
 8001222:	d000      	beq.n	8001226 <__aeabi_ddiv+0x552>
 8001224:	e747      	b.n	80010b6 <__aeabi_ddiv+0x3e2>
 8001226:	e618      	b.n	8000e5a <__aeabi_ddiv+0x186>
 8001228:	42ae      	cmp	r6, r5
 800122a:	d99c      	bls.n	8001166 <__aeabi_ddiv+0x492>
 800122c:	2302      	movs	r3, #2
 800122e:	425b      	negs	r3, r3
 8001230:	469c      	mov	ip, r3
 8001232:	9b00      	ldr	r3, [sp, #0]
 8001234:	44e0      	add	r8, ip
 8001236:	469c      	mov	ip, r3
 8001238:	4465      	add	r5, ip
 800123a:	429d      	cmp	r5, r3
 800123c:	419b      	sbcs	r3, r3
 800123e:	425b      	negs	r3, r3
 8001240:	191b      	adds	r3, r3, r4
 8001242:	18c9      	adds	r1, r1, r3
 8001244:	e6e4      	b.n	8001010 <__aeabi_ddiv+0x33c>
 8001246:	4a15      	ldr	r2, [pc, #84]	; (800129c <__aeabi_ddiv+0x5c8>)
 8001248:	445a      	add	r2, fp
 800124a:	2a00      	cmp	r2, #0
 800124c:	dc00      	bgt.n	8001250 <__aeabi_ddiv+0x57c>
 800124e:	e744      	b.n	80010da <__aeabi_ddiv+0x406>
 8001250:	2301      	movs	r3, #1
 8001252:	2500      	movs	r5, #0
 8001254:	4498      	add	r8, r3
 8001256:	e609      	b.n	8000e6c <__aeabi_ddiv+0x198>
 8001258:	0765      	lsls	r5, r4, #29
 800125a:	0264      	lsls	r4, r4, #9
 800125c:	0b24      	lsrs	r4, r4, #12
 800125e:	08db      	lsrs	r3, r3, #3
 8001260:	431d      	orrs	r5, r3
 8001262:	2300      	movs	r3, #0
 8001264:	e590      	b.n	8000d88 <__aeabi_ddiv+0xb4>
 8001266:	9e00      	ldr	r6, [sp, #0]
 8001268:	3d02      	subs	r5, #2
 800126a:	0072      	lsls	r2, r6, #1
 800126c:	42b2      	cmp	r2, r6
 800126e:	41bf      	sbcs	r7, r7
 8001270:	427f      	negs	r7, r7
 8001272:	193c      	adds	r4, r7, r4
 8001274:	1909      	adds	r1, r1, r4
 8001276:	9200      	str	r2, [sp, #0]
 8001278:	e7ce      	b.n	8001218 <__aeabi_ddiv+0x544>
 800127a:	2480      	movs	r4, #128	; 0x80
 800127c:	4643      	mov	r3, r8
 800127e:	0324      	lsls	r4, r4, #12
 8001280:	431c      	orrs	r4, r3
 8001282:	0324      	lsls	r4, r4, #12
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <__aeabi_ddiv+0x5cc>)
 8001286:	0b24      	lsrs	r4, r4, #12
 8001288:	e57e      	b.n	8000d88 <__aeabi_ddiv+0xb4>
 800128a:	9a00      	ldr	r2, [sp, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d3ea      	bcc.n	8001266 <__aeabi_ddiv+0x592>
 8001290:	0035      	movs	r5, r6
 8001292:	e7c4      	b.n	800121e <__aeabi_ddiv+0x54a>
 8001294:	0000043e 	.word	0x0000043e
 8001298:	0000041e 	.word	0x0000041e
 800129c:	000003ff 	.word	0x000003ff
 80012a0:	000007ff 	.word	0x000007ff

080012a4 <__eqdf2>:
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	464f      	mov	r7, r9
 80012a8:	4646      	mov	r6, r8
 80012aa:	46d6      	mov	lr, sl
 80012ac:	4694      	mov	ip, r2
 80012ae:	4691      	mov	r9, r2
 80012b0:	031a      	lsls	r2, r3, #12
 80012b2:	0b12      	lsrs	r2, r2, #12
 80012b4:	4d18      	ldr	r5, [pc, #96]	; (8001318 <__eqdf2+0x74>)
 80012b6:	b5c0      	push	{r6, r7, lr}
 80012b8:	004c      	lsls	r4, r1, #1
 80012ba:	030f      	lsls	r7, r1, #12
 80012bc:	4692      	mov	sl, r2
 80012be:	005a      	lsls	r2, r3, #1
 80012c0:	0006      	movs	r6, r0
 80012c2:	4680      	mov	r8, r0
 80012c4:	0b3f      	lsrs	r7, r7, #12
 80012c6:	2001      	movs	r0, #1
 80012c8:	0d64      	lsrs	r4, r4, #21
 80012ca:	0fc9      	lsrs	r1, r1, #31
 80012cc:	0d52      	lsrs	r2, r2, #21
 80012ce:	0fdb      	lsrs	r3, r3, #31
 80012d0:	42ac      	cmp	r4, r5
 80012d2:	d00a      	beq.n	80012ea <__eqdf2+0x46>
 80012d4:	42aa      	cmp	r2, r5
 80012d6:	d003      	beq.n	80012e0 <__eqdf2+0x3c>
 80012d8:	4294      	cmp	r4, r2
 80012da:	d101      	bne.n	80012e0 <__eqdf2+0x3c>
 80012dc:	4557      	cmp	r7, sl
 80012de:	d00d      	beq.n	80012fc <__eqdf2+0x58>
 80012e0:	bce0      	pop	{r5, r6, r7}
 80012e2:	46ba      	mov	sl, r7
 80012e4:	46b1      	mov	r9, r6
 80012e6:	46a8      	mov	r8, r5
 80012e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012ea:	003d      	movs	r5, r7
 80012ec:	4335      	orrs	r5, r6
 80012ee:	d1f7      	bne.n	80012e0 <__eqdf2+0x3c>
 80012f0:	42a2      	cmp	r2, r4
 80012f2:	d1f5      	bne.n	80012e0 <__eqdf2+0x3c>
 80012f4:	4652      	mov	r2, sl
 80012f6:	4665      	mov	r5, ip
 80012f8:	432a      	orrs	r2, r5
 80012fa:	d1f1      	bne.n	80012e0 <__eqdf2+0x3c>
 80012fc:	2001      	movs	r0, #1
 80012fe:	45c8      	cmp	r8, r9
 8001300:	d1ee      	bne.n	80012e0 <__eqdf2+0x3c>
 8001302:	4299      	cmp	r1, r3
 8001304:	d006      	beq.n	8001314 <__eqdf2+0x70>
 8001306:	2c00      	cmp	r4, #0
 8001308:	d1ea      	bne.n	80012e0 <__eqdf2+0x3c>
 800130a:	433e      	orrs	r6, r7
 800130c:	0030      	movs	r0, r6
 800130e:	1e46      	subs	r6, r0, #1
 8001310:	41b0      	sbcs	r0, r6
 8001312:	e7e5      	b.n	80012e0 <__eqdf2+0x3c>
 8001314:	2000      	movs	r0, #0
 8001316:	e7e3      	b.n	80012e0 <__eqdf2+0x3c>
 8001318:	000007ff 	.word	0x000007ff

0800131c <__gedf2>:
 800131c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131e:	464e      	mov	r6, r9
 8001320:	4645      	mov	r5, r8
 8001322:	4657      	mov	r7, sl
 8001324:	46de      	mov	lr, fp
 8001326:	0004      	movs	r4, r0
 8001328:	0018      	movs	r0, r3
 800132a:	b5e0      	push	{r5, r6, r7, lr}
 800132c:	0016      	movs	r6, r2
 800132e:	031b      	lsls	r3, r3, #12
 8001330:	0b1b      	lsrs	r3, r3, #12
 8001332:	4d32      	ldr	r5, [pc, #200]	; (80013fc <__gedf2+0xe0>)
 8001334:	030f      	lsls	r7, r1, #12
 8001336:	004a      	lsls	r2, r1, #1
 8001338:	4699      	mov	r9, r3
 800133a:	0043      	lsls	r3, r0, #1
 800133c:	46a4      	mov	ip, r4
 800133e:	46b0      	mov	r8, r6
 8001340:	0b3f      	lsrs	r7, r7, #12
 8001342:	0d52      	lsrs	r2, r2, #21
 8001344:	0fc9      	lsrs	r1, r1, #31
 8001346:	0d5b      	lsrs	r3, r3, #21
 8001348:	0fc0      	lsrs	r0, r0, #31
 800134a:	42aa      	cmp	r2, r5
 800134c:	d029      	beq.n	80013a2 <__gedf2+0x86>
 800134e:	42ab      	cmp	r3, r5
 8001350:	d018      	beq.n	8001384 <__gedf2+0x68>
 8001352:	2a00      	cmp	r2, #0
 8001354:	d12a      	bne.n	80013ac <__gedf2+0x90>
 8001356:	433c      	orrs	r4, r7
 8001358:	46a3      	mov	fp, r4
 800135a:	4265      	negs	r5, r4
 800135c:	4165      	adcs	r5, r4
 800135e:	2b00      	cmp	r3, #0
 8001360:	d102      	bne.n	8001368 <__gedf2+0x4c>
 8001362:	464c      	mov	r4, r9
 8001364:	4326      	orrs	r6, r4
 8001366:	d027      	beq.n	80013b8 <__gedf2+0x9c>
 8001368:	2d00      	cmp	r5, #0
 800136a:	d115      	bne.n	8001398 <__gedf2+0x7c>
 800136c:	4281      	cmp	r1, r0
 800136e:	d028      	beq.n	80013c2 <__gedf2+0xa6>
 8001370:	2002      	movs	r0, #2
 8001372:	3901      	subs	r1, #1
 8001374:	4008      	ands	r0, r1
 8001376:	3801      	subs	r0, #1
 8001378:	bcf0      	pop	{r4, r5, r6, r7}
 800137a:	46bb      	mov	fp, r7
 800137c:	46b2      	mov	sl, r6
 800137e:	46a9      	mov	r9, r5
 8001380:	46a0      	mov	r8, r4
 8001382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001384:	464d      	mov	r5, r9
 8001386:	432e      	orrs	r6, r5
 8001388:	d12f      	bne.n	80013ea <__gedf2+0xce>
 800138a:	2a00      	cmp	r2, #0
 800138c:	d1ee      	bne.n	800136c <__gedf2+0x50>
 800138e:	433c      	orrs	r4, r7
 8001390:	4265      	negs	r5, r4
 8001392:	4165      	adcs	r5, r4
 8001394:	2d00      	cmp	r5, #0
 8001396:	d0e9      	beq.n	800136c <__gedf2+0x50>
 8001398:	2800      	cmp	r0, #0
 800139a:	d1ed      	bne.n	8001378 <__gedf2+0x5c>
 800139c:	2001      	movs	r0, #1
 800139e:	4240      	negs	r0, r0
 80013a0:	e7ea      	b.n	8001378 <__gedf2+0x5c>
 80013a2:	003d      	movs	r5, r7
 80013a4:	4325      	orrs	r5, r4
 80013a6:	d120      	bne.n	80013ea <__gedf2+0xce>
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d0eb      	beq.n	8001384 <__gedf2+0x68>
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1dd      	bne.n	800136c <__gedf2+0x50>
 80013b0:	464c      	mov	r4, r9
 80013b2:	4326      	orrs	r6, r4
 80013b4:	d1da      	bne.n	800136c <__gedf2+0x50>
 80013b6:	e7db      	b.n	8001370 <__gedf2+0x54>
 80013b8:	465b      	mov	r3, fp
 80013ba:	2000      	movs	r0, #0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0db      	beq.n	8001378 <__gedf2+0x5c>
 80013c0:	e7d6      	b.n	8001370 <__gedf2+0x54>
 80013c2:	429a      	cmp	r2, r3
 80013c4:	dc0a      	bgt.n	80013dc <__gedf2+0xc0>
 80013c6:	dbe7      	blt.n	8001398 <__gedf2+0x7c>
 80013c8:	454f      	cmp	r7, r9
 80013ca:	d8d1      	bhi.n	8001370 <__gedf2+0x54>
 80013cc:	d010      	beq.n	80013f0 <__gedf2+0xd4>
 80013ce:	2000      	movs	r0, #0
 80013d0:	454f      	cmp	r7, r9
 80013d2:	d2d1      	bcs.n	8001378 <__gedf2+0x5c>
 80013d4:	2900      	cmp	r1, #0
 80013d6:	d0e1      	beq.n	800139c <__gedf2+0x80>
 80013d8:	0008      	movs	r0, r1
 80013da:	e7cd      	b.n	8001378 <__gedf2+0x5c>
 80013dc:	4243      	negs	r3, r0
 80013de:	4158      	adcs	r0, r3
 80013e0:	2302      	movs	r3, #2
 80013e2:	4240      	negs	r0, r0
 80013e4:	4018      	ands	r0, r3
 80013e6:	3801      	subs	r0, #1
 80013e8:	e7c6      	b.n	8001378 <__gedf2+0x5c>
 80013ea:	2002      	movs	r0, #2
 80013ec:	4240      	negs	r0, r0
 80013ee:	e7c3      	b.n	8001378 <__gedf2+0x5c>
 80013f0:	45c4      	cmp	ip, r8
 80013f2:	d8bd      	bhi.n	8001370 <__gedf2+0x54>
 80013f4:	2000      	movs	r0, #0
 80013f6:	45c4      	cmp	ip, r8
 80013f8:	d2be      	bcs.n	8001378 <__gedf2+0x5c>
 80013fa:	e7eb      	b.n	80013d4 <__gedf2+0xb8>
 80013fc:	000007ff 	.word	0x000007ff

08001400 <__ledf2>:
 8001400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001402:	464e      	mov	r6, r9
 8001404:	4645      	mov	r5, r8
 8001406:	4657      	mov	r7, sl
 8001408:	46de      	mov	lr, fp
 800140a:	0004      	movs	r4, r0
 800140c:	0018      	movs	r0, r3
 800140e:	b5e0      	push	{r5, r6, r7, lr}
 8001410:	0016      	movs	r6, r2
 8001412:	031b      	lsls	r3, r3, #12
 8001414:	0b1b      	lsrs	r3, r3, #12
 8001416:	4d31      	ldr	r5, [pc, #196]	; (80014dc <__ledf2+0xdc>)
 8001418:	030f      	lsls	r7, r1, #12
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	4699      	mov	r9, r3
 800141e:	0043      	lsls	r3, r0, #1
 8001420:	46a4      	mov	ip, r4
 8001422:	46b0      	mov	r8, r6
 8001424:	0b3f      	lsrs	r7, r7, #12
 8001426:	0d52      	lsrs	r2, r2, #21
 8001428:	0fc9      	lsrs	r1, r1, #31
 800142a:	0d5b      	lsrs	r3, r3, #21
 800142c:	0fc0      	lsrs	r0, r0, #31
 800142e:	42aa      	cmp	r2, r5
 8001430:	d011      	beq.n	8001456 <__ledf2+0x56>
 8001432:	42ab      	cmp	r3, r5
 8001434:	d014      	beq.n	8001460 <__ledf2+0x60>
 8001436:	2a00      	cmp	r2, #0
 8001438:	d12f      	bne.n	800149a <__ledf2+0x9a>
 800143a:	433c      	orrs	r4, r7
 800143c:	46a3      	mov	fp, r4
 800143e:	4265      	negs	r5, r4
 8001440:	4165      	adcs	r5, r4
 8001442:	2b00      	cmp	r3, #0
 8001444:	d114      	bne.n	8001470 <__ledf2+0x70>
 8001446:	464c      	mov	r4, r9
 8001448:	4326      	orrs	r6, r4
 800144a:	d111      	bne.n	8001470 <__ledf2+0x70>
 800144c:	465b      	mov	r3, fp
 800144e:	2000      	movs	r0, #0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d017      	beq.n	8001484 <__ledf2+0x84>
 8001454:	e010      	b.n	8001478 <__ledf2+0x78>
 8001456:	003d      	movs	r5, r7
 8001458:	4325      	orrs	r5, r4
 800145a:	d112      	bne.n	8001482 <__ledf2+0x82>
 800145c:	4293      	cmp	r3, r2
 800145e:	d11c      	bne.n	800149a <__ledf2+0x9a>
 8001460:	464d      	mov	r5, r9
 8001462:	432e      	orrs	r6, r5
 8001464:	d10d      	bne.n	8001482 <__ledf2+0x82>
 8001466:	2a00      	cmp	r2, #0
 8001468:	d104      	bne.n	8001474 <__ledf2+0x74>
 800146a:	433c      	orrs	r4, r7
 800146c:	4265      	negs	r5, r4
 800146e:	4165      	adcs	r5, r4
 8001470:	2d00      	cmp	r5, #0
 8001472:	d10d      	bne.n	8001490 <__ledf2+0x90>
 8001474:	4281      	cmp	r1, r0
 8001476:	d016      	beq.n	80014a6 <__ledf2+0xa6>
 8001478:	2002      	movs	r0, #2
 800147a:	3901      	subs	r1, #1
 800147c:	4008      	ands	r0, r1
 800147e:	3801      	subs	r0, #1
 8001480:	e000      	b.n	8001484 <__ledf2+0x84>
 8001482:	2002      	movs	r0, #2
 8001484:	bcf0      	pop	{r4, r5, r6, r7}
 8001486:	46bb      	mov	fp, r7
 8001488:	46b2      	mov	sl, r6
 800148a:	46a9      	mov	r9, r5
 800148c:	46a0      	mov	r8, r4
 800148e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001490:	2800      	cmp	r0, #0
 8001492:	d1f7      	bne.n	8001484 <__ledf2+0x84>
 8001494:	2001      	movs	r0, #1
 8001496:	4240      	negs	r0, r0
 8001498:	e7f4      	b.n	8001484 <__ledf2+0x84>
 800149a:	2b00      	cmp	r3, #0
 800149c:	d1ea      	bne.n	8001474 <__ledf2+0x74>
 800149e:	464c      	mov	r4, r9
 80014a0:	4326      	orrs	r6, r4
 80014a2:	d1e7      	bne.n	8001474 <__ledf2+0x74>
 80014a4:	e7e8      	b.n	8001478 <__ledf2+0x78>
 80014a6:	429a      	cmp	r2, r3
 80014a8:	dd06      	ble.n	80014b8 <__ledf2+0xb8>
 80014aa:	4243      	negs	r3, r0
 80014ac:	4158      	adcs	r0, r3
 80014ae:	2302      	movs	r3, #2
 80014b0:	4240      	negs	r0, r0
 80014b2:	4018      	ands	r0, r3
 80014b4:	3801      	subs	r0, #1
 80014b6:	e7e5      	b.n	8001484 <__ledf2+0x84>
 80014b8:	429a      	cmp	r2, r3
 80014ba:	dbe9      	blt.n	8001490 <__ledf2+0x90>
 80014bc:	454f      	cmp	r7, r9
 80014be:	d8db      	bhi.n	8001478 <__ledf2+0x78>
 80014c0:	d006      	beq.n	80014d0 <__ledf2+0xd0>
 80014c2:	2000      	movs	r0, #0
 80014c4:	454f      	cmp	r7, r9
 80014c6:	d2dd      	bcs.n	8001484 <__ledf2+0x84>
 80014c8:	2900      	cmp	r1, #0
 80014ca:	d0e3      	beq.n	8001494 <__ledf2+0x94>
 80014cc:	0008      	movs	r0, r1
 80014ce:	e7d9      	b.n	8001484 <__ledf2+0x84>
 80014d0:	45c4      	cmp	ip, r8
 80014d2:	d8d1      	bhi.n	8001478 <__ledf2+0x78>
 80014d4:	2000      	movs	r0, #0
 80014d6:	45c4      	cmp	ip, r8
 80014d8:	d2d4      	bcs.n	8001484 <__ledf2+0x84>
 80014da:	e7f5      	b.n	80014c8 <__ledf2+0xc8>
 80014dc:	000007ff 	.word	0x000007ff

080014e0 <__aeabi_dmul>:
 80014e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014e2:	4657      	mov	r7, sl
 80014e4:	464e      	mov	r6, r9
 80014e6:	4645      	mov	r5, r8
 80014e8:	46de      	mov	lr, fp
 80014ea:	b5e0      	push	{r5, r6, r7, lr}
 80014ec:	4698      	mov	r8, r3
 80014ee:	030c      	lsls	r4, r1, #12
 80014f0:	004b      	lsls	r3, r1, #1
 80014f2:	0006      	movs	r6, r0
 80014f4:	4692      	mov	sl, r2
 80014f6:	b087      	sub	sp, #28
 80014f8:	0b24      	lsrs	r4, r4, #12
 80014fa:	0d5b      	lsrs	r3, r3, #21
 80014fc:	0fcf      	lsrs	r7, r1, #31
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d06c      	beq.n	80015dc <__aeabi_dmul+0xfc>
 8001502:	4add      	ldr	r2, [pc, #884]	; (8001878 <__aeabi_dmul+0x398>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d100      	bne.n	800150a <__aeabi_dmul+0x2a>
 8001508:	e086      	b.n	8001618 <__aeabi_dmul+0x138>
 800150a:	0f42      	lsrs	r2, r0, #29
 800150c:	00e4      	lsls	r4, r4, #3
 800150e:	4314      	orrs	r4, r2
 8001510:	2280      	movs	r2, #128	; 0x80
 8001512:	0412      	lsls	r2, r2, #16
 8001514:	4314      	orrs	r4, r2
 8001516:	4ad9      	ldr	r2, [pc, #868]	; (800187c <__aeabi_dmul+0x39c>)
 8001518:	00c5      	lsls	r5, r0, #3
 800151a:	4694      	mov	ip, r2
 800151c:	4463      	add	r3, ip
 800151e:	9300      	str	r3, [sp, #0]
 8001520:	2300      	movs	r3, #0
 8001522:	4699      	mov	r9, r3
 8001524:	469b      	mov	fp, r3
 8001526:	4643      	mov	r3, r8
 8001528:	4642      	mov	r2, r8
 800152a:	031e      	lsls	r6, r3, #12
 800152c:	0fd2      	lsrs	r2, r2, #31
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	4650      	mov	r0, sl
 8001532:	4690      	mov	r8, r2
 8001534:	0b36      	lsrs	r6, r6, #12
 8001536:	0d5b      	lsrs	r3, r3, #21
 8001538:	d100      	bne.n	800153c <__aeabi_dmul+0x5c>
 800153a:	e078      	b.n	800162e <__aeabi_dmul+0x14e>
 800153c:	4ace      	ldr	r2, [pc, #824]	; (8001878 <__aeabi_dmul+0x398>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d01d      	beq.n	800157e <__aeabi_dmul+0x9e>
 8001542:	49ce      	ldr	r1, [pc, #824]	; (800187c <__aeabi_dmul+0x39c>)
 8001544:	0f42      	lsrs	r2, r0, #29
 8001546:	468c      	mov	ip, r1
 8001548:	9900      	ldr	r1, [sp, #0]
 800154a:	4463      	add	r3, ip
 800154c:	00f6      	lsls	r6, r6, #3
 800154e:	468c      	mov	ip, r1
 8001550:	4316      	orrs	r6, r2
 8001552:	2280      	movs	r2, #128	; 0x80
 8001554:	449c      	add	ip, r3
 8001556:	0412      	lsls	r2, r2, #16
 8001558:	4663      	mov	r3, ip
 800155a:	4316      	orrs	r6, r2
 800155c:	00c2      	lsls	r2, r0, #3
 800155e:	2000      	movs	r0, #0
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	9900      	ldr	r1, [sp, #0]
 8001564:	4643      	mov	r3, r8
 8001566:	3101      	adds	r1, #1
 8001568:	468c      	mov	ip, r1
 800156a:	4649      	mov	r1, r9
 800156c:	407b      	eors	r3, r7
 800156e:	9301      	str	r3, [sp, #4]
 8001570:	290f      	cmp	r1, #15
 8001572:	d900      	bls.n	8001576 <__aeabi_dmul+0x96>
 8001574:	e07e      	b.n	8001674 <__aeabi_dmul+0x194>
 8001576:	4bc2      	ldr	r3, [pc, #776]	; (8001880 <__aeabi_dmul+0x3a0>)
 8001578:	0089      	lsls	r1, r1, #2
 800157a:	5859      	ldr	r1, [r3, r1]
 800157c:	468f      	mov	pc, r1
 800157e:	4652      	mov	r2, sl
 8001580:	9b00      	ldr	r3, [sp, #0]
 8001582:	4332      	orrs	r2, r6
 8001584:	d000      	beq.n	8001588 <__aeabi_dmul+0xa8>
 8001586:	e156      	b.n	8001836 <__aeabi_dmul+0x356>
 8001588:	49bb      	ldr	r1, [pc, #748]	; (8001878 <__aeabi_dmul+0x398>)
 800158a:	2600      	movs	r6, #0
 800158c:	468c      	mov	ip, r1
 800158e:	4463      	add	r3, ip
 8001590:	4649      	mov	r1, r9
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	2302      	movs	r3, #2
 8001596:	4319      	orrs	r1, r3
 8001598:	4689      	mov	r9, r1
 800159a:	2002      	movs	r0, #2
 800159c:	e7e1      	b.n	8001562 <__aeabi_dmul+0x82>
 800159e:	4643      	mov	r3, r8
 80015a0:	9301      	str	r3, [sp, #4]
 80015a2:	0034      	movs	r4, r6
 80015a4:	0015      	movs	r5, r2
 80015a6:	4683      	mov	fp, r0
 80015a8:	465b      	mov	r3, fp
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d05e      	beq.n	800166c <__aeabi_dmul+0x18c>
 80015ae:	2b03      	cmp	r3, #3
 80015b0:	d100      	bne.n	80015b4 <__aeabi_dmul+0xd4>
 80015b2:	e1f3      	b.n	800199c <__aeabi_dmul+0x4bc>
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d000      	beq.n	80015ba <__aeabi_dmul+0xda>
 80015b8:	e118      	b.n	80017ec <__aeabi_dmul+0x30c>
 80015ba:	2200      	movs	r2, #0
 80015bc:	2400      	movs	r4, #0
 80015be:	2500      	movs	r5, #0
 80015c0:	9b01      	ldr	r3, [sp, #4]
 80015c2:	0512      	lsls	r2, r2, #20
 80015c4:	4322      	orrs	r2, r4
 80015c6:	07db      	lsls	r3, r3, #31
 80015c8:	431a      	orrs	r2, r3
 80015ca:	0028      	movs	r0, r5
 80015cc:	0011      	movs	r1, r2
 80015ce:	b007      	add	sp, #28
 80015d0:	bcf0      	pop	{r4, r5, r6, r7}
 80015d2:	46bb      	mov	fp, r7
 80015d4:	46b2      	mov	sl, r6
 80015d6:	46a9      	mov	r9, r5
 80015d8:	46a0      	mov	r8, r4
 80015da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015dc:	0025      	movs	r5, r4
 80015de:	4305      	orrs	r5, r0
 80015e0:	d100      	bne.n	80015e4 <__aeabi_dmul+0x104>
 80015e2:	e141      	b.n	8001868 <__aeabi_dmul+0x388>
 80015e4:	2c00      	cmp	r4, #0
 80015e6:	d100      	bne.n	80015ea <__aeabi_dmul+0x10a>
 80015e8:	e1ad      	b.n	8001946 <__aeabi_dmul+0x466>
 80015ea:	0020      	movs	r0, r4
 80015ec:	f000 fef0 	bl	80023d0 <__clzsi2>
 80015f0:	0001      	movs	r1, r0
 80015f2:	0002      	movs	r2, r0
 80015f4:	390b      	subs	r1, #11
 80015f6:	231d      	movs	r3, #29
 80015f8:	0010      	movs	r0, r2
 80015fa:	1a5b      	subs	r3, r3, r1
 80015fc:	0031      	movs	r1, r6
 80015fe:	0035      	movs	r5, r6
 8001600:	3808      	subs	r0, #8
 8001602:	4084      	lsls	r4, r0
 8001604:	40d9      	lsrs	r1, r3
 8001606:	4085      	lsls	r5, r0
 8001608:	430c      	orrs	r4, r1
 800160a:	489e      	ldr	r0, [pc, #632]	; (8001884 <__aeabi_dmul+0x3a4>)
 800160c:	1a83      	subs	r3, r0, r2
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	2300      	movs	r3, #0
 8001612:	4699      	mov	r9, r3
 8001614:	469b      	mov	fp, r3
 8001616:	e786      	b.n	8001526 <__aeabi_dmul+0x46>
 8001618:	0005      	movs	r5, r0
 800161a:	4325      	orrs	r5, r4
 800161c:	d000      	beq.n	8001620 <__aeabi_dmul+0x140>
 800161e:	e11c      	b.n	800185a <__aeabi_dmul+0x37a>
 8001620:	2208      	movs	r2, #8
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2302      	movs	r3, #2
 8001626:	2400      	movs	r4, #0
 8001628:	4691      	mov	r9, r2
 800162a:	469b      	mov	fp, r3
 800162c:	e77b      	b.n	8001526 <__aeabi_dmul+0x46>
 800162e:	4652      	mov	r2, sl
 8001630:	4332      	orrs	r2, r6
 8001632:	d100      	bne.n	8001636 <__aeabi_dmul+0x156>
 8001634:	e10a      	b.n	800184c <__aeabi_dmul+0x36c>
 8001636:	2e00      	cmp	r6, #0
 8001638:	d100      	bne.n	800163c <__aeabi_dmul+0x15c>
 800163a:	e176      	b.n	800192a <__aeabi_dmul+0x44a>
 800163c:	0030      	movs	r0, r6
 800163e:	f000 fec7 	bl	80023d0 <__clzsi2>
 8001642:	0002      	movs	r2, r0
 8001644:	3a0b      	subs	r2, #11
 8001646:	231d      	movs	r3, #29
 8001648:	0001      	movs	r1, r0
 800164a:	1a9b      	subs	r3, r3, r2
 800164c:	4652      	mov	r2, sl
 800164e:	3908      	subs	r1, #8
 8001650:	40da      	lsrs	r2, r3
 8001652:	408e      	lsls	r6, r1
 8001654:	4316      	orrs	r6, r2
 8001656:	4652      	mov	r2, sl
 8001658:	408a      	lsls	r2, r1
 800165a:	9b00      	ldr	r3, [sp, #0]
 800165c:	4989      	ldr	r1, [pc, #548]	; (8001884 <__aeabi_dmul+0x3a4>)
 800165e:	1a18      	subs	r0, r3, r0
 8001660:	0003      	movs	r3, r0
 8001662:	468c      	mov	ip, r1
 8001664:	4463      	add	r3, ip
 8001666:	2000      	movs	r0, #0
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	e77a      	b.n	8001562 <__aeabi_dmul+0x82>
 800166c:	2400      	movs	r4, #0
 800166e:	2500      	movs	r5, #0
 8001670:	4a81      	ldr	r2, [pc, #516]	; (8001878 <__aeabi_dmul+0x398>)
 8001672:	e7a5      	b.n	80015c0 <__aeabi_dmul+0xe0>
 8001674:	0c2f      	lsrs	r7, r5, #16
 8001676:	042d      	lsls	r5, r5, #16
 8001678:	0c2d      	lsrs	r5, r5, #16
 800167a:	002b      	movs	r3, r5
 800167c:	0c11      	lsrs	r1, r2, #16
 800167e:	0412      	lsls	r2, r2, #16
 8001680:	0c12      	lsrs	r2, r2, #16
 8001682:	4353      	muls	r3, r2
 8001684:	4698      	mov	r8, r3
 8001686:	0013      	movs	r3, r2
 8001688:	0028      	movs	r0, r5
 800168a:	437b      	muls	r3, r7
 800168c:	4699      	mov	r9, r3
 800168e:	4348      	muls	r0, r1
 8001690:	4448      	add	r0, r9
 8001692:	4683      	mov	fp, r0
 8001694:	4640      	mov	r0, r8
 8001696:	000b      	movs	r3, r1
 8001698:	0c00      	lsrs	r0, r0, #16
 800169a:	4682      	mov	sl, r0
 800169c:	4658      	mov	r0, fp
 800169e:	437b      	muls	r3, r7
 80016a0:	4450      	add	r0, sl
 80016a2:	9302      	str	r3, [sp, #8]
 80016a4:	4581      	cmp	r9, r0
 80016a6:	d906      	bls.n	80016b6 <__aeabi_dmul+0x1d6>
 80016a8:	469a      	mov	sl, r3
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	025b      	lsls	r3, r3, #9
 80016ae:	4699      	mov	r9, r3
 80016b0:	44ca      	add	sl, r9
 80016b2:	4653      	mov	r3, sl
 80016b4:	9302      	str	r3, [sp, #8]
 80016b6:	0c03      	lsrs	r3, r0, #16
 80016b8:	469b      	mov	fp, r3
 80016ba:	4643      	mov	r3, r8
 80016bc:	041b      	lsls	r3, r3, #16
 80016be:	0400      	lsls	r0, r0, #16
 80016c0:	0c1b      	lsrs	r3, r3, #16
 80016c2:	4698      	mov	r8, r3
 80016c4:	0003      	movs	r3, r0
 80016c6:	4443      	add	r3, r8
 80016c8:	9304      	str	r3, [sp, #16]
 80016ca:	0c33      	lsrs	r3, r6, #16
 80016cc:	4699      	mov	r9, r3
 80016ce:	002b      	movs	r3, r5
 80016d0:	0436      	lsls	r6, r6, #16
 80016d2:	0c36      	lsrs	r6, r6, #16
 80016d4:	4373      	muls	r3, r6
 80016d6:	4698      	mov	r8, r3
 80016d8:	0033      	movs	r3, r6
 80016da:	437b      	muls	r3, r7
 80016dc:	469a      	mov	sl, r3
 80016de:	464b      	mov	r3, r9
 80016e0:	435d      	muls	r5, r3
 80016e2:	435f      	muls	r7, r3
 80016e4:	4643      	mov	r3, r8
 80016e6:	4455      	add	r5, sl
 80016e8:	0c18      	lsrs	r0, r3, #16
 80016ea:	1940      	adds	r0, r0, r5
 80016ec:	4582      	cmp	sl, r0
 80016ee:	d903      	bls.n	80016f8 <__aeabi_dmul+0x218>
 80016f0:	2380      	movs	r3, #128	; 0x80
 80016f2:	025b      	lsls	r3, r3, #9
 80016f4:	469a      	mov	sl, r3
 80016f6:	4457      	add	r7, sl
 80016f8:	0c05      	lsrs	r5, r0, #16
 80016fa:	19eb      	adds	r3, r5, r7
 80016fc:	9305      	str	r3, [sp, #20]
 80016fe:	4643      	mov	r3, r8
 8001700:	041d      	lsls	r5, r3, #16
 8001702:	0c2d      	lsrs	r5, r5, #16
 8001704:	0400      	lsls	r0, r0, #16
 8001706:	1940      	adds	r0, r0, r5
 8001708:	0c25      	lsrs	r5, r4, #16
 800170a:	0424      	lsls	r4, r4, #16
 800170c:	0c24      	lsrs	r4, r4, #16
 800170e:	0027      	movs	r7, r4
 8001710:	4357      	muls	r7, r2
 8001712:	436a      	muls	r2, r5
 8001714:	4690      	mov	r8, r2
 8001716:	002a      	movs	r2, r5
 8001718:	0c3b      	lsrs	r3, r7, #16
 800171a:	469a      	mov	sl, r3
 800171c:	434a      	muls	r2, r1
 800171e:	4361      	muls	r1, r4
 8001720:	4441      	add	r1, r8
 8001722:	4451      	add	r1, sl
 8001724:	4483      	add	fp, r0
 8001726:	4588      	cmp	r8, r1
 8001728:	d903      	bls.n	8001732 <__aeabi_dmul+0x252>
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	025b      	lsls	r3, r3, #9
 800172e:	4698      	mov	r8, r3
 8001730:	4442      	add	r2, r8
 8001732:	043f      	lsls	r7, r7, #16
 8001734:	0c0b      	lsrs	r3, r1, #16
 8001736:	0c3f      	lsrs	r7, r7, #16
 8001738:	0409      	lsls	r1, r1, #16
 800173a:	19c9      	adds	r1, r1, r7
 800173c:	0027      	movs	r7, r4
 800173e:	4698      	mov	r8, r3
 8001740:	464b      	mov	r3, r9
 8001742:	4377      	muls	r7, r6
 8001744:	435c      	muls	r4, r3
 8001746:	436e      	muls	r6, r5
 8001748:	435d      	muls	r5, r3
 800174a:	0c3b      	lsrs	r3, r7, #16
 800174c:	4699      	mov	r9, r3
 800174e:	19a4      	adds	r4, r4, r6
 8001750:	444c      	add	r4, r9
 8001752:	4442      	add	r2, r8
 8001754:	9503      	str	r5, [sp, #12]
 8001756:	42a6      	cmp	r6, r4
 8001758:	d904      	bls.n	8001764 <__aeabi_dmul+0x284>
 800175a:	2380      	movs	r3, #128	; 0x80
 800175c:	025b      	lsls	r3, r3, #9
 800175e:	4698      	mov	r8, r3
 8001760:	4445      	add	r5, r8
 8001762:	9503      	str	r5, [sp, #12]
 8001764:	9b02      	ldr	r3, [sp, #8]
 8001766:	043f      	lsls	r7, r7, #16
 8001768:	445b      	add	r3, fp
 800176a:	001e      	movs	r6, r3
 800176c:	4283      	cmp	r3, r0
 800176e:	4180      	sbcs	r0, r0
 8001770:	0423      	lsls	r3, r4, #16
 8001772:	4698      	mov	r8, r3
 8001774:	9b05      	ldr	r3, [sp, #20]
 8001776:	0c3f      	lsrs	r7, r7, #16
 8001778:	4447      	add	r7, r8
 800177a:	4698      	mov	r8, r3
 800177c:	1876      	adds	r6, r6, r1
 800177e:	428e      	cmp	r6, r1
 8001780:	4189      	sbcs	r1, r1
 8001782:	4447      	add	r7, r8
 8001784:	4240      	negs	r0, r0
 8001786:	183d      	adds	r5, r7, r0
 8001788:	46a8      	mov	r8, r5
 800178a:	4693      	mov	fp, r2
 800178c:	4249      	negs	r1, r1
 800178e:	468a      	mov	sl, r1
 8001790:	44c3      	add	fp, r8
 8001792:	429f      	cmp	r7, r3
 8001794:	41bf      	sbcs	r7, r7
 8001796:	4580      	cmp	r8, r0
 8001798:	4180      	sbcs	r0, r0
 800179a:	9b03      	ldr	r3, [sp, #12]
 800179c:	44da      	add	sl, fp
 800179e:	4698      	mov	r8, r3
 80017a0:	4653      	mov	r3, sl
 80017a2:	4240      	negs	r0, r0
 80017a4:	427f      	negs	r7, r7
 80017a6:	4307      	orrs	r7, r0
 80017a8:	0c24      	lsrs	r4, r4, #16
 80017aa:	4593      	cmp	fp, r2
 80017ac:	4192      	sbcs	r2, r2
 80017ae:	458a      	cmp	sl, r1
 80017b0:	4189      	sbcs	r1, r1
 80017b2:	193f      	adds	r7, r7, r4
 80017b4:	0ddc      	lsrs	r4, r3, #23
 80017b6:	9b04      	ldr	r3, [sp, #16]
 80017b8:	0275      	lsls	r5, r6, #9
 80017ba:	431d      	orrs	r5, r3
 80017bc:	1e68      	subs	r0, r5, #1
 80017be:	4185      	sbcs	r5, r0
 80017c0:	4653      	mov	r3, sl
 80017c2:	4252      	negs	r2, r2
 80017c4:	4249      	negs	r1, r1
 80017c6:	430a      	orrs	r2, r1
 80017c8:	18bf      	adds	r7, r7, r2
 80017ca:	4447      	add	r7, r8
 80017cc:	0df6      	lsrs	r6, r6, #23
 80017ce:	027f      	lsls	r7, r7, #9
 80017d0:	4335      	orrs	r5, r6
 80017d2:	025a      	lsls	r2, r3, #9
 80017d4:	433c      	orrs	r4, r7
 80017d6:	4315      	orrs	r5, r2
 80017d8:	01fb      	lsls	r3, r7, #7
 80017da:	d400      	bmi.n	80017de <__aeabi_dmul+0x2fe>
 80017dc:	e0c1      	b.n	8001962 <__aeabi_dmul+0x482>
 80017de:	2101      	movs	r1, #1
 80017e0:	086a      	lsrs	r2, r5, #1
 80017e2:	400d      	ands	r5, r1
 80017e4:	4315      	orrs	r5, r2
 80017e6:	07e2      	lsls	r2, r4, #31
 80017e8:	4315      	orrs	r5, r2
 80017ea:	0864      	lsrs	r4, r4, #1
 80017ec:	4926      	ldr	r1, [pc, #152]	; (8001888 <__aeabi_dmul+0x3a8>)
 80017ee:	4461      	add	r1, ip
 80017f0:	2900      	cmp	r1, #0
 80017f2:	dd56      	ble.n	80018a2 <__aeabi_dmul+0x3c2>
 80017f4:	076b      	lsls	r3, r5, #29
 80017f6:	d009      	beq.n	800180c <__aeabi_dmul+0x32c>
 80017f8:	220f      	movs	r2, #15
 80017fa:	402a      	ands	r2, r5
 80017fc:	2a04      	cmp	r2, #4
 80017fe:	d005      	beq.n	800180c <__aeabi_dmul+0x32c>
 8001800:	1d2a      	adds	r2, r5, #4
 8001802:	42aa      	cmp	r2, r5
 8001804:	41ad      	sbcs	r5, r5
 8001806:	426d      	negs	r5, r5
 8001808:	1964      	adds	r4, r4, r5
 800180a:	0015      	movs	r5, r2
 800180c:	01e3      	lsls	r3, r4, #7
 800180e:	d504      	bpl.n	800181a <__aeabi_dmul+0x33a>
 8001810:	2180      	movs	r1, #128	; 0x80
 8001812:	4a1e      	ldr	r2, [pc, #120]	; (800188c <__aeabi_dmul+0x3ac>)
 8001814:	00c9      	lsls	r1, r1, #3
 8001816:	4014      	ands	r4, r2
 8001818:	4461      	add	r1, ip
 800181a:	4a1d      	ldr	r2, [pc, #116]	; (8001890 <__aeabi_dmul+0x3b0>)
 800181c:	4291      	cmp	r1, r2
 800181e:	dd00      	ble.n	8001822 <__aeabi_dmul+0x342>
 8001820:	e724      	b.n	800166c <__aeabi_dmul+0x18c>
 8001822:	0762      	lsls	r2, r4, #29
 8001824:	08ed      	lsrs	r5, r5, #3
 8001826:	0264      	lsls	r4, r4, #9
 8001828:	0549      	lsls	r1, r1, #21
 800182a:	4315      	orrs	r5, r2
 800182c:	0b24      	lsrs	r4, r4, #12
 800182e:	0d4a      	lsrs	r2, r1, #21
 8001830:	e6c6      	b.n	80015c0 <__aeabi_dmul+0xe0>
 8001832:	9701      	str	r7, [sp, #4]
 8001834:	e6b8      	b.n	80015a8 <__aeabi_dmul+0xc8>
 8001836:	4a10      	ldr	r2, [pc, #64]	; (8001878 <__aeabi_dmul+0x398>)
 8001838:	2003      	movs	r0, #3
 800183a:	4694      	mov	ip, r2
 800183c:	4463      	add	r3, ip
 800183e:	464a      	mov	r2, r9
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2303      	movs	r3, #3
 8001844:	431a      	orrs	r2, r3
 8001846:	4691      	mov	r9, r2
 8001848:	4652      	mov	r2, sl
 800184a:	e68a      	b.n	8001562 <__aeabi_dmul+0x82>
 800184c:	4649      	mov	r1, r9
 800184e:	2301      	movs	r3, #1
 8001850:	4319      	orrs	r1, r3
 8001852:	4689      	mov	r9, r1
 8001854:	2600      	movs	r6, #0
 8001856:	2001      	movs	r0, #1
 8001858:	e683      	b.n	8001562 <__aeabi_dmul+0x82>
 800185a:	220c      	movs	r2, #12
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	2303      	movs	r3, #3
 8001860:	0005      	movs	r5, r0
 8001862:	4691      	mov	r9, r2
 8001864:	469b      	mov	fp, r3
 8001866:	e65e      	b.n	8001526 <__aeabi_dmul+0x46>
 8001868:	2304      	movs	r3, #4
 800186a:	4699      	mov	r9, r3
 800186c:	2300      	movs	r3, #0
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	3301      	adds	r3, #1
 8001872:	2400      	movs	r4, #0
 8001874:	469b      	mov	fp, r3
 8001876:	e656      	b.n	8001526 <__aeabi_dmul+0x46>
 8001878:	000007ff 	.word	0x000007ff
 800187c:	fffffc01 	.word	0xfffffc01
 8001880:	08009c0c 	.word	0x08009c0c
 8001884:	fffffc0d 	.word	0xfffffc0d
 8001888:	000003ff 	.word	0x000003ff
 800188c:	feffffff 	.word	0xfeffffff
 8001890:	000007fe 	.word	0x000007fe
 8001894:	2300      	movs	r3, #0
 8001896:	2480      	movs	r4, #128	; 0x80
 8001898:	2500      	movs	r5, #0
 800189a:	4a44      	ldr	r2, [pc, #272]	; (80019ac <__aeabi_dmul+0x4cc>)
 800189c:	9301      	str	r3, [sp, #4]
 800189e:	0324      	lsls	r4, r4, #12
 80018a0:	e68e      	b.n	80015c0 <__aeabi_dmul+0xe0>
 80018a2:	2001      	movs	r0, #1
 80018a4:	1a40      	subs	r0, r0, r1
 80018a6:	2838      	cmp	r0, #56	; 0x38
 80018a8:	dd00      	ble.n	80018ac <__aeabi_dmul+0x3cc>
 80018aa:	e686      	b.n	80015ba <__aeabi_dmul+0xda>
 80018ac:	281f      	cmp	r0, #31
 80018ae:	dd5b      	ble.n	8001968 <__aeabi_dmul+0x488>
 80018b0:	221f      	movs	r2, #31
 80018b2:	0023      	movs	r3, r4
 80018b4:	4252      	negs	r2, r2
 80018b6:	1a51      	subs	r1, r2, r1
 80018b8:	40cb      	lsrs	r3, r1
 80018ba:	0019      	movs	r1, r3
 80018bc:	2820      	cmp	r0, #32
 80018be:	d003      	beq.n	80018c8 <__aeabi_dmul+0x3e8>
 80018c0:	4a3b      	ldr	r2, [pc, #236]	; (80019b0 <__aeabi_dmul+0x4d0>)
 80018c2:	4462      	add	r2, ip
 80018c4:	4094      	lsls	r4, r2
 80018c6:	4325      	orrs	r5, r4
 80018c8:	1e6a      	subs	r2, r5, #1
 80018ca:	4195      	sbcs	r5, r2
 80018cc:	002a      	movs	r2, r5
 80018ce:	430a      	orrs	r2, r1
 80018d0:	2107      	movs	r1, #7
 80018d2:	000d      	movs	r5, r1
 80018d4:	2400      	movs	r4, #0
 80018d6:	4015      	ands	r5, r2
 80018d8:	4211      	tst	r1, r2
 80018da:	d05b      	beq.n	8001994 <__aeabi_dmul+0x4b4>
 80018dc:	210f      	movs	r1, #15
 80018de:	2400      	movs	r4, #0
 80018e0:	4011      	ands	r1, r2
 80018e2:	2904      	cmp	r1, #4
 80018e4:	d053      	beq.n	800198e <__aeabi_dmul+0x4ae>
 80018e6:	1d11      	adds	r1, r2, #4
 80018e8:	4291      	cmp	r1, r2
 80018ea:	4192      	sbcs	r2, r2
 80018ec:	4252      	negs	r2, r2
 80018ee:	18a4      	adds	r4, r4, r2
 80018f0:	000a      	movs	r2, r1
 80018f2:	0223      	lsls	r3, r4, #8
 80018f4:	d54b      	bpl.n	800198e <__aeabi_dmul+0x4ae>
 80018f6:	2201      	movs	r2, #1
 80018f8:	2400      	movs	r4, #0
 80018fa:	2500      	movs	r5, #0
 80018fc:	e660      	b.n	80015c0 <__aeabi_dmul+0xe0>
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	031b      	lsls	r3, r3, #12
 8001902:	421c      	tst	r4, r3
 8001904:	d009      	beq.n	800191a <__aeabi_dmul+0x43a>
 8001906:	421e      	tst	r6, r3
 8001908:	d107      	bne.n	800191a <__aeabi_dmul+0x43a>
 800190a:	4333      	orrs	r3, r6
 800190c:	031c      	lsls	r4, r3, #12
 800190e:	4643      	mov	r3, r8
 8001910:	0015      	movs	r5, r2
 8001912:	0b24      	lsrs	r4, r4, #12
 8001914:	4a25      	ldr	r2, [pc, #148]	; (80019ac <__aeabi_dmul+0x4cc>)
 8001916:	9301      	str	r3, [sp, #4]
 8001918:	e652      	b.n	80015c0 <__aeabi_dmul+0xe0>
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	0312      	lsls	r2, r2, #12
 800191e:	4314      	orrs	r4, r2
 8001920:	0324      	lsls	r4, r4, #12
 8001922:	4a22      	ldr	r2, [pc, #136]	; (80019ac <__aeabi_dmul+0x4cc>)
 8001924:	0b24      	lsrs	r4, r4, #12
 8001926:	9701      	str	r7, [sp, #4]
 8001928:	e64a      	b.n	80015c0 <__aeabi_dmul+0xe0>
 800192a:	f000 fd51 	bl	80023d0 <__clzsi2>
 800192e:	0003      	movs	r3, r0
 8001930:	001a      	movs	r2, r3
 8001932:	3215      	adds	r2, #21
 8001934:	3020      	adds	r0, #32
 8001936:	2a1c      	cmp	r2, #28
 8001938:	dc00      	bgt.n	800193c <__aeabi_dmul+0x45c>
 800193a:	e684      	b.n	8001646 <__aeabi_dmul+0x166>
 800193c:	4656      	mov	r6, sl
 800193e:	3b08      	subs	r3, #8
 8001940:	2200      	movs	r2, #0
 8001942:	409e      	lsls	r6, r3
 8001944:	e689      	b.n	800165a <__aeabi_dmul+0x17a>
 8001946:	f000 fd43 	bl	80023d0 <__clzsi2>
 800194a:	0001      	movs	r1, r0
 800194c:	0002      	movs	r2, r0
 800194e:	3115      	adds	r1, #21
 8001950:	3220      	adds	r2, #32
 8001952:	291c      	cmp	r1, #28
 8001954:	dc00      	bgt.n	8001958 <__aeabi_dmul+0x478>
 8001956:	e64e      	b.n	80015f6 <__aeabi_dmul+0x116>
 8001958:	0034      	movs	r4, r6
 800195a:	3808      	subs	r0, #8
 800195c:	2500      	movs	r5, #0
 800195e:	4084      	lsls	r4, r0
 8001960:	e653      	b.n	800160a <__aeabi_dmul+0x12a>
 8001962:	9b00      	ldr	r3, [sp, #0]
 8001964:	469c      	mov	ip, r3
 8001966:	e741      	b.n	80017ec <__aeabi_dmul+0x30c>
 8001968:	4912      	ldr	r1, [pc, #72]	; (80019b4 <__aeabi_dmul+0x4d4>)
 800196a:	0022      	movs	r2, r4
 800196c:	4461      	add	r1, ip
 800196e:	002e      	movs	r6, r5
 8001970:	408d      	lsls	r5, r1
 8001972:	408a      	lsls	r2, r1
 8001974:	40c6      	lsrs	r6, r0
 8001976:	1e69      	subs	r1, r5, #1
 8001978:	418d      	sbcs	r5, r1
 800197a:	4332      	orrs	r2, r6
 800197c:	432a      	orrs	r2, r5
 800197e:	40c4      	lsrs	r4, r0
 8001980:	0753      	lsls	r3, r2, #29
 8001982:	d0b6      	beq.n	80018f2 <__aeabi_dmul+0x412>
 8001984:	210f      	movs	r1, #15
 8001986:	4011      	ands	r1, r2
 8001988:	2904      	cmp	r1, #4
 800198a:	d1ac      	bne.n	80018e6 <__aeabi_dmul+0x406>
 800198c:	e7b1      	b.n	80018f2 <__aeabi_dmul+0x412>
 800198e:	0765      	lsls	r5, r4, #29
 8001990:	0264      	lsls	r4, r4, #9
 8001992:	0b24      	lsrs	r4, r4, #12
 8001994:	08d2      	lsrs	r2, r2, #3
 8001996:	4315      	orrs	r5, r2
 8001998:	2200      	movs	r2, #0
 800199a:	e611      	b.n	80015c0 <__aeabi_dmul+0xe0>
 800199c:	2280      	movs	r2, #128	; 0x80
 800199e:	0312      	lsls	r2, r2, #12
 80019a0:	4314      	orrs	r4, r2
 80019a2:	0324      	lsls	r4, r4, #12
 80019a4:	4a01      	ldr	r2, [pc, #4]	; (80019ac <__aeabi_dmul+0x4cc>)
 80019a6:	0b24      	lsrs	r4, r4, #12
 80019a8:	e60a      	b.n	80015c0 <__aeabi_dmul+0xe0>
 80019aa:	46c0      	nop			; (mov r8, r8)
 80019ac:	000007ff 	.word	0x000007ff
 80019b0:	0000043e 	.word	0x0000043e
 80019b4:	0000041e 	.word	0x0000041e

080019b8 <__aeabi_dsub>:
 80019b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ba:	4657      	mov	r7, sl
 80019bc:	464e      	mov	r6, r9
 80019be:	4645      	mov	r5, r8
 80019c0:	46de      	mov	lr, fp
 80019c2:	0004      	movs	r4, r0
 80019c4:	b5e0      	push	{r5, r6, r7, lr}
 80019c6:	001f      	movs	r7, r3
 80019c8:	0010      	movs	r0, r2
 80019ca:	030b      	lsls	r3, r1, #12
 80019cc:	0f62      	lsrs	r2, r4, #29
 80019ce:	004e      	lsls	r6, r1, #1
 80019d0:	0fcd      	lsrs	r5, r1, #31
 80019d2:	0a5b      	lsrs	r3, r3, #9
 80019d4:	0339      	lsls	r1, r7, #12
 80019d6:	4313      	orrs	r3, r2
 80019d8:	0a49      	lsrs	r1, r1, #9
 80019da:	00e2      	lsls	r2, r4, #3
 80019dc:	0f44      	lsrs	r4, r0, #29
 80019de:	4321      	orrs	r1, r4
 80019e0:	4cc2      	ldr	r4, [pc, #776]	; (8001cec <__aeabi_dsub+0x334>)
 80019e2:	4691      	mov	r9, r2
 80019e4:	4692      	mov	sl, r2
 80019e6:	00c0      	lsls	r0, r0, #3
 80019e8:	007a      	lsls	r2, r7, #1
 80019ea:	4680      	mov	r8, r0
 80019ec:	0d76      	lsrs	r6, r6, #21
 80019ee:	0d52      	lsrs	r2, r2, #21
 80019f0:	0fff      	lsrs	r7, r7, #31
 80019f2:	42a2      	cmp	r2, r4
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dsub+0x40>
 80019f6:	e0b4      	b.n	8001b62 <__aeabi_dsub+0x1aa>
 80019f8:	2401      	movs	r4, #1
 80019fa:	4067      	eors	r7, r4
 80019fc:	46bb      	mov	fp, r7
 80019fe:	42bd      	cmp	r5, r7
 8001a00:	d100      	bne.n	8001a04 <__aeabi_dsub+0x4c>
 8001a02:	e088      	b.n	8001b16 <__aeabi_dsub+0x15e>
 8001a04:	1ab4      	subs	r4, r6, r2
 8001a06:	46a4      	mov	ip, r4
 8001a08:	2c00      	cmp	r4, #0
 8001a0a:	dc00      	bgt.n	8001a0e <__aeabi_dsub+0x56>
 8001a0c:	e0b2      	b.n	8001b74 <__aeabi_dsub+0x1bc>
 8001a0e:	2a00      	cmp	r2, #0
 8001a10:	d100      	bne.n	8001a14 <__aeabi_dsub+0x5c>
 8001a12:	e0c5      	b.n	8001ba0 <__aeabi_dsub+0x1e8>
 8001a14:	4ab5      	ldr	r2, [pc, #724]	; (8001cec <__aeabi_dsub+0x334>)
 8001a16:	4296      	cmp	r6, r2
 8001a18:	d100      	bne.n	8001a1c <__aeabi_dsub+0x64>
 8001a1a:	e28b      	b.n	8001f34 <__aeabi_dsub+0x57c>
 8001a1c:	2280      	movs	r2, #128	; 0x80
 8001a1e:	0412      	lsls	r2, r2, #16
 8001a20:	4311      	orrs	r1, r2
 8001a22:	4662      	mov	r2, ip
 8001a24:	2a38      	cmp	r2, #56	; 0x38
 8001a26:	dd00      	ble.n	8001a2a <__aeabi_dsub+0x72>
 8001a28:	e1a1      	b.n	8001d6e <__aeabi_dsub+0x3b6>
 8001a2a:	2a1f      	cmp	r2, #31
 8001a2c:	dd00      	ble.n	8001a30 <__aeabi_dsub+0x78>
 8001a2e:	e216      	b.n	8001e5e <__aeabi_dsub+0x4a6>
 8001a30:	2720      	movs	r7, #32
 8001a32:	000c      	movs	r4, r1
 8001a34:	1abf      	subs	r7, r7, r2
 8001a36:	40bc      	lsls	r4, r7
 8001a38:	0002      	movs	r2, r0
 8001a3a:	46a0      	mov	r8, r4
 8001a3c:	4664      	mov	r4, ip
 8001a3e:	40b8      	lsls	r0, r7
 8001a40:	40e2      	lsrs	r2, r4
 8001a42:	4644      	mov	r4, r8
 8001a44:	4314      	orrs	r4, r2
 8001a46:	0002      	movs	r2, r0
 8001a48:	1e50      	subs	r0, r2, #1
 8001a4a:	4182      	sbcs	r2, r0
 8001a4c:	4660      	mov	r0, ip
 8001a4e:	40c1      	lsrs	r1, r0
 8001a50:	4322      	orrs	r2, r4
 8001a52:	1a5b      	subs	r3, r3, r1
 8001a54:	4649      	mov	r1, r9
 8001a56:	1a8c      	subs	r4, r1, r2
 8001a58:	45a1      	cmp	r9, r4
 8001a5a:	4192      	sbcs	r2, r2
 8001a5c:	4252      	negs	r2, r2
 8001a5e:	1a9b      	subs	r3, r3, r2
 8001a60:	4698      	mov	r8, r3
 8001a62:	4643      	mov	r3, r8
 8001a64:	021b      	lsls	r3, r3, #8
 8001a66:	d400      	bmi.n	8001a6a <__aeabi_dsub+0xb2>
 8001a68:	e117      	b.n	8001c9a <__aeabi_dsub+0x2e2>
 8001a6a:	4643      	mov	r3, r8
 8001a6c:	025b      	lsls	r3, r3, #9
 8001a6e:	0a5b      	lsrs	r3, r3, #9
 8001a70:	4698      	mov	r8, r3
 8001a72:	4643      	mov	r3, r8
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dsub+0xc2>
 8001a78:	e16c      	b.n	8001d54 <__aeabi_dsub+0x39c>
 8001a7a:	4640      	mov	r0, r8
 8001a7c:	f000 fca8 	bl	80023d0 <__clzsi2>
 8001a80:	0002      	movs	r2, r0
 8001a82:	3a08      	subs	r2, #8
 8001a84:	2120      	movs	r1, #32
 8001a86:	0020      	movs	r0, r4
 8001a88:	4643      	mov	r3, r8
 8001a8a:	1a89      	subs	r1, r1, r2
 8001a8c:	4093      	lsls	r3, r2
 8001a8e:	40c8      	lsrs	r0, r1
 8001a90:	4094      	lsls	r4, r2
 8001a92:	4303      	orrs	r3, r0
 8001a94:	4296      	cmp	r6, r2
 8001a96:	dd00      	ble.n	8001a9a <__aeabi_dsub+0xe2>
 8001a98:	e157      	b.n	8001d4a <__aeabi_dsub+0x392>
 8001a9a:	1b96      	subs	r6, r2, r6
 8001a9c:	1c71      	adds	r1, r6, #1
 8001a9e:	291f      	cmp	r1, #31
 8001aa0:	dd00      	ble.n	8001aa4 <__aeabi_dsub+0xec>
 8001aa2:	e1cb      	b.n	8001e3c <__aeabi_dsub+0x484>
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	0026      	movs	r6, r4
 8001aaa:	1a52      	subs	r2, r2, r1
 8001aac:	4094      	lsls	r4, r2
 8001aae:	4090      	lsls	r0, r2
 8001ab0:	40ce      	lsrs	r6, r1
 8001ab2:	40cb      	lsrs	r3, r1
 8001ab4:	1e62      	subs	r2, r4, #1
 8001ab6:	4194      	sbcs	r4, r2
 8001ab8:	4330      	orrs	r0, r6
 8001aba:	4698      	mov	r8, r3
 8001abc:	2600      	movs	r6, #0
 8001abe:	4304      	orrs	r4, r0
 8001ac0:	0763      	lsls	r3, r4, #29
 8001ac2:	d009      	beq.n	8001ad8 <__aeabi_dsub+0x120>
 8001ac4:	230f      	movs	r3, #15
 8001ac6:	4023      	ands	r3, r4
 8001ac8:	2b04      	cmp	r3, #4
 8001aca:	d005      	beq.n	8001ad8 <__aeabi_dsub+0x120>
 8001acc:	1d23      	adds	r3, r4, #4
 8001ace:	42a3      	cmp	r3, r4
 8001ad0:	41a4      	sbcs	r4, r4
 8001ad2:	4264      	negs	r4, r4
 8001ad4:	44a0      	add	r8, r4
 8001ad6:	001c      	movs	r4, r3
 8001ad8:	4643      	mov	r3, r8
 8001ada:	021b      	lsls	r3, r3, #8
 8001adc:	d400      	bmi.n	8001ae0 <__aeabi_dsub+0x128>
 8001ade:	e0df      	b.n	8001ca0 <__aeabi_dsub+0x2e8>
 8001ae0:	4b82      	ldr	r3, [pc, #520]	; (8001cec <__aeabi_dsub+0x334>)
 8001ae2:	3601      	adds	r6, #1
 8001ae4:	429e      	cmp	r6, r3
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dsub+0x132>
 8001ae8:	e0fb      	b.n	8001ce2 <__aeabi_dsub+0x32a>
 8001aea:	4642      	mov	r2, r8
 8001aec:	4b80      	ldr	r3, [pc, #512]	; (8001cf0 <__aeabi_dsub+0x338>)
 8001aee:	08e4      	lsrs	r4, r4, #3
 8001af0:	401a      	ands	r2, r3
 8001af2:	0013      	movs	r3, r2
 8001af4:	0571      	lsls	r1, r6, #21
 8001af6:	0752      	lsls	r2, r2, #29
 8001af8:	025b      	lsls	r3, r3, #9
 8001afa:	4322      	orrs	r2, r4
 8001afc:	0b1b      	lsrs	r3, r3, #12
 8001afe:	0d49      	lsrs	r1, r1, #21
 8001b00:	0509      	lsls	r1, r1, #20
 8001b02:	07ed      	lsls	r5, r5, #31
 8001b04:	4319      	orrs	r1, r3
 8001b06:	4329      	orrs	r1, r5
 8001b08:	0010      	movs	r0, r2
 8001b0a:	bcf0      	pop	{r4, r5, r6, r7}
 8001b0c:	46bb      	mov	fp, r7
 8001b0e:	46b2      	mov	sl, r6
 8001b10:	46a9      	mov	r9, r5
 8001b12:	46a0      	mov	r8, r4
 8001b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b16:	1ab4      	subs	r4, r6, r2
 8001b18:	46a4      	mov	ip, r4
 8001b1a:	2c00      	cmp	r4, #0
 8001b1c:	dd58      	ble.n	8001bd0 <__aeabi_dsub+0x218>
 8001b1e:	2a00      	cmp	r2, #0
 8001b20:	d100      	bne.n	8001b24 <__aeabi_dsub+0x16c>
 8001b22:	e09e      	b.n	8001c62 <__aeabi_dsub+0x2aa>
 8001b24:	4a71      	ldr	r2, [pc, #452]	; (8001cec <__aeabi_dsub+0x334>)
 8001b26:	4296      	cmp	r6, r2
 8001b28:	d100      	bne.n	8001b2c <__aeabi_dsub+0x174>
 8001b2a:	e13b      	b.n	8001da4 <__aeabi_dsub+0x3ec>
 8001b2c:	2280      	movs	r2, #128	; 0x80
 8001b2e:	0412      	lsls	r2, r2, #16
 8001b30:	4311      	orrs	r1, r2
 8001b32:	4662      	mov	r2, ip
 8001b34:	2a38      	cmp	r2, #56	; 0x38
 8001b36:	dd00      	ble.n	8001b3a <__aeabi_dsub+0x182>
 8001b38:	e0c1      	b.n	8001cbe <__aeabi_dsub+0x306>
 8001b3a:	2a1f      	cmp	r2, #31
 8001b3c:	dc00      	bgt.n	8001b40 <__aeabi_dsub+0x188>
 8001b3e:	e1bb      	b.n	8001eb8 <__aeabi_dsub+0x500>
 8001b40:	000c      	movs	r4, r1
 8001b42:	3a20      	subs	r2, #32
 8001b44:	40d4      	lsrs	r4, r2
 8001b46:	0022      	movs	r2, r4
 8001b48:	4664      	mov	r4, ip
 8001b4a:	2c20      	cmp	r4, #32
 8001b4c:	d004      	beq.n	8001b58 <__aeabi_dsub+0x1a0>
 8001b4e:	2740      	movs	r7, #64	; 0x40
 8001b50:	1b3f      	subs	r7, r7, r4
 8001b52:	40b9      	lsls	r1, r7
 8001b54:	4308      	orrs	r0, r1
 8001b56:	4680      	mov	r8, r0
 8001b58:	4644      	mov	r4, r8
 8001b5a:	1e61      	subs	r1, r4, #1
 8001b5c:	418c      	sbcs	r4, r1
 8001b5e:	4314      	orrs	r4, r2
 8001b60:	e0b1      	b.n	8001cc6 <__aeabi_dsub+0x30e>
 8001b62:	000c      	movs	r4, r1
 8001b64:	4304      	orrs	r4, r0
 8001b66:	d02a      	beq.n	8001bbe <__aeabi_dsub+0x206>
 8001b68:	46bb      	mov	fp, r7
 8001b6a:	42bd      	cmp	r5, r7
 8001b6c:	d02d      	beq.n	8001bca <__aeabi_dsub+0x212>
 8001b6e:	4c61      	ldr	r4, [pc, #388]	; (8001cf4 <__aeabi_dsub+0x33c>)
 8001b70:	46a4      	mov	ip, r4
 8001b72:	44b4      	add	ip, r6
 8001b74:	4664      	mov	r4, ip
 8001b76:	2c00      	cmp	r4, #0
 8001b78:	d05c      	beq.n	8001c34 <__aeabi_dsub+0x27c>
 8001b7a:	1b94      	subs	r4, r2, r6
 8001b7c:	46a4      	mov	ip, r4
 8001b7e:	2e00      	cmp	r6, #0
 8001b80:	d000      	beq.n	8001b84 <__aeabi_dsub+0x1cc>
 8001b82:	e115      	b.n	8001db0 <__aeabi_dsub+0x3f8>
 8001b84:	464d      	mov	r5, r9
 8001b86:	431d      	orrs	r5, r3
 8001b88:	d100      	bne.n	8001b8c <__aeabi_dsub+0x1d4>
 8001b8a:	e1c3      	b.n	8001f14 <__aeabi_dsub+0x55c>
 8001b8c:	1e65      	subs	r5, r4, #1
 8001b8e:	2c01      	cmp	r4, #1
 8001b90:	d100      	bne.n	8001b94 <__aeabi_dsub+0x1dc>
 8001b92:	e20c      	b.n	8001fae <__aeabi_dsub+0x5f6>
 8001b94:	4e55      	ldr	r6, [pc, #340]	; (8001cec <__aeabi_dsub+0x334>)
 8001b96:	42b4      	cmp	r4, r6
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x1e4>
 8001b9a:	e1f8      	b.n	8001f8e <__aeabi_dsub+0x5d6>
 8001b9c:	46ac      	mov	ip, r5
 8001b9e:	e10e      	b.n	8001dbe <__aeabi_dsub+0x406>
 8001ba0:	000a      	movs	r2, r1
 8001ba2:	4302      	orrs	r2, r0
 8001ba4:	d100      	bne.n	8001ba8 <__aeabi_dsub+0x1f0>
 8001ba6:	e136      	b.n	8001e16 <__aeabi_dsub+0x45e>
 8001ba8:	0022      	movs	r2, r4
 8001baa:	3a01      	subs	r2, #1
 8001bac:	2c01      	cmp	r4, #1
 8001bae:	d100      	bne.n	8001bb2 <__aeabi_dsub+0x1fa>
 8001bb0:	e1c6      	b.n	8001f40 <__aeabi_dsub+0x588>
 8001bb2:	4c4e      	ldr	r4, [pc, #312]	; (8001cec <__aeabi_dsub+0x334>)
 8001bb4:	45a4      	cmp	ip, r4
 8001bb6:	d100      	bne.n	8001bba <__aeabi_dsub+0x202>
 8001bb8:	e0f4      	b.n	8001da4 <__aeabi_dsub+0x3ec>
 8001bba:	4694      	mov	ip, r2
 8001bbc:	e731      	b.n	8001a22 <__aeabi_dsub+0x6a>
 8001bbe:	2401      	movs	r4, #1
 8001bc0:	4067      	eors	r7, r4
 8001bc2:	46bb      	mov	fp, r7
 8001bc4:	42bd      	cmp	r5, r7
 8001bc6:	d000      	beq.n	8001bca <__aeabi_dsub+0x212>
 8001bc8:	e71c      	b.n	8001a04 <__aeabi_dsub+0x4c>
 8001bca:	4c4a      	ldr	r4, [pc, #296]	; (8001cf4 <__aeabi_dsub+0x33c>)
 8001bcc:	46a4      	mov	ip, r4
 8001bce:	44b4      	add	ip, r6
 8001bd0:	4664      	mov	r4, ip
 8001bd2:	2c00      	cmp	r4, #0
 8001bd4:	d100      	bne.n	8001bd8 <__aeabi_dsub+0x220>
 8001bd6:	e0cf      	b.n	8001d78 <__aeabi_dsub+0x3c0>
 8001bd8:	1b94      	subs	r4, r2, r6
 8001bda:	46a4      	mov	ip, r4
 8001bdc:	2e00      	cmp	r6, #0
 8001bde:	d100      	bne.n	8001be2 <__aeabi_dsub+0x22a>
 8001be0:	e15c      	b.n	8001e9c <__aeabi_dsub+0x4e4>
 8001be2:	4e42      	ldr	r6, [pc, #264]	; (8001cec <__aeabi_dsub+0x334>)
 8001be4:	42b2      	cmp	r2, r6
 8001be6:	d100      	bne.n	8001bea <__aeabi_dsub+0x232>
 8001be8:	e1ec      	b.n	8001fc4 <__aeabi_dsub+0x60c>
 8001bea:	2680      	movs	r6, #128	; 0x80
 8001bec:	0436      	lsls	r6, r6, #16
 8001bee:	4333      	orrs	r3, r6
 8001bf0:	4664      	mov	r4, ip
 8001bf2:	2c38      	cmp	r4, #56	; 0x38
 8001bf4:	dd00      	ble.n	8001bf8 <__aeabi_dsub+0x240>
 8001bf6:	e1b3      	b.n	8001f60 <__aeabi_dsub+0x5a8>
 8001bf8:	2c1f      	cmp	r4, #31
 8001bfa:	dd00      	ble.n	8001bfe <__aeabi_dsub+0x246>
 8001bfc:	e238      	b.n	8002070 <__aeabi_dsub+0x6b8>
 8001bfe:	2620      	movs	r6, #32
 8001c00:	1b36      	subs	r6, r6, r4
 8001c02:	001c      	movs	r4, r3
 8001c04:	40b4      	lsls	r4, r6
 8001c06:	464f      	mov	r7, r9
 8001c08:	46a0      	mov	r8, r4
 8001c0a:	4664      	mov	r4, ip
 8001c0c:	40e7      	lsrs	r7, r4
 8001c0e:	4644      	mov	r4, r8
 8001c10:	433c      	orrs	r4, r7
 8001c12:	464f      	mov	r7, r9
 8001c14:	40b7      	lsls	r7, r6
 8001c16:	003e      	movs	r6, r7
 8001c18:	1e77      	subs	r7, r6, #1
 8001c1a:	41be      	sbcs	r6, r7
 8001c1c:	4334      	orrs	r4, r6
 8001c1e:	4666      	mov	r6, ip
 8001c20:	40f3      	lsrs	r3, r6
 8001c22:	18c9      	adds	r1, r1, r3
 8001c24:	1824      	adds	r4, r4, r0
 8001c26:	4284      	cmp	r4, r0
 8001c28:	419b      	sbcs	r3, r3
 8001c2a:	425b      	negs	r3, r3
 8001c2c:	4698      	mov	r8, r3
 8001c2e:	0016      	movs	r6, r2
 8001c30:	4488      	add	r8, r1
 8001c32:	e04e      	b.n	8001cd2 <__aeabi_dsub+0x31a>
 8001c34:	4a30      	ldr	r2, [pc, #192]	; (8001cf8 <__aeabi_dsub+0x340>)
 8001c36:	1c74      	adds	r4, r6, #1
 8001c38:	4214      	tst	r4, r2
 8001c3a:	d000      	beq.n	8001c3e <__aeabi_dsub+0x286>
 8001c3c:	e0d6      	b.n	8001dec <__aeabi_dsub+0x434>
 8001c3e:	464a      	mov	r2, r9
 8001c40:	431a      	orrs	r2, r3
 8001c42:	2e00      	cmp	r6, #0
 8001c44:	d000      	beq.n	8001c48 <__aeabi_dsub+0x290>
 8001c46:	e15b      	b.n	8001f00 <__aeabi_dsub+0x548>
 8001c48:	2a00      	cmp	r2, #0
 8001c4a:	d100      	bne.n	8001c4e <__aeabi_dsub+0x296>
 8001c4c:	e1a5      	b.n	8001f9a <__aeabi_dsub+0x5e2>
 8001c4e:	000a      	movs	r2, r1
 8001c50:	4302      	orrs	r2, r0
 8001c52:	d000      	beq.n	8001c56 <__aeabi_dsub+0x29e>
 8001c54:	e1bb      	b.n	8001fce <__aeabi_dsub+0x616>
 8001c56:	464a      	mov	r2, r9
 8001c58:	0759      	lsls	r1, r3, #29
 8001c5a:	08d2      	lsrs	r2, r2, #3
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	08db      	lsrs	r3, r3, #3
 8001c60:	e027      	b.n	8001cb2 <__aeabi_dsub+0x2fa>
 8001c62:	000a      	movs	r2, r1
 8001c64:	4302      	orrs	r2, r0
 8001c66:	d100      	bne.n	8001c6a <__aeabi_dsub+0x2b2>
 8001c68:	e174      	b.n	8001f54 <__aeabi_dsub+0x59c>
 8001c6a:	0022      	movs	r2, r4
 8001c6c:	3a01      	subs	r2, #1
 8001c6e:	2c01      	cmp	r4, #1
 8001c70:	d005      	beq.n	8001c7e <__aeabi_dsub+0x2c6>
 8001c72:	4c1e      	ldr	r4, [pc, #120]	; (8001cec <__aeabi_dsub+0x334>)
 8001c74:	45a4      	cmp	ip, r4
 8001c76:	d100      	bne.n	8001c7a <__aeabi_dsub+0x2c2>
 8001c78:	e094      	b.n	8001da4 <__aeabi_dsub+0x3ec>
 8001c7a:	4694      	mov	ip, r2
 8001c7c:	e759      	b.n	8001b32 <__aeabi_dsub+0x17a>
 8001c7e:	4448      	add	r0, r9
 8001c80:	4548      	cmp	r0, r9
 8001c82:	4192      	sbcs	r2, r2
 8001c84:	185b      	adds	r3, r3, r1
 8001c86:	4698      	mov	r8, r3
 8001c88:	0004      	movs	r4, r0
 8001c8a:	4252      	negs	r2, r2
 8001c8c:	4490      	add	r8, r2
 8001c8e:	4643      	mov	r3, r8
 8001c90:	2602      	movs	r6, #2
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	d500      	bpl.n	8001c98 <__aeabi_dsub+0x2e0>
 8001c96:	e0c4      	b.n	8001e22 <__aeabi_dsub+0x46a>
 8001c98:	3e01      	subs	r6, #1
 8001c9a:	0763      	lsls	r3, r4, #29
 8001c9c:	d000      	beq.n	8001ca0 <__aeabi_dsub+0x2e8>
 8001c9e:	e711      	b.n	8001ac4 <__aeabi_dsub+0x10c>
 8001ca0:	4643      	mov	r3, r8
 8001ca2:	46b4      	mov	ip, r6
 8001ca4:	0759      	lsls	r1, r3, #29
 8001ca6:	08e2      	lsrs	r2, r4, #3
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	08db      	lsrs	r3, r3, #3
 8001cac:	490f      	ldr	r1, [pc, #60]	; (8001cec <__aeabi_dsub+0x334>)
 8001cae:	458c      	cmp	ip, r1
 8001cb0:	d040      	beq.n	8001d34 <__aeabi_dsub+0x37c>
 8001cb2:	4661      	mov	r1, ip
 8001cb4:	031b      	lsls	r3, r3, #12
 8001cb6:	0549      	lsls	r1, r1, #21
 8001cb8:	0b1b      	lsrs	r3, r3, #12
 8001cba:	0d49      	lsrs	r1, r1, #21
 8001cbc:	e720      	b.n	8001b00 <__aeabi_dsub+0x148>
 8001cbe:	4301      	orrs	r1, r0
 8001cc0:	000c      	movs	r4, r1
 8001cc2:	1e61      	subs	r1, r4, #1
 8001cc4:	418c      	sbcs	r4, r1
 8001cc6:	444c      	add	r4, r9
 8001cc8:	454c      	cmp	r4, r9
 8001cca:	4192      	sbcs	r2, r2
 8001ccc:	4252      	negs	r2, r2
 8001cce:	4690      	mov	r8, r2
 8001cd0:	4498      	add	r8, r3
 8001cd2:	4643      	mov	r3, r8
 8001cd4:	021b      	lsls	r3, r3, #8
 8001cd6:	d5e0      	bpl.n	8001c9a <__aeabi_dsub+0x2e2>
 8001cd8:	4b04      	ldr	r3, [pc, #16]	; (8001cec <__aeabi_dsub+0x334>)
 8001cda:	3601      	adds	r6, #1
 8001cdc:	429e      	cmp	r6, r3
 8001cde:	d000      	beq.n	8001ce2 <__aeabi_dsub+0x32a>
 8001ce0:	e09f      	b.n	8001e22 <__aeabi_dsub+0x46a>
 8001ce2:	0031      	movs	r1, r6
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	e70a      	b.n	8001b00 <__aeabi_dsub+0x148>
 8001cea:	46c0      	nop			; (mov r8, r8)
 8001cec:	000007ff 	.word	0x000007ff
 8001cf0:	ff7fffff 	.word	0xff7fffff
 8001cf4:	fffff801 	.word	0xfffff801
 8001cf8:	000007fe 	.word	0x000007fe
 8001cfc:	2a00      	cmp	r2, #0
 8001cfe:	d100      	bne.n	8001d02 <__aeabi_dsub+0x34a>
 8001d00:	e160      	b.n	8001fc4 <__aeabi_dsub+0x60c>
 8001d02:	000a      	movs	r2, r1
 8001d04:	4302      	orrs	r2, r0
 8001d06:	d04d      	beq.n	8001da4 <__aeabi_dsub+0x3ec>
 8001d08:	464a      	mov	r2, r9
 8001d0a:	075c      	lsls	r4, r3, #29
 8001d0c:	08d2      	lsrs	r2, r2, #3
 8001d0e:	4322      	orrs	r2, r4
 8001d10:	2480      	movs	r4, #128	; 0x80
 8001d12:	08db      	lsrs	r3, r3, #3
 8001d14:	0324      	lsls	r4, r4, #12
 8001d16:	4223      	tst	r3, r4
 8001d18:	d007      	beq.n	8001d2a <__aeabi_dsub+0x372>
 8001d1a:	08ce      	lsrs	r6, r1, #3
 8001d1c:	4226      	tst	r6, r4
 8001d1e:	d104      	bne.n	8001d2a <__aeabi_dsub+0x372>
 8001d20:	465d      	mov	r5, fp
 8001d22:	0033      	movs	r3, r6
 8001d24:	08c2      	lsrs	r2, r0, #3
 8001d26:	0749      	lsls	r1, r1, #29
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	0f51      	lsrs	r1, r2, #29
 8001d2c:	00d2      	lsls	r2, r2, #3
 8001d2e:	08d2      	lsrs	r2, r2, #3
 8001d30:	0749      	lsls	r1, r1, #29
 8001d32:	430a      	orrs	r2, r1
 8001d34:	0011      	movs	r1, r2
 8001d36:	4319      	orrs	r1, r3
 8001d38:	d100      	bne.n	8001d3c <__aeabi_dsub+0x384>
 8001d3a:	e1c8      	b.n	80020ce <__aeabi_dsub+0x716>
 8001d3c:	2180      	movs	r1, #128	; 0x80
 8001d3e:	0309      	lsls	r1, r1, #12
 8001d40:	430b      	orrs	r3, r1
 8001d42:	031b      	lsls	r3, r3, #12
 8001d44:	49d5      	ldr	r1, [pc, #852]	; (800209c <__aeabi_dsub+0x6e4>)
 8001d46:	0b1b      	lsrs	r3, r3, #12
 8001d48:	e6da      	b.n	8001b00 <__aeabi_dsub+0x148>
 8001d4a:	49d5      	ldr	r1, [pc, #852]	; (80020a0 <__aeabi_dsub+0x6e8>)
 8001d4c:	1ab6      	subs	r6, r6, r2
 8001d4e:	400b      	ands	r3, r1
 8001d50:	4698      	mov	r8, r3
 8001d52:	e6b5      	b.n	8001ac0 <__aeabi_dsub+0x108>
 8001d54:	0020      	movs	r0, r4
 8001d56:	f000 fb3b 	bl	80023d0 <__clzsi2>
 8001d5a:	0002      	movs	r2, r0
 8001d5c:	3218      	adds	r2, #24
 8001d5e:	2a1f      	cmp	r2, #31
 8001d60:	dc00      	bgt.n	8001d64 <__aeabi_dsub+0x3ac>
 8001d62:	e68f      	b.n	8001a84 <__aeabi_dsub+0xcc>
 8001d64:	0023      	movs	r3, r4
 8001d66:	3808      	subs	r0, #8
 8001d68:	4083      	lsls	r3, r0
 8001d6a:	2400      	movs	r4, #0
 8001d6c:	e692      	b.n	8001a94 <__aeabi_dsub+0xdc>
 8001d6e:	4308      	orrs	r0, r1
 8001d70:	0002      	movs	r2, r0
 8001d72:	1e50      	subs	r0, r2, #1
 8001d74:	4182      	sbcs	r2, r0
 8001d76:	e66d      	b.n	8001a54 <__aeabi_dsub+0x9c>
 8001d78:	4cca      	ldr	r4, [pc, #808]	; (80020a4 <__aeabi_dsub+0x6ec>)
 8001d7a:	1c72      	adds	r2, r6, #1
 8001d7c:	4222      	tst	r2, r4
 8001d7e:	d000      	beq.n	8001d82 <__aeabi_dsub+0x3ca>
 8001d80:	e0ad      	b.n	8001ede <__aeabi_dsub+0x526>
 8001d82:	464a      	mov	r2, r9
 8001d84:	431a      	orrs	r2, r3
 8001d86:	2e00      	cmp	r6, #0
 8001d88:	d1b8      	bne.n	8001cfc <__aeabi_dsub+0x344>
 8001d8a:	2a00      	cmp	r2, #0
 8001d8c:	d100      	bne.n	8001d90 <__aeabi_dsub+0x3d8>
 8001d8e:	e158      	b.n	8002042 <__aeabi_dsub+0x68a>
 8001d90:	000a      	movs	r2, r1
 8001d92:	4302      	orrs	r2, r0
 8001d94:	d000      	beq.n	8001d98 <__aeabi_dsub+0x3e0>
 8001d96:	e159      	b.n	800204c <__aeabi_dsub+0x694>
 8001d98:	464a      	mov	r2, r9
 8001d9a:	0759      	lsls	r1, r3, #29
 8001d9c:	08d2      	lsrs	r2, r2, #3
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	08db      	lsrs	r3, r3, #3
 8001da2:	e786      	b.n	8001cb2 <__aeabi_dsub+0x2fa>
 8001da4:	464a      	mov	r2, r9
 8001da6:	0759      	lsls	r1, r3, #29
 8001da8:	08d2      	lsrs	r2, r2, #3
 8001daa:	430a      	orrs	r2, r1
 8001dac:	08db      	lsrs	r3, r3, #3
 8001dae:	e7c1      	b.n	8001d34 <__aeabi_dsub+0x37c>
 8001db0:	4dba      	ldr	r5, [pc, #744]	; (800209c <__aeabi_dsub+0x6e4>)
 8001db2:	42aa      	cmp	r2, r5
 8001db4:	d100      	bne.n	8001db8 <__aeabi_dsub+0x400>
 8001db6:	e11e      	b.n	8001ff6 <__aeabi_dsub+0x63e>
 8001db8:	2580      	movs	r5, #128	; 0x80
 8001dba:	042d      	lsls	r5, r5, #16
 8001dbc:	432b      	orrs	r3, r5
 8001dbe:	4664      	mov	r4, ip
 8001dc0:	2c38      	cmp	r4, #56	; 0x38
 8001dc2:	dc5d      	bgt.n	8001e80 <__aeabi_dsub+0x4c8>
 8001dc4:	2c1f      	cmp	r4, #31
 8001dc6:	dd00      	ble.n	8001dca <__aeabi_dsub+0x412>
 8001dc8:	e0d0      	b.n	8001f6c <__aeabi_dsub+0x5b4>
 8001dca:	2520      	movs	r5, #32
 8001dcc:	4667      	mov	r7, ip
 8001dce:	1b2d      	subs	r5, r5, r4
 8001dd0:	464e      	mov	r6, r9
 8001dd2:	001c      	movs	r4, r3
 8001dd4:	40fe      	lsrs	r6, r7
 8001dd6:	40ac      	lsls	r4, r5
 8001dd8:	4334      	orrs	r4, r6
 8001dda:	464e      	mov	r6, r9
 8001ddc:	40ae      	lsls	r6, r5
 8001dde:	0035      	movs	r5, r6
 8001de0:	40fb      	lsrs	r3, r7
 8001de2:	1e6e      	subs	r6, r5, #1
 8001de4:	41b5      	sbcs	r5, r6
 8001de6:	1ac9      	subs	r1, r1, r3
 8001de8:	432c      	orrs	r4, r5
 8001dea:	e04e      	b.n	8001e8a <__aeabi_dsub+0x4d2>
 8001dec:	464a      	mov	r2, r9
 8001dee:	1a14      	subs	r4, r2, r0
 8001df0:	45a1      	cmp	r9, r4
 8001df2:	4192      	sbcs	r2, r2
 8001df4:	4252      	negs	r2, r2
 8001df6:	4690      	mov	r8, r2
 8001df8:	1a5f      	subs	r7, r3, r1
 8001dfa:	003a      	movs	r2, r7
 8001dfc:	4647      	mov	r7, r8
 8001dfe:	1bd2      	subs	r2, r2, r7
 8001e00:	4690      	mov	r8, r2
 8001e02:	0212      	lsls	r2, r2, #8
 8001e04:	d500      	bpl.n	8001e08 <__aeabi_dsub+0x450>
 8001e06:	e08b      	b.n	8001f20 <__aeabi_dsub+0x568>
 8001e08:	4642      	mov	r2, r8
 8001e0a:	4322      	orrs	r2, r4
 8001e0c:	d000      	beq.n	8001e10 <__aeabi_dsub+0x458>
 8001e0e:	e630      	b.n	8001a72 <__aeabi_dsub+0xba>
 8001e10:	2300      	movs	r3, #0
 8001e12:	2500      	movs	r5, #0
 8001e14:	e74d      	b.n	8001cb2 <__aeabi_dsub+0x2fa>
 8001e16:	464a      	mov	r2, r9
 8001e18:	0759      	lsls	r1, r3, #29
 8001e1a:	08d2      	lsrs	r2, r2, #3
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	08db      	lsrs	r3, r3, #3
 8001e20:	e744      	b.n	8001cac <__aeabi_dsub+0x2f4>
 8001e22:	4642      	mov	r2, r8
 8001e24:	4b9e      	ldr	r3, [pc, #632]	; (80020a0 <__aeabi_dsub+0x6e8>)
 8001e26:	0861      	lsrs	r1, r4, #1
 8001e28:	401a      	ands	r2, r3
 8001e2a:	0013      	movs	r3, r2
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4014      	ands	r4, r2
 8001e30:	430c      	orrs	r4, r1
 8001e32:	07da      	lsls	r2, r3, #31
 8001e34:	085b      	lsrs	r3, r3, #1
 8001e36:	4698      	mov	r8, r3
 8001e38:	4314      	orrs	r4, r2
 8001e3a:	e641      	b.n	8001ac0 <__aeabi_dsub+0x108>
 8001e3c:	001a      	movs	r2, r3
 8001e3e:	3e1f      	subs	r6, #31
 8001e40:	40f2      	lsrs	r2, r6
 8001e42:	0016      	movs	r6, r2
 8001e44:	2920      	cmp	r1, #32
 8001e46:	d003      	beq.n	8001e50 <__aeabi_dsub+0x498>
 8001e48:	2240      	movs	r2, #64	; 0x40
 8001e4a:	1a51      	subs	r1, r2, r1
 8001e4c:	408b      	lsls	r3, r1
 8001e4e:	431c      	orrs	r4, r3
 8001e50:	1e62      	subs	r2, r4, #1
 8001e52:	4194      	sbcs	r4, r2
 8001e54:	2300      	movs	r3, #0
 8001e56:	4334      	orrs	r4, r6
 8001e58:	4698      	mov	r8, r3
 8001e5a:	2600      	movs	r6, #0
 8001e5c:	e71d      	b.n	8001c9a <__aeabi_dsub+0x2e2>
 8001e5e:	000c      	movs	r4, r1
 8001e60:	3a20      	subs	r2, #32
 8001e62:	40d4      	lsrs	r4, r2
 8001e64:	0022      	movs	r2, r4
 8001e66:	4664      	mov	r4, ip
 8001e68:	2c20      	cmp	r4, #32
 8001e6a:	d004      	beq.n	8001e76 <__aeabi_dsub+0x4be>
 8001e6c:	2740      	movs	r7, #64	; 0x40
 8001e6e:	1b3f      	subs	r7, r7, r4
 8001e70:	40b9      	lsls	r1, r7
 8001e72:	4308      	orrs	r0, r1
 8001e74:	4680      	mov	r8, r0
 8001e76:	4644      	mov	r4, r8
 8001e78:	1e61      	subs	r1, r4, #1
 8001e7a:	418c      	sbcs	r4, r1
 8001e7c:	4322      	orrs	r2, r4
 8001e7e:	e5e9      	b.n	8001a54 <__aeabi_dsub+0x9c>
 8001e80:	464c      	mov	r4, r9
 8001e82:	4323      	orrs	r3, r4
 8001e84:	001c      	movs	r4, r3
 8001e86:	1e63      	subs	r3, r4, #1
 8001e88:	419c      	sbcs	r4, r3
 8001e8a:	1b04      	subs	r4, r0, r4
 8001e8c:	42a0      	cmp	r0, r4
 8001e8e:	419b      	sbcs	r3, r3
 8001e90:	425b      	negs	r3, r3
 8001e92:	1acb      	subs	r3, r1, r3
 8001e94:	4698      	mov	r8, r3
 8001e96:	465d      	mov	r5, fp
 8001e98:	0016      	movs	r6, r2
 8001e9a:	e5e2      	b.n	8001a62 <__aeabi_dsub+0xaa>
 8001e9c:	464e      	mov	r6, r9
 8001e9e:	431e      	orrs	r6, r3
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x4ec>
 8001ea2:	e0ae      	b.n	8002002 <__aeabi_dsub+0x64a>
 8001ea4:	1e66      	subs	r6, r4, #1
 8001ea6:	2c01      	cmp	r4, #1
 8001ea8:	d100      	bne.n	8001eac <__aeabi_dsub+0x4f4>
 8001eaa:	e0fd      	b.n	80020a8 <__aeabi_dsub+0x6f0>
 8001eac:	4f7b      	ldr	r7, [pc, #492]	; (800209c <__aeabi_dsub+0x6e4>)
 8001eae:	42bc      	cmp	r4, r7
 8001eb0:	d100      	bne.n	8001eb4 <__aeabi_dsub+0x4fc>
 8001eb2:	e107      	b.n	80020c4 <__aeabi_dsub+0x70c>
 8001eb4:	46b4      	mov	ip, r6
 8001eb6:	e69b      	b.n	8001bf0 <__aeabi_dsub+0x238>
 8001eb8:	4664      	mov	r4, ip
 8001eba:	2220      	movs	r2, #32
 8001ebc:	1b12      	subs	r2, r2, r4
 8001ebe:	000c      	movs	r4, r1
 8001ec0:	4094      	lsls	r4, r2
 8001ec2:	0007      	movs	r7, r0
 8001ec4:	4090      	lsls	r0, r2
 8001ec6:	46a0      	mov	r8, r4
 8001ec8:	4664      	mov	r4, ip
 8001eca:	1e42      	subs	r2, r0, #1
 8001ecc:	4190      	sbcs	r0, r2
 8001ece:	4662      	mov	r2, ip
 8001ed0:	40e7      	lsrs	r7, r4
 8001ed2:	4644      	mov	r4, r8
 8001ed4:	40d1      	lsrs	r1, r2
 8001ed6:	433c      	orrs	r4, r7
 8001ed8:	4304      	orrs	r4, r0
 8001eda:	185b      	adds	r3, r3, r1
 8001edc:	e6f3      	b.n	8001cc6 <__aeabi_dsub+0x30e>
 8001ede:	4c6f      	ldr	r4, [pc, #444]	; (800209c <__aeabi_dsub+0x6e4>)
 8001ee0:	42a2      	cmp	r2, r4
 8001ee2:	d100      	bne.n	8001ee6 <__aeabi_dsub+0x52e>
 8001ee4:	e0d5      	b.n	8002092 <__aeabi_dsub+0x6da>
 8001ee6:	4448      	add	r0, r9
 8001ee8:	185b      	adds	r3, r3, r1
 8001eea:	4548      	cmp	r0, r9
 8001eec:	4189      	sbcs	r1, r1
 8001eee:	4249      	negs	r1, r1
 8001ef0:	185b      	adds	r3, r3, r1
 8001ef2:	07dc      	lsls	r4, r3, #31
 8001ef4:	0840      	lsrs	r0, r0, #1
 8001ef6:	085b      	lsrs	r3, r3, #1
 8001ef8:	4698      	mov	r8, r3
 8001efa:	0016      	movs	r6, r2
 8001efc:	4304      	orrs	r4, r0
 8001efe:	e6cc      	b.n	8001c9a <__aeabi_dsub+0x2e2>
 8001f00:	2a00      	cmp	r2, #0
 8001f02:	d000      	beq.n	8001f06 <__aeabi_dsub+0x54e>
 8001f04:	e082      	b.n	800200c <__aeabi_dsub+0x654>
 8001f06:	000a      	movs	r2, r1
 8001f08:	4302      	orrs	r2, r0
 8001f0a:	d140      	bne.n	8001f8e <__aeabi_dsub+0x5d6>
 8001f0c:	2380      	movs	r3, #128	; 0x80
 8001f0e:	2500      	movs	r5, #0
 8001f10:	031b      	lsls	r3, r3, #12
 8001f12:	e713      	b.n	8001d3c <__aeabi_dsub+0x384>
 8001f14:	074b      	lsls	r3, r1, #29
 8001f16:	08c2      	lsrs	r2, r0, #3
 8001f18:	431a      	orrs	r2, r3
 8001f1a:	465d      	mov	r5, fp
 8001f1c:	08cb      	lsrs	r3, r1, #3
 8001f1e:	e6c5      	b.n	8001cac <__aeabi_dsub+0x2f4>
 8001f20:	464a      	mov	r2, r9
 8001f22:	1a84      	subs	r4, r0, r2
 8001f24:	42a0      	cmp	r0, r4
 8001f26:	4192      	sbcs	r2, r2
 8001f28:	1acb      	subs	r3, r1, r3
 8001f2a:	4252      	negs	r2, r2
 8001f2c:	1a9b      	subs	r3, r3, r2
 8001f2e:	4698      	mov	r8, r3
 8001f30:	465d      	mov	r5, fp
 8001f32:	e59e      	b.n	8001a72 <__aeabi_dsub+0xba>
 8001f34:	464a      	mov	r2, r9
 8001f36:	0759      	lsls	r1, r3, #29
 8001f38:	08d2      	lsrs	r2, r2, #3
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	08db      	lsrs	r3, r3, #3
 8001f3e:	e6f9      	b.n	8001d34 <__aeabi_dsub+0x37c>
 8001f40:	464a      	mov	r2, r9
 8001f42:	1a14      	subs	r4, r2, r0
 8001f44:	45a1      	cmp	r9, r4
 8001f46:	4192      	sbcs	r2, r2
 8001f48:	1a5b      	subs	r3, r3, r1
 8001f4a:	4252      	negs	r2, r2
 8001f4c:	1a9b      	subs	r3, r3, r2
 8001f4e:	4698      	mov	r8, r3
 8001f50:	2601      	movs	r6, #1
 8001f52:	e586      	b.n	8001a62 <__aeabi_dsub+0xaa>
 8001f54:	464a      	mov	r2, r9
 8001f56:	0759      	lsls	r1, r3, #29
 8001f58:	08d2      	lsrs	r2, r2, #3
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	08db      	lsrs	r3, r3, #3
 8001f5e:	e6a5      	b.n	8001cac <__aeabi_dsub+0x2f4>
 8001f60:	464c      	mov	r4, r9
 8001f62:	4323      	orrs	r3, r4
 8001f64:	001c      	movs	r4, r3
 8001f66:	1e63      	subs	r3, r4, #1
 8001f68:	419c      	sbcs	r4, r3
 8001f6a:	e65b      	b.n	8001c24 <__aeabi_dsub+0x26c>
 8001f6c:	4665      	mov	r5, ip
 8001f6e:	001e      	movs	r6, r3
 8001f70:	3d20      	subs	r5, #32
 8001f72:	40ee      	lsrs	r6, r5
 8001f74:	2c20      	cmp	r4, #32
 8001f76:	d005      	beq.n	8001f84 <__aeabi_dsub+0x5cc>
 8001f78:	2540      	movs	r5, #64	; 0x40
 8001f7a:	1b2d      	subs	r5, r5, r4
 8001f7c:	40ab      	lsls	r3, r5
 8001f7e:	464c      	mov	r4, r9
 8001f80:	431c      	orrs	r4, r3
 8001f82:	46a2      	mov	sl, r4
 8001f84:	4654      	mov	r4, sl
 8001f86:	1e63      	subs	r3, r4, #1
 8001f88:	419c      	sbcs	r4, r3
 8001f8a:	4334      	orrs	r4, r6
 8001f8c:	e77d      	b.n	8001e8a <__aeabi_dsub+0x4d2>
 8001f8e:	074b      	lsls	r3, r1, #29
 8001f90:	08c2      	lsrs	r2, r0, #3
 8001f92:	431a      	orrs	r2, r3
 8001f94:	465d      	mov	r5, fp
 8001f96:	08cb      	lsrs	r3, r1, #3
 8001f98:	e6cc      	b.n	8001d34 <__aeabi_dsub+0x37c>
 8001f9a:	000a      	movs	r2, r1
 8001f9c:	4302      	orrs	r2, r0
 8001f9e:	d100      	bne.n	8001fa2 <__aeabi_dsub+0x5ea>
 8001fa0:	e736      	b.n	8001e10 <__aeabi_dsub+0x458>
 8001fa2:	074b      	lsls	r3, r1, #29
 8001fa4:	08c2      	lsrs	r2, r0, #3
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	465d      	mov	r5, fp
 8001faa:	08cb      	lsrs	r3, r1, #3
 8001fac:	e681      	b.n	8001cb2 <__aeabi_dsub+0x2fa>
 8001fae:	464a      	mov	r2, r9
 8001fb0:	1a84      	subs	r4, r0, r2
 8001fb2:	42a0      	cmp	r0, r4
 8001fb4:	4192      	sbcs	r2, r2
 8001fb6:	1acb      	subs	r3, r1, r3
 8001fb8:	4252      	negs	r2, r2
 8001fba:	1a9b      	subs	r3, r3, r2
 8001fbc:	4698      	mov	r8, r3
 8001fbe:	465d      	mov	r5, fp
 8001fc0:	2601      	movs	r6, #1
 8001fc2:	e54e      	b.n	8001a62 <__aeabi_dsub+0xaa>
 8001fc4:	074b      	lsls	r3, r1, #29
 8001fc6:	08c2      	lsrs	r2, r0, #3
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	08cb      	lsrs	r3, r1, #3
 8001fcc:	e6b2      	b.n	8001d34 <__aeabi_dsub+0x37c>
 8001fce:	464a      	mov	r2, r9
 8001fd0:	1a14      	subs	r4, r2, r0
 8001fd2:	45a1      	cmp	r9, r4
 8001fd4:	4192      	sbcs	r2, r2
 8001fd6:	1a5f      	subs	r7, r3, r1
 8001fd8:	4252      	negs	r2, r2
 8001fda:	1aba      	subs	r2, r7, r2
 8001fdc:	4690      	mov	r8, r2
 8001fde:	0212      	lsls	r2, r2, #8
 8001fe0:	d56b      	bpl.n	80020ba <__aeabi_dsub+0x702>
 8001fe2:	464a      	mov	r2, r9
 8001fe4:	1a84      	subs	r4, r0, r2
 8001fe6:	42a0      	cmp	r0, r4
 8001fe8:	4192      	sbcs	r2, r2
 8001fea:	1acb      	subs	r3, r1, r3
 8001fec:	4252      	negs	r2, r2
 8001fee:	1a9b      	subs	r3, r3, r2
 8001ff0:	4698      	mov	r8, r3
 8001ff2:	465d      	mov	r5, fp
 8001ff4:	e564      	b.n	8001ac0 <__aeabi_dsub+0x108>
 8001ff6:	074b      	lsls	r3, r1, #29
 8001ff8:	08c2      	lsrs	r2, r0, #3
 8001ffa:	431a      	orrs	r2, r3
 8001ffc:	465d      	mov	r5, fp
 8001ffe:	08cb      	lsrs	r3, r1, #3
 8002000:	e698      	b.n	8001d34 <__aeabi_dsub+0x37c>
 8002002:	074b      	lsls	r3, r1, #29
 8002004:	08c2      	lsrs	r2, r0, #3
 8002006:	431a      	orrs	r2, r3
 8002008:	08cb      	lsrs	r3, r1, #3
 800200a:	e64f      	b.n	8001cac <__aeabi_dsub+0x2f4>
 800200c:	000a      	movs	r2, r1
 800200e:	4302      	orrs	r2, r0
 8002010:	d090      	beq.n	8001f34 <__aeabi_dsub+0x57c>
 8002012:	464a      	mov	r2, r9
 8002014:	075c      	lsls	r4, r3, #29
 8002016:	08d2      	lsrs	r2, r2, #3
 8002018:	4314      	orrs	r4, r2
 800201a:	2280      	movs	r2, #128	; 0x80
 800201c:	08db      	lsrs	r3, r3, #3
 800201e:	0312      	lsls	r2, r2, #12
 8002020:	4213      	tst	r3, r2
 8002022:	d008      	beq.n	8002036 <__aeabi_dsub+0x67e>
 8002024:	08ce      	lsrs	r6, r1, #3
 8002026:	4216      	tst	r6, r2
 8002028:	d105      	bne.n	8002036 <__aeabi_dsub+0x67e>
 800202a:	08c0      	lsrs	r0, r0, #3
 800202c:	0749      	lsls	r1, r1, #29
 800202e:	4308      	orrs	r0, r1
 8002030:	0004      	movs	r4, r0
 8002032:	465d      	mov	r5, fp
 8002034:	0033      	movs	r3, r6
 8002036:	0f61      	lsrs	r1, r4, #29
 8002038:	00e2      	lsls	r2, r4, #3
 800203a:	0749      	lsls	r1, r1, #29
 800203c:	08d2      	lsrs	r2, r2, #3
 800203e:	430a      	orrs	r2, r1
 8002040:	e678      	b.n	8001d34 <__aeabi_dsub+0x37c>
 8002042:	074b      	lsls	r3, r1, #29
 8002044:	08c2      	lsrs	r2, r0, #3
 8002046:	431a      	orrs	r2, r3
 8002048:	08cb      	lsrs	r3, r1, #3
 800204a:	e632      	b.n	8001cb2 <__aeabi_dsub+0x2fa>
 800204c:	4448      	add	r0, r9
 800204e:	185b      	adds	r3, r3, r1
 8002050:	4548      	cmp	r0, r9
 8002052:	4192      	sbcs	r2, r2
 8002054:	4698      	mov	r8, r3
 8002056:	4252      	negs	r2, r2
 8002058:	4490      	add	r8, r2
 800205a:	4643      	mov	r3, r8
 800205c:	0004      	movs	r4, r0
 800205e:	021b      	lsls	r3, r3, #8
 8002060:	d400      	bmi.n	8002064 <__aeabi_dsub+0x6ac>
 8002062:	e61a      	b.n	8001c9a <__aeabi_dsub+0x2e2>
 8002064:	4642      	mov	r2, r8
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <__aeabi_dsub+0x6e8>)
 8002068:	2601      	movs	r6, #1
 800206a:	401a      	ands	r2, r3
 800206c:	4690      	mov	r8, r2
 800206e:	e614      	b.n	8001c9a <__aeabi_dsub+0x2e2>
 8002070:	4666      	mov	r6, ip
 8002072:	001f      	movs	r7, r3
 8002074:	3e20      	subs	r6, #32
 8002076:	40f7      	lsrs	r7, r6
 8002078:	2c20      	cmp	r4, #32
 800207a:	d005      	beq.n	8002088 <__aeabi_dsub+0x6d0>
 800207c:	2640      	movs	r6, #64	; 0x40
 800207e:	1b36      	subs	r6, r6, r4
 8002080:	40b3      	lsls	r3, r6
 8002082:	464c      	mov	r4, r9
 8002084:	431c      	orrs	r4, r3
 8002086:	46a2      	mov	sl, r4
 8002088:	4654      	mov	r4, sl
 800208a:	1e63      	subs	r3, r4, #1
 800208c:	419c      	sbcs	r4, r3
 800208e:	433c      	orrs	r4, r7
 8002090:	e5c8      	b.n	8001c24 <__aeabi_dsub+0x26c>
 8002092:	0011      	movs	r1, r2
 8002094:	2300      	movs	r3, #0
 8002096:	2200      	movs	r2, #0
 8002098:	e532      	b.n	8001b00 <__aeabi_dsub+0x148>
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	000007ff 	.word	0x000007ff
 80020a0:	ff7fffff 	.word	0xff7fffff
 80020a4:	000007fe 	.word	0x000007fe
 80020a8:	464a      	mov	r2, r9
 80020aa:	1814      	adds	r4, r2, r0
 80020ac:	4284      	cmp	r4, r0
 80020ae:	4192      	sbcs	r2, r2
 80020b0:	185b      	adds	r3, r3, r1
 80020b2:	4698      	mov	r8, r3
 80020b4:	4252      	negs	r2, r2
 80020b6:	4490      	add	r8, r2
 80020b8:	e5e9      	b.n	8001c8e <__aeabi_dsub+0x2d6>
 80020ba:	4642      	mov	r2, r8
 80020bc:	4322      	orrs	r2, r4
 80020be:	d100      	bne.n	80020c2 <__aeabi_dsub+0x70a>
 80020c0:	e6a6      	b.n	8001e10 <__aeabi_dsub+0x458>
 80020c2:	e5ea      	b.n	8001c9a <__aeabi_dsub+0x2e2>
 80020c4:	074b      	lsls	r3, r1, #29
 80020c6:	08c2      	lsrs	r2, r0, #3
 80020c8:	431a      	orrs	r2, r3
 80020ca:	08cb      	lsrs	r3, r1, #3
 80020cc:	e632      	b.n	8001d34 <__aeabi_dsub+0x37c>
 80020ce:	2200      	movs	r2, #0
 80020d0:	4901      	ldr	r1, [pc, #4]	; (80020d8 <__aeabi_dsub+0x720>)
 80020d2:	0013      	movs	r3, r2
 80020d4:	e514      	b.n	8001b00 <__aeabi_dsub+0x148>
 80020d6:	46c0      	nop			; (mov r8, r8)
 80020d8:	000007ff 	.word	0x000007ff

080020dc <__aeabi_dcmpun>:
 80020dc:	b570      	push	{r4, r5, r6, lr}
 80020de:	0005      	movs	r5, r0
 80020e0:	480c      	ldr	r0, [pc, #48]	; (8002114 <__aeabi_dcmpun+0x38>)
 80020e2:	030c      	lsls	r4, r1, #12
 80020e4:	0016      	movs	r6, r2
 80020e6:	0049      	lsls	r1, r1, #1
 80020e8:	031a      	lsls	r2, r3, #12
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	0b24      	lsrs	r4, r4, #12
 80020ee:	0d49      	lsrs	r1, r1, #21
 80020f0:	0b12      	lsrs	r2, r2, #12
 80020f2:	0d5b      	lsrs	r3, r3, #21
 80020f4:	4281      	cmp	r1, r0
 80020f6:	d008      	beq.n	800210a <__aeabi_dcmpun+0x2e>
 80020f8:	4906      	ldr	r1, [pc, #24]	; (8002114 <__aeabi_dcmpun+0x38>)
 80020fa:	2000      	movs	r0, #0
 80020fc:	428b      	cmp	r3, r1
 80020fe:	d103      	bne.n	8002108 <__aeabi_dcmpun+0x2c>
 8002100:	4332      	orrs	r2, r6
 8002102:	0010      	movs	r0, r2
 8002104:	1e42      	subs	r2, r0, #1
 8002106:	4190      	sbcs	r0, r2
 8002108:	bd70      	pop	{r4, r5, r6, pc}
 800210a:	2001      	movs	r0, #1
 800210c:	432c      	orrs	r4, r5
 800210e:	d1fb      	bne.n	8002108 <__aeabi_dcmpun+0x2c>
 8002110:	e7f2      	b.n	80020f8 <__aeabi_dcmpun+0x1c>
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	000007ff 	.word	0x000007ff

08002118 <__aeabi_d2iz>:
 8002118:	000a      	movs	r2, r1
 800211a:	b530      	push	{r4, r5, lr}
 800211c:	4c13      	ldr	r4, [pc, #76]	; (800216c <__aeabi_d2iz+0x54>)
 800211e:	0053      	lsls	r3, r2, #1
 8002120:	0309      	lsls	r1, r1, #12
 8002122:	0005      	movs	r5, r0
 8002124:	0b09      	lsrs	r1, r1, #12
 8002126:	2000      	movs	r0, #0
 8002128:	0d5b      	lsrs	r3, r3, #21
 800212a:	0fd2      	lsrs	r2, r2, #31
 800212c:	42a3      	cmp	r3, r4
 800212e:	dd04      	ble.n	800213a <__aeabi_d2iz+0x22>
 8002130:	480f      	ldr	r0, [pc, #60]	; (8002170 <__aeabi_d2iz+0x58>)
 8002132:	4283      	cmp	r3, r0
 8002134:	dd02      	ble.n	800213c <__aeabi_d2iz+0x24>
 8002136:	4b0f      	ldr	r3, [pc, #60]	; (8002174 <__aeabi_d2iz+0x5c>)
 8002138:	18d0      	adds	r0, r2, r3
 800213a:	bd30      	pop	{r4, r5, pc}
 800213c:	2080      	movs	r0, #128	; 0x80
 800213e:	0340      	lsls	r0, r0, #13
 8002140:	4301      	orrs	r1, r0
 8002142:	480d      	ldr	r0, [pc, #52]	; (8002178 <__aeabi_d2iz+0x60>)
 8002144:	1ac0      	subs	r0, r0, r3
 8002146:	281f      	cmp	r0, #31
 8002148:	dd08      	ble.n	800215c <__aeabi_d2iz+0x44>
 800214a:	480c      	ldr	r0, [pc, #48]	; (800217c <__aeabi_d2iz+0x64>)
 800214c:	1ac3      	subs	r3, r0, r3
 800214e:	40d9      	lsrs	r1, r3
 8002150:	000b      	movs	r3, r1
 8002152:	4258      	negs	r0, r3
 8002154:	2a00      	cmp	r2, #0
 8002156:	d1f0      	bne.n	800213a <__aeabi_d2iz+0x22>
 8002158:	0018      	movs	r0, r3
 800215a:	e7ee      	b.n	800213a <__aeabi_d2iz+0x22>
 800215c:	4c08      	ldr	r4, [pc, #32]	; (8002180 <__aeabi_d2iz+0x68>)
 800215e:	40c5      	lsrs	r5, r0
 8002160:	46a4      	mov	ip, r4
 8002162:	4463      	add	r3, ip
 8002164:	4099      	lsls	r1, r3
 8002166:	000b      	movs	r3, r1
 8002168:	432b      	orrs	r3, r5
 800216a:	e7f2      	b.n	8002152 <__aeabi_d2iz+0x3a>
 800216c:	000003fe 	.word	0x000003fe
 8002170:	0000041d 	.word	0x0000041d
 8002174:	7fffffff 	.word	0x7fffffff
 8002178:	00000433 	.word	0x00000433
 800217c:	00000413 	.word	0x00000413
 8002180:	fffffbed 	.word	0xfffffbed

08002184 <__aeabi_i2d>:
 8002184:	b570      	push	{r4, r5, r6, lr}
 8002186:	2800      	cmp	r0, #0
 8002188:	d016      	beq.n	80021b8 <__aeabi_i2d+0x34>
 800218a:	17c3      	asrs	r3, r0, #31
 800218c:	18c5      	adds	r5, r0, r3
 800218e:	405d      	eors	r5, r3
 8002190:	0fc4      	lsrs	r4, r0, #31
 8002192:	0028      	movs	r0, r5
 8002194:	f000 f91c 	bl	80023d0 <__clzsi2>
 8002198:	4a11      	ldr	r2, [pc, #68]	; (80021e0 <__aeabi_i2d+0x5c>)
 800219a:	1a12      	subs	r2, r2, r0
 800219c:	280a      	cmp	r0, #10
 800219e:	dc16      	bgt.n	80021ce <__aeabi_i2d+0x4a>
 80021a0:	0003      	movs	r3, r0
 80021a2:	002e      	movs	r6, r5
 80021a4:	3315      	adds	r3, #21
 80021a6:	409e      	lsls	r6, r3
 80021a8:	230b      	movs	r3, #11
 80021aa:	1a18      	subs	r0, r3, r0
 80021ac:	40c5      	lsrs	r5, r0
 80021ae:	0553      	lsls	r3, r2, #21
 80021b0:	032d      	lsls	r5, r5, #12
 80021b2:	0b2d      	lsrs	r5, r5, #12
 80021b4:	0d5b      	lsrs	r3, r3, #21
 80021b6:	e003      	b.n	80021c0 <__aeabi_i2d+0x3c>
 80021b8:	2400      	movs	r4, #0
 80021ba:	2300      	movs	r3, #0
 80021bc:	2500      	movs	r5, #0
 80021be:	2600      	movs	r6, #0
 80021c0:	051b      	lsls	r3, r3, #20
 80021c2:	432b      	orrs	r3, r5
 80021c4:	07e4      	lsls	r4, r4, #31
 80021c6:	4323      	orrs	r3, r4
 80021c8:	0030      	movs	r0, r6
 80021ca:	0019      	movs	r1, r3
 80021cc:	bd70      	pop	{r4, r5, r6, pc}
 80021ce:	380b      	subs	r0, #11
 80021d0:	4085      	lsls	r5, r0
 80021d2:	0553      	lsls	r3, r2, #21
 80021d4:	032d      	lsls	r5, r5, #12
 80021d6:	2600      	movs	r6, #0
 80021d8:	0b2d      	lsrs	r5, r5, #12
 80021da:	0d5b      	lsrs	r3, r3, #21
 80021dc:	e7f0      	b.n	80021c0 <__aeabi_i2d+0x3c>
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	0000041e 	.word	0x0000041e

080021e4 <__aeabi_ui2d>:
 80021e4:	b510      	push	{r4, lr}
 80021e6:	1e04      	subs	r4, r0, #0
 80021e8:	d010      	beq.n	800220c <__aeabi_ui2d+0x28>
 80021ea:	f000 f8f1 	bl	80023d0 <__clzsi2>
 80021ee:	4b0f      	ldr	r3, [pc, #60]	; (800222c <__aeabi_ui2d+0x48>)
 80021f0:	1a1b      	subs	r3, r3, r0
 80021f2:	280a      	cmp	r0, #10
 80021f4:	dc11      	bgt.n	800221a <__aeabi_ui2d+0x36>
 80021f6:	220b      	movs	r2, #11
 80021f8:	0021      	movs	r1, r4
 80021fa:	1a12      	subs	r2, r2, r0
 80021fc:	40d1      	lsrs	r1, r2
 80021fe:	3015      	adds	r0, #21
 8002200:	030a      	lsls	r2, r1, #12
 8002202:	055b      	lsls	r3, r3, #21
 8002204:	4084      	lsls	r4, r0
 8002206:	0b12      	lsrs	r2, r2, #12
 8002208:	0d5b      	lsrs	r3, r3, #21
 800220a:	e001      	b.n	8002210 <__aeabi_ui2d+0x2c>
 800220c:	2300      	movs	r3, #0
 800220e:	2200      	movs	r2, #0
 8002210:	051b      	lsls	r3, r3, #20
 8002212:	4313      	orrs	r3, r2
 8002214:	0020      	movs	r0, r4
 8002216:	0019      	movs	r1, r3
 8002218:	bd10      	pop	{r4, pc}
 800221a:	0022      	movs	r2, r4
 800221c:	380b      	subs	r0, #11
 800221e:	4082      	lsls	r2, r0
 8002220:	055b      	lsls	r3, r3, #21
 8002222:	0312      	lsls	r2, r2, #12
 8002224:	2400      	movs	r4, #0
 8002226:	0b12      	lsrs	r2, r2, #12
 8002228:	0d5b      	lsrs	r3, r3, #21
 800222a:	e7f1      	b.n	8002210 <__aeabi_ui2d+0x2c>
 800222c:	0000041e 	.word	0x0000041e

08002230 <__aeabi_f2d>:
 8002230:	b570      	push	{r4, r5, r6, lr}
 8002232:	0043      	lsls	r3, r0, #1
 8002234:	0246      	lsls	r6, r0, #9
 8002236:	0fc4      	lsrs	r4, r0, #31
 8002238:	20fe      	movs	r0, #254	; 0xfe
 800223a:	0e1b      	lsrs	r3, r3, #24
 800223c:	1c59      	adds	r1, r3, #1
 800223e:	0a75      	lsrs	r5, r6, #9
 8002240:	4208      	tst	r0, r1
 8002242:	d00c      	beq.n	800225e <__aeabi_f2d+0x2e>
 8002244:	22e0      	movs	r2, #224	; 0xe0
 8002246:	0092      	lsls	r2, r2, #2
 8002248:	4694      	mov	ip, r2
 800224a:	076d      	lsls	r5, r5, #29
 800224c:	0b36      	lsrs	r6, r6, #12
 800224e:	4463      	add	r3, ip
 8002250:	051b      	lsls	r3, r3, #20
 8002252:	4333      	orrs	r3, r6
 8002254:	07e4      	lsls	r4, r4, #31
 8002256:	4323      	orrs	r3, r4
 8002258:	0028      	movs	r0, r5
 800225a:	0019      	movs	r1, r3
 800225c:	bd70      	pop	{r4, r5, r6, pc}
 800225e:	2b00      	cmp	r3, #0
 8002260:	d114      	bne.n	800228c <__aeabi_f2d+0x5c>
 8002262:	2d00      	cmp	r5, #0
 8002264:	d01b      	beq.n	800229e <__aeabi_f2d+0x6e>
 8002266:	0028      	movs	r0, r5
 8002268:	f000 f8b2 	bl	80023d0 <__clzsi2>
 800226c:	280a      	cmp	r0, #10
 800226e:	dc1c      	bgt.n	80022aa <__aeabi_f2d+0x7a>
 8002270:	230b      	movs	r3, #11
 8002272:	002a      	movs	r2, r5
 8002274:	1a1b      	subs	r3, r3, r0
 8002276:	40da      	lsrs	r2, r3
 8002278:	0003      	movs	r3, r0
 800227a:	3315      	adds	r3, #21
 800227c:	409d      	lsls	r5, r3
 800227e:	4b0e      	ldr	r3, [pc, #56]	; (80022b8 <__aeabi_f2d+0x88>)
 8002280:	0312      	lsls	r2, r2, #12
 8002282:	1a1b      	subs	r3, r3, r0
 8002284:	055b      	lsls	r3, r3, #21
 8002286:	0b16      	lsrs	r6, r2, #12
 8002288:	0d5b      	lsrs	r3, r3, #21
 800228a:	e7e1      	b.n	8002250 <__aeabi_f2d+0x20>
 800228c:	2d00      	cmp	r5, #0
 800228e:	d009      	beq.n	80022a4 <__aeabi_f2d+0x74>
 8002290:	0b32      	lsrs	r2, r6, #12
 8002292:	2680      	movs	r6, #128	; 0x80
 8002294:	0336      	lsls	r6, r6, #12
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <__aeabi_f2d+0x8c>)
 8002298:	076d      	lsls	r5, r5, #29
 800229a:	4316      	orrs	r6, r2
 800229c:	e7d8      	b.n	8002250 <__aeabi_f2d+0x20>
 800229e:	2300      	movs	r3, #0
 80022a0:	2600      	movs	r6, #0
 80022a2:	e7d5      	b.n	8002250 <__aeabi_f2d+0x20>
 80022a4:	2600      	movs	r6, #0
 80022a6:	4b05      	ldr	r3, [pc, #20]	; (80022bc <__aeabi_f2d+0x8c>)
 80022a8:	e7d2      	b.n	8002250 <__aeabi_f2d+0x20>
 80022aa:	0003      	movs	r3, r0
 80022ac:	002a      	movs	r2, r5
 80022ae:	3b0b      	subs	r3, #11
 80022b0:	409a      	lsls	r2, r3
 80022b2:	2500      	movs	r5, #0
 80022b4:	e7e3      	b.n	800227e <__aeabi_f2d+0x4e>
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	00000389 	.word	0x00000389
 80022bc:	000007ff 	.word	0x000007ff

080022c0 <__aeabi_d2f>:
 80022c0:	0002      	movs	r2, r0
 80022c2:	004b      	lsls	r3, r1, #1
 80022c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022c6:	0308      	lsls	r0, r1, #12
 80022c8:	0d5b      	lsrs	r3, r3, #21
 80022ca:	4e3d      	ldr	r6, [pc, #244]	; (80023c0 <__aeabi_d2f+0x100>)
 80022cc:	0fcc      	lsrs	r4, r1, #31
 80022ce:	0a40      	lsrs	r0, r0, #9
 80022d0:	0f51      	lsrs	r1, r2, #29
 80022d2:	1c5f      	adds	r7, r3, #1
 80022d4:	4308      	orrs	r0, r1
 80022d6:	00d5      	lsls	r5, r2, #3
 80022d8:	4237      	tst	r7, r6
 80022da:	d00a      	beq.n	80022f2 <__aeabi_d2f+0x32>
 80022dc:	4939      	ldr	r1, [pc, #228]	; (80023c4 <__aeabi_d2f+0x104>)
 80022de:	185e      	adds	r6, r3, r1
 80022e0:	2efe      	cmp	r6, #254	; 0xfe
 80022e2:	dd16      	ble.n	8002312 <__aeabi_d2f+0x52>
 80022e4:	23ff      	movs	r3, #255	; 0xff
 80022e6:	2100      	movs	r1, #0
 80022e8:	05db      	lsls	r3, r3, #23
 80022ea:	430b      	orrs	r3, r1
 80022ec:	07e0      	lsls	r0, r4, #31
 80022ee:	4318      	orrs	r0, r3
 80022f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d106      	bne.n	8002304 <__aeabi_d2f+0x44>
 80022f6:	4328      	orrs	r0, r5
 80022f8:	d027      	beq.n	800234a <__aeabi_d2f+0x8a>
 80022fa:	2105      	movs	r1, #5
 80022fc:	0189      	lsls	r1, r1, #6
 80022fe:	0a49      	lsrs	r1, r1, #9
 8002300:	b2db      	uxtb	r3, r3
 8002302:	e7f1      	b.n	80022e8 <__aeabi_d2f+0x28>
 8002304:	4305      	orrs	r5, r0
 8002306:	d0ed      	beq.n	80022e4 <__aeabi_d2f+0x24>
 8002308:	2180      	movs	r1, #128	; 0x80
 800230a:	03c9      	lsls	r1, r1, #15
 800230c:	23ff      	movs	r3, #255	; 0xff
 800230e:	4301      	orrs	r1, r0
 8002310:	e7ea      	b.n	80022e8 <__aeabi_d2f+0x28>
 8002312:	2e00      	cmp	r6, #0
 8002314:	dd1c      	ble.n	8002350 <__aeabi_d2f+0x90>
 8002316:	0192      	lsls	r2, r2, #6
 8002318:	0011      	movs	r1, r2
 800231a:	1e4a      	subs	r2, r1, #1
 800231c:	4191      	sbcs	r1, r2
 800231e:	00c0      	lsls	r0, r0, #3
 8002320:	0f6d      	lsrs	r5, r5, #29
 8002322:	4301      	orrs	r1, r0
 8002324:	4329      	orrs	r1, r5
 8002326:	074b      	lsls	r3, r1, #29
 8002328:	d048      	beq.n	80023bc <__aeabi_d2f+0xfc>
 800232a:	230f      	movs	r3, #15
 800232c:	400b      	ands	r3, r1
 800232e:	2b04      	cmp	r3, #4
 8002330:	d000      	beq.n	8002334 <__aeabi_d2f+0x74>
 8002332:	3104      	adds	r1, #4
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	04db      	lsls	r3, r3, #19
 8002338:	400b      	ands	r3, r1
 800233a:	d03f      	beq.n	80023bc <__aeabi_d2f+0xfc>
 800233c:	1c72      	adds	r2, r6, #1
 800233e:	2efe      	cmp	r6, #254	; 0xfe
 8002340:	d0d0      	beq.n	80022e4 <__aeabi_d2f+0x24>
 8002342:	0189      	lsls	r1, r1, #6
 8002344:	0a49      	lsrs	r1, r1, #9
 8002346:	b2d3      	uxtb	r3, r2
 8002348:	e7ce      	b.n	80022e8 <__aeabi_d2f+0x28>
 800234a:	2300      	movs	r3, #0
 800234c:	2100      	movs	r1, #0
 800234e:	e7cb      	b.n	80022e8 <__aeabi_d2f+0x28>
 8002350:	0032      	movs	r2, r6
 8002352:	3217      	adds	r2, #23
 8002354:	db22      	blt.n	800239c <__aeabi_d2f+0xdc>
 8002356:	2180      	movs	r1, #128	; 0x80
 8002358:	221e      	movs	r2, #30
 800235a:	0409      	lsls	r1, r1, #16
 800235c:	4308      	orrs	r0, r1
 800235e:	1b92      	subs	r2, r2, r6
 8002360:	2a1f      	cmp	r2, #31
 8002362:	dd1d      	ble.n	80023a0 <__aeabi_d2f+0xe0>
 8002364:	2102      	movs	r1, #2
 8002366:	4249      	negs	r1, r1
 8002368:	1b8e      	subs	r6, r1, r6
 800236a:	0001      	movs	r1, r0
 800236c:	40f1      	lsrs	r1, r6
 800236e:	000e      	movs	r6, r1
 8002370:	2a20      	cmp	r2, #32
 8002372:	d004      	beq.n	800237e <__aeabi_d2f+0xbe>
 8002374:	4a14      	ldr	r2, [pc, #80]	; (80023c8 <__aeabi_d2f+0x108>)
 8002376:	4694      	mov	ip, r2
 8002378:	4463      	add	r3, ip
 800237a:	4098      	lsls	r0, r3
 800237c:	4305      	orrs	r5, r0
 800237e:	0029      	movs	r1, r5
 8002380:	1e4d      	subs	r5, r1, #1
 8002382:	41a9      	sbcs	r1, r5
 8002384:	4331      	orrs	r1, r6
 8002386:	2600      	movs	r6, #0
 8002388:	074b      	lsls	r3, r1, #29
 800238a:	d1ce      	bne.n	800232a <__aeabi_d2f+0x6a>
 800238c:	2080      	movs	r0, #128	; 0x80
 800238e:	000b      	movs	r3, r1
 8002390:	04c0      	lsls	r0, r0, #19
 8002392:	2201      	movs	r2, #1
 8002394:	4003      	ands	r3, r0
 8002396:	4201      	tst	r1, r0
 8002398:	d1d3      	bne.n	8002342 <__aeabi_d2f+0x82>
 800239a:	e7af      	b.n	80022fc <__aeabi_d2f+0x3c>
 800239c:	2300      	movs	r3, #0
 800239e:	e7ac      	b.n	80022fa <__aeabi_d2f+0x3a>
 80023a0:	490a      	ldr	r1, [pc, #40]	; (80023cc <__aeabi_d2f+0x10c>)
 80023a2:	468c      	mov	ip, r1
 80023a4:	0029      	movs	r1, r5
 80023a6:	4463      	add	r3, ip
 80023a8:	40d1      	lsrs	r1, r2
 80023aa:	409d      	lsls	r5, r3
 80023ac:	000a      	movs	r2, r1
 80023ae:	0029      	movs	r1, r5
 80023b0:	4098      	lsls	r0, r3
 80023b2:	1e4d      	subs	r5, r1, #1
 80023b4:	41a9      	sbcs	r1, r5
 80023b6:	4301      	orrs	r1, r0
 80023b8:	4311      	orrs	r1, r2
 80023ba:	e7e4      	b.n	8002386 <__aeabi_d2f+0xc6>
 80023bc:	0033      	movs	r3, r6
 80023be:	e79d      	b.n	80022fc <__aeabi_d2f+0x3c>
 80023c0:	000007fe 	.word	0x000007fe
 80023c4:	fffffc80 	.word	0xfffffc80
 80023c8:	fffffca2 	.word	0xfffffca2
 80023cc:	fffffc82 	.word	0xfffffc82

080023d0 <__clzsi2>:
 80023d0:	211c      	movs	r1, #28
 80023d2:	2301      	movs	r3, #1
 80023d4:	041b      	lsls	r3, r3, #16
 80023d6:	4298      	cmp	r0, r3
 80023d8:	d301      	bcc.n	80023de <__clzsi2+0xe>
 80023da:	0c00      	lsrs	r0, r0, #16
 80023dc:	3910      	subs	r1, #16
 80023de:	0a1b      	lsrs	r3, r3, #8
 80023e0:	4298      	cmp	r0, r3
 80023e2:	d301      	bcc.n	80023e8 <__clzsi2+0x18>
 80023e4:	0a00      	lsrs	r0, r0, #8
 80023e6:	3908      	subs	r1, #8
 80023e8:	091b      	lsrs	r3, r3, #4
 80023ea:	4298      	cmp	r0, r3
 80023ec:	d301      	bcc.n	80023f2 <__clzsi2+0x22>
 80023ee:	0900      	lsrs	r0, r0, #4
 80023f0:	3904      	subs	r1, #4
 80023f2:	a202      	add	r2, pc, #8	; (adr r2, 80023fc <__clzsi2+0x2c>)
 80023f4:	5c10      	ldrb	r0, [r2, r0]
 80023f6:	1840      	adds	r0, r0, r1
 80023f8:	4770      	bx	lr
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	02020304 	.word	0x02020304
 8002400:	01010101 	.word	0x01010101
	...

0800240c <__io_putchar>:
static void MX_ADC_Init(void);
/* USER CODE BEGIN PFP */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)                 /* For printf & scanf */
#define GETCHAR_PROTOTYPE int __io_getchar(void)

PUTCHAR_PROTOTYPE {
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002414:	2301      	movs	r3, #1
 8002416:	425b      	negs	r3, r3
 8002418:	1d39      	adds	r1, r7, #4
 800241a:	4804      	ldr	r0, [pc, #16]	; (800242c <__io_putchar+0x20>)
 800241c:	2201      	movs	r2, #1
 800241e:	f002 f88d 	bl	800453c <HAL_UART_Transmit>
    return ch;
 8002422:	687b      	ldr	r3, [r7, #4]
}
 8002424:	0018      	movs	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000214 	.word	0x20000214

08002430 <__io_getchar>:

GETCHAR_PROTOTYPE {
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
    uint8_t ch = 0;
 8002436:	1dfb      	adds	r3, r7, #7
 8002438:	2200      	movs	r2, #0
 800243a:	701a      	strb	r2, [r3, #0]
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 800243c:	4b0b      	ldr	r3, [pc, #44]	; (800246c <__io_getchar+0x3c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2208      	movs	r2, #8
 8002442:	621a      	str	r2, [r3, #32]
    HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002444:	2301      	movs	r3, #1
 8002446:	425b      	negs	r3, r3
 8002448:	1df9      	adds	r1, r7, #7
 800244a:	4808      	ldr	r0, [pc, #32]	; (800246c <__io_getchar+0x3c>)
 800244c:	2201      	movs	r2, #1
 800244e:	f002 f915 	bl	800467c <HAL_UART_Receive>
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002452:	2301      	movs	r3, #1
 8002454:	425b      	negs	r3, r3
 8002456:	1df9      	adds	r1, r7, #7
 8002458:	4804      	ldr	r0, [pc, #16]	; (800246c <__io_getchar+0x3c>)
 800245a:	2201      	movs	r2, #1
 800245c:	f002 f86e 	bl	800453c <HAL_UART_Transmit>
    return ch;
 8002460:	1dfb      	adds	r3, r7, #7
 8002462:	781b      	ldrb	r3, [r3, #0]
}
 8002464:	0018      	movs	r0, r3
 8002466:	46bd      	mov	sp, r7
 8002468:	b002      	add	sp, #8
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000214 	.word	0x20000214

08002470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002470:	b5b0      	push	{r4, r5, r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setvbuf(stdin, NULL, _IONBF, 0);         /* For printf & scanf */
 8002474:	4b31      	ldr	r3, [pc, #196]	; (800253c <main+0xcc>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	6858      	ldr	r0, [r3, #4]
 800247a:	2300      	movs	r3, #0
 800247c:	2202      	movs	r2, #2
 800247e:	2100      	movs	r1, #0
 8002480:	f003 fc64 	bl	8005d4c <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002484:	f000 fb7a 	bl	8002b7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002488:	f000 f868 	bl	800255c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800248c:	f000 f94c 	bl	8002728 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002490:	f000 f91a 	bl	80026c8 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8002494:	f000 f8bc 	bl	8002610 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc);
 8002498:	4b29      	ldr	r3, [pc, #164]	; (8002540 <main+0xd0>)
 800249a:	0018      	movs	r0, r3
 800249c:	f000 fd36 	bl	8002f0c <HAL_ADC_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_ADC_PollForConversion(&hadc,1000);
 80024a0:	23fa      	movs	r3, #250	; 0xfa
 80024a2:	009a      	lsls	r2, r3, #2
 80024a4:	4b26      	ldr	r3, [pc, #152]	; (8002540 <main+0xd0>)
 80024a6:	0011      	movs	r1, r2
 80024a8:	0018      	movs	r0, r3
 80024aa:	f000 fd83 	bl	8002fb4 <HAL_ADC_PollForConversion>
	  readvalue = HAL_ADC_GetValue(&hadc);
 80024ae:	4b24      	ldr	r3, [pc, #144]	; (8002540 <main+0xd0>)
 80024b0:	0018      	movs	r0, r3
 80024b2:	f000 fe17 	bl	80030e4 <HAL_ADC_GetValue>
 80024b6:	0003      	movs	r3, r0
 80024b8:	b29a      	uxth	r2, r3
 80024ba:	4b22      	ldr	r3, [pc, #136]	; (8002544 <main+0xd4>)
 80024bc:	801a      	strh	r2, [r3, #0]
	  if (readvalue){
 80024be:	4b21      	ldr	r3, [pc, #132]	; (8002544 <main+0xd4>)
 80024c0:	881b      	ldrh	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d021      	beq.n	800250a <main+0x9a>
		  voltage = ((readvalue * (3.3/4095.0)) + offset);
 80024c6:	4b1f      	ldr	r3, [pc, #124]	; (8002544 <main+0xd4>)
 80024c8:	881b      	ldrh	r3, [r3, #0]
 80024ca:	0018      	movs	r0, r3
 80024cc:	f7ff fe5a 	bl	8002184 <__aeabi_i2d>
 80024d0:	4a1d      	ldr	r2, [pc, #116]	; (8002548 <main+0xd8>)
 80024d2:	4b1e      	ldr	r3, [pc, #120]	; (800254c <main+0xdc>)
 80024d4:	f7ff f804 	bl	80014e0 <__aeabi_dmul>
 80024d8:	0002      	movs	r2, r0
 80024da:	000b      	movs	r3, r1
 80024dc:	0014      	movs	r4, r2
 80024de:	001d      	movs	r5, r3
 80024e0:	4b1b      	ldr	r3, [pc, #108]	; (8002550 <main+0xe0>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	1c18      	adds	r0, r3, #0
 80024e6:	f7ff fea3 	bl	8002230 <__aeabi_f2d>
 80024ea:	0002      	movs	r2, r0
 80024ec:	000b      	movs	r3, r1
 80024ee:	0020      	movs	r0, r4
 80024f0:	0029      	movs	r1, r5
 80024f2:	f7fe f885 	bl	8000600 <__aeabi_dadd>
 80024f6:	0002      	movs	r2, r0
 80024f8:	000b      	movs	r3, r1
 80024fa:	0010      	movs	r0, r2
 80024fc:	0019      	movs	r1, r3
 80024fe:	f7ff fedf 	bl	80022c0 <__aeabi_d2f>
 8002502:	1c02      	adds	r2, r0, #0
 8002504:	4b13      	ldr	r3, [pc, #76]	; (8002554 <main+0xe4>)
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	e007      	b.n	800251a <main+0xaa>
	  }
	  else{
		  voltage = readvalue;
 800250a:	4b0e      	ldr	r3, [pc, #56]	; (8002544 <main+0xd4>)
 800250c:	881b      	ldrh	r3, [r3, #0]
 800250e:	0018      	movs	r0, r3
 8002510:	f7fe f83a 	bl	8000588 <__aeabi_ui2f>
 8002514:	1c02      	adds	r2, r0, #0
 8002516:	4b0f      	ldr	r3, [pc, #60]	; (8002554 <main+0xe4>)
 8002518:	601a      	str	r2, [r3, #0]
	  }

	  printf("Voltage:%.2f v\r\n",voltage);
 800251a:	4b0e      	ldr	r3, [pc, #56]	; (8002554 <main+0xe4>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	1c18      	adds	r0, r3, #0
 8002520:	f7ff fe86 	bl	8002230 <__aeabi_f2d>
 8002524:	0002      	movs	r2, r0
 8002526:	000b      	movs	r3, r1
 8002528:	490b      	ldr	r1, [pc, #44]	; (8002558 <main+0xe8>)
 800252a:	0008      	movs	r0, r1
 800252c:	f003 fbf4 	bl	8005d18 <iprintf>
	  HAL_Delay(500);
 8002530:	23fa      	movs	r3, #250	; 0xfa
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	0018      	movs	r0, r3
 8002536:	f000 fb85 	bl	8002c44 <HAL_Delay>
	  HAL_ADC_PollForConversion(&hadc,1000);
 800253a:	e7b1      	b.n	80024a0 <main+0x30>
 800253c:	20000010 	.word	0x20000010
 8002540:	2000029c 	.word	0x2000029c
 8002544:	20000210 	.word	0x20000210
 8002548:	e734d9b4 	.word	0xe734d9b4
 800254c:	3f4a680c 	.word	0x3f4a680c
 8002550:	20000000 	.word	0x20000000
 8002554:	20000200 	.word	0x20000200
 8002558:	08009bb8 	.word	0x08009bb8

0800255c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800255c:	b590      	push	{r4, r7, lr}
 800255e:	b099      	sub	sp, #100	; 0x64
 8002560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002562:	242c      	movs	r4, #44	; 0x2c
 8002564:	193b      	adds	r3, r7, r4
 8002566:	0018      	movs	r0, r3
 8002568:	2334      	movs	r3, #52	; 0x34
 800256a:	001a      	movs	r2, r3
 800256c:	2100      	movs	r1, #0
 800256e:	f002 fd49 	bl	8005004 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002572:	231c      	movs	r3, #28
 8002574:	18fb      	adds	r3, r7, r3
 8002576:	0018      	movs	r0, r3
 8002578:	2310      	movs	r3, #16
 800257a:	001a      	movs	r2, r3
 800257c:	2100      	movs	r1, #0
 800257e:	f002 fd41 	bl	8005004 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002582:	003b      	movs	r3, r7
 8002584:	0018      	movs	r0, r3
 8002586:	231c      	movs	r3, #28
 8002588:	001a      	movs	r2, r3
 800258a:	2100      	movs	r1, #0
 800258c:	f002 fd3a 	bl	8005004 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSI48;
 8002590:	0021      	movs	r1, r4
 8002592:	187b      	adds	r3, r7, r1
 8002594:	2230      	movs	r2, #48	; 0x30
 8002596:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002598:	187b      	adds	r3, r7, r1
 800259a:	2201      	movs	r2, #1
 800259c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800259e:	187b      	adds	r3, r7, r1
 80025a0:	2201      	movs	r2, #1
 80025a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80025a4:	187b      	adds	r3, r7, r1
 80025a6:	2210      	movs	r2, #16
 80025a8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80025aa:	187b      	adds	r3, r7, r1
 80025ac:	2200      	movs	r2, #0
 80025ae:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025b0:	187b      	adds	r3, r7, r1
 80025b2:	0018      	movs	r0, r3
 80025b4:	f001 f97e 	bl	80038b4 <HAL_RCC_OscConfig>
 80025b8:	1e03      	subs	r3, r0, #0
 80025ba:	d001      	beq.n	80025c0 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80025bc:	f000 f91e 	bl	80027fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025c0:	211c      	movs	r1, #28
 80025c2:	187b      	adds	r3, r7, r1
 80025c4:	2207      	movs	r2, #7
 80025c6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80025c8:	187b      	adds	r3, r7, r1
 80025ca:	2203      	movs	r2, #3
 80025cc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025ce:	187b      	adds	r3, r7, r1
 80025d0:	2200      	movs	r2, #0
 80025d2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025d4:	187b      	adds	r3, r7, r1
 80025d6:	2200      	movs	r2, #0
 80025d8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80025da:	187b      	adds	r3, r7, r1
 80025dc:	2101      	movs	r1, #1
 80025de:	0018      	movs	r0, r3
 80025e0:	f001 fcee 	bl	8003fc0 <HAL_RCC_ClockConfig>
 80025e4:	1e03      	subs	r3, r0, #0
 80025e6:	d001      	beq.n	80025ec <SystemClock_Config+0x90>
  {
    Error_Handler();
 80025e8:	f000 f908 	bl	80027fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80025ec:	003b      	movs	r3, r7
 80025ee:	2202      	movs	r2, #2
 80025f0:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80025f2:	003b      	movs	r3, r7
 80025f4:	2200      	movs	r2, #0
 80025f6:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025f8:	003b      	movs	r3, r7
 80025fa:	0018      	movs	r0, r3
 80025fc:	f001 fe4c 	bl	8004298 <HAL_RCCEx_PeriphCLKConfig>
 8002600:	1e03      	subs	r3, r0, #0
 8002602:	d001      	beq.n	8002608 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002604:	f000 f8fa 	bl	80027fc <Error_Handler>
  }
}
 8002608:	46c0      	nop			; (mov r8, r8)
 800260a:	46bd      	mov	sp, r7
 800260c:	b019      	add	sp, #100	; 0x64
 800260e:	bd90      	pop	{r4, r7, pc}

08002610 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	0018      	movs	r0, r3
 800261a:	230c      	movs	r3, #12
 800261c:	001a      	movs	r2, r3
 800261e:	2100      	movs	r1, #0
 8002620:	f002 fcf0 	bl	8005004 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002624:	4b26      	ldr	r3, [pc, #152]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002626:	4a27      	ldr	r2, [pc, #156]	; (80026c4 <MX_ADC_Init+0xb4>)
 8002628:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800262a:	4b25      	ldr	r3, [pc, #148]	; (80026c0 <MX_ADC_Init+0xb0>)
 800262c:	2200      	movs	r2, #0
 800262e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002630:	4b23      	ldr	r3, [pc, #140]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002636:	4b22      	ldr	r3, [pc, #136]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002638:	2200      	movs	r2, #0
 800263a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800263c:	4b20      	ldr	r3, [pc, #128]	; (80026c0 <MX_ADC_Init+0xb0>)
 800263e:	2201      	movs	r2, #1
 8002640:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002642:	4b1f      	ldr	r3, [pc, #124]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002644:	2204      	movs	r2, #4
 8002646:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002648:	4b1d      	ldr	r3, [pc, #116]	; (80026c0 <MX_ADC_Init+0xb0>)
 800264a:	2200      	movs	r2, #0
 800264c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800264e:	4b1c      	ldr	r3, [pc, #112]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002650:	2200      	movs	r2, #0
 8002652:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8002654:	4b1a      	ldr	r3, [pc, #104]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002656:	2201      	movs	r2, #1
 8002658:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800265a:	4b19      	ldr	r3, [pc, #100]	; (80026c0 <MX_ADC_Init+0xb0>)
 800265c:	2200      	movs	r2, #0
 800265e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002660:	4b17      	ldr	r3, [pc, #92]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002662:	22c2      	movs	r2, #194	; 0xc2
 8002664:	32ff      	adds	r2, #255	; 0xff
 8002666:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002668:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <MX_ADC_Init+0xb0>)
 800266a:	2200      	movs	r2, #0
 800266c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800266e:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002670:	2224      	movs	r2, #36	; 0x24
 8002672:	2100      	movs	r1, #0
 8002674:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002676:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <MX_ADC_Init+0xb0>)
 8002678:	2201      	movs	r2, #1
 800267a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800267c:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <MX_ADC_Init+0xb0>)
 800267e:	0018      	movs	r0, r3
 8002680:	f000 fb04 	bl	8002c8c <HAL_ADC_Init>
 8002684:	1e03      	subs	r3, r0, #0
 8002686:	d001      	beq.n	800268c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002688:	f000 f8b8 	bl	80027fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800268c:	1d3b      	adds	r3, r7, #4
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002692:	1d3b      	adds	r3, r7, #4
 8002694:	2280      	movs	r2, #128	; 0x80
 8002696:	0152      	lsls	r2, r2, #5
 8002698:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800269a:	1d3b      	adds	r3, r7, #4
 800269c:	2280      	movs	r2, #128	; 0x80
 800269e:	0552      	lsls	r2, r2, #21
 80026a0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80026a2:	1d3a      	adds	r2, r7, #4
 80026a4:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <MX_ADC_Init+0xb0>)
 80026a6:	0011      	movs	r1, r2
 80026a8:	0018      	movs	r0, r3
 80026aa:	f000 fd27 	bl	80030fc <HAL_ADC_ConfigChannel>
 80026ae:	1e03      	subs	r3, r0, #0
 80026b0:	d001      	beq.n	80026b6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80026b2:	f000 f8a3 	bl	80027fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	46bd      	mov	sp, r7
 80026ba:	b004      	add	sp, #16
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	2000029c 	.word	0x2000029c
 80026c4:	40012400 	.word	0x40012400

080026c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026cc:	4b14      	ldr	r3, [pc, #80]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026ce:	4a15      	ldr	r2, [pc, #84]	; (8002724 <MX_USART2_UART_Init+0x5c>)
 80026d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026d2:	4b13      	ldr	r3, [pc, #76]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026d4:	22e1      	movs	r2, #225	; 0xe1
 80026d6:	0252      	lsls	r2, r2, #9
 80026d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026da:	4b11      	ldr	r3, [pc, #68]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026dc:	2200      	movs	r2, #0
 80026de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026e0:	4b0f      	ldr	r3, [pc, #60]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026e6:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026ec:	4b0c      	ldr	r3, [pc, #48]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026ee:	220c      	movs	r2, #12
 80026f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026f2:	4b0b      	ldr	r3, [pc, #44]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f8:	4b09      	ldr	r3, [pc, #36]	; (8002720 <MX_USART2_UART_Init+0x58>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026fe:	4b08      	ldr	r3, [pc, #32]	; (8002720 <MX_USART2_UART_Init+0x58>)
 8002700:	2200      	movs	r2, #0
 8002702:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002704:	4b06      	ldr	r3, [pc, #24]	; (8002720 <MX_USART2_UART_Init+0x58>)
 8002706:	2200      	movs	r2, #0
 8002708:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800270a:	4b05      	ldr	r3, [pc, #20]	; (8002720 <MX_USART2_UART_Init+0x58>)
 800270c:	0018      	movs	r0, r3
 800270e:	f001 fec1 	bl	8004494 <HAL_UART_Init>
 8002712:	1e03      	subs	r3, r0, #0
 8002714:	d001      	beq.n	800271a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002716:	f000 f871 	bl	80027fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800271a:	46c0      	nop			; (mov r8, r8)
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	20000214 	.word	0x20000214
 8002724:	40004400 	.word	0x40004400

08002728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002728:	b590      	push	{r4, r7, lr}
 800272a:	b089      	sub	sp, #36	; 0x24
 800272c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272e:	240c      	movs	r4, #12
 8002730:	193b      	adds	r3, r7, r4
 8002732:	0018      	movs	r0, r3
 8002734:	2314      	movs	r3, #20
 8002736:	001a      	movs	r2, r3
 8002738:	2100      	movs	r1, #0
 800273a:	f002 fc63 	bl	8005004 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800273e:	4b2d      	ldr	r3, [pc, #180]	; (80027f4 <MX_GPIO_Init+0xcc>)
 8002740:	695a      	ldr	r2, [r3, #20]
 8002742:	4b2c      	ldr	r3, [pc, #176]	; (80027f4 <MX_GPIO_Init+0xcc>)
 8002744:	2180      	movs	r1, #128	; 0x80
 8002746:	0309      	lsls	r1, r1, #12
 8002748:	430a      	orrs	r2, r1
 800274a:	615a      	str	r2, [r3, #20]
 800274c:	4b29      	ldr	r3, [pc, #164]	; (80027f4 <MX_GPIO_Init+0xcc>)
 800274e:	695a      	ldr	r2, [r3, #20]
 8002750:	2380      	movs	r3, #128	; 0x80
 8002752:	031b      	lsls	r3, r3, #12
 8002754:	4013      	ands	r3, r2
 8002756:	60bb      	str	r3, [r7, #8]
 8002758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800275a:	4b26      	ldr	r3, [pc, #152]	; (80027f4 <MX_GPIO_Init+0xcc>)
 800275c:	695a      	ldr	r2, [r3, #20]
 800275e:	4b25      	ldr	r3, [pc, #148]	; (80027f4 <MX_GPIO_Init+0xcc>)
 8002760:	2180      	movs	r1, #128	; 0x80
 8002762:	03c9      	lsls	r1, r1, #15
 8002764:	430a      	orrs	r2, r1
 8002766:	615a      	str	r2, [r3, #20]
 8002768:	4b22      	ldr	r3, [pc, #136]	; (80027f4 <MX_GPIO_Init+0xcc>)
 800276a:	695a      	ldr	r2, [r3, #20]
 800276c:	2380      	movs	r3, #128	; 0x80
 800276e:	03db      	lsls	r3, r3, #15
 8002770:	4013      	ands	r3, r2
 8002772:	607b      	str	r3, [r7, #4]
 8002774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002776:	4b1f      	ldr	r3, [pc, #124]	; (80027f4 <MX_GPIO_Init+0xcc>)
 8002778:	695a      	ldr	r2, [r3, #20]
 800277a:	4b1e      	ldr	r3, [pc, #120]	; (80027f4 <MX_GPIO_Init+0xcc>)
 800277c:	2180      	movs	r1, #128	; 0x80
 800277e:	0289      	lsls	r1, r1, #10
 8002780:	430a      	orrs	r2, r1
 8002782:	615a      	str	r2, [r3, #20]
 8002784:	4b1b      	ldr	r3, [pc, #108]	; (80027f4 <MX_GPIO_Init+0xcc>)
 8002786:	695a      	ldr	r2, [r3, #20]
 8002788:	2380      	movs	r3, #128	; 0x80
 800278a:	029b      	lsls	r3, r3, #10
 800278c:	4013      	ands	r3, r2
 800278e:	603b      	str	r3, [r7, #0]
 8002790:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8002792:	2390      	movs	r3, #144	; 0x90
 8002794:	05db      	lsls	r3, r3, #23
 8002796:	2200      	movs	r2, #0
 8002798:	2120      	movs	r1, #32
 800279a:	0018      	movs	r0, r3
 800279c:	f001 f86c 	bl	8003878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80027a0:	193b      	adds	r3, r7, r4
 80027a2:	2280      	movs	r2, #128	; 0x80
 80027a4:	0192      	lsls	r2, r2, #6
 80027a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027a8:	193b      	adds	r3, r7, r4
 80027aa:	2284      	movs	r2, #132	; 0x84
 80027ac:	0392      	lsls	r2, r2, #14
 80027ae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b0:	193b      	adds	r3, r7, r4
 80027b2:	2200      	movs	r2, #0
 80027b4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b6:	193b      	adds	r3, r7, r4
 80027b8:	4a0f      	ldr	r2, [pc, #60]	; (80027f8 <MX_GPIO_Init+0xd0>)
 80027ba:	0019      	movs	r1, r3
 80027bc:	0010      	movs	r0, r2
 80027be:	f000 fee3 	bl	8003588 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80027c2:	0021      	movs	r1, r4
 80027c4:	187b      	adds	r3, r7, r1
 80027c6:	2220      	movs	r2, #32
 80027c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ca:	187b      	adds	r3, r7, r1
 80027cc:	2201      	movs	r2, #1
 80027ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	187b      	adds	r3, r7, r1
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d6:	187b      	adds	r3, r7, r1
 80027d8:	2200      	movs	r2, #0
 80027da:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027dc:	187a      	adds	r2, r7, r1
 80027de:	2390      	movs	r3, #144	; 0x90
 80027e0:	05db      	lsls	r3, r3, #23
 80027e2:	0011      	movs	r1, r2
 80027e4:	0018      	movs	r0, r3
 80027e6:	f000 fecf 	bl	8003588 <HAL_GPIO_Init>

}
 80027ea:	46c0      	nop			; (mov r8, r8)
 80027ec:	46bd      	mov	sp, r7
 80027ee:	b009      	add	sp, #36	; 0x24
 80027f0:	bd90      	pop	{r4, r7, pc}
 80027f2:	46c0      	nop			; (mov r8, r8)
 80027f4:	40021000 	.word	0x40021000
 80027f8:	48000800 	.word	0x48000800

080027fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002800:	b672      	cpsid	i
}
 8002802:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002804:	e7fe      	b.n	8002804 <Error_Handler+0x8>
	...

08002808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280e:	4b0f      	ldr	r3, [pc, #60]	; (800284c <HAL_MspInit+0x44>)
 8002810:	699a      	ldr	r2, [r3, #24]
 8002812:	4b0e      	ldr	r3, [pc, #56]	; (800284c <HAL_MspInit+0x44>)
 8002814:	2101      	movs	r1, #1
 8002816:	430a      	orrs	r2, r1
 8002818:	619a      	str	r2, [r3, #24]
 800281a:	4b0c      	ldr	r3, [pc, #48]	; (800284c <HAL_MspInit+0x44>)
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	2201      	movs	r2, #1
 8002820:	4013      	ands	r3, r2
 8002822:	607b      	str	r3, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002826:	4b09      	ldr	r3, [pc, #36]	; (800284c <HAL_MspInit+0x44>)
 8002828:	69da      	ldr	r2, [r3, #28]
 800282a:	4b08      	ldr	r3, [pc, #32]	; (800284c <HAL_MspInit+0x44>)
 800282c:	2180      	movs	r1, #128	; 0x80
 800282e:	0549      	lsls	r1, r1, #21
 8002830:	430a      	orrs	r2, r1
 8002832:	61da      	str	r2, [r3, #28]
 8002834:	4b05      	ldr	r3, [pc, #20]	; (800284c <HAL_MspInit+0x44>)
 8002836:	69da      	ldr	r2, [r3, #28]
 8002838:	2380      	movs	r3, #128	; 0x80
 800283a:	055b      	lsls	r3, r3, #21
 800283c:	4013      	ands	r3, r2
 800283e:	603b      	str	r3, [r7, #0]
 8002840:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	46bd      	mov	sp, r7
 8002846:	b002      	add	sp, #8
 8002848:	bd80      	pop	{r7, pc}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	40021000 	.word	0x40021000

08002850 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002850:	b590      	push	{r4, r7, lr}
 8002852:	b08b      	sub	sp, #44	; 0x2c
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002858:	2414      	movs	r4, #20
 800285a:	193b      	adds	r3, r7, r4
 800285c:	0018      	movs	r0, r3
 800285e:	2314      	movs	r3, #20
 8002860:	001a      	movs	r2, r3
 8002862:	2100      	movs	r1, #0
 8002864:	f002 fbce 	bl	8005004 <memset>
  if(hadc->Instance==ADC1)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a19      	ldr	r2, [pc, #100]	; (80028d4 <HAL_ADC_MspInit+0x84>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d12b      	bne.n	80028ca <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002872:	4b19      	ldr	r3, [pc, #100]	; (80028d8 <HAL_ADC_MspInit+0x88>)
 8002874:	699a      	ldr	r2, [r3, #24]
 8002876:	4b18      	ldr	r3, [pc, #96]	; (80028d8 <HAL_ADC_MspInit+0x88>)
 8002878:	2180      	movs	r1, #128	; 0x80
 800287a:	0089      	lsls	r1, r1, #2
 800287c:	430a      	orrs	r2, r1
 800287e:	619a      	str	r2, [r3, #24]
 8002880:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <HAL_ADC_MspInit+0x88>)
 8002882:	699a      	ldr	r2, [r3, #24]
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4013      	ands	r3, r2
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288e:	4b12      	ldr	r3, [pc, #72]	; (80028d8 <HAL_ADC_MspInit+0x88>)
 8002890:	695a      	ldr	r2, [r3, #20]
 8002892:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <HAL_ADC_MspInit+0x88>)
 8002894:	2180      	movs	r1, #128	; 0x80
 8002896:	0289      	lsls	r1, r1, #10
 8002898:	430a      	orrs	r2, r1
 800289a:	615a      	str	r2, [r3, #20]
 800289c:	4b0e      	ldr	r3, [pc, #56]	; (80028d8 <HAL_ADC_MspInit+0x88>)
 800289e:	695a      	ldr	r2, [r3, #20]
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	029b      	lsls	r3, r3, #10
 80028a4:	4013      	ands	r3, r2
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028aa:	193b      	adds	r3, r7, r4
 80028ac:	2201      	movs	r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028b0:	193b      	adds	r3, r7, r4
 80028b2:	2203      	movs	r2, #3
 80028b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b6:	193b      	adds	r3, r7, r4
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028bc:	193a      	adds	r2, r7, r4
 80028be:	2390      	movs	r3, #144	; 0x90
 80028c0:	05db      	lsls	r3, r3, #23
 80028c2:	0011      	movs	r1, r2
 80028c4:	0018      	movs	r0, r3
 80028c6:	f000 fe5f 	bl	8003588 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028ca:	46c0      	nop			; (mov r8, r8)
 80028cc:	46bd      	mov	sp, r7
 80028ce:	b00b      	add	sp, #44	; 0x2c
 80028d0:	bd90      	pop	{r4, r7, pc}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	40012400 	.word	0x40012400
 80028d8:	40021000 	.word	0x40021000

080028dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028dc:	b590      	push	{r4, r7, lr}
 80028de:	b08b      	sub	sp, #44	; 0x2c
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e4:	2414      	movs	r4, #20
 80028e6:	193b      	adds	r3, r7, r4
 80028e8:	0018      	movs	r0, r3
 80028ea:	2314      	movs	r3, #20
 80028ec:	001a      	movs	r2, r3
 80028ee:	2100      	movs	r1, #0
 80028f0:	f002 fb88 	bl	8005004 <memset>
  if(huart->Instance==USART2)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a1c      	ldr	r2, [pc, #112]	; (800296c <HAL_UART_MspInit+0x90>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d132      	bne.n	8002964 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028fe:	4b1c      	ldr	r3, [pc, #112]	; (8002970 <HAL_UART_MspInit+0x94>)
 8002900:	69da      	ldr	r2, [r3, #28]
 8002902:	4b1b      	ldr	r3, [pc, #108]	; (8002970 <HAL_UART_MspInit+0x94>)
 8002904:	2180      	movs	r1, #128	; 0x80
 8002906:	0289      	lsls	r1, r1, #10
 8002908:	430a      	orrs	r2, r1
 800290a:	61da      	str	r2, [r3, #28]
 800290c:	4b18      	ldr	r3, [pc, #96]	; (8002970 <HAL_UART_MspInit+0x94>)
 800290e:	69da      	ldr	r2, [r3, #28]
 8002910:	2380      	movs	r3, #128	; 0x80
 8002912:	029b      	lsls	r3, r3, #10
 8002914:	4013      	ands	r3, r2
 8002916:	613b      	str	r3, [r7, #16]
 8002918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800291a:	4b15      	ldr	r3, [pc, #84]	; (8002970 <HAL_UART_MspInit+0x94>)
 800291c:	695a      	ldr	r2, [r3, #20]
 800291e:	4b14      	ldr	r3, [pc, #80]	; (8002970 <HAL_UART_MspInit+0x94>)
 8002920:	2180      	movs	r1, #128	; 0x80
 8002922:	0289      	lsls	r1, r1, #10
 8002924:	430a      	orrs	r2, r1
 8002926:	615a      	str	r2, [r3, #20]
 8002928:	4b11      	ldr	r3, [pc, #68]	; (8002970 <HAL_UART_MspInit+0x94>)
 800292a:	695a      	ldr	r2, [r3, #20]
 800292c:	2380      	movs	r3, #128	; 0x80
 800292e:	029b      	lsls	r3, r3, #10
 8002930:	4013      	ands	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002936:	0021      	movs	r1, r4
 8002938:	187b      	adds	r3, r7, r1
 800293a:	220c      	movs	r2, #12
 800293c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800293e:	187b      	adds	r3, r7, r1
 8002940:	2202      	movs	r2, #2
 8002942:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002944:	187b      	adds	r3, r7, r1
 8002946:	2200      	movs	r2, #0
 8002948:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294a:	187b      	adds	r3, r7, r1
 800294c:	2200      	movs	r2, #0
 800294e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002950:	187b      	adds	r3, r7, r1
 8002952:	2201      	movs	r2, #1
 8002954:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002956:	187a      	adds	r2, r7, r1
 8002958:	2390      	movs	r3, #144	; 0x90
 800295a:	05db      	lsls	r3, r3, #23
 800295c:	0011      	movs	r1, r2
 800295e:	0018      	movs	r0, r3
 8002960:	f000 fe12 	bl	8003588 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b00b      	add	sp, #44	; 0x2c
 800296a:	bd90      	pop	{r4, r7, pc}
 800296c:	40004400 	.word	0x40004400
 8002970:	40021000 	.word	0x40021000

08002974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002978:	e7fe      	b.n	8002978 <NMI_Handler+0x4>

0800297a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800297e:	e7fe      	b.n	800297e <HardFault_Handler+0x4>

08002980 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002984:	46c0      	nop			; (mov r8, r8)
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800298e:	46c0      	nop			; (mov r8, r8)
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002998:	f000 f938 	bl	8002c0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800299c:	46c0      	nop			; (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	af00      	add	r7, sp, #0
	return 1;
 80029a6:	2301      	movs	r3, #1
}
 80029a8:	0018      	movs	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <_kill>:

int _kill(int pid, int sig)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b082      	sub	sp, #8
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
 80029b6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029b8:	f002 fafa 	bl	8004fb0 <__errno>
 80029bc:	0003      	movs	r3, r0
 80029be:	2216      	movs	r2, #22
 80029c0:	601a      	str	r2, [r3, #0]
	return -1;
 80029c2:	2301      	movs	r3, #1
 80029c4:	425b      	negs	r3, r3
}
 80029c6:	0018      	movs	r0, r3
 80029c8:	46bd      	mov	sp, r7
 80029ca:	b002      	add	sp, #8
 80029cc:	bd80      	pop	{r7, pc}

080029ce <_exit>:

void _exit (int status)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b082      	sub	sp, #8
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80029d6:	2301      	movs	r3, #1
 80029d8:	425a      	negs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	0011      	movs	r1, r2
 80029de:	0018      	movs	r0, r3
 80029e0:	f7ff ffe5 	bl	80029ae <_kill>
	while (1) {}		/* Make sure we hang here */
 80029e4:	e7fe      	b.n	80029e4 <_exit+0x16>

080029e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b086      	sub	sp, #24
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	60f8      	str	r0, [r7, #12]
 80029ee:	60b9      	str	r1, [r7, #8]
 80029f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f2:	2300      	movs	r3, #0
 80029f4:	617b      	str	r3, [r7, #20]
 80029f6:	e00a      	b.n	8002a0e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029f8:	f7ff fd1a 	bl	8002430 <__io_getchar>
 80029fc:	0001      	movs	r1, r0
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	60ba      	str	r2, [r7, #8]
 8002a04:	b2ca      	uxtb	r2, r1
 8002a06:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	dbf0      	blt.n	80029f8 <_read+0x12>
	}

return len;
 8002a16:	687b      	ldr	r3, [r7, #4]
}
 8002a18:	0018      	movs	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b006      	add	sp, #24
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]
 8002a30:	e009      	b.n	8002a46 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	1c5a      	adds	r2, r3, #1
 8002a36:	60ba      	str	r2, [r7, #8]
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	f7ff fce6 	bl	800240c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	3301      	adds	r3, #1
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	dbf1      	blt.n	8002a32 <_write+0x12>
	}
	return len;
 8002a4e:	687b      	ldr	r3, [r7, #4]
}
 8002a50:	0018      	movs	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b006      	add	sp, #24
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <_close>:

int _close(int file)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	return -1;
 8002a60:	2301      	movs	r3, #1
 8002a62:	425b      	negs	r3, r3
}
 8002a64:	0018      	movs	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b002      	add	sp, #8
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	2280      	movs	r2, #128	; 0x80
 8002a7a:	0192      	lsls	r2, r2, #6
 8002a7c:	605a      	str	r2, [r3, #4]
	return 0;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	0018      	movs	r0, r3
 8002a82:	46bd      	mov	sp, r7
 8002a84:	b002      	add	sp, #8
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <_isatty>:

int _isatty(int file)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
	return 1;
 8002a90:	2301      	movs	r3, #1
}
 8002a92:	0018      	movs	r0, r3
 8002a94:	46bd      	mov	sp, r7
 8002a96:	b002      	add	sp, #8
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b084      	sub	sp, #16
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	607a      	str	r2, [r7, #4]
	return 0;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	b004      	add	sp, #16
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ab8:	4a14      	ldr	r2, [pc, #80]	; (8002b0c <_sbrk+0x5c>)
 8002aba:	4b15      	ldr	r3, [pc, #84]	; (8002b10 <_sbrk+0x60>)
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ac4:	4b13      	ldr	r3, [pc, #76]	; (8002b14 <_sbrk+0x64>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d102      	bne.n	8002ad2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002acc:	4b11      	ldr	r3, [pc, #68]	; (8002b14 <_sbrk+0x64>)
 8002ace:	4a12      	ldr	r2, [pc, #72]	; (8002b18 <_sbrk+0x68>)
 8002ad0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ad2:	4b10      	ldr	r3, [pc, #64]	; (8002b14 <_sbrk+0x64>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	18d3      	adds	r3, r2, r3
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d207      	bcs.n	8002af0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ae0:	f002 fa66 	bl	8004fb0 <__errno>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	220c      	movs	r2, #12
 8002ae8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aea:	2301      	movs	r3, #1
 8002aec:	425b      	negs	r3, r3
 8002aee:	e009      	b.n	8002b04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002af0:	4b08      	ldr	r3, [pc, #32]	; (8002b14 <_sbrk+0x64>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002af6:	4b07      	ldr	r3, [pc, #28]	; (8002b14 <_sbrk+0x64>)
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	18d2      	adds	r2, r2, r3
 8002afe:	4b05      	ldr	r3, [pc, #20]	; (8002b14 <_sbrk+0x64>)
 8002b00:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002b02:	68fb      	ldr	r3, [r7, #12]
}
 8002b04:	0018      	movs	r0, r3
 8002b06:	46bd      	mov	sp, r7
 8002b08:	b006      	add	sp, #24
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20004000 	.word	0x20004000
 8002b10:	00000400 	.word	0x00000400
 8002b14:	20000204 	.word	0x20000204
 8002b18:	200002f0 	.word	0x200002f0

08002b1c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002b20:	46c0      	nop			; (mov r8, r8)
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b28:	480d      	ldr	r0, [pc, #52]	; (8002b60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b2a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002b2c:	f7ff fff6 	bl	8002b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b30:	480c      	ldr	r0, [pc, #48]	; (8002b64 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b32:	490d      	ldr	r1, [pc, #52]	; (8002b68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b34:	4a0d      	ldr	r2, [pc, #52]	; (8002b6c <LoopForever+0xe>)
  movs r3, #0
 8002b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b38:	e002      	b.n	8002b40 <LoopCopyDataInit>

08002b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b3e:	3304      	adds	r3, #4

08002b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b44:	d3f9      	bcc.n	8002b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b46:	4a0a      	ldr	r2, [pc, #40]	; (8002b70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b48:	4c0a      	ldr	r4, [pc, #40]	; (8002b74 <LoopForever+0x16>)
  movs r3, #0
 8002b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b4c:	e001      	b.n	8002b52 <LoopFillZerobss>

08002b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b50:	3204      	adds	r2, #4

08002b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b54:	d3fb      	bcc.n	8002b4e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002b56:	f002 fa31 	bl	8004fbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b5a:	f7ff fc89 	bl	8002470 <main>

08002b5e <LoopForever>:

LoopForever:
    b LoopForever
 8002b5e:	e7fe      	b.n	8002b5e <LoopForever>
  ldr   r0, =_estack
 8002b60:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b68:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002b6c:	0800a144 	.word	0x0800a144
  ldr r2, =_sbss
 8002b70:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002b74:	200002f0 	.word	0x200002f0

08002b78 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b78:	e7fe      	b.n	8002b78 <ADC1_COMP_IRQHandler>
	...

08002b7c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b80:	4b07      	ldr	r3, [pc, #28]	; (8002ba0 <HAL_Init+0x24>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	4b06      	ldr	r3, [pc, #24]	; (8002ba0 <HAL_Init+0x24>)
 8002b86:	2110      	movs	r1, #16
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002b8c:	2000      	movs	r0, #0
 8002b8e:	f000 f809 	bl	8002ba4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b92:	f7ff fe39 	bl	8002808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	0018      	movs	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	46c0      	nop			; (mov r8, r8)
 8002ba0:	40022000 	.word	0x40022000

08002ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ba4:	b590      	push	{r4, r7, lr}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bac:	4b14      	ldr	r3, [pc, #80]	; (8002c00 <HAL_InitTick+0x5c>)
 8002bae:	681c      	ldr	r4, [r3, #0]
 8002bb0:	4b14      	ldr	r3, [pc, #80]	; (8002c04 <HAL_InitTick+0x60>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	0019      	movs	r1, r3
 8002bb6:	23fa      	movs	r3, #250	; 0xfa
 8002bb8:	0098      	lsls	r0, r3, #2
 8002bba:	f7fd fac1 	bl	8000140 <__udivsi3>
 8002bbe:	0003      	movs	r3, r0
 8002bc0:	0019      	movs	r1, r3
 8002bc2:	0020      	movs	r0, r4
 8002bc4:	f7fd fabc 	bl	8000140 <__udivsi3>
 8002bc8:	0003      	movs	r3, r0
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f000 fccf 	bl	800356e <HAL_SYSTICK_Config>
 8002bd0:	1e03      	subs	r3, r0, #0
 8002bd2:	d001      	beq.n	8002bd8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e00f      	b.n	8002bf8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	d80b      	bhi.n	8002bf6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bde:	6879      	ldr	r1, [r7, #4]
 8002be0:	2301      	movs	r3, #1
 8002be2:	425b      	negs	r3, r3
 8002be4:	2200      	movs	r2, #0
 8002be6:	0018      	movs	r0, r3
 8002be8:	f000 fcac 	bl	8003544 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <HAL_InitTick+0x64>)
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	e000      	b.n	8002bf8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
}
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	b003      	add	sp, #12
 8002bfe:	bd90      	pop	{r4, r7, pc}
 8002c00:	20000004 	.word	0x20000004
 8002c04:	2000000c 	.word	0x2000000c
 8002c08:	20000008 	.word	0x20000008

08002c0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c10:	4b05      	ldr	r3, [pc, #20]	; (8002c28 <HAL_IncTick+0x1c>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	001a      	movs	r2, r3
 8002c16:	4b05      	ldr	r3, [pc, #20]	; (8002c2c <HAL_IncTick+0x20>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	18d2      	adds	r2, r2, r3
 8002c1c:	4b03      	ldr	r3, [pc, #12]	; (8002c2c <HAL_IncTick+0x20>)
 8002c1e:	601a      	str	r2, [r3, #0]
}
 8002c20:	46c0      	nop			; (mov r8, r8)
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	2000000c 	.word	0x2000000c
 8002c2c:	200002dc 	.word	0x200002dc

08002c30 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  return uwTick;
 8002c34:	4b02      	ldr	r3, [pc, #8]	; (8002c40 <HAL_GetTick+0x10>)
 8002c36:	681b      	ldr	r3, [r3, #0]
}
 8002c38:	0018      	movs	r0, r3
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	200002dc 	.word	0x200002dc

08002c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff fff0 	bl	8002c30 <HAL_GetTick>
 8002c50:	0003      	movs	r3, r0
 8002c52:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	d005      	beq.n	8002c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <HAL_Delay+0x44>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	001a      	movs	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	189b      	adds	r3, r3, r2
 8002c68:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	f7ff ffe0 	bl	8002c30 <HAL_GetTick>
 8002c70:	0002      	movs	r2, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d8f7      	bhi.n	8002c6c <HAL_Delay+0x28>
  {
  }
}
 8002c7c:	46c0      	nop			; (mov r8, r8)
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b004      	add	sp, #16
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	2000000c 	.word	0x2000000c

08002c8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c94:	230f      	movs	r3, #15
 8002c96:	18fb      	adds	r3, r7, r3
 8002c98:	2200      	movs	r2, #0
 8002c9a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e125      	b.n	8002ef6 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10a      	bne.n	8002cc8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2234      	movs	r2, #52	; 0x34
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f7ff fdc4 	bl	8002850 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ccc:	2210      	movs	r2, #16
 8002cce:	4013      	ands	r3, r2
 8002cd0:	d000      	beq.n	8002cd4 <HAL_ADC_Init+0x48>
 8002cd2:	e103      	b.n	8002edc <HAL_ADC_Init+0x250>
 8002cd4:	230f      	movs	r3, #15
 8002cd6:	18fb      	adds	r3, r7, r3
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d000      	beq.n	8002ce0 <HAL_ADC_Init+0x54>
 8002cde:	e0fd      	b.n	8002edc <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	2204      	movs	r2, #4
 8002ce8:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002cea:	d000      	beq.n	8002cee <HAL_ADC_Init+0x62>
 8002cec:	e0f6      	b.n	8002edc <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf2:	4a83      	ldr	r2, [pc, #524]	; (8002f00 <HAL_ADC_Init+0x274>)
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	431a      	orrs	r2, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	2203      	movs	r2, #3
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d112      	bne.n	8002d32 <HAL_ADC_Init+0xa6>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2201      	movs	r2, #1
 8002d14:	4013      	ands	r3, r2
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d009      	beq.n	8002d2e <HAL_ADC_Init+0xa2>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	021b      	lsls	r3, r3, #8
 8002d24:	401a      	ands	r2, r3
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	021b      	lsls	r3, r3, #8
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d101      	bne.n	8002d32 <HAL_ADC_Init+0xa6>
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e000      	b.n	8002d34 <HAL_ADC_Init+0xa8>
 8002d32:	2300      	movs	r3, #0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d116      	bne.n	8002d66 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	2218      	movs	r2, #24
 8002d40:	4393      	bics	r3, r2
 8002d42:	0019      	movs	r1, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	0899      	lsrs	r1, r3, #2
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68da      	ldr	r2, [r3, #12]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4964      	ldr	r1, [pc, #400]	; (8002f04 <HAL_ADC_Init+0x278>)
 8002d72:	400a      	ands	r2, r1
 8002d74:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	7e1b      	ldrb	r3, [r3, #24]
 8002d7a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	7e5b      	ldrb	r3, [r3, #25]
 8002d80:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d82:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	7e9b      	ldrb	r3, [r3, #26]
 8002d88:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002d8a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d002      	beq.n	8002d9a <HAL_ADC_Init+0x10e>
 8002d94:	2380      	movs	r3, #128	; 0x80
 8002d96:	015b      	lsls	r3, r3, #5
 8002d98:	e000      	b.n	8002d9c <HAL_ADC_Init+0x110>
 8002d9a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d9c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002da2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d101      	bne.n	8002db0 <HAL_ADC_Init+0x124>
 8002dac:	2304      	movs	r3, #4
 8002dae:	e000      	b.n	8002db2 <HAL_ADC_Init+0x126>
 8002db0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002db2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2124      	movs	r1, #36	; 0x24
 8002db8:	5c5b      	ldrb	r3, [r3, r1]
 8002dba:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002dbc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7edb      	ldrb	r3, [r3, #27]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d115      	bne.n	8002df8 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	7e9b      	ldrb	r3, [r3, #26]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d105      	bne.n	8002de0 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2280      	movs	r2, #128	; 0x80
 8002dd8:	0252      	lsls	r2, r2, #9
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	60bb      	str	r3, [r7, #8]
 8002dde:	e00b      	b.n	8002df8 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de4:	2220      	movs	r2, #32
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df0:	2201      	movs	r2, #1
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	69da      	ldr	r2, [r3, #28]
 8002dfc:	23c2      	movs	r3, #194	; 0xc2
 8002dfe:	33ff      	adds	r3, #255	; 0xff
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d007      	beq.n	8002e14 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	68d9      	ldr	r1, [r3, #12]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68ba      	ldr	r2, [r7, #8]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e28:	2380      	movs	r3, #128	; 0x80
 8002e2a:	055b      	lsls	r3, r3, #21
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d01b      	beq.n	8002e68 <HAL_ADC_Init+0x1dc>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d017      	beq.n	8002e68 <HAL_ADC_Init+0x1dc>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d013      	beq.n	8002e68 <HAL_ADC_Init+0x1dc>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	d00f      	beq.n	8002e68 <HAL_ADC_Init+0x1dc>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	d00b      	beq.n	8002e68 <HAL_ADC_Init+0x1dc>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e54:	2b05      	cmp	r3, #5
 8002e56:	d007      	beq.n	8002e68 <HAL_ADC_Init+0x1dc>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5c:	2b06      	cmp	r3, #6
 8002e5e:	d003      	beq.n	8002e68 <HAL_ADC_Init+0x1dc>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	2b07      	cmp	r3, #7
 8002e66:	d112      	bne.n	8002e8e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	695a      	ldr	r2, [r3, #20]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2107      	movs	r1, #7
 8002e74:	438a      	bics	r2, r1
 8002e76:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6959      	ldr	r1, [r3, #20]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e82:	2207      	movs	r2, #7
 8002e84:	401a      	ands	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	4a1c      	ldr	r2, [pc, #112]	; (8002f08 <HAL_ADC_Init+0x27c>)
 8002e96:	4013      	ands	r3, r2
 8002e98:	68ba      	ldr	r2, [r7, #8]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d10b      	bne.n	8002eb6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	4393      	bics	r3, r2
 8002eac:	2201      	movs	r2, #1
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002eb4:	e01c      	b.n	8002ef0 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eba:	2212      	movs	r2, #18
 8002ebc:	4393      	bics	r3, r2
 8002ebe:	2210      	movs	r2, #16
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eca:	2201      	movs	r2, #1
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002ed2:	230f      	movs	r3, #15
 8002ed4:	18fb      	adds	r3, r7, r3
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002eda:	e009      	b.n	8002ef0 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee0:	2210      	movs	r2, #16
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002ee8:	230f      	movs	r3, #15
 8002eea:	18fb      	adds	r3, r7, r3
 8002eec:	2201      	movs	r2, #1
 8002eee:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ef0:	230f      	movs	r3, #15
 8002ef2:	18fb      	adds	r3, r7, r3
 8002ef4:	781b      	ldrb	r3, [r3, #0]
}
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	b004      	add	sp, #16
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	46c0      	nop			; (mov r8, r8)
 8002f00:	fffffefd 	.word	0xfffffefd
 8002f04:	fffe0219 	.word	0xfffe0219
 8002f08:	833fffe7 	.word	0x833fffe7

08002f0c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002f0c:	b590      	push	{r4, r7, lr}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f14:	230f      	movs	r3, #15
 8002f16:	18fb      	adds	r3, r7, r3
 8002f18:	2200      	movs	r2, #0
 8002f1a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	2204      	movs	r2, #4
 8002f24:	4013      	ands	r3, r2
 8002f26:	d138      	bne.n	8002f9a <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2234      	movs	r2, #52	; 0x34
 8002f2c:	5c9b      	ldrb	r3, [r3, r2]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d101      	bne.n	8002f36 <HAL_ADC_Start+0x2a>
 8002f32:	2302      	movs	r3, #2
 8002f34:	e038      	b.n	8002fa8 <HAL_ADC_Start+0x9c>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2234      	movs	r2, #52	; 0x34
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	7e5b      	ldrb	r3, [r3, #25]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d007      	beq.n	8002f56 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002f46:	230f      	movs	r3, #15
 8002f48:	18fc      	adds	r4, r7, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	0018      	movs	r0, r3
 8002f4e:	f000 f9e3 	bl	8003318 <ADC_Enable>
 8002f52:	0003      	movs	r3, r0
 8002f54:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f56:	230f      	movs	r3, #15
 8002f58:	18fb      	adds	r3, r7, r3
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d120      	bne.n	8002fa2 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f64:	4a12      	ldr	r2, [pc, #72]	; (8002fb0 <HAL_ADC_Start+0xa4>)
 8002f66:	4013      	ands	r3, r2
 8002f68:	2280      	movs	r2, #128	; 0x80
 8002f6a:	0052      	lsls	r2, r2, #1
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2234      	movs	r2, #52	; 0x34
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	221c      	movs	r2, #28
 8002f86:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2104      	movs	r1, #4
 8002f94:	430a      	orrs	r2, r1
 8002f96:	609a      	str	r2, [r3, #8]
 8002f98:	e003      	b.n	8002fa2 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f9a:	230f      	movs	r3, #15
 8002f9c:	18fb      	adds	r3, r7, r3
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002fa2:	230f      	movs	r3, #15
 8002fa4:	18fb      	adds	r3, r7, r3
 8002fa6:	781b      	ldrb	r3, [r3, #0]
}
 8002fa8:	0018      	movs	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b005      	add	sp, #20
 8002fae:	bd90      	pop	{r4, r7, pc}
 8002fb0:	fffff0fe 	.word	0xfffff0fe

08002fb4 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	2b08      	cmp	r3, #8
 8002fc4:	d102      	bne.n	8002fcc <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002fc6:	2308      	movs	r3, #8
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	e014      	b.n	8002ff6 <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d10b      	bne.n	8002ff2 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fde:	2220      	movs	r2, #32
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2234      	movs	r2, #52	; 0x34
 8002fea:	2100      	movs	r1, #0
 8002fec:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e071      	b.n	80030d6 <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002ff2:	230c      	movs	r3, #12
 8002ff4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002ff6:	f7ff fe1b 	bl	8002c30 <HAL_GetTick>
 8002ffa:	0003      	movs	r3, r0
 8002ffc:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002ffe:	e01f      	b.n	8003040 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	3301      	adds	r3, #1
 8003004:	d01c      	beq.n	8003040 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d007      	beq.n	800301c <HAL_ADC_PollForConversion+0x68>
 800300c:	f7ff fe10 	bl	8002c30 <HAL_GetTick>
 8003010:	0002      	movs	r2, r0
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	429a      	cmp	r2, r3
 800301a:	d211      	bcs.n	8003040 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	4013      	ands	r3, r2
 8003026:	d10b      	bne.n	8003040 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800302c:	2204      	movs	r2, #4
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2234      	movs	r2, #52	; 0x34
 8003038:	2100      	movs	r1, #0
 800303a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e04a      	b.n	80030d6 <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	4013      	ands	r3, r2
 800304a:	d0d9      	beq.n	8003000 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003050:	2280      	movs	r2, #128	; 0x80
 8003052:	0092      	lsls	r2, r2, #2
 8003054:	431a      	orrs	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68da      	ldr	r2, [r3, #12]
 8003060:	23c0      	movs	r3, #192	; 0xc0
 8003062:	011b      	lsls	r3, r3, #4
 8003064:	4013      	ands	r3, r2
 8003066:	d12d      	bne.n	80030c4 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800306c:	2b00      	cmp	r3, #0
 800306e:	d129      	bne.n	80030c4 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2208      	movs	r2, #8
 8003078:	4013      	ands	r3, r2
 800307a:	2b08      	cmp	r3, #8
 800307c:	d122      	bne.n	80030c4 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	2204      	movs	r2, #4
 8003086:	4013      	ands	r3, r2
 8003088:	d110      	bne.n	80030ac <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	210c      	movs	r1, #12
 8003096:	438a      	bics	r2, r1
 8003098:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309e:	4a10      	ldr	r2, [pc, #64]	; (80030e0 <HAL_ADC_PollForConversion+0x12c>)
 80030a0:	4013      	ands	r3, r2
 80030a2:	2201      	movs	r2, #1
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	639a      	str	r2, [r3, #56]	; 0x38
 80030aa:	e00b      	b.n	80030c4 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b0:	2220      	movs	r2, #32
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030bc:	2201      	movs	r2, #1
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	7e1b      	ldrb	r3, [r3, #24]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d103      	bne.n	80030d4 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	220c      	movs	r2, #12
 80030d2:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	0018      	movs	r0, r3
 80030d8:	46bd      	mov	sp, r7
 80030da:	b004      	add	sp, #16
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	fffffefe 	.word	0xfffffefe

080030e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80030f2:	0018      	movs	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	b002      	add	sp, #8
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003106:	230f      	movs	r3, #15
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	2200      	movs	r2, #0
 800310c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800310e:	2300      	movs	r3, #0
 8003110:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	055b      	lsls	r3, r3, #21
 800311a:	429a      	cmp	r2, r3
 800311c:	d011      	beq.n	8003142 <HAL_ADC_ConfigChannel+0x46>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003122:	2b01      	cmp	r3, #1
 8003124:	d00d      	beq.n	8003142 <HAL_ADC_ConfigChannel+0x46>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	2b02      	cmp	r3, #2
 800312c:	d009      	beq.n	8003142 <HAL_ADC_ConfigChannel+0x46>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003132:	2b03      	cmp	r3, #3
 8003134:	d005      	beq.n	8003142 <HAL_ADC_ConfigChannel+0x46>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800313a:	2b04      	cmp	r3, #4
 800313c:	d001      	beq.n	8003142 <HAL_ADC_ConfigChannel+0x46>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2234      	movs	r2, #52	; 0x34
 8003146:	5c9b      	ldrb	r3, [r3, r2]
 8003148:	2b01      	cmp	r3, #1
 800314a:	d101      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x54>
 800314c:	2302      	movs	r3, #2
 800314e:	e0d0      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x1f6>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2234      	movs	r2, #52	; 0x34
 8003154:	2101      	movs	r1, #1
 8003156:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	2204      	movs	r2, #4
 8003160:	4013      	ands	r3, r2
 8003162:	d000      	beq.n	8003166 <HAL_ADC_ConfigChannel+0x6a>
 8003164:	e0b4      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	4a64      	ldr	r2, [pc, #400]	; (80032fc <HAL_ADC_ConfigChannel+0x200>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d100      	bne.n	8003172 <HAL_ADC_ConfigChannel+0x76>
 8003170:	e082      	b.n	8003278 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2201      	movs	r2, #1
 800317e:	409a      	lsls	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800318c:	2380      	movs	r3, #128	; 0x80
 800318e:	055b      	lsls	r3, r3, #21
 8003190:	429a      	cmp	r2, r3
 8003192:	d037      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003198:	2b01      	cmp	r3, #1
 800319a:	d033      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d02f      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a8:	2b03      	cmp	r3, #3
 80031aa:	d02b      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d027      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	2b05      	cmp	r3, #5
 80031ba:	d023      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c0:	2b06      	cmp	r3, #6
 80031c2:	d01f      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c8:	2b07      	cmp	r3, #7
 80031ca:	d01b      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	2107      	movs	r1, #7
 80031d8:	400b      	ands	r3, r1
 80031da:	429a      	cmp	r2, r3
 80031dc:	d012      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695a      	ldr	r2, [r3, #20]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2107      	movs	r1, #7
 80031ea:	438a      	bics	r2, r1
 80031ec:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6959      	ldr	r1, [r3, #20]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	2207      	movs	r2, #7
 80031fa:	401a      	ands	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b10      	cmp	r3, #16
 800320a:	d007      	beq.n	800321c <HAL_ADC_ConfigChannel+0x120>
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2b11      	cmp	r3, #17
 8003212:	d003      	beq.n	800321c <HAL_ADC_ConfigChannel+0x120>
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2b12      	cmp	r3, #18
 800321a:	d163      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800321c:	4b38      	ldr	r3, [pc, #224]	; (8003300 <HAL_ADC_ConfigChannel+0x204>)
 800321e:	6819      	ldr	r1, [r3, #0]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b10      	cmp	r3, #16
 8003226:	d009      	beq.n	800323c <HAL_ADC_ConfigChannel+0x140>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b11      	cmp	r3, #17
 800322e:	d102      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x13a>
 8003230:	2380      	movs	r3, #128	; 0x80
 8003232:	03db      	lsls	r3, r3, #15
 8003234:	e004      	b.n	8003240 <HAL_ADC_ConfigChannel+0x144>
 8003236:	2380      	movs	r3, #128	; 0x80
 8003238:	045b      	lsls	r3, r3, #17
 800323a:	e001      	b.n	8003240 <HAL_ADC_ConfigChannel+0x144>
 800323c:	2380      	movs	r3, #128	; 0x80
 800323e:	041b      	lsls	r3, r3, #16
 8003240:	4a2f      	ldr	r2, [pc, #188]	; (8003300 <HAL_ADC_ConfigChannel+0x204>)
 8003242:	430b      	orrs	r3, r1
 8003244:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2b10      	cmp	r3, #16
 800324c:	d14a      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800324e:	4b2d      	ldr	r3, [pc, #180]	; (8003304 <HAL_ADC_ConfigChannel+0x208>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	492d      	ldr	r1, [pc, #180]	; (8003308 <HAL_ADC_ConfigChannel+0x20c>)
 8003254:	0018      	movs	r0, r3
 8003256:	f7fc ff73 	bl	8000140 <__udivsi3>
 800325a:	0003      	movs	r3, r0
 800325c:	001a      	movs	r2, r3
 800325e:	0013      	movs	r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	189b      	adds	r3, r3, r2
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003268:	e002      	b.n	8003270 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	3b01      	subs	r3, #1
 800326e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1f9      	bne.n	800326a <HAL_ADC_ConfigChannel+0x16e>
 8003276:	e035      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2101      	movs	r1, #1
 8003284:	4099      	lsls	r1, r3
 8003286:	000b      	movs	r3, r1
 8003288:	43d9      	mvns	r1, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	400a      	ands	r2, r1
 8003290:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2b10      	cmp	r3, #16
 8003298:	d007      	beq.n	80032aa <HAL_ADC_ConfigChannel+0x1ae>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2b11      	cmp	r3, #17
 80032a0:	d003      	beq.n	80032aa <HAL_ADC_ConfigChannel+0x1ae>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2b12      	cmp	r3, #18
 80032a8:	d11c      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80032aa:	4b15      	ldr	r3, [pc, #84]	; (8003300 <HAL_ADC_ConfigChannel+0x204>)
 80032ac:	6819      	ldr	r1, [r3, #0]
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2b10      	cmp	r3, #16
 80032b4:	d007      	beq.n	80032c6 <HAL_ADC_ConfigChannel+0x1ca>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2b11      	cmp	r3, #17
 80032bc:	d101      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x1c6>
 80032be:	4b13      	ldr	r3, [pc, #76]	; (800330c <HAL_ADC_ConfigChannel+0x210>)
 80032c0:	e002      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x1cc>
 80032c2:	4b13      	ldr	r3, [pc, #76]	; (8003310 <HAL_ADC_ConfigChannel+0x214>)
 80032c4:	e000      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x1cc>
 80032c6:	4b13      	ldr	r3, [pc, #76]	; (8003314 <HAL_ADC_ConfigChannel+0x218>)
 80032c8:	4a0d      	ldr	r2, [pc, #52]	; (8003300 <HAL_ADC_ConfigChannel+0x204>)
 80032ca:	400b      	ands	r3, r1
 80032cc:	6013      	str	r3, [r2, #0]
 80032ce:	e009      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d4:	2220      	movs	r2, #32
 80032d6:	431a      	orrs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80032dc:	230f      	movs	r3, #15
 80032de:	18fb      	adds	r3, r7, r3
 80032e0:	2201      	movs	r2, #1
 80032e2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2234      	movs	r2, #52	; 0x34
 80032e8:	2100      	movs	r1, #0
 80032ea:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80032ec:	230f      	movs	r3, #15
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	781b      	ldrb	r3, [r3, #0]
}
 80032f2:	0018      	movs	r0, r3
 80032f4:	46bd      	mov	sp, r7
 80032f6:	b004      	add	sp, #16
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	46c0      	nop			; (mov r8, r8)
 80032fc:	00001001 	.word	0x00001001
 8003300:	40012708 	.word	0x40012708
 8003304:	20000004 	.word	0x20000004
 8003308:	000f4240 	.word	0x000f4240
 800330c:	ffbfffff 	.word	0xffbfffff
 8003310:	feffffff 	.word	0xfeffffff
 8003314:	ff7fffff 	.word	0xff7fffff

08003318 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003324:	2300      	movs	r3, #0
 8003326:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	2203      	movs	r2, #3
 8003330:	4013      	ands	r3, r2
 8003332:	2b01      	cmp	r3, #1
 8003334:	d112      	bne.n	800335c <ADC_Enable+0x44>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2201      	movs	r2, #1
 800333e:	4013      	ands	r3, r2
 8003340:	2b01      	cmp	r3, #1
 8003342:	d009      	beq.n	8003358 <ADC_Enable+0x40>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68da      	ldr	r2, [r3, #12]
 800334a:	2380      	movs	r3, #128	; 0x80
 800334c:	021b      	lsls	r3, r3, #8
 800334e:	401a      	ands	r2, r3
 8003350:	2380      	movs	r3, #128	; 0x80
 8003352:	021b      	lsls	r3, r3, #8
 8003354:	429a      	cmp	r2, r3
 8003356:	d101      	bne.n	800335c <ADC_Enable+0x44>
 8003358:	2301      	movs	r3, #1
 800335a:	e000      	b.n	800335e <ADC_Enable+0x46>
 800335c:	2300      	movs	r3, #0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d152      	bne.n	8003408 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	4a2a      	ldr	r2, [pc, #168]	; (8003414 <ADC_Enable+0xfc>)
 800336a:	4013      	ands	r3, r2
 800336c:	d00d      	beq.n	800338a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003372:	2210      	movs	r2, #16
 8003374:	431a      	orrs	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800337e:	2201      	movs	r2, #1
 8003380:	431a      	orrs	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e03f      	b.n	800340a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2101      	movs	r1, #1
 8003396:	430a      	orrs	r2, r1
 8003398:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800339a:	4b1f      	ldr	r3, [pc, #124]	; (8003418 <ADC_Enable+0x100>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	491f      	ldr	r1, [pc, #124]	; (800341c <ADC_Enable+0x104>)
 80033a0:	0018      	movs	r0, r3
 80033a2:	f7fc fecd 	bl	8000140 <__udivsi3>
 80033a6:	0003      	movs	r3, r0
 80033a8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80033aa:	e002      	b.n	80033b2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	3b01      	subs	r3, #1
 80033b0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1f9      	bne.n	80033ac <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80033b8:	f7ff fc3a 	bl	8002c30 <HAL_GetTick>
 80033bc:	0003      	movs	r3, r0
 80033be:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80033c0:	e01b      	b.n	80033fa <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033c2:	f7ff fc35 	bl	8002c30 <HAL_GetTick>
 80033c6:	0002      	movs	r2, r0
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d914      	bls.n	80033fa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2201      	movs	r2, #1
 80033d8:	4013      	ands	r3, r2
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d00d      	beq.n	80033fa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e2:	2210      	movs	r2, #16
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ee:	2201      	movs	r2, #1
 80033f0:	431a      	orrs	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e007      	b.n	800340a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2201      	movs	r2, #1
 8003402:	4013      	ands	r3, r2
 8003404:	2b01      	cmp	r3, #1
 8003406:	d1dc      	bne.n	80033c2 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	0018      	movs	r0, r3
 800340c:	46bd      	mov	sp, r7
 800340e:	b004      	add	sp, #16
 8003410:	bd80      	pop	{r7, pc}
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	80000017 	.word	0x80000017
 8003418:	20000004 	.word	0x20000004
 800341c:	000f4240 	.word	0x000f4240

08003420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003420:	b590      	push	{r4, r7, lr}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	0002      	movs	r2, r0
 8003428:	6039      	str	r1, [r7, #0]
 800342a:	1dfb      	adds	r3, r7, #7
 800342c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800342e:	1dfb      	adds	r3, r7, #7
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b7f      	cmp	r3, #127	; 0x7f
 8003434:	d828      	bhi.n	8003488 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003436:	4a2f      	ldr	r2, [pc, #188]	; (80034f4 <__NVIC_SetPriority+0xd4>)
 8003438:	1dfb      	adds	r3, r7, #7
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	b25b      	sxtb	r3, r3
 800343e:	089b      	lsrs	r3, r3, #2
 8003440:	33c0      	adds	r3, #192	; 0xc0
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	589b      	ldr	r3, [r3, r2]
 8003446:	1dfa      	adds	r2, r7, #7
 8003448:	7812      	ldrb	r2, [r2, #0]
 800344a:	0011      	movs	r1, r2
 800344c:	2203      	movs	r2, #3
 800344e:	400a      	ands	r2, r1
 8003450:	00d2      	lsls	r2, r2, #3
 8003452:	21ff      	movs	r1, #255	; 0xff
 8003454:	4091      	lsls	r1, r2
 8003456:	000a      	movs	r2, r1
 8003458:	43d2      	mvns	r2, r2
 800345a:	401a      	ands	r2, r3
 800345c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	019b      	lsls	r3, r3, #6
 8003462:	22ff      	movs	r2, #255	; 0xff
 8003464:	401a      	ands	r2, r3
 8003466:	1dfb      	adds	r3, r7, #7
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	0018      	movs	r0, r3
 800346c:	2303      	movs	r3, #3
 800346e:	4003      	ands	r3, r0
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003474:	481f      	ldr	r0, [pc, #124]	; (80034f4 <__NVIC_SetPriority+0xd4>)
 8003476:	1dfb      	adds	r3, r7, #7
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	b25b      	sxtb	r3, r3
 800347c:	089b      	lsrs	r3, r3, #2
 800347e:	430a      	orrs	r2, r1
 8003480:	33c0      	adds	r3, #192	; 0xc0
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003486:	e031      	b.n	80034ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003488:	4a1b      	ldr	r2, [pc, #108]	; (80034f8 <__NVIC_SetPriority+0xd8>)
 800348a:	1dfb      	adds	r3, r7, #7
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	0019      	movs	r1, r3
 8003490:	230f      	movs	r3, #15
 8003492:	400b      	ands	r3, r1
 8003494:	3b08      	subs	r3, #8
 8003496:	089b      	lsrs	r3, r3, #2
 8003498:	3306      	adds	r3, #6
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	18d3      	adds	r3, r2, r3
 800349e:	3304      	adds	r3, #4
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	1dfa      	adds	r2, r7, #7
 80034a4:	7812      	ldrb	r2, [r2, #0]
 80034a6:	0011      	movs	r1, r2
 80034a8:	2203      	movs	r2, #3
 80034aa:	400a      	ands	r2, r1
 80034ac:	00d2      	lsls	r2, r2, #3
 80034ae:	21ff      	movs	r1, #255	; 0xff
 80034b0:	4091      	lsls	r1, r2
 80034b2:	000a      	movs	r2, r1
 80034b4:	43d2      	mvns	r2, r2
 80034b6:	401a      	ands	r2, r3
 80034b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	019b      	lsls	r3, r3, #6
 80034be:	22ff      	movs	r2, #255	; 0xff
 80034c0:	401a      	ands	r2, r3
 80034c2:	1dfb      	adds	r3, r7, #7
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	0018      	movs	r0, r3
 80034c8:	2303      	movs	r3, #3
 80034ca:	4003      	ands	r3, r0
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034d0:	4809      	ldr	r0, [pc, #36]	; (80034f8 <__NVIC_SetPriority+0xd8>)
 80034d2:	1dfb      	adds	r3, r7, #7
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	001c      	movs	r4, r3
 80034d8:	230f      	movs	r3, #15
 80034da:	4023      	ands	r3, r4
 80034dc:	3b08      	subs	r3, #8
 80034de:	089b      	lsrs	r3, r3, #2
 80034e0:	430a      	orrs	r2, r1
 80034e2:	3306      	adds	r3, #6
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	18c3      	adds	r3, r0, r3
 80034e8:	3304      	adds	r3, #4
 80034ea:	601a      	str	r2, [r3, #0]
}
 80034ec:	46c0      	nop			; (mov r8, r8)
 80034ee:	46bd      	mov	sp, r7
 80034f0:	b003      	add	sp, #12
 80034f2:	bd90      	pop	{r4, r7, pc}
 80034f4:	e000e100 	.word	0xe000e100
 80034f8:	e000ed00 	.word	0xe000ed00

080034fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	1e5a      	subs	r2, r3, #1
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	045b      	lsls	r3, r3, #17
 800350c:	429a      	cmp	r2, r3
 800350e:	d301      	bcc.n	8003514 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003510:	2301      	movs	r3, #1
 8003512:	e010      	b.n	8003536 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003514:	4b0a      	ldr	r3, [pc, #40]	; (8003540 <SysTick_Config+0x44>)
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	3a01      	subs	r2, #1
 800351a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800351c:	2301      	movs	r3, #1
 800351e:	425b      	negs	r3, r3
 8003520:	2103      	movs	r1, #3
 8003522:	0018      	movs	r0, r3
 8003524:	f7ff ff7c 	bl	8003420 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003528:	4b05      	ldr	r3, [pc, #20]	; (8003540 <SysTick_Config+0x44>)
 800352a:	2200      	movs	r2, #0
 800352c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800352e:	4b04      	ldr	r3, [pc, #16]	; (8003540 <SysTick_Config+0x44>)
 8003530:	2207      	movs	r2, #7
 8003532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003534:	2300      	movs	r3, #0
}
 8003536:	0018      	movs	r0, r3
 8003538:	46bd      	mov	sp, r7
 800353a:	b002      	add	sp, #8
 800353c:	bd80      	pop	{r7, pc}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	e000e010 	.word	0xe000e010

08003544 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	60b9      	str	r1, [r7, #8]
 800354c:	607a      	str	r2, [r7, #4]
 800354e:	210f      	movs	r1, #15
 8003550:	187b      	adds	r3, r7, r1
 8003552:	1c02      	adds	r2, r0, #0
 8003554:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	187b      	adds	r3, r7, r1
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	b25b      	sxtb	r3, r3
 800355e:	0011      	movs	r1, r2
 8003560:	0018      	movs	r0, r3
 8003562:	f7ff ff5d 	bl	8003420 <__NVIC_SetPriority>
}
 8003566:	46c0      	nop			; (mov r8, r8)
 8003568:	46bd      	mov	sp, r7
 800356a:	b004      	add	sp, #16
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b082      	sub	sp, #8
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	0018      	movs	r0, r3
 800357a:	f7ff ffbf 	bl	80034fc <SysTick_Config>
 800357e:	0003      	movs	r3, r0
}
 8003580:	0018      	movs	r0, r3
 8003582:	46bd      	mov	sp, r7
 8003584:	b002      	add	sp, #8
 8003586:	bd80      	pop	{r7, pc}

08003588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003592:	2300      	movs	r3, #0
 8003594:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003596:	e155      	b.n	8003844 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2101      	movs	r1, #1
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	4091      	lsls	r1, r2
 80035a2:	000a      	movs	r2, r1
 80035a4:	4013      	ands	r3, r2
 80035a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d100      	bne.n	80035b0 <HAL_GPIO_Init+0x28>
 80035ae:	e146      	b.n	800383e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2203      	movs	r2, #3
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d005      	beq.n	80035c8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	2203      	movs	r2, #3
 80035c2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d130      	bne.n	800362a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	2203      	movs	r2, #3
 80035d4:	409a      	lsls	r2, r3
 80035d6:	0013      	movs	r3, r2
 80035d8:	43da      	mvns	r2, r3
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	4013      	ands	r3, r2
 80035de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	409a      	lsls	r2, r3
 80035ea:	0013      	movs	r3, r2
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035fe:	2201      	movs	r2, #1
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	409a      	lsls	r2, r3
 8003604:	0013      	movs	r3, r2
 8003606:	43da      	mvns	r2, r3
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	4013      	ands	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	091b      	lsrs	r3, r3, #4
 8003614:	2201      	movs	r2, #1
 8003616:	401a      	ands	r2, r3
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	409a      	lsls	r2, r3
 800361c:	0013      	movs	r3, r2
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4313      	orrs	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2203      	movs	r2, #3
 8003630:	4013      	ands	r3, r2
 8003632:	2b03      	cmp	r3, #3
 8003634:	d017      	beq.n	8003666 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	2203      	movs	r2, #3
 8003642:	409a      	lsls	r2, r3
 8003644:	0013      	movs	r3, r2
 8003646:	43da      	mvns	r2, r3
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4013      	ands	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	409a      	lsls	r2, r3
 8003658:	0013      	movs	r3, r2
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2203      	movs	r2, #3
 800366c:	4013      	ands	r3, r2
 800366e:	2b02      	cmp	r3, #2
 8003670:	d123      	bne.n	80036ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	08da      	lsrs	r2, r3, #3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	3208      	adds	r2, #8
 800367a:	0092      	lsls	r2, r2, #2
 800367c:	58d3      	ldr	r3, [r2, r3]
 800367e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	2207      	movs	r2, #7
 8003684:	4013      	ands	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	220f      	movs	r2, #15
 800368a:	409a      	lsls	r2, r3
 800368c:	0013      	movs	r3, r2
 800368e:	43da      	mvns	r2, r3
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	4013      	ands	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	2107      	movs	r1, #7
 800369e:	400b      	ands	r3, r1
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	409a      	lsls	r2, r3
 80036a4:	0013      	movs	r3, r2
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	08da      	lsrs	r2, r3, #3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3208      	adds	r2, #8
 80036b4:	0092      	lsls	r2, r2, #2
 80036b6:	6939      	ldr	r1, [r7, #16]
 80036b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	2203      	movs	r2, #3
 80036c6:	409a      	lsls	r2, r3
 80036c8:	0013      	movs	r3, r2
 80036ca:	43da      	mvns	r2, r3
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	4013      	ands	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2203      	movs	r2, #3
 80036d8:	401a      	ands	r2, r3
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	409a      	lsls	r2, r3
 80036e0:	0013      	movs	r3, r2
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	23c0      	movs	r3, #192	; 0xc0
 80036f4:	029b      	lsls	r3, r3, #10
 80036f6:	4013      	ands	r3, r2
 80036f8:	d100      	bne.n	80036fc <HAL_GPIO_Init+0x174>
 80036fa:	e0a0      	b.n	800383e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036fc:	4b57      	ldr	r3, [pc, #348]	; (800385c <HAL_GPIO_Init+0x2d4>)
 80036fe:	699a      	ldr	r2, [r3, #24]
 8003700:	4b56      	ldr	r3, [pc, #344]	; (800385c <HAL_GPIO_Init+0x2d4>)
 8003702:	2101      	movs	r1, #1
 8003704:	430a      	orrs	r2, r1
 8003706:	619a      	str	r2, [r3, #24]
 8003708:	4b54      	ldr	r3, [pc, #336]	; (800385c <HAL_GPIO_Init+0x2d4>)
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	2201      	movs	r2, #1
 800370e:	4013      	ands	r3, r2
 8003710:	60bb      	str	r3, [r7, #8]
 8003712:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003714:	4a52      	ldr	r2, [pc, #328]	; (8003860 <HAL_GPIO_Init+0x2d8>)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	089b      	lsrs	r3, r3, #2
 800371a:	3302      	adds	r3, #2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	589b      	ldr	r3, [r3, r2]
 8003720:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	2203      	movs	r2, #3
 8003726:	4013      	ands	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	220f      	movs	r2, #15
 800372c:	409a      	lsls	r2, r3
 800372e:	0013      	movs	r3, r2
 8003730:	43da      	mvns	r2, r3
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	4013      	ands	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	2390      	movs	r3, #144	; 0x90
 800373c:	05db      	lsls	r3, r3, #23
 800373e:	429a      	cmp	r2, r3
 8003740:	d019      	beq.n	8003776 <HAL_GPIO_Init+0x1ee>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a47      	ldr	r2, [pc, #284]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d013      	beq.n	8003772 <HAL_GPIO_Init+0x1ea>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a46      	ldr	r2, [pc, #280]	; (8003868 <HAL_GPIO_Init+0x2e0>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00d      	beq.n	800376e <HAL_GPIO_Init+0x1e6>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a45      	ldr	r2, [pc, #276]	; (800386c <HAL_GPIO_Init+0x2e4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d007      	beq.n	800376a <HAL_GPIO_Init+0x1e2>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a44      	ldr	r2, [pc, #272]	; (8003870 <HAL_GPIO_Init+0x2e8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d101      	bne.n	8003766 <HAL_GPIO_Init+0x1de>
 8003762:	2304      	movs	r3, #4
 8003764:	e008      	b.n	8003778 <HAL_GPIO_Init+0x1f0>
 8003766:	2305      	movs	r3, #5
 8003768:	e006      	b.n	8003778 <HAL_GPIO_Init+0x1f0>
 800376a:	2303      	movs	r3, #3
 800376c:	e004      	b.n	8003778 <HAL_GPIO_Init+0x1f0>
 800376e:	2302      	movs	r3, #2
 8003770:	e002      	b.n	8003778 <HAL_GPIO_Init+0x1f0>
 8003772:	2301      	movs	r3, #1
 8003774:	e000      	b.n	8003778 <HAL_GPIO_Init+0x1f0>
 8003776:	2300      	movs	r3, #0
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	2103      	movs	r1, #3
 800377c:	400a      	ands	r2, r1
 800377e:	0092      	lsls	r2, r2, #2
 8003780:	4093      	lsls	r3, r2
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	4313      	orrs	r3, r2
 8003786:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003788:	4935      	ldr	r1, [pc, #212]	; (8003860 <HAL_GPIO_Init+0x2d8>)
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	089b      	lsrs	r3, r3, #2
 800378e:	3302      	adds	r3, #2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003796:	4b37      	ldr	r3, [pc, #220]	; (8003874 <HAL_GPIO_Init+0x2ec>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	43da      	mvns	r2, r3
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	4013      	ands	r3, r2
 80037a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	2380      	movs	r3, #128	; 0x80
 80037ac:	035b      	lsls	r3, r3, #13
 80037ae:	4013      	ands	r3, r2
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80037ba:	4b2e      	ldr	r3, [pc, #184]	; (8003874 <HAL_GPIO_Init+0x2ec>)
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80037c0:	4b2c      	ldr	r3, [pc, #176]	; (8003874 <HAL_GPIO_Init+0x2ec>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	43da      	mvns	r2, r3
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	4013      	ands	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	2380      	movs	r3, #128	; 0x80
 80037d6:	039b      	lsls	r3, r3, #14
 80037d8:	4013      	ands	r3, r2
 80037da:	d003      	beq.n	80037e4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80037e4:	4b23      	ldr	r3, [pc, #140]	; (8003874 <HAL_GPIO_Init+0x2ec>)
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80037ea:	4b22      	ldr	r3, [pc, #136]	; (8003874 <HAL_GPIO_Init+0x2ec>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	43da      	mvns	r2, r3
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4013      	ands	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	029b      	lsls	r3, r3, #10
 8003802:	4013      	ands	r3, r2
 8003804:	d003      	beq.n	800380e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	4313      	orrs	r3, r2
 800380c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800380e:	4b19      	ldr	r3, [pc, #100]	; (8003874 <HAL_GPIO_Init+0x2ec>)
 8003810:	693a      	ldr	r2, [r7, #16]
 8003812:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003814:	4b17      	ldr	r3, [pc, #92]	; (8003874 <HAL_GPIO_Init+0x2ec>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	43da      	mvns	r2, r3
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4013      	ands	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	2380      	movs	r3, #128	; 0x80
 800382a:	025b      	lsls	r3, r3, #9
 800382c:	4013      	ands	r3, r2
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4313      	orrs	r3, r2
 8003836:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003838:	4b0e      	ldr	r3, [pc, #56]	; (8003874 <HAL_GPIO_Init+0x2ec>)
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	3301      	adds	r3, #1
 8003842:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	40da      	lsrs	r2, r3
 800384c:	1e13      	subs	r3, r2, #0
 800384e:	d000      	beq.n	8003852 <HAL_GPIO_Init+0x2ca>
 8003850:	e6a2      	b.n	8003598 <HAL_GPIO_Init+0x10>
  } 
}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	46c0      	nop			; (mov r8, r8)
 8003856:	46bd      	mov	sp, r7
 8003858:	b006      	add	sp, #24
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40021000 	.word	0x40021000
 8003860:	40010000 	.word	0x40010000
 8003864:	48000400 	.word	0x48000400
 8003868:	48000800 	.word	0x48000800
 800386c:	48000c00 	.word	0x48000c00
 8003870:	48001000 	.word	0x48001000
 8003874:	40010400 	.word	0x40010400

08003878 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	0008      	movs	r0, r1
 8003882:	0011      	movs	r1, r2
 8003884:	1cbb      	adds	r3, r7, #2
 8003886:	1c02      	adds	r2, r0, #0
 8003888:	801a      	strh	r2, [r3, #0]
 800388a:	1c7b      	adds	r3, r7, #1
 800388c:	1c0a      	adds	r2, r1, #0
 800388e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003890:	1c7b      	adds	r3, r7, #1
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d004      	beq.n	80038a2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003898:	1cbb      	adds	r3, r7, #2
 800389a:	881a      	ldrh	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038a0:	e003      	b.n	80038aa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038a2:	1cbb      	adds	r3, r7, #2
 80038a4:	881a      	ldrh	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	46bd      	mov	sp, r7
 80038ae:	b002      	add	sp, #8
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b088      	sub	sp, #32
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d102      	bne.n	80038c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	f000 fb76 	bl	8003fb4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2201      	movs	r2, #1
 80038ce:	4013      	ands	r3, r2
 80038d0:	d100      	bne.n	80038d4 <HAL_RCC_OscConfig+0x20>
 80038d2:	e08e      	b.n	80039f2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80038d4:	4bc5      	ldr	r3, [pc, #788]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	220c      	movs	r2, #12
 80038da:	4013      	ands	r3, r2
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d00e      	beq.n	80038fe <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038e0:	4bc2      	ldr	r3, [pc, #776]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	220c      	movs	r2, #12
 80038e6:	4013      	ands	r3, r2
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d117      	bne.n	800391c <HAL_RCC_OscConfig+0x68>
 80038ec:	4bbf      	ldr	r3, [pc, #764]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	23c0      	movs	r3, #192	; 0xc0
 80038f2:	025b      	lsls	r3, r3, #9
 80038f4:	401a      	ands	r2, r3
 80038f6:	2380      	movs	r3, #128	; 0x80
 80038f8:	025b      	lsls	r3, r3, #9
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d10e      	bne.n	800391c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038fe:	4bbb      	ldr	r3, [pc, #748]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	2380      	movs	r3, #128	; 0x80
 8003904:	029b      	lsls	r3, r3, #10
 8003906:	4013      	ands	r3, r2
 8003908:	d100      	bne.n	800390c <HAL_RCC_OscConfig+0x58>
 800390a:	e071      	b.n	80039f0 <HAL_RCC_OscConfig+0x13c>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d000      	beq.n	8003916 <HAL_RCC_OscConfig+0x62>
 8003914:	e06c      	b.n	80039f0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	f000 fb4c 	bl	8003fb4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d107      	bne.n	8003934 <HAL_RCC_OscConfig+0x80>
 8003924:	4bb1      	ldr	r3, [pc, #708]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	4bb0      	ldr	r3, [pc, #704]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 800392a:	2180      	movs	r1, #128	; 0x80
 800392c:	0249      	lsls	r1, r1, #9
 800392e:	430a      	orrs	r2, r1
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	e02f      	b.n	8003994 <HAL_RCC_OscConfig+0xe0>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10c      	bne.n	8003956 <HAL_RCC_OscConfig+0xa2>
 800393c:	4bab      	ldr	r3, [pc, #684]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	4baa      	ldr	r3, [pc, #680]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003942:	49ab      	ldr	r1, [pc, #684]	; (8003bf0 <HAL_RCC_OscConfig+0x33c>)
 8003944:	400a      	ands	r2, r1
 8003946:	601a      	str	r2, [r3, #0]
 8003948:	4ba8      	ldr	r3, [pc, #672]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	4ba7      	ldr	r3, [pc, #668]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 800394e:	49a9      	ldr	r1, [pc, #676]	; (8003bf4 <HAL_RCC_OscConfig+0x340>)
 8003950:	400a      	ands	r2, r1
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	e01e      	b.n	8003994 <HAL_RCC_OscConfig+0xe0>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b05      	cmp	r3, #5
 800395c:	d10e      	bne.n	800397c <HAL_RCC_OscConfig+0xc8>
 800395e:	4ba3      	ldr	r3, [pc, #652]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	4ba2      	ldr	r3, [pc, #648]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003964:	2180      	movs	r1, #128	; 0x80
 8003966:	02c9      	lsls	r1, r1, #11
 8003968:	430a      	orrs	r2, r1
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	4b9f      	ldr	r3, [pc, #636]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	4b9e      	ldr	r3, [pc, #632]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003972:	2180      	movs	r1, #128	; 0x80
 8003974:	0249      	lsls	r1, r1, #9
 8003976:	430a      	orrs	r2, r1
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	e00b      	b.n	8003994 <HAL_RCC_OscConfig+0xe0>
 800397c:	4b9b      	ldr	r3, [pc, #620]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	4b9a      	ldr	r3, [pc, #616]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003982:	499b      	ldr	r1, [pc, #620]	; (8003bf0 <HAL_RCC_OscConfig+0x33c>)
 8003984:	400a      	ands	r2, r1
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	4b98      	ldr	r3, [pc, #608]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	4b97      	ldr	r3, [pc, #604]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 800398e:	4999      	ldr	r1, [pc, #612]	; (8003bf4 <HAL_RCC_OscConfig+0x340>)
 8003990:	400a      	ands	r2, r1
 8003992:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d014      	beq.n	80039c6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399c:	f7ff f948 	bl	8002c30 <HAL_GetTick>
 80039a0:	0003      	movs	r3, r0
 80039a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039a6:	f7ff f943 	bl	8002c30 <HAL_GetTick>
 80039aa:	0002      	movs	r2, r0
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b64      	cmp	r3, #100	; 0x64
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e2fd      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039b8:	4b8c      	ldr	r3, [pc, #560]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	2380      	movs	r3, #128	; 0x80
 80039be:	029b      	lsls	r3, r3, #10
 80039c0:	4013      	ands	r3, r2
 80039c2:	d0f0      	beq.n	80039a6 <HAL_RCC_OscConfig+0xf2>
 80039c4:	e015      	b.n	80039f2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c6:	f7ff f933 	bl	8002c30 <HAL_GetTick>
 80039ca:	0003      	movs	r3, r0
 80039cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039d0:	f7ff f92e 	bl	8002c30 <HAL_GetTick>
 80039d4:	0002      	movs	r2, r0
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b64      	cmp	r3, #100	; 0x64
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e2e8      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039e2:	4b82      	ldr	r3, [pc, #520]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	2380      	movs	r3, #128	; 0x80
 80039e8:	029b      	lsls	r3, r3, #10
 80039ea:	4013      	ands	r3, r2
 80039ec:	d1f0      	bne.n	80039d0 <HAL_RCC_OscConfig+0x11c>
 80039ee:	e000      	b.n	80039f2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2202      	movs	r2, #2
 80039f8:	4013      	ands	r3, r2
 80039fa:	d100      	bne.n	80039fe <HAL_RCC_OscConfig+0x14a>
 80039fc:	e06c      	b.n	8003ad8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80039fe:	4b7b      	ldr	r3, [pc, #492]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	220c      	movs	r2, #12
 8003a04:	4013      	ands	r3, r2
 8003a06:	d00e      	beq.n	8003a26 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003a08:	4b78      	ldr	r3, [pc, #480]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	220c      	movs	r2, #12
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b08      	cmp	r3, #8
 8003a12:	d11f      	bne.n	8003a54 <HAL_RCC_OscConfig+0x1a0>
 8003a14:	4b75      	ldr	r3, [pc, #468]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	23c0      	movs	r3, #192	; 0xc0
 8003a1a:	025b      	lsls	r3, r3, #9
 8003a1c:	401a      	ands	r2, r3
 8003a1e:	2380      	movs	r3, #128	; 0x80
 8003a20:	021b      	lsls	r3, r3, #8
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d116      	bne.n	8003a54 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a26:	4b71      	ldr	r3, [pc, #452]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	d005      	beq.n	8003a3c <HAL_RCC_OscConfig+0x188>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d001      	beq.n	8003a3c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e2bb      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a3c:	4b6b      	ldr	r3, [pc, #428]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	22f8      	movs	r2, #248	; 0xf8
 8003a42:	4393      	bics	r3, r2
 8003a44:	0019      	movs	r1, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	00da      	lsls	r2, r3, #3
 8003a4c:	4b67      	ldr	r3, [pc, #412]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a52:	e041      	b.n	8003ad8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d024      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a5c:	4b63      	ldr	r3, [pc, #396]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	4b62      	ldr	r3, [pc, #392]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a62:	2101      	movs	r1, #1
 8003a64:	430a      	orrs	r2, r1
 8003a66:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7ff f8e2 	bl	8002c30 <HAL_GetTick>
 8003a6c:	0003      	movs	r3, r0
 8003a6e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a70:	e008      	b.n	8003a84 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a72:	f7ff f8dd 	bl	8002c30 <HAL_GetTick>
 8003a76:	0002      	movs	r2, r0
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d901      	bls.n	8003a84 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e297      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a84:	4b59      	ldr	r3, [pc, #356]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2202      	movs	r2, #2
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d0f1      	beq.n	8003a72 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a8e:	4b57      	ldr	r3, [pc, #348]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	22f8      	movs	r2, #248	; 0xf8
 8003a94:	4393      	bics	r3, r2
 8003a96:	0019      	movs	r1, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	00da      	lsls	r2, r3, #3
 8003a9e:	4b53      	ldr	r3, [pc, #332]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	e018      	b.n	8003ad8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aa6:	4b51      	ldr	r3, [pc, #324]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	4b50      	ldr	r3, [pc, #320]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003aac:	2101      	movs	r1, #1
 8003aae:	438a      	bics	r2, r1
 8003ab0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab2:	f7ff f8bd 	bl	8002c30 <HAL_GetTick>
 8003ab6:	0003      	movs	r3, r0
 8003ab8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003abc:	f7ff f8b8 	bl	8002c30 <HAL_GetTick>
 8003ac0:	0002      	movs	r2, r0
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e272      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ace:	4b47      	ldr	r3, [pc, #284]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2202      	movs	r2, #2
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	d1f1      	bne.n	8003abc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2208      	movs	r2, #8
 8003ade:	4013      	ands	r3, r2
 8003ae0:	d036      	beq.n	8003b50 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69db      	ldr	r3, [r3, #28]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d019      	beq.n	8003b1e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aea:	4b40      	ldr	r3, [pc, #256]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003aec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003aee:	4b3f      	ldr	r3, [pc, #252]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003af0:	2101      	movs	r1, #1
 8003af2:	430a      	orrs	r2, r1
 8003af4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af6:	f7ff f89b 	bl	8002c30 <HAL_GetTick>
 8003afa:	0003      	movs	r3, r0
 8003afc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b00:	f7ff f896 	bl	8002c30 <HAL_GetTick>
 8003b04:	0002      	movs	r2, r0
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e250      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b12:	4b36      	ldr	r3, [pc, #216]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	2202      	movs	r2, #2
 8003b18:	4013      	ands	r3, r2
 8003b1a:	d0f1      	beq.n	8003b00 <HAL_RCC_OscConfig+0x24c>
 8003b1c:	e018      	b.n	8003b50 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b1e:	4b33      	ldr	r3, [pc, #204]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003b20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b22:	4b32      	ldr	r3, [pc, #200]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003b24:	2101      	movs	r1, #1
 8003b26:	438a      	bics	r2, r1
 8003b28:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b2a:	f7ff f881 	bl	8002c30 <HAL_GetTick>
 8003b2e:	0003      	movs	r3, r0
 8003b30:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b34:	f7ff f87c 	bl	8002c30 <HAL_GetTick>
 8003b38:	0002      	movs	r2, r0
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e236      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b46:	4b29      	ldr	r3, [pc, #164]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4a:	2202      	movs	r2, #2
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	d1f1      	bne.n	8003b34 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2204      	movs	r2, #4
 8003b56:	4013      	ands	r3, r2
 8003b58:	d100      	bne.n	8003b5c <HAL_RCC_OscConfig+0x2a8>
 8003b5a:	e0b5      	b.n	8003cc8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b5c:	201f      	movs	r0, #31
 8003b5e:	183b      	adds	r3, r7, r0
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b64:	4b21      	ldr	r3, [pc, #132]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003b66:	69da      	ldr	r2, [r3, #28]
 8003b68:	2380      	movs	r3, #128	; 0x80
 8003b6a:	055b      	lsls	r3, r3, #21
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d110      	bne.n	8003b92 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b70:	4b1e      	ldr	r3, [pc, #120]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003b72:	69da      	ldr	r2, [r3, #28]
 8003b74:	4b1d      	ldr	r3, [pc, #116]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003b76:	2180      	movs	r1, #128	; 0x80
 8003b78:	0549      	lsls	r1, r1, #21
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	61da      	str	r2, [r3, #28]
 8003b7e:	4b1b      	ldr	r3, [pc, #108]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003b80:	69da      	ldr	r2, [r3, #28]
 8003b82:	2380      	movs	r3, #128	; 0x80
 8003b84:	055b      	lsls	r3, r3, #21
 8003b86:	4013      	ands	r3, r2
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b8c:	183b      	adds	r3, r7, r0
 8003b8e:	2201      	movs	r2, #1
 8003b90:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b92:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <HAL_RCC_OscConfig+0x344>)
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	2380      	movs	r3, #128	; 0x80
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	d11a      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b9e:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <HAL_RCC_OscConfig+0x344>)
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	4b15      	ldr	r3, [pc, #84]	; (8003bf8 <HAL_RCC_OscConfig+0x344>)
 8003ba4:	2180      	movs	r1, #128	; 0x80
 8003ba6:	0049      	lsls	r1, r1, #1
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bac:	f7ff f840 	bl	8002c30 <HAL_GetTick>
 8003bb0:	0003      	movs	r3, r0
 8003bb2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb6:	f7ff f83b 	bl	8002c30 <HAL_GetTick>
 8003bba:	0002      	movs	r2, r0
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b64      	cmp	r3, #100	; 0x64
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e1f5      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc8:	4b0b      	ldr	r3, [pc, #44]	; (8003bf8 <HAL_RCC_OscConfig+0x344>)
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	2380      	movs	r3, #128	; 0x80
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d0f0      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d10f      	bne.n	8003bfc <HAL_RCC_OscConfig+0x348>
 8003bdc:	4b03      	ldr	r3, [pc, #12]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003bde:	6a1a      	ldr	r2, [r3, #32]
 8003be0:	4b02      	ldr	r3, [pc, #8]	; (8003bec <HAL_RCC_OscConfig+0x338>)
 8003be2:	2101      	movs	r1, #1
 8003be4:	430a      	orrs	r2, r1
 8003be6:	621a      	str	r2, [r3, #32]
 8003be8:	e036      	b.n	8003c58 <HAL_RCC_OscConfig+0x3a4>
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	fffeffff 	.word	0xfffeffff
 8003bf4:	fffbffff 	.word	0xfffbffff
 8003bf8:	40007000 	.word	0x40007000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10c      	bne.n	8003c1e <HAL_RCC_OscConfig+0x36a>
 8003c04:	4bca      	ldr	r3, [pc, #808]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c06:	6a1a      	ldr	r2, [r3, #32]
 8003c08:	4bc9      	ldr	r3, [pc, #804]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	438a      	bics	r2, r1
 8003c0e:	621a      	str	r2, [r3, #32]
 8003c10:	4bc7      	ldr	r3, [pc, #796]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c12:	6a1a      	ldr	r2, [r3, #32]
 8003c14:	4bc6      	ldr	r3, [pc, #792]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c16:	2104      	movs	r1, #4
 8003c18:	438a      	bics	r2, r1
 8003c1a:	621a      	str	r2, [r3, #32]
 8003c1c:	e01c      	b.n	8003c58 <HAL_RCC_OscConfig+0x3a4>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	2b05      	cmp	r3, #5
 8003c24:	d10c      	bne.n	8003c40 <HAL_RCC_OscConfig+0x38c>
 8003c26:	4bc2      	ldr	r3, [pc, #776]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c28:	6a1a      	ldr	r2, [r3, #32]
 8003c2a:	4bc1      	ldr	r3, [pc, #772]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c2c:	2104      	movs	r1, #4
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	621a      	str	r2, [r3, #32]
 8003c32:	4bbf      	ldr	r3, [pc, #764]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c34:	6a1a      	ldr	r2, [r3, #32]
 8003c36:	4bbe      	ldr	r3, [pc, #760]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c38:	2101      	movs	r1, #1
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	621a      	str	r2, [r3, #32]
 8003c3e:	e00b      	b.n	8003c58 <HAL_RCC_OscConfig+0x3a4>
 8003c40:	4bbb      	ldr	r3, [pc, #748]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c42:	6a1a      	ldr	r2, [r3, #32]
 8003c44:	4bba      	ldr	r3, [pc, #744]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c46:	2101      	movs	r1, #1
 8003c48:	438a      	bics	r2, r1
 8003c4a:	621a      	str	r2, [r3, #32]
 8003c4c:	4bb8      	ldr	r3, [pc, #736]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c4e:	6a1a      	ldr	r2, [r3, #32]
 8003c50:	4bb7      	ldr	r3, [pc, #732]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c52:	2104      	movs	r1, #4
 8003c54:	438a      	bics	r2, r1
 8003c56:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d014      	beq.n	8003c8a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c60:	f7fe ffe6 	bl	8002c30 <HAL_GetTick>
 8003c64:	0003      	movs	r3, r0
 8003c66:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c68:	e009      	b.n	8003c7e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c6a:	f7fe ffe1 	bl	8002c30 <HAL_GetTick>
 8003c6e:	0002      	movs	r2, r0
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	4aaf      	ldr	r2, [pc, #700]	; (8003f34 <HAL_RCC_OscConfig+0x680>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e19a      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c7e:	4bac      	ldr	r3, [pc, #688]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	2202      	movs	r2, #2
 8003c84:	4013      	ands	r3, r2
 8003c86:	d0f0      	beq.n	8003c6a <HAL_RCC_OscConfig+0x3b6>
 8003c88:	e013      	b.n	8003cb2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c8a:	f7fe ffd1 	bl	8002c30 <HAL_GetTick>
 8003c8e:	0003      	movs	r3, r0
 8003c90:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c92:	e009      	b.n	8003ca8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c94:	f7fe ffcc 	bl	8002c30 <HAL_GetTick>
 8003c98:	0002      	movs	r2, r0
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	4aa5      	ldr	r2, [pc, #660]	; (8003f34 <HAL_RCC_OscConfig+0x680>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e185      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ca8:	4ba1      	ldr	r3, [pc, #644]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	2202      	movs	r2, #2
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d1f0      	bne.n	8003c94 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003cb2:	231f      	movs	r3, #31
 8003cb4:	18fb      	adds	r3, r7, r3
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d105      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cbc:	4b9c      	ldr	r3, [pc, #624]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003cbe:	69da      	ldr	r2, [r3, #28]
 8003cc0:	4b9b      	ldr	r3, [pc, #620]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003cc2:	499d      	ldr	r1, [pc, #628]	; (8003f38 <HAL_RCC_OscConfig+0x684>)
 8003cc4:	400a      	ands	r2, r1
 8003cc6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2210      	movs	r2, #16
 8003cce:	4013      	ands	r3, r2
 8003cd0:	d063      	beq.n	8003d9a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d12a      	bne.n	8003d30 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003cda:	4b95      	ldr	r3, [pc, #596]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cde:	4b94      	ldr	r3, [pc, #592]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003ce0:	2104      	movs	r1, #4
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003ce6:	4b92      	ldr	r3, [pc, #584]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003ce8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cea:	4b91      	ldr	r3, [pc, #580]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003cec:	2101      	movs	r1, #1
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf2:	f7fe ff9d 	bl	8002c30 <HAL_GetTick>
 8003cf6:	0003      	movs	r3, r0
 8003cf8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003cfc:	f7fe ff98 	bl	8002c30 <HAL_GetTick>
 8003d00:	0002      	movs	r2, r0
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e152      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d0e:	4b88      	ldr	r3, [pc, #544]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d12:	2202      	movs	r2, #2
 8003d14:	4013      	ands	r3, r2
 8003d16:	d0f1      	beq.n	8003cfc <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d18:	4b85      	ldr	r3, [pc, #532]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d1c:	22f8      	movs	r2, #248	; 0xf8
 8003d1e:	4393      	bics	r3, r2
 8003d20:	0019      	movs	r1, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	00da      	lsls	r2, r3, #3
 8003d28:	4b81      	ldr	r3, [pc, #516]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	635a      	str	r2, [r3, #52]	; 0x34
 8003d2e:	e034      	b.n	8003d9a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	695b      	ldr	r3, [r3, #20]
 8003d34:	3305      	adds	r3, #5
 8003d36:	d111      	bne.n	8003d5c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003d38:	4b7d      	ldr	r3, [pc, #500]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d3c:	4b7c      	ldr	r3, [pc, #496]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d3e:	2104      	movs	r1, #4
 8003d40:	438a      	bics	r2, r1
 8003d42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d44:	4b7a      	ldr	r3, [pc, #488]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d48:	22f8      	movs	r2, #248	; 0xf8
 8003d4a:	4393      	bics	r3, r2
 8003d4c:	0019      	movs	r1, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	00da      	lsls	r2, r3, #3
 8003d54:	4b76      	ldr	r3, [pc, #472]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d56:	430a      	orrs	r2, r1
 8003d58:	635a      	str	r2, [r3, #52]	; 0x34
 8003d5a:	e01e      	b.n	8003d9a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d5c:	4b74      	ldr	r3, [pc, #464]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d60:	4b73      	ldr	r3, [pc, #460]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d62:	2104      	movs	r1, #4
 8003d64:	430a      	orrs	r2, r1
 8003d66:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003d68:	4b71      	ldr	r3, [pc, #452]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d6c:	4b70      	ldr	r3, [pc, #448]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d6e:	2101      	movs	r1, #1
 8003d70:	438a      	bics	r2, r1
 8003d72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d74:	f7fe ff5c 	bl	8002c30 <HAL_GetTick>
 8003d78:	0003      	movs	r3, r0
 8003d7a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d7c:	e008      	b.n	8003d90 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d7e:	f7fe ff57 	bl	8002c30 <HAL_GetTick>
 8003d82:	0002      	movs	r2, r0
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d901      	bls.n	8003d90 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e111      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d90:	4b67      	ldr	r3, [pc, #412]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d94:	2202      	movs	r2, #2
 8003d96:	4013      	ands	r3, r2
 8003d98:	d1f1      	bne.n	8003d7e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	4013      	ands	r3, r2
 8003da2:	d05c      	beq.n	8003e5e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003da4:	4b62      	ldr	r3, [pc, #392]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	220c      	movs	r2, #12
 8003daa:	4013      	ands	r3, r2
 8003dac:	2b0c      	cmp	r3, #12
 8003dae:	d00e      	beq.n	8003dce <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003db0:	4b5f      	ldr	r3, [pc, #380]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	220c      	movs	r2, #12
 8003db6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003db8:	2b08      	cmp	r3, #8
 8003dba:	d114      	bne.n	8003de6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003dbc:	4b5c      	ldr	r3, [pc, #368]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	23c0      	movs	r3, #192	; 0xc0
 8003dc2:	025b      	lsls	r3, r3, #9
 8003dc4:	401a      	ands	r2, r3
 8003dc6:	23c0      	movs	r3, #192	; 0xc0
 8003dc8:	025b      	lsls	r3, r3, #9
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d10b      	bne.n	8003de6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003dce:	4b58      	ldr	r3, [pc, #352]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003dd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dd2:	2380      	movs	r3, #128	; 0x80
 8003dd4:	029b      	lsls	r3, r3, #10
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	d040      	beq.n	8003e5c <HAL_RCC_OscConfig+0x5a8>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d03c      	beq.n	8003e5c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e0e6      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d01b      	beq.n	8003e26 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003dee:	4b50      	ldr	r3, [pc, #320]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003df0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003df2:	4b4f      	ldr	r3, [pc, #316]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003df4:	2180      	movs	r1, #128	; 0x80
 8003df6:	0249      	lsls	r1, r1, #9
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dfc:	f7fe ff18 	bl	8002c30 <HAL_GetTick>
 8003e00:	0003      	movs	r3, r0
 8003e02:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003e04:	e008      	b.n	8003e18 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e06:	f7fe ff13 	bl	8002c30 <HAL_GetTick>
 8003e0a:	0002      	movs	r2, r0
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e0cd      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003e18:	4b45      	ldr	r3, [pc, #276]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003e1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e1c:	2380      	movs	r3, #128	; 0x80
 8003e1e:	029b      	lsls	r3, r3, #10
 8003e20:	4013      	ands	r3, r2
 8003e22:	d0f0      	beq.n	8003e06 <HAL_RCC_OscConfig+0x552>
 8003e24:	e01b      	b.n	8003e5e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003e26:	4b42      	ldr	r3, [pc, #264]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003e28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e2a:	4b41      	ldr	r3, [pc, #260]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003e2c:	4943      	ldr	r1, [pc, #268]	; (8003f3c <HAL_RCC_OscConfig+0x688>)
 8003e2e:	400a      	ands	r2, r1
 8003e30:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e32:	f7fe fefd 	bl	8002c30 <HAL_GetTick>
 8003e36:	0003      	movs	r3, r0
 8003e38:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e3c:	f7fe fef8 	bl	8002c30 <HAL_GetTick>
 8003e40:	0002      	movs	r2, r0
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e0b2      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003e4e:	4b38      	ldr	r3, [pc, #224]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003e50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e52:	2380      	movs	r3, #128	; 0x80
 8003e54:	029b      	lsls	r3, r3, #10
 8003e56:	4013      	ands	r3, r2
 8003e58:	d1f0      	bne.n	8003e3c <HAL_RCC_OscConfig+0x588>
 8003e5a:	e000      	b.n	8003e5e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003e5c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d100      	bne.n	8003e68 <HAL_RCC_OscConfig+0x5b4>
 8003e66:	e0a4      	b.n	8003fb2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e68:	4b31      	ldr	r3, [pc, #196]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	220c      	movs	r2, #12
 8003e6e:	4013      	ands	r3, r2
 8003e70:	2b08      	cmp	r3, #8
 8003e72:	d100      	bne.n	8003e76 <HAL_RCC_OscConfig+0x5c2>
 8003e74:	e078      	b.n	8003f68 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d14c      	bne.n	8003f18 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e7e:	4b2c      	ldr	r3, [pc, #176]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	4b2b      	ldr	r3, [pc, #172]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003e84:	492e      	ldr	r1, [pc, #184]	; (8003f40 <HAL_RCC_OscConfig+0x68c>)
 8003e86:	400a      	ands	r2, r1
 8003e88:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8a:	f7fe fed1 	bl	8002c30 <HAL_GetTick>
 8003e8e:	0003      	movs	r3, r0
 8003e90:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e94:	f7fe fecc 	bl	8002c30 <HAL_GetTick>
 8003e98:	0002      	movs	r2, r0
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e086      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ea6:	4b22      	ldr	r3, [pc, #136]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	2380      	movs	r3, #128	; 0x80
 8003eac:	049b      	lsls	r3, r3, #18
 8003eae:	4013      	ands	r3, r2
 8003eb0:	d1f0      	bne.n	8003e94 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eb2:	4b1f      	ldr	r3, [pc, #124]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb6:	220f      	movs	r2, #15
 8003eb8:	4393      	bics	r3, r2
 8003eba:	0019      	movs	r1, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ec0:	4b1b      	ldr	r3, [pc, #108]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ec6:	4b1a      	ldr	r3, [pc, #104]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	4a1e      	ldr	r2, [pc, #120]	; (8003f44 <HAL_RCC_OscConfig+0x690>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	0019      	movs	r1, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	4b15      	ldr	r3, [pc, #84]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003edc:	430a      	orrs	r2, r1
 8003ede:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ee0:	4b13      	ldr	r3, [pc, #76]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	4b12      	ldr	r3, [pc, #72]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003ee6:	2180      	movs	r1, #128	; 0x80
 8003ee8:	0449      	lsls	r1, r1, #17
 8003eea:	430a      	orrs	r2, r1
 8003eec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eee:	f7fe fe9f 	bl	8002c30 <HAL_GetTick>
 8003ef2:	0003      	movs	r3, r0
 8003ef4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ef8:	f7fe fe9a 	bl	8002c30 <HAL_GetTick>
 8003efc:	0002      	movs	r2, r0
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e054      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f0a:	4b09      	ldr	r3, [pc, #36]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	2380      	movs	r3, #128	; 0x80
 8003f10:	049b      	lsls	r3, r3, #18
 8003f12:	4013      	ands	r3, r2
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x644>
 8003f16:	e04c      	b.n	8003fb2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f18:	4b05      	ldr	r3, [pc, #20]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4b04      	ldr	r3, [pc, #16]	; (8003f30 <HAL_RCC_OscConfig+0x67c>)
 8003f1e:	4908      	ldr	r1, [pc, #32]	; (8003f40 <HAL_RCC_OscConfig+0x68c>)
 8003f20:	400a      	ands	r2, r1
 8003f22:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f24:	f7fe fe84 	bl	8002c30 <HAL_GetTick>
 8003f28:	0003      	movs	r3, r0
 8003f2a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f2c:	e015      	b.n	8003f5a <HAL_RCC_OscConfig+0x6a6>
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	40021000 	.word	0x40021000
 8003f34:	00001388 	.word	0x00001388
 8003f38:	efffffff 	.word	0xefffffff
 8003f3c:	fffeffff 	.word	0xfffeffff
 8003f40:	feffffff 	.word	0xfeffffff
 8003f44:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f48:	f7fe fe72 	bl	8002c30 <HAL_GetTick>
 8003f4c:	0002      	movs	r2, r0
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e02c      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f5a:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <HAL_RCC_OscConfig+0x708>)
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	2380      	movs	r3, #128	; 0x80
 8003f60:	049b      	lsls	r3, r3, #18
 8003f62:	4013      	ands	r3, r2
 8003f64:	d1f0      	bne.n	8003f48 <HAL_RCC_OscConfig+0x694>
 8003f66:	e024      	b.n	8003fb2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d101      	bne.n	8003f74 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e01f      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003f74:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <HAL_RCC_OscConfig+0x708>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003f7a:	4b10      	ldr	r3, [pc, #64]	; (8003fbc <HAL_RCC_OscConfig+0x708>)
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	23c0      	movs	r3, #192	; 0xc0
 8003f84:	025b      	lsls	r3, r3, #9
 8003f86:	401a      	ands	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d10e      	bne.n	8003fae <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	220f      	movs	r2, #15
 8003f94:	401a      	ands	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d107      	bne.n	8003fae <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	23f0      	movs	r3, #240	; 0xf0
 8003fa2:	039b      	lsls	r3, r3, #14
 8003fa4:	401a      	ands	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d001      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e000      	b.n	8003fb4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	b008      	add	sp, #32
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	40021000 	.word	0x40021000

08003fc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e0bf      	b.n	8004154 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fd4:	4b61      	ldr	r3, [pc, #388]	; (800415c <HAL_RCC_ClockConfig+0x19c>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	4013      	ands	r3, r2
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d911      	bls.n	8004006 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fe2:	4b5e      	ldr	r3, [pc, #376]	; (800415c <HAL_RCC_ClockConfig+0x19c>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	4393      	bics	r3, r2
 8003fea:	0019      	movs	r1, r3
 8003fec:	4b5b      	ldr	r3, [pc, #364]	; (800415c <HAL_RCC_ClockConfig+0x19c>)
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ff4:	4b59      	ldr	r3, [pc, #356]	; (800415c <HAL_RCC_ClockConfig+0x19c>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d001      	beq.n	8004006 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e0a6      	b.n	8004154 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2202      	movs	r2, #2
 800400c:	4013      	ands	r3, r2
 800400e:	d015      	beq.n	800403c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2204      	movs	r2, #4
 8004016:	4013      	ands	r3, r2
 8004018:	d006      	beq.n	8004028 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800401a:	4b51      	ldr	r3, [pc, #324]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	4b50      	ldr	r3, [pc, #320]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 8004020:	21e0      	movs	r1, #224	; 0xe0
 8004022:	00c9      	lsls	r1, r1, #3
 8004024:	430a      	orrs	r2, r1
 8004026:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004028:	4b4d      	ldr	r3, [pc, #308]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	22f0      	movs	r2, #240	; 0xf0
 800402e:	4393      	bics	r3, r2
 8004030:	0019      	movs	r1, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	4b4a      	ldr	r3, [pc, #296]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 8004038:	430a      	orrs	r2, r1
 800403a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2201      	movs	r2, #1
 8004042:	4013      	ands	r3, r2
 8004044:	d04c      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	2b01      	cmp	r3, #1
 800404c:	d107      	bne.n	800405e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800404e:	4b44      	ldr	r3, [pc, #272]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	2380      	movs	r3, #128	; 0x80
 8004054:	029b      	lsls	r3, r3, #10
 8004056:	4013      	ands	r3, r2
 8004058:	d120      	bne.n	800409c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e07a      	b.n	8004154 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2b02      	cmp	r3, #2
 8004064:	d107      	bne.n	8004076 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004066:	4b3e      	ldr	r3, [pc, #248]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	2380      	movs	r3, #128	; 0x80
 800406c:	049b      	lsls	r3, r3, #18
 800406e:	4013      	ands	r3, r2
 8004070:	d114      	bne.n	800409c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e06e      	b.n	8004154 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	2b03      	cmp	r3, #3
 800407c:	d107      	bne.n	800408e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800407e:	4b38      	ldr	r3, [pc, #224]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 8004080:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004082:	2380      	movs	r3, #128	; 0x80
 8004084:	029b      	lsls	r3, r3, #10
 8004086:	4013      	ands	r3, r2
 8004088:	d108      	bne.n	800409c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e062      	b.n	8004154 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800408e:	4b34      	ldr	r3, [pc, #208]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2202      	movs	r2, #2
 8004094:	4013      	ands	r3, r2
 8004096:	d101      	bne.n	800409c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e05b      	b.n	8004154 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800409c:	4b30      	ldr	r3, [pc, #192]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	2203      	movs	r2, #3
 80040a2:	4393      	bics	r3, r2
 80040a4:	0019      	movs	r1, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	4b2d      	ldr	r3, [pc, #180]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 80040ac:	430a      	orrs	r2, r1
 80040ae:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040b0:	f7fe fdbe 	bl	8002c30 <HAL_GetTick>
 80040b4:	0003      	movs	r3, r0
 80040b6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b8:	e009      	b.n	80040ce <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ba:	f7fe fdb9 	bl	8002c30 <HAL_GetTick>
 80040be:	0002      	movs	r2, r0
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	4a27      	ldr	r2, [pc, #156]	; (8004164 <HAL_RCC_ClockConfig+0x1a4>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e042      	b.n	8004154 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ce:	4b24      	ldr	r3, [pc, #144]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	220c      	movs	r2, #12
 80040d4:	401a      	ands	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	429a      	cmp	r2, r3
 80040de:	d1ec      	bne.n	80040ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040e0:	4b1e      	ldr	r3, [pc, #120]	; (800415c <HAL_RCC_ClockConfig+0x19c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2201      	movs	r2, #1
 80040e6:	4013      	ands	r3, r2
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d211      	bcs.n	8004112 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ee:	4b1b      	ldr	r3, [pc, #108]	; (800415c <HAL_RCC_ClockConfig+0x19c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2201      	movs	r2, #1
 80040f4:	4393      	bics	r3, r2
 80040f6:	0019      	movs	r1, r3
 80040f8:	4b18      	ldr	r3, [pc, #96]	; (800415c <HAL_RCC_ClockConfig+0x19c>)
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004100:	4b16      	ldr	r3, [pc, #88]	; (800415c <HAL_RCC_ClockConfig+0x19c>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2201      	movs	r2, #1
 8004106:	4013      	ands	r3, r2
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d001      	beq.n	8004112 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e020      	b.n	8004154 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2204      	movs	r2, #4
 8004118:	4013      	ands	r3, r2
 800411a:	d009      	beq.n	8004130 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800411c:	4b10      	ldr	r3, [pc, #64]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	4a11      	ldr	r2, [pc, #68]	; (8004168 <HAL_RCC_ClockConfig+0x1a8>)
 8004122:	4013      	ands	r3, r2
 8004124:	0019      	movs	r1, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68da      	ldr	r2, [r3, #12]
 800412a:	4b0d      	ldr	r3, [pc, #52]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 800412c:	430a      	orrs	r2, r1
 800412e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004130:	f000 f820 	bl	8004174 <HAL_RCC_GetSysClockFreq>
 8004134:	0001      	movs	r1, r0
 8004136:	4b0a      	ldr	r3, [pc, #40]	; (8004160 <HAL_RCC_ClockConfig+0x1a0>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	091b      	lsrs	r3, r3, #4
 800413c:	220f      	movs	r2, #15
 800413e:	4013      	ands	r3, r2
 8004140:	4a0a      	ldr	r2, [pc, #40]	; (800416c <HAL_RCC_ClockConfig+0x1ac>)
 8004142:	5cd3      	ldrb	r3, [r2, r3]
 8004144:	000a      	movs	r2, r1
 8004146:	40da      	lsrs	r2, r3
 8004148:	4b09      	ldr	r3, [pc, #36]	; (8004170 <HAL_RCC_ClockConfig+0x1b0>)
 800414a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800414c:	2000      	movs	r0, #0
 800414e:	f7fe fd29 	bl	8002ba4 <HAL_InitTick>
  
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	0018      	movs	r0, r3
 8004156:	46bd      	mov	sp, r7
 8004158:	b004      	add	sp, #16
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40022000 	.word	0x40022000
 8004160:	40021000 	.word	0x40021000
 8004164:	00001388 	.word	0x00001388
 8004168:	fffff8ff 	.word	0xfffff8ff
 800416c:	08009c4c 	.word	0x08009c4c
 8004170:	20000004 	.word	0x20000004

08004174 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	2300      	movs	r3, #0
 8004180:	60bb      	str	r3, [r7, #8]
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	2300      	movs	r3, #0
 8004188:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800418e:	4b2d      	ldr	r3, [pc, #180]	; (8004244 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	220c      	movs	r2, #12
 8004198:	4013      	ands	r3, r2
 800419a:	2b0c      	cmp	r3, #12
 800419c:	d046      	beq.n	800422c <HAL_RCC_GetSysClockFreq+0xb8>
 800419e:	d848      	bhi.n	8004232 <HAL_RCC_GetSysClockFreq+0xbe>
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d002      	beq.n	80041aa <HAL_RCC_GetSysClockFreq+0x36>
 80041a4:	2b08      	cmp	r3, #8
 80041a6:	d003      	beq.n	80041b0 <HAL_RCC_GetSysClockFreq+0x3c>
 80041a8:	e043      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041aa:	4b27      	ldr	r3, [pc, #156]	; (8004248 <HAL_RCC_GetSysClockFreq+0xd4>)
 80041ac:	613b      	str	r3, [r7, #16]
      break;
 80041ae:	e043      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	0c9b      	lsrs	r3, r3, #18
 80041b4:	220f      	movs	r2, #15
 80041b6:	4013      	ands	r3, r2
 80041b8:	4a24      	ldr	r2, [pc, #144]	; (800424c <HAL_RCC_GetSysClockFreq+0xd8>)
 80041ba:	5cd3      	ldrb	r3, [r2, r3]
 80041bc:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80041be:	4b21      	ldr	r3, [pc, #132]	; (8004244 <HAL_RCC_GetSysClockFreq+0xd0>)
 80041c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c2:	220f      	movs	r2, #15
 80041c4:	4013      	ands	r3, r2
 80041c6:	4a22      	ldr	r2, [pc, #136]	; (8004250 <HAL_RCC_GetSysClockFreq+0xdc>)
 80041c8:	5cd3      	ldrb	r3, [r2, r3]
 80041ca:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	23c0      	movs	r3, #192	; 0xc0
 80041d0:	025b      	lsls	r3, r3, #9
 80041d2:	401a      	ands	r2, r3
 80041d4:	2380      	movs	r3, #128	; 0x80
 80041d6:	025b      	lsls	r3, r3, #9
 80041d8:	429a      	cmp	r2, r3
 80041da:	d109      	bne.n	80041f0 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80041dc:	68b9      	ldr	r1, [r7, #8]
 80041de:	481a      	ldr	r0, [pc, #104]	; (8004248 <HAL_RCC_GetSysClockFreq+0xd4>)
 80041e0:	f7fb ffae 	bl	8000140 <__udivsi3>
 80041e4:	0003      	movs	r3, r0
 80041e6:	001a      	movs	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4353      	muls	r3, r2
 80041ec:	617b      	str	r3, [r7, #20]
 80041ee:	e01a      	b.n	8004226 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	23c0      	movs	r3, #192	; 0xc0
 80041f4:	025b      	lsls	r3, r3, #9
 80041f6:	401a      	ands	r2, r3
 80041f8:	23c0      	movs	r3, #192	; 0xc0
 80041fa:	025b      	lsls	r3, r3, #9
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d109      	bne.n	8004214 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004200:	68b9      	ldr	r1, [r7, #8]
 8004202:	4814      	ldr	r0, [pc, #80]	; (8004254 <HAL_RCC_GetSysClockFreq+0xe0>)
 8004204:	f7fb ff9c 	bl	8000140 <__udivsi3>
 8004208:	0003      	movs	r3, r0
 800420a:	001a      	movs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4353      	muls	r3, r2
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	e008      	b.n	8004226 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004214:	68b9      	ldr	r1, [r7, #8]
 8004216:	480c      	ldr	r0, [pc, #48]	; (8004248 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004218:	f7fb ff92 	bl	8000140 <__udivsi3>
 800421c:	0003      	movs	r3, r0
 800421e:	001a      	movs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4353      	muls	r3, r2
 8004224:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	613b      	str	r3, [r7, #16]
      break;
 800422a:	e005      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800422c:	4b09      	ldr	r3, [pc, #36]	; (8004254 <HAL_RCC_GetSysClockFreq+0xe0>)
 800422e:	613b      	str	r3, [r7, #16]
      break;
 8004230:	e002      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004232:	4b05      	ldr	r3, [pc, #20]	; (8004248 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004234:	613b      	str	r3, [r7, #16]
      break;
 8004236:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004238:	693b      	ldr	r3, [r7, #16]
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b006      	add	sp, #24
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	40021000 	.word	0x40021000
 8004248:	007a1200 	.word	0x007a1200
 800424c:	08009c64 	.word	0x08009c64
 8004250:	08009c74 	.word	0x08009c74
 8004254:	02dc6c00 	.word	0x02dc6c00

08004258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800425c:	4b02      	ldr	r3, [pc, #8]	; (8004268 <HAL_RCC_GetHCLKFreq+0x10>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	0018      	movs	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	20000004 	.word	0x20000004

0800426c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004270:	f7ff fff2 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 8004274:	0001      	movs	r1, r0
 8004276:	4b06      	ldr	r3, [pc, #24]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	2207      	movs	r2, #7
 800427e:	4013      	ands	r3, r2
 8004280:	4a04      	ldr	r2, [pc, #16]	; (8004294 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004282:	5cd3      	ldrb	r3, [r2, r3]
 8004284:	40d9      	lsrs	r1, r3
 8004286:	000b      	movs	r3, r1
}    
 8004288:	0018      	movs	r0, r3
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	46c0      	nop			; (mov r8, r8)
 8004290:	40021000 	.word	0x40021000
 8004294:	08009c5c 	.word	0x08009c5c

08004298 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042a0:	2300      	movs	r3, #0
 80042a2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	2380      	movs	r3, #128	; 0x80
 80042ae:	025b      	lsls	r3, r3, #9
 80042b0:	4013      	ands	r3, r2
 80042b2:	d100      	bne.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80042b4:	e08e      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80042b6:	2017      	movs	r0, #23
 80042b8:	183b      	adds	r3, r7, r0
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042be:	4b6e      	ldr	r3, [pc, #440]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042c0:	69da      	ldr	r2, [r3, #28]
 80042c2:	2380      	movs	r3, #128	; 0x80
 80042c4:	055b      	lsls	r3, r3, #21
 80042c6:	4013      	ands	r3, r2
 80042c8:	d110      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80042ca:	4b6b      	ldr	r3, [pc, #428]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042cc:	69da      	ldr	r2, [r3, #28]
 80042ce:	4b6a      	ldr	r3, [pc, #424]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042d0:	2180      	movs	r1, #128	; 0x80
 80042d2:	0549      	lsls	r1, r1, #21
 80042d4:	430a      	orrs	r2, r1
 80042d6:	61da      	str	r2, [r3, #28]
 80042d8:	4b67      	ldr	r3, [pc, #412]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	2380      	movs	r3, #128	; 0x80
 80042de:	055b      	lsls	r3, r3, #21
 80042e0:	4013      	ands	r3, r2
 80042e2:	60bb      	str	r3, [r7, #8]
 80042e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042e6:	183b      	adds	r3, r7, r0
 80042e8:	2201      	movs	r2, #1
 80042ea:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	4b63      	ldr	r3, [pc, #396]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	2380      	movs	r3, #128	; 0x80
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	4013      	ands	r3, r2
 80042f6:	d11a      	bne.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042f8:	4b60      	ldr	r3, [pc, #384]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	4b5f      	ldr	r3, [pc, #380]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80042fe:	2180      	movs	r1, #128	; 0x80
 8004300:	0049      	lsls	r1, r1, #1
 8004302:	430a      	orrs	r2, r1
 8004304:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004306:	f7fe fc93 	bl	8002c30 <HAL_GetTick>
 800430a:	0003      	movs	r3, r0
 800430c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800430e:	e008      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004310:	f7fe fc8e 	bl	8002c30 <HAL_GetTick>
 8004314:	0002      	movs	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b64      	cmp	r3, #100	; 0x64
 800431c:	d901      	bls.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e0a6      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004322:	4b56      	ldr	r3, [pc, #344]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	2380      	movs	r3, #128	; 0x80
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	4013      	ands	r3, r2
 800432c:	d0f0      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800432e:	4b52      	ldr	r3, [pc, #328]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004330:	6a1a      	ldr	r2, [r3, #32]
 8004332:	23c0      	movs	r3, #192	; 0xc0
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4013      	ands	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d034      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	23c0      	movs	r3, #192	; 0xc0
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4013      	ands	r3, r2
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	429a      	cmp	r2, r3
 800434e:	d02c      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004350:	4b49      	ldr	r3, [pc, #292]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	4a4a      	ldr	r2, [pc, #296]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004356:	4013      	ands	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800435a:	4b47      	ldr	r3, [pc, #284]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800435c:	6a1a      	ldr	r2, [r3, #32]
 800435e:	4b46      	ldr	r3, [pc, #280]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004360:	2180      	movs	r1, #128	; 0x80
 8004362:	0249      	lsls	r1, r1, #9
 8004364:	430a      	orrs	r2, r1
 8004366:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004368:	4b43      	ldr	r3, [pc, #268]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800436a:	6a1a      	ldr	r2, [r3, #32]
 800436c:	4b42      	ldr	r3, [pc, #264]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800436e:	4945      	ldr	r1, [pc, #276]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8004370:	400a      	ands	r2, r1
 8004372:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004374:	4b40      	ldr	r3, [pc, #256]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2201      	movs	r2, #1
 800437e:	4013      	ands	r3, r2
 8004380:	d013      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004382:	f7fe fc55 	bl	8002c30 <HAL_GetTick>
 8004386:	0003      	movs	r3, r0
 8004388:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800438a:	e009      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800438c:	f7fe fc50 	bl	8002c30 <HAL_GetTick>
 8004390:	0002      	movs	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	4a3c      	ldr	r2, [pc, #240]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d901      	bls.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e067      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043a0:	4b35      	ldr	r3, [pc, #212]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80043a2:	6a1b      	ldr	r3, [r3, #32]
 80043a4:	2202      	movs	r2, #2
 80043a6:	4013      	ands	r3, r2
 80043a8:	d0f0      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043aa:	4b33      	ldr	r3, [pc, #204]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	4a34      	ldr	r2, [pc, #208]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80043b0:	4013      	ands	r3, r2
 80043b2:	0019      	movs	r1, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	4b2f      	ldr	r3, [pc, #188]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80043ba:	430a      	orrs	r2, r1
 80043bc:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043be:	2317      	movs	r3, #23
 80043c0:	18fb      	adds	r3, r7, r3
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d105      	bne.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043c8:	4b2b      	ldr	r3, [pc, #172]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80043ca:	69da      	ldr	r2, [r3, #28]
 80043cc:	4b2a      	ldr	r3, [pc, #168]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80043ce:	492f      	ldr	r1, [pc, #188]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80043d0:	400a      	ands	r2, r1
 80043d2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2201      	movs	r2, #1
 80043da:	4013      	ands	r3, r2
 80043dc:	d009      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043de:	4b26      	ldr	r3, [pc, #152]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80043e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e2:	2203      	movs	r2, #3
 80043e4:	4393      	bics	r3, r2
 80043e6:	0019      	movs	r1, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	4b22      	ldr	r3, [pc, #136]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80043ee:	430a      	orrs	r2, r1
 80043f0:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2202      	movs	r2, #2
 80043f8:	4013      	ands	r3, r2
 80043fa:	d009      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043fc:	4b1e      	ldr	r3, [pc, #120]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80043fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004400:	4a23      	ldr	r2, [pc, #140]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004402:	4013      	ands	r3, r2
 8004404:	0019      	movs	r1, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	4b1b      	ldr	r3, [pc, #108]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800440c:	430a      	orrs	r2, r1
 800440e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2220      	movs	r2, #32
 8004416:	4013      	ands	r3, r2
 8004418:	d009      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800441a:	4b17      	ldr	r3, [pc, #92]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800441c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441e:	2210      	movs	r2, #16
 8004420:	4393      	bics	r3, r2
 8004422:	0019      	movs	r1, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	691a      	ldr	r2, [r3, #16]
 8004428:	4b13      	ldr	r3, [pc, #76]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800442a:	430a      	orrs	r2, r1
 800442c:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	2380      	movs	r3, #128	; 0x80
 8004434:	029b      	lsls	r3, r3, #10
 8004436:	4013      	ands	r3, r2
 8004438:	d009      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800443a:	4b0f      	ldr	r3, [pc, #60]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800443c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443e:	2280      	movs	r2, #128	; 0x80
 8004440:	4393      	bics	r3, r2
 8004442:	0019      	movs	r1, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	699a      	ldr	r2, [r3, #24]
 8004448:	4b0b      	ldr	r3, [pc, #44]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800444a:	430a      	orrs	r2, r1
 800444c:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	2380      	movs	r3, #128	; 0x80
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	4013      	ands	r3, r2
 8004458:	d009      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800445a:	4b07      	ldr	r3, [pc, #28]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445e:	2240      	movs	r2, #64	; 0x40
 8004460:	4393      	bics	r3, r2
 8004462:	0019      	movs	r1, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	695a      	ldr	r2, [r3, #20]
 8004468:	4b03      	ldr	r3, [pc, #12]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800446a:	430a      	orrs	r2, r1
 800446c:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	0018      	movs	r0, r3
 8004472:	46bd      	mov	sp, r7
 8004474:	b006      	add	sp, #24
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40021000 	.word	0x40021000
 800447c:	40007000 	.word	0x40007000
 8004480:	fffffcff 	.word	0xfffffcff
 8004484:	fffeffff 	.word	0xfffeffff
 8004488:	00001388 	.word	0x00001388
 800448c:	efffffff 	.word	0xefffffff
 8004490:	fffcffff 	.word	0xfffcffff

08004494 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e044      	b.n	8004530 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d107      	bne.n	80044be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2278      	movs	r2, #120	; 0x78
 80044b2:	2100      	movs	r1, #0
 80044b4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	0018      	movs	r0, r3
 80044ba:	f7fe fa0f 	bl	80028dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2224      	movs	r2, #36	; 0x24
 80044c2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2101      	movs	r1, #1
 80044d0:	438a      	bics	r2, r1
 80044d2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	0018      	movs	r0, r3
 80044d8:	f000 f9b8 	bl	800484c <UART_SetConfig>
 80044dc:	0003      	movs	r3, r0
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d101      	bne.n	80044e6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e024      	b.n	8004530 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	0018      	movs	r0, r3
 80044f2:	f000 fb33 	bl	8004b5c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	490d      	ldr	r1, [pc, #52]	; (8004538 <HAL_UART_Init+0xa4>)
 8004502:	400a      	ands	r2, r1
 8004504:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	212a      	movs	r1, #42	; 0x2a
 8004512:	438a      	bics	r2, r1
 8004514:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2101      	movs	r1, #1
 8004522:	430a      	orrs	r2, r1
 8004524:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	0018      	movs	r0, r3
 800452a:	f000 fbcb 	bl	8004cc4 <UART_CheckIdleState>
 800452e:	0003      	movs	r3, r0
}
 8004530:	0018      	movs	r0, r3
 8004532:	46bd      	mov	sp, r7
 8004534:	b002      	add	sp, #8
 8004536:	bd80      	pop	{r7, pc}
 8004538:	ffffb7ff 	.word	0xffffb7ff

0800453c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b08a      	sub	sp, #40	; 0x28
 8004540:	af02      	add	r7, sp, #8
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	603b      	str	r3, [r7, #0]
 8004548:	1dbb      	adds	r3, r7, #6
 800454a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004550:	2b20      	cmp	r3, #32
 8004552:	d000      	beq.n	8004556 <HAL_UART_Transmit+0x1a>
 8004554:	e08d      	b.n	8004672 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <HAL_UART_Transmit+0x28>
 800455c:	1dbb      	adds	r3, r7, #6
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e085      	b.n	8004674 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	2380      	movs	r3, #128	; 0x80
 800456e:	015b      	lsls	r3, r3, #5
 8004570:	429a      	cmp	r2, r3
 8004572:	d109      	bne.n	8004588 <HAL_UART_Transmit+0x4c>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d105      	bne.n	8004588 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2201      	movs	r2, #1
 8004580:	4013      	ands	r3, r2
 8004582:	d001      	beq.n	8004588 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e075      	b.n	8004674 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2284      	movs	r2, #132	; 0x84
 800458c:	2100      	movs	r1, #0
 800458e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2221      	movs	r2, #33	; 0x21
 8004594:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004596:	f7fe fb4b 	bl	8002c30 <HAL_GetTick>
 800459a:	0003      	movs	r3, r0
 800459c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	1dba      	adds	r2, r7, #6
 80045a2:	2150      	movs	r1, #80	; 0x50
 80045a4:	8812      	ldrh	r2, [r2, #0]
 80045a6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	1dba      	adds	r2, r7, #6
 80045ac:	2152      	movs	r1, #82	; 0x52
 80045ae:	8812      	ldrh	r2, [r2, #0]
 80045b0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	689a      	ldr	r2, [r3, #8]
 80045b6:	2380      	movs	r3, #128	; 0x80
 80045b8:	015b      	lsls	r3, r3, #5
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d108      	bne.n	80045d0 <HAL_UART_Transmit+0x94>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d104      	bne.n	80045d0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	e003      	b.n	80045d8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045d8:	e030      	b.n	800463c <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	9300      	str	r3, [sp, #0]
 80045e2:	0013      	movs	r3, r2
 80045e4:	2200      	movs	r2, #0
 80045e6:	2180      	movs	r1, #128	; 0x80
 80045e8:	f000 fc14 	bl	8004e14 <UART_WaitOnFlagUntilTimeout>
 80045ec:	1e03      	subs	r3, r0, #0
 80045ee:	d004      	beq.n	80045fa <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e03c      	b.n	8004674 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10b      	bne.n	8004618 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	881a      	ldrh	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	05d2      	lsls	r2, r2, #23
 800460a:	0dd2      	lsrs	r2, r2, #23
 800460c:	b292      	uxth	r2, r2
 800460e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	3302      	adds	r3, #2
 8004614:	61bb      	str	r3, [r7, #24]
 8004616:	e008      	b.n	800462a <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	781a      	ldrb	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	b292      	uxth	r2, r2
 8004622:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	3301      	adds	r3, #1
 8004628:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2252      	movs	r2, #82	; 0x52
 800462e:	5a9b      	ldrh	r3, [r3, r2]
 8004630:	b29b      	uxth	r3, r3
 8004632:	3b01      	subs	r3, #1
 8004634:	b299      	uxth	r1, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2252      	movs	r2, #82	; 0x52
 800463a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2252      	movs	r2, #82	; 0x52
 8004640:	5a9b      	ldrh	r3, [r3, r2]
 8004642:	b29b      	uxth	r3, r3
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1c8      	bne.n	80045da <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	0013      	movs	r3, r2
 8004652:	2200      	movs	r2, #0
 8004654:	2140      	movs	r1, #64	; 0x40
 8004656:	f000 fbdd 	bl	8004e14 <UART_WaitOnFlagUntilTimeout>
 800465a:	1e03      	subs	r3, r0, #0
 800465c:	d004      	beq.n	8004668 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2220      	movs	r2, #32
 8004662:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e005      	b.n	8004674 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2220      	movs	r2, #32
 800466c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800466e:	2300      	movs	r3, #0
 8004670:	e000      	b.n	8004674 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8004672:	2302      	movs	r3, #2
  }
}
 8004674:	0018      	movs	r0, r3
 8004676:	46bd      	mov	sp, r7
 8004678:	b008      	add	sp, #32
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b08a      	sub	sp, #40	; 0x28
 8004680:	af02      	add	r7, sp, #8
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	1dbb      	adds	r3, r7, #6
 800468a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2280      	movs	r2, #128	; 0x80
 8004690:	589b      	ldr	r3, [r3, r2]
 8004692:	2b20      	cmp	r3, #32
 8004694:	d000      	beq.n	8004698 <HAL_UART_Receive+0x1c>
 8004696:	e0d1      	b.n	800483c <HAL_UART_Receive+0x1c0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <HAL_UART_Receive+0x2a>
 800469e:	1dbb      	adds	r3, r7, #6
 80046a0:	881b      	ldrh	r3, [r3, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e0c9      	b.n	800483e <HAL_UART_Receive+0x1c2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	689a      	ldr	r2, [r3, #8]
 80046ae:	2380      	movs	r3, #128	; 0x80
 80046b0:	015b      	lsls	r3, r3, #5
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d109      	bne.n	80046ca <HAL_UART_Receive+0x4e>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d105      	bne.n	80046ca <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2201      	movs	r2, #1
 80046c2:	4013      	ands	r3, r2
 80046c4:	d001      	beq.n	80046ca <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e0b9      	b.n	800483e <HAL_UART_Receive+0x1c2>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2284      	movs	r2, #132	; 0x84
 80046ce:	2100      	movs	r1, #0
 80046d0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2280      	movs	r2, #128	; 0x80
 80046d6:	2122      	movs	r1, #34	; 0x22
 80046d8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046e0:	f7fe faa6 	bl	8002c30 <HAL_GetTick>
 80046e4:	0003      	movs	r3, r0
 80046e6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	1dba      	adds	r2, r7, #6
 80046ec:	2158      	movs	r1, #88	; 0x58
 80046ee:	8812      	ldrh	r2, [r2, #0]
 80046f0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	1dba      	adds	r2, r7, #6
 80046f6:	215a      	movs	r1, #90	; 0x5a
 80046f8:	8812      	ldrh	r2, [r2, #0]
 80046fa:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	689a      	ldr	r2, [r3, #8]
 8004700:	2380      	movs	r3, #128	; 0x80
 8004702:	015b      	lsls	r3, r3, #5
 8004704:	429a      	cmp	r2, r3
 8004706:	d10d      	bne.n	8004724 <HAL_UART_Receive+0xa8>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d104      	bne.n	800471a <HAL_UART_Receive+0x9e>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	225c      	movs	r2, #92	; 0x5c
 8004714:	494c      	ldr	r1, [pc, #304]	; (8004848 <HAL_UART_Receive+0x1cc>)
 8004716:	5299      	strh	r1, [r3, r2]
 8004718:	e02e      	b.n	8004778 <HAL_UART_Receive+0xfc>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	225c      	movs	r2, #92	; 0x5c
 800471e:	21ff      	movs	r1, #255	; 0xff
 8004720:	5299      	strh	r1, [r3, r2]
 8004722:	e029      	b.n	8004778 <HAL_UART_Receive+0xfc>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10d      	bne.n	8004748 <HAL_UART_Receive+0xcc>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d104      	bne.n	800473e <HAL_UART_Receive+0xc2>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	225c      	movs	r2, #92	; 0x5c
 8004738:	21ff      	movs	r1, #255	; 0xff
 800473a:	5299      	strh	r1, [r3, r2]
 800473c:	e01c      	b.n	8004778 <HAL_UART_Receive+0xfc>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	225c      	movs	r2, #92	; 0x5c
 8004742:	217f      	movs	r1, #127	; 0x7f
 8004744:	5299      	strh	r1, [r3, r2]
 8004746:	e017      	b.n	8004778 <HAL_UART_Receive+0xfc>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	055b      	lsls	r3, r3, #21
 8004750:	429a      	cmp	r2, r3
 8004752:	d10d      	bne.n	8004770 <HAL_UART_Receive+0xf4>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d104      	bne.n	8004766 <HAL_UART_Receive+0xea>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	225c      	movs	r2, #92	; 0x5c
 8004760:	217f      	movs	r1, #127	; 0x7f
 8004762:	5299      	strh	r1, [r3, r2]
 8004764:	e008      	b.n	8004778 <HAL_UART_Receive+0xfc>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	225c      	movs	r2, #92	; 0x5c
 800476a:	213f      	movs	r1, #63	; 0x3f
 800476c:	5299      	strh	r1, [r3, r2]
 800476e:	e003      	b.n	8004778 <HAL_UART_Receive+0xfc>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	225c      	movs	r2, #92	; 0x5c
 8004774:	2100      	movs	r1, #0
 8004776:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8004778:	2312      	movs	r3, #18
 800477a:	18fb      	adds	r3, r7, r3
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	215c      	movs	r1, #92	; 0x5c
 8004780:	5a52      	ldrh	r2, [r2, r1]
 8004782:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	2380      	movs	r3, #128	; 0x80
 800478a:	015b      	lsls	r3, r3, #5
 800478c:	429a      	cmp	r2, r3
 800478e:	d108      	bne.n	80047a2 <HAL_UART_Receive+0x126>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d104      	bne.n	80047a2 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8004798:	2300      	movs	r3, #0
 800479a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	61bb      	str	r3, [r7, #24]
 80047a0:	e003      	b.n	80047aa <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80047aa:	e03b      	b.n	8004824 <HAL_UART_Receive+0x1a8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	9300      	str	r3, [sp, #0]
 80047b4:	0013      	movs	r3, r2
 80047b6:	2200      	movs	r2, #0
 80047b8:	2120      	movs	r1, #32
 80047ba:	f000 fb2b 	bl	8004e14 <UART_WaitOnFlagUntilTimeout>
 80047be:	1e03      	subs	r3, r0, #0
 80047c0:	d005      	beq.n	80047ce <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2280      	movs	r2, #128	; 0x80
 80047c6:	2120      	movs	r1, #32
 80047c8:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e037      	b.n	800483e <HAL_UART_Receive+0x1c2>
      }
      if (pdata8bits == NULL)
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10e      	bne.n	80047f2 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80047da:	b29b      	uxth	r3, r3
 80047dc:	2212      	movs	r2, #18
 80047de:	18ba      	adds	r2, r7, r2
 80047e0:	8812      	ldrh	r2, [r2, #0]
 80047e2:	4013      	ands	r3, r2
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	3302      	adds	r3, #2
 80047ee:	61bb      	str	r3, [r7, #24]
 80047f0:	e00f      	b.n	8004812 <HAL_UART_Receive+0x196>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	2212      	movs	r2, #18
 80047fe:	18ba      	adds	r2, r7, r2
 8004800:	8812      	ldrh	r2, [r2, #0]
 8004802:	b2d2      	uxtb	r2, r2
 8004804:	4013      	ands	r3, r2
 8004806:	b2da      	uxtb	r2, r3
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	3301      	adds	r3, #1
 8004810:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	225a      	movs	r2, #90	; 0x5a
 8004816:	5a9b      	ldrh	r3, [r3, r2]
 8004818:	b29b      	uxth	r3, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	b299      	uxth	r1, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	225a      	movs	r2, #90	; 0x5a
 8004822:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	225a      	movs	r2, #90	; 0x5a
 8004828:	5a9b      	ldrh	r3, [r3, r2]
 800482a:	b29b      	uxth	r3, r3
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1bd      	bne.n	80047ac <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2280      	movs	r2, #128	; 0x80
 8004834:	2120      	movs	r1, #32
 8004836:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004838:	2300      	movs	r3, #0
 800483a:	e000      	b.n	800483e <HAL_UART_Receive+0x1c2>
  }
  else
  {
    return HAL_BUSY;
 800483c:	2302      	movs	r3, #2
  }
}
 800483e:	0018      	movs	r0, r3
 8004840:	46bd      	mov	sp, r7
 8004842:	b008      	add	sp, #32
 8004844:	bd80      	pop	{r7, pc}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	000001ff 	.word	0x000001ff

0800484c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b088      	sub	sp, #32
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004854:	231e      	movs	r3, #30
 8004856:	18fb      	adds	r3, r7, r3
 8004858:	2200      	movs	r2, #0
 800485a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689a      	ldr	r2, [r3, #8]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	431a      	orrs	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	69db      	ldr	r3, [r3, #28]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4aaf      	ldr	r2, [pc, #700]	; (8004b38 <UART_SetConfig+0x2ec>)
 800487c:	4013      	ands	r3, r2
 800487e:	0019      	movs	r1, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	430a      	orrs	r2, r1
 8004888:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	4aaa      	ldr	r2, [pc, #680]	; (8004b3c <UART_SetConfig+0x2f0>)
 8004892:	4013      	ands	r3, r2
 8004894:	0019      	movs	r1, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68da      	ldr	r2, [r3, #12]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	430a      	orrs	r2, r1
 80048a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	697a      	ldr	r2, [r7, #20]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	4aa1      	ldr	r2, [pc, #644]	; (8004b40 <UART_SetConfig+0x2f4>)
 80048ba:	4013      	ands	r3, r2
 80048bc:	0019      	movs	r1, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a9d      	ldr	r2, [pc, #628]	; (8004b44 <UART_SetConfig+0x2f8>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d127      	bne.n	8004922 <UART_SetConfig+0xd6>
 80048d2:	4b9d      	ldr	r3, [pc, #628]	; (8004b48 <UART_SetConfig+0x2fc>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	2203      	movs	r2, #3
 80048d8:	4013      	ands	r3, r2
 80048da:	2b03      	cmp	r3, #3
 80048dc:	d00d      	beq.n	80048fa <UART_SetConfig+0xae>
 80048de:	d81b      	bhi.n	8004918 <UART_SetConfig+0xcc>
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d014      	beq.n	800490e <UART_SetConfig+0xc2>
 80048e4:	d818      	bhi.n	8004918 <UART_SetConfig+0xcc>
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d002      	beq.n	80048f0 <UART_SetConfig+0xa4>
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d00a      	beq.n	8004904 <UART_SetConfig+0xb8>
 80048ee:	e013      	b.n	8004918 <UART_SetConfig+0xcc>
 80048f0:	231f      	movs	r3, #31
 80048f2:	18fb      	adds	r3, r7, r3
 80048f4:	2200      	movs	r2, #0
 80048f6:	701a      	strb	r2, [r3, #0]
 80048f8:	e065      	b.n	80049c6 <UART_SetConfig+0x17a>
 80048fa:	231f      	movs	r3, #31
 80048fc:	18fb      	adds	r3, r7, r3
 80048fe:	2202      	movs	r2, #2
 8004900:	701a      	strb	r2, [r3, #0]
 8004902:	e060      	b.n	80049c6 <UART_SetConfig+0x17a>
 8004904:	231f      	movs	r3, #31
 8004906:	18fb      	adds	r3, r7, r3
 8004908:	2204      	movs	r2, #4
 800490a:	701a      	strb	r2, [r3, #0]
 800490c:	e05b      	b.n	80049c6 <UART_SetConfig+0x17a>
 800490e:	231f      	movs	r3, #31
 8004910:	18fb      	adds	r3, r7, r3
 8004912:	2208      	movs	r2, #8
 8004914:	701a      	strb	r2, [r3, #0]
 8004916:	e056      	b.n	80049c6 <UART_SetConfig+0x17a>
 8004918:	231f      	movs	r3, #31
 800491a:	18fb      	adds	r3, r7, r3
 800491c:	2210      	movs	r2, #16
 800491e:	701a      	strb	r2, [r3, #0]
 8004920:	e051      	b.n	80049c6 <UART_SetConfig+0x17a>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a89      	ldr	r2, [pc, #548]	; (8004b4c <UART_SetConfig+0x300>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d134      	bne.n	8004996 <UART_SetConfig+0x14a>
 800492c:	4b86      	ldr	r3, [pc, #536]	; (8004b48 <UART_SetConfig+0x2fc>)
 800492e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004930:	23c0      	movs	r3, #192	; 0xc0
 8004932:	029b      	lsls	r3, r3, #10
 8004934:	4013      	ands	r3, r2
 8004936:	22c0      	movs	r2, #192	; 0xc0
 8004938:	0292      	lsls	r2, r2, #10
 800493a:	4293      	cmp	r3, r2
 800493c:	d017      	beq.n	800496e <UART_SetConfig+0x122>
 800493e:	22c0      	movs	r2, #192	; 0xc0
 8004940:	0292      	lsls	r2, r2, #10
 8004942:	4293      	cmp	r3, r2
 8004944:	d822      	bhi.n	800498c <UART_SetConfig+0x140>
 8004946:	2280      	movs	r2, #128	; 0x80
 8004948:	0292      	lsls	r2, r2, #10
 800494a:	4293      	cmp	r3, r2
 800494c:	d019      	beq.n	8004982 <UART_SetConfig+0x136>
 800494e:	2280      	movs	r2, #128	; 0x80
 8004950:	0292      	lsls	r2, r2, #10
 8004952:	4293      	cmp	r3, r2
 8004954:	d81a      	bhi.n	800498c <UART_SetConfig+0x140>
 8004956:	2b00      	cmp	r3, #0
 8004958:	d004      	beq.n	8004964 <UART_SetConfig+0x118>
 800495a:	2280      	movs	r2, #128	; 0x80
 800495c:	0252      	lsls	r2, r2, #9
 800495e:	4293      	cmp	r3, r2
 8004960:	d00a      	beq.n	8004978 <UART_SetConfig+0x12c>
 8004962:	e013      	b.n	800498c <UART_SetConfig+0x140>
 8004964:	231f      	movs	r3, #31
 8004966:	18fb      	adds	r3, r7, r3
 8004968:	2200      	movs	r2, #0
 800496a:	701a      	strb	r2, [r3, #0]
 800496c:	e02b      	b.n	80049c6 <UART_SetConfig+0x17a>
 800496e:	231f      	movs	r3, #31
 8004970:	18fb      	adds	r3, r7, r3
 8004972:	2202      	movs	r2, #2
 8004974:	701a      	strb	r2, [r3, #0]
 8004976:	e026      	b.n	80049c6 <UART_SetConfig+0x17a>
 8004978:	231f      	movs	r3, #31
 800497a:	18fb      	adds	r3, r7, r3
 800497c:	2204      	movs	r2, #4
 800497e:	701a      	strb	r2, [r3, #0]
 8004980:	e021      	b.n	80049c6 <UART_SetConfig+0x17a>
 8004982:	231f      	movs	r3, #31
 8004984:	18fb      	adds	r3, r7, r3
 8004986:	2208      	movs	r2, #8
 8004988:	701a      	strb	r2, [r3, #0]
 800498a:	e01c      	b.n	80049c6 <UART_SetConfig+0x17a>
 800498c:	231f      	movs	r3, #31
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	2210      	movs	r2, #16
 8004992:	701a      	strb	r2, [r3, #0]
 8004994:	e017      	b.n	80049c6 <UART_SetConfig+0x17a>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a6d      	ldr	r2, [pc, #436]	; (8004b50 <UART_SetConfig+0x304>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d104      	bne.n	80049aa <UART_SetConfig+0x15e>
 80049a0:	231f      	movs	r3, #31
 80049a2:	18fb      	adds	r3, r7, r3
 80049a4:	2200      	movs	r2, #0
 80049a6:	701a      	strb	r2, [r3, #0]
 80049a8:	e00d      	b.n	80049c6 <UART_SetConfig+0x17a>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a69      	ldr	r2, [pc, #420]	; (8004b54 <UART_SetConfig+0x308>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d104      	bne.n	80049be <UART_SetConfig+0x172>
 80049b4:	231f      	movs	r3, #31
 80049b6:	18fb      	adds	r3, r7, r3
 80049b8:	2200      	movs	r2, #0
 80049ba:	701a      	strb	r2, [r3, #0]
 80049bc:	e003      	b.n	80049c6 <UART_SetConfig+0x17a>
 80049be:	231f      	movs	r3, #31
 80049c0:	18fb      	adds	r3, r7, r3
 80049c2:	2210      	movs	r2, #16
 80049c4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	69da      	ldr	r2, [r3, #28]
 80049ca:	2380      	movs	r3, #128	; 0x80
 80049cc:	021b      	lsls	r3, r3, #8
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d15c      	bne.n	8004a8c <UART_SetConfig+0x240>
  {
    switch (clocksource)
 80049d2:	231f      	movs	r3, #31
 80049d4:	18fb      	adds	r3, r7, r3
 80049d6:	781b      	ldrb	r3, [r3, #0]
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d015      	beq.n	8004a08 <UART_SetConfig+0x1bc>
 80049dc:	dc18      	bgt.n	8004a10 <UART_SetConfig+0x1c4>
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d00d      	beq.n	80049fe <UART_SetConfig+0x1b2>
 80049e2:	dc15      	bgt.n	8004a10 <UART_SetConfig+0x1c4>
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d002      	beq.n	80049ee <UART_SetConfig+0x1a2>
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d005      	beq.n	80049f8 <UART_SetConfig+0x1ac>
 80049ec:	e010      	b.n	8004a10 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049ee:	f7ff fc3d 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 80049f2:	0003      	movs	r3, r0
 80049f4:	61bb      	str	r3, [r7, #24]
        break;
 80049f6:	e012      	b.n	8004a1e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049f8:	4b57      	ldr	r3, [pc, #348]	; (8004b58 <UART_SetConfig+0x30c>)
 80049fa:	61bb      	str	r3, [r7, #24]
        break;
 80049fc:	e00f      	b.n	8004a1e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049fe:	f7ff fbb9 	bl	8004174 <HAL_RCC_GetSysClockFreq>
 8004a02:	0003      	movs	r3, r0
 8004a04:	61bb      	str	r3, [r7, #24]
        break;
 8004a06:	e00a      	b.n	8004a1e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a08:	2380      	movs	r3, #128	; 0x80
 8004a0a:	021b      	lsls	r3, r3, #8
 8004a0c:	61bb      	str	r3, [r7, #24]
        break;
 8004a0e:	e006      	b.n	8004a1e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004a10:	2300      	movs	r3, #0
 8004a12:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004a14:	231e      	movs	r3, #30
 8004a16:	18fb      	adds	r3, r7, r3
 8004a18:	2201      	movs	r2, #1
 8004a1a:	701a      	strb	r2, [r3, #0]
        break;
 8004a1c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d100      	bne.n	8004a26 <UART_SetConfig+0x1da>
 8004a24:	e07a      	b.n	8004b1c <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	005a      	lsls	r2, r3, #1
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	085b      	lsrs	r3, r3, #1
 8004a30:	18d2      	adds	r2, r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	0019      	movs	r1, r3
 8004a38:	0010      	movs	r0, r2
 8004a3a:	f7fb fb81 	bl	8000140 <__udivsi3>
 8004a3e:	0003      	movs	r3, r0
 8004a40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	2b0f      	cmp	r3, #15
 8004a46:	d91c      	bls.n	8004a82 <UART_SetConfig+0x236>
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	2380      	movs	r3, #128	; 0x80
 8004a4c:	025b      	lsls	r3, r3, #9
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d217      	bcs.n	8004a82 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	200e      	movs	r0, #14
 8004a58:	183b      	adds	r3, r7, r0
 8004a5a:	210f      	movs	r1, #15
 8004a5c:	438a      	bics	r2, r1
 8004a5e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	085b      	lsrs	r3, r3, #1
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2207      	movs	r2, #7
 8004a68:	4013      	ands	r3, r2
 8004a6a:	b299      	uxth	r1, r3
 8004a6c:	183b      	adds	r3, r7, r0
 8004a6e:	183a      	adds	r2, r7, r0
 8004a70:	8812      	ldrh	r2, [r2, #0]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	183a      	adds	r2, r7, r0
 8004a7c:	8812      	ldrh	r2, [r2, #0]
 8004a7e:	60da      	str	r2, [r3, #12]
 8004a80:	e04c      	b.n	8004b1c <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8004a82:	231e      	movs	r3, #30
 8004a84:	18fb      	adds	r3, r7, r3
 8004a86:	2201      	movs	r2, #1
 8004a88:	701a      	strb	r2, [r3, #0]
 8004a8a:	e047      	b.n	8004b1c <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a8c:	231f      	movs	r3, #31
 8004a8e:	18fb      	adds	r3, r7, r3
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	2b08      	cmp	r3, #8
 8004a94:	d015      	beq.n	8004ac2 <UART_SetConfig+0x276>
 8004a96:	dc18      	bgt.n	8004aca <UART_SetConfig+0x27e>
 8004a98:	2b04      	cmp	r3, #4
 8004a9a:	d00d      	beq.n	8004ab8 <UART_SetConfig+0x26c>
 8004a9c:	dc15      	bgt.n	8004aca <UART_SetConfig+0x27e>
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d002      	beq.n	8004aa8 <UART_SetConfig+0x25c>
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d005      	beq.n	8004ab2 <UART_SetConfig+0x266>
 8004aa6:	e010      	b.n	8004aca <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aa8:	f7ff fbe0 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 8004aac:	0003      	movs	r3, r0
 8004aae:	61bb      	str	r3, [r7, #24]
        break;
 8004ab0:	e012      	b.n	8004ad8 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ab2:	4b29      	ldr	r3, [pc, #164]	; (8004b58 <UART_SetConfig+0x30c>)
 8004ab4:	61bb      	str	r3, [r7, #24]
        break;
 8004ab6:	e00f      	b.n	8004ad8 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ab8:	f7ff fb5c 	bl	8004174 <HAL_RCC_GetSysClockFreq>
 8004abc:	0003      	movs	r3, r0
 8004abe:	61bb      	str	r3, [r7, #24]
        break;
 8004ac0:	e00a      	b.n	8004ad8 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ac2:	2380      	movs	r3, #128	; 0x80
 8004ac4:	021b      	lsls	r3, r3, #8
 8004ac6:	61bb      	str	r3, [r7, #24]
        break;
 8004ac8:	e006      	b.n	8004ad8 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8004aca:	2300      	movs	r3, #0
 8004acc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004ace:	231e      	movs	r3, #30
 8004ad0:	18fb      	adds	r3, r7, r3
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	701a      	strb	r2, [r3, #0]
        break;
 8004ad6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d01e      	beq.n	8004b1c <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	085a      	lsrs	r2, r3, #1
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	18d2      	adds	r2, r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	0019      	movs	r1, r3
 8004aee:	0010      	movs	r0, r2
 8004af0:	f7fb fb26 	bl	8000140 <__udivsi3>
 8004af4:	0003      	movs	r3, r0
 8004af6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	2b0f      	cmp	r3, #15
 8004afc:	d90a      	bls.n	8004b14 <UART_SetConfig+0x2c8>
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	2380      	movs	r3, #128	; 0x80
 8004b02:	025b      	lsls	r3, r3, #9
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d205      	bcs.n	8004b14 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	60da      	str	r2, [r3, #12]
 8004b12:	e003      	b.n	8004b1c <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8004b14:	231e      	movs	r3, #30
 8004b16:	18fb      	adds	r3, r7, r3
 8004b18:	2201      	movs	r2, #1
 8004b1a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004b28:	231e      	movs	r3, #30
 8004b2a:	18fb      	adds	r3, r7, r3
 8004b2c:	781b      	ldrb	r3, [r3, #0]
}
 8004b2e:	0018      	movs	r0, r3
 8004b30:	46bd      	mov	sp, r7
 8004b32:	b008      	add	sp, #32
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	46c0      	nop			; (mov r8, r8)
 8004b38:	efff69f3 	.word	0xefff69f3
 8004b3c:	ffffcfff 	.word	0xffffcfff
 8004b40:	fffff4ff 	.word	0xfffff4ff
 8004b44:	40013800 	.word	0x40013800
 8004b48:	40021000 	.word	0x40021000
 8004b4c:	40004400 	.word	0x40004400
 8004b50:	40004800 	.word	0x40004800
 8004b54:	40004c00 	.word	0x40004c00
 8004b58:	007a1200 	.word	0x007a1200

08004b5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b68:	2201      	movs	r2, #1
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	d00b      	beq.n	8004b86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	4a4a      	ldr	r2, [pc, #296]	; (8004ca0 <UART_AdvFeatureConfig+0x144>)
 8004b76:	4013      	ands	r3, r2
 8004b78:	0019      	movs	r1, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	2202      	movs	r2, #2
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	d00b      	beq.n	8004ba8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	4a43      	ldr	r2, [pc, #268]	; (8004ca4 <UART_AdvFeatureConfig+0x148>)
 8004b98:	4013      	ands	r3, r2
 8004b9a:	0019      	movs	r1, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bac:	2204      	movs	r2, #4
 8004bae:	4013      	ands	r3, r2
 8004bb0:	d00b      	beq.n	8004bca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	4a3b      	ldr	r2, [pc, #236]	; (8004ca8 <UART_AdvFeatureConfig+0x14c>)
 8004bba:	4013      	ands	r3, r2
 8004bbc:	0019      	movs	r1, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bce:	2208      	movs	r2, #8
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	d00b      	beq.n	8004bec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	4a34      	ldr	r2, [pc, #208]	; (8004cac <UART_AdvFeatureConfig+0x150>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	0019      	movs	r1, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf0:	2210      	movs	r2, #16
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d00b      	beq.n	8004c0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	4a2c      	ldr	r2, [pc, #176]	; (8004cb0 <UART_AdvFeatureConfig+0x154>)
 8004bfe:	4013      	ands	r3, r2
 8004c00:	0019      	movs	r1, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c12:	2220      	movs	r2, #32
 8004c14:	4013      	ands	r3, r2
 8004c16:	d00b      	beq.n	8004c30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	4a25      	ldr	r2, [pc, #148]	; (8004cb4 <UART_AdvFeatureConfig+0x158>)
 8004c20:	4013      	ands	r3, r2
 8004c22:	0019      	movs	r1, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c34:	2240      	movs	r2, #64	; 0x40
 8004c36:	4013      	ands	r3, r2
 8004c38:	d01d      	beq.n	8004c76 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	4a1d      	ldr	r2, [pc, #116]	; (8004cb8 <UART_AdvFeatureConfig+0x15c>)
 8004c42:	4013      	ands	r3, r2
 8004c44:	0019      	movs	r1, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c56:	2380      	movs	r3, #128	; 0x80
 8004c58:	035b      	lsls	r3, r3, #13
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d10b      	bne.n	8004c76 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	4a15      	ldr	r2, [pc, #84]	; (8004cbc <UART_AdvFeatureConfig+0x160>)
 8004c66:	4013      	ands	r3, r2
 8004c68:	0019      	movs	r1, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	430a      	orrs	r2, r1
 8004c74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7a:	2280      	movs	r2, #128	; 0x80
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	d00b      	beq.n	8004c98 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	4a0e      	ldr	r2, [pc, #56]	; (8004cc0 <UART_AdvFeatureConfig+0x164>)
 8004c88:	4013      	ands	r3, r2
 8004c8a:	0019      	movs	r1, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	430a      	orrs	r2, r1
 8004c96:	605a      	str	r2, [r3, #4]
  }
}
 8004c98:	46c0      	nop			; (mov r8, r8)
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	b002      	add	sp, #8
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	fffdffff 	.word	0xfffdffff
 8004ca4:	fffeffff 	.word	0xfffeffff
 8004ca8:	fffbffff 	.word	0xfffbffff
 8004cac:	ffff7fff 	.word	0xffff7fff
 8004cb0:	ffffefff 	.word	0xffffefff
 8004cb4:	ffffdfff 	.word	0xffffdfff
 8004cb8:	ffefffff 	.word	0xffefffff
 8004cbc:	ff9fffff 	.word	0xff9fffff
 8004cc0:	fff7ffff 	.word	0xfff7ffff

08004cc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b092      	sub	sp, #72	; 0x48
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2284      	movs	r2, #132	; 0x84
 8004cd0:	2100      	movs	r1, #0
 8004cd2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004cd4:	f7fd ffac 	bl	8002c30 <HAL_GetTick>
 8004cd8:	0003      	movs	r3, r0
 8004cda:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2208      	movs	r2, #8
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	2b08      	cmp	r3, #8
 8004ce8:	d12c      	bne.n	8004d44 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cec:	2280      	movs	r2, #128	; 0x80
 8004cee:	0391      	lsls	r1, r2, #14
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	4a46      	ldr	r2, [pc, #280]	; (8004e0c <UART_CheckIdleState+0x148>)
 8004cf4:	9200      	str	r2, [sp, #0]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f000 f88c 	bl	8004e14 <UART_WaitOnFlagUntilTimeout>
 8004cfc:	1e03      	subs	r3, r0, #0
 8004cfe:	d021      	beq.n	8004d44 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d00:	f3ef 8310 	mrs	r3, PRIMASK
 8004d04:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d08:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d10:	f383 8810 	msr	PRIMASK, r3
}
 8004d14:	46c0      	nop			; (mov r8, r8)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2180      	movs	r1, #128	; 0x80
 8004d22:	438a      	bics	r2, r1
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d28:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2c:	f383 8810 	msr	PRIMASK, r3
}
 8004d30:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2220      	movs	r2, #32
 8004d36:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2278      	movs	r2, #120	; 0x78
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e05f      	b.n	8004e04 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2204      	movs	r2, #4
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d146      	bne.n	8004de0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d54:	2280      	movs	r2, #128	; 0x80
 8004d56:	03d1      	lsls	r1, r2, #15
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	4a2c      	ldr	r2, [pc, #176]	; (8004e0c <UART_CheckIdleState+0x148>)
 8004d5c:	9200      	str	r2, [sp, #0]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f000 f858 	bl	8004e14 <UART_WaitOnFlagUntilTimeout>
 8004d64:	1e03      	subs	r3, r0, #0
 8004d66:	d03b      	beq.n	8004de0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d68:	f3ef 8310 	mrs	r3, PRIMASK
 8004d6c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d70:	637b      	str	r3, [r7, #52]	; 0x34
 8004d72:	2301      	movs	r3, #1
 8004d74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	f383 8810 	msr	PRIMASK, r3
}
 8004d7c:	46c0      	nop			; (mov r8, r8)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4921      	ldr	r1, [pc, #132]	; (8004e10 <UART_CheckIdleState+0x14c>)
 8004d8a:	400a      	ands	r2, r1
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d90:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f383 8810 	msr	PRIMASK, r3
}
 8004d98:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d9a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d9e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004da0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004da2:	633b      	str	r3, [r7, #48]	; 0x30
 8004da4:	2301      	movs	r3, #1
 8004da6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	f383 8810 	msr	PRIMASK, r3
}
 8004dae:	46c0      	nop			; (mov r8, r8)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	689a      	ldr	r2, [r3, #8]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2101      	movs	r1, #1
 8004dbc:	438a      	bics	r2, r1
 8004dbe:	609a      	str	r2, [r3, #8]
 8004dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dc4:	6a3b      	ldr	r3, [r7, #32]
 8004dc6:	f383 8810 	msr	PRIMASK, r3
}
 8004dca:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2280      	movs	r2, #128	; 0x80
 8004dd0:	2120      	movs	r1, #32
 8004dd2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2278      	movs	r2, #120	; 0x78
 8004dd8:	2100      	movs	r1, #0
 8004dda:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e011      	b.n	8004e04 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2220      	movs	r2, #32
 8004de4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2280      	movs	r2, #128	; 0x80
 8004dea:	2120      	movs	r1, #32
 8004dec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2278      	movs	r2, #120	; 0x78
 8004dfe:	2100      	movs	r1, #0
 8004e00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	0018      	movs	r0, r3
 8004e06:	46bd      	mov	sp, r7
 8004e08:	b010      	add	sp, #64	; 0x40
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	01ffffff 	.word	0x01ffffff
 8004e10:	fffffedf 	.word	0xfffffedf

08004e14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	603b      	str	r3, [r7, #0]
 8004e20:	1dfb      	adds	r3, r7, #7
 8004e22:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e24:	e04b      	b.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	3301      	adds	r3, #1
 8004e2a:	d048      	beq.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e2c:	f7fd ff00 	bl	8002c30 <HAL_GetTick>
 8004e30:	0002      	movs	r2, r0
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	69ba      	ldr	r2, [r7, #24]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d302      	bcc.n	8004e42 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e04b      	b.n	8004ede <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2204      	movs	r2, #4
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d035      	beq.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	69db      	ldr	r3, [r3, #28]
 8004e58:	2208      	movs	r2, #8
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d111      	bne.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2208      	movs	r2, #8
 8004e66:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	f000 f83c 	bl	8004ee8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2284      	movs	r2, #132	; 0x84
 8004e74:	2108      	movs	r1, #8
 8004e76:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2278      	movs	r2, #120	; 0x78
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e02c      	b.n	8004ede <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	69da      	ldr	r2, [r3, #28]
 8004e8a:	2380      	movs	r3, #128	; 0x80
 8004e8c:	011b      	lsls	r3, r3, #4
 8004e8e:	401a      	ands	r2, r3
 8004e90:	2380      	movs	r3, #128	; 0x80
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d112      	bne.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2280      	movs	r2, #128	; 0x80
 8004e9e:	0112      	lsls	r2, r2, #4
 8004ea0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	f000 f81f 	bl	8004ee8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2284      	movs	r2, #132	; 0x84
 8004eae:	2120      	movs	r1, #32
 8004eb0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2278      	movs	r2, #120	; 0x78
 8004eb6:	2100      	movs	r1, #0
 8004eb8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e00f      	b.n	8004ede <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	69db      	ldr	r3, [r3, #28]
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	425a      	negs	r2, r3
 8004ece:	4153      	adcs	r3, r2
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	001a      	movs	r2, r3
 8004ed4:	1dfb      	adds	r3, r7, #7
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d0a4      	beq.n	8004e26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	0018      	movs	r0, r3
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	b004      	add	sp, #16
 8004ee4:	bd80      	pop	{r7, pc}
	...

08004ee8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08e      	sub	sp, #56	; 0x38
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ef0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ef4:	617b      	str	r3, [r7, #20]
  return(result);
 8004ef6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8004efa:	2301      	movs	r3, #1
 8004efc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	f383 8810 	msr	PRIMASK, r3
}
 8004f04:	46c0      	nop			; (mov r8, r8)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4926      	ldr	r1, [pc, #152]	; (8004fac <UART_EndRxTransfer+0xc4>)
 8004f12:	400a      	ands	r2, r1
 8004f14:	601a      	str	r2, [r3, #0]
 8004f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	f383 8810 	msr	PRIMASK, r3
}
 8004f20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f22:	f3ef 8310 	mrs	r3, PRIMASK
 8004f26:	623b      	str	r3, [r7, #32]
  return(result);
 8004f28:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f2a:	633b      	str	r3, [r7, #48]	; 0x30
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f32:	f383 8810 	msr	PRIMASK, r3
}
 8004f36:	46c0      	nop			; (mov r8, r8)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2101      	movs	r1, #1
 8004f44:	438a      	bics	r2, r1
 8004f46:	609a      	str	r2, [r3, #8]
 8004f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f4e:	f383 8810 	msr	PRIMASK, r3
}
 8004f52:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d118      	bne.n	8004f8e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f5c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f60:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f62:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f66:	2301      	movs	r3, #1
 8004f68:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f383 8810 	msr	PRIMASK, r3
}
 8004f70:	46c0      	nop			; (mov r8, r8)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2110      	movs	r1, #16
 8004f7e:	438a      	bics	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]
 8004f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	f383 8810 	msr	PRIMASK, r3
}
 8004f8c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2280      	movs	r2, #128	; 0x80
 8004f92:	2120      	movs	r1, #32
 8004f94:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004fa2:	46c0      	nop			; (mov r8, r8)
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	b00e      	add	sp, #56	; 0x38
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	46c0      	nop			; (mov r8, r8)
 8004fac:	fffffedf 	.word	0xfffffedf

08004fb0 <__errno>:
 8004fb0:	4b01      	ldr	r3, [pc, #4]	; (8004fb8 <__errno+0x8>)
 8004fb2:	6818      	ldr	r0, [r3, #0]
 8004fb4:	4770      	bx	lr
 8004fb6:	46c0      	nop			; (mov r8, r8)
 8004fb8:	20000010 	.word	0x20000010

08004fbc <__libc_init_array>:
 8004fbc:	b570      	push	{r4, r5, r6, lr}
 8004fbe:	2600      	movs	r6, #0
 8004fc0:	4d0c      	ldr	r5, [pc, #48]	; (8004ff4 <__libc_init_array+0x38>)
 8004fc2:	4c0d      	ldr	r4, [pc, #52]	; (8004ff8 <__libc_init_array+0x3c>)
 8004fc4:	1b64      	subs	r4, r4, r5
 8004fc6:	10a4      	asrs	r4, r4, #2
 8004fc8:	42a6      	cmp	r6, r4
 8004fca:	d109      	bne.n	8004fe0 <__libc_init_array+0x24>
 8004fcc:	2600      	movs	r6, #0
 8004fce:	f004 fde7 	bl	8009ba0 <_init>
 8004fd2:	4d0a      	ldr	r5, [pc, #40]	; (8004ffc <__libc_init_array+0x40>)
 8004fd4:	4c0a      	ldr	r4, [pc, #40]	; (8005000 <__libc_init_array+0x44>)
 8004fd6:	1b64      	subs	r4, r4, r5
 8004fd8:	10a4      	asrs	r4, r4, #2
 8004fda:	42a6      	cmp	r6, r4
 8004fdc:	d105      	bne.n	8004fea <__libc_init_array+0x2e>
 8004fde:	bd70      	pop	{r4, r5, r6, pc}
 8004fe0:	00b3      	lsls	r3, r6, #2
 8004fe2:	58eb      	ldr	r3, [r5, r3]
 8004fe4:	4798      	blx	r3
 8004fe6:	3601      	adds	r6, #1
 8004fe8:	e7ee      	b.n	8004fc8 <__libc_init_array+0xc>
 8004fea:	00b3      	lsls	r3, r6, #2
 8004fec:	58eb      	ldr	r3, [r5, r3]
 8004fee:	4798      	blx	r3
 8004ff0:	3601      	adds	r6, #1
 8004ff2:	e7f2      	b.n	8004fda <__libc_init_array+0x1e>
 8004ff4:	0800a13c 	.word	0x0800a13c
 8004ff8:	0800a13c 	.word	0x0800a13c
 8004ffc:	0800a13c 	.word	0x0800a13c
 8005000:	0800a140 	.word	0x0800a140

08005004 <memset>:
 8005004:	0003      	movs	r3, r0
 8005006:	1882      	adds	r2, r0, r2
 8005008:	4293      	cmp	r3, r2
 800500a:	d100      	bne.n	800500e <memset+0xa>
 800500c:	4770      	bx	lr
 800500e:	7019      	strb	r1, [r3, #0]
 8005010:	3301      	adds	r3, #1
 8005012:	e7f9      	b.n	8005008 <memset+0x4>

08005014 <__cvt>:
 8005014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005016:	001e      	movs	r6, r3
 8005018:	2300      	movs	r3, #0
 800501a:	0014      	movs	r4, r2
 800501c:	b08b      	sub	sp, #44	; 0x2c
 800501e:	429e      	cmp	r6, r3
 8005020:	da04      	bge.n	800502c <__cvt+0x18>
 8005022:	2180      	movs	r1, #128	; 0x80
 8005024:	0609      	lsls	r1, r1, #24
 8005026:	1873      	adds	r3, r6, r1
 8005028:	001e      	movs	r6, r3
 800502a:	232d      	movs	r3, #45	; 0x2d
 800502c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800502e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005030:	7013      	strb	r3, [r2, #0]
 8005032:	2320      	movs	r3, #32
 8005034:	2203      	movs	r2, #3
 8005036:	439f      	bics	r7, r3
 8005038:	2f46      	cmp	r7, #70	; 0x46
 800503a:	d007      	beq.n	800504c <__cvt+0x38>
 800503c:	003b      	movs	r3, r7
 800503e:	3b45      	subs	r3, #69	; 0x45
 8005040:	4259      	negs	r1, r3
 8005042:	414b      	adcs	r3, r1
 8005044:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005046:	3a01      	subs	r2, #1
 8005048:	18cb      	adds	r3, r1, r3
 800504a:	9310      	str	r3, [sp, #64]	; 0x40
 800504c:	ab09      	add	r3, sp, #36	; 0x24
 800504e:	9304      	str	r3, [sp, #16]
 8005050:	ab08      	add	r3, sp, #32
 8005052:	9303      	str	r3, [sp, #12]
 8005054:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005056:	9200      	str	r2, [sp, #0]
 8005058:	9302      	str	r3, [sp, #8]
 800505a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800505c:	0022      	movs	r2, r4
 800505e:	9301      	str	r3, [sp, #4]
 8005060:	0033      	movs	r3, r6
 8005062:	f001 fec1 	bl	8006de8 <_dtoa_r>
 8005066:	0005      	movs	r5, r0
 8005068:	2f47      	cmp	r7, #71	; 0x47
 800506a:	d102      	bne.n	8005072 <__cvt+0x5e>
 800506c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800506e:	07db      	lsls	r3, r3, #31
 8005070:	d528      	bpl.n	80050c4 <__cvt+0xb0>
 8005072:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005074:	18eb      	adds	r3, r5, r3
 8005076:	9307      	str	r3, [sp, #28]
 8005078:	2f46      	cmp	r7, #70	; 0x46
 800507a:	d114      	bne.n	80050a6 <__cvt+0x92>
 800507c:	782b      	ldrb	r3, [r5, #0]
 800507e:	2b30      	cmp	r3, #48	; 0x30
 8005080:	d10c      	bne.n	800509c <__cvt+0x88>
 8005082:	2200      	movs	r2, #0
 8005084:	2300      	movs	r3, #0
 8005086:	0020      	movs	r0, r4
 8005088:	0031      	movs	r1, r6
 800508a:	f7fb f9df 	bl	800044c <__aeabi_dcmpeq>
 800508e:	2800      	cmp	r0, #0
 8005090:	d104      	bne.n	800509c <__cvt+0x88>
 8005092:	2301      	movs	r3, #1
 8005094:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800509a:	6013      	str	r3, [r2, #0]
 800509c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800509e:	9a07      	ldr	r2, [sp, #28]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	18d3      	adds	r3, r2, r3
 80050a4:	9307      	str	r3, [sp, #28]
 80050a6:	2200      	movs	r2, #0
 80050a8:	2300      	movs	r3, #0
 80050aa:	0020      	movs	r0, r4
 80050ac:	0031      	movs	r1, r6
 80050ae:	f7fb f9cd 	bl	800044c <__aeabi_dcmpeq>
 80050b2:	2800      	cmp	r0, #0
 80050b4:	d001      	beq.n	80050ba <__cvt+0xa6>
 80050b6:	9b07      	ldr	r3, [sp, #28]
 80050b8:	9309      	str	r3, [sp, #36]	; 0x24
 80050ba:	2230      	movs	r2, #48	; 0x30
 80050bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050be:	9907      	ldr	r1, [sp, #28]
 80050c0:	428b      	cmp	r3, r1
 80050c2:	d306      	bcc.n	80050d2 <__cvt+0xbe>
 80050c4:	0028      	movs	r0, r5
 80050c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050c8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80050ca:	1b5b      	subs	r3, r3, r5
 80050cc:	6013      	str	r3, [r2, #0]
 80050ce:	b00b      	add	sp, #44	; 0x2c
 80050d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050d2:	1c59      	adds	r1, r3, #1
 80050d4:	9109      	str	r1, [sp, #36]	; 0x24
 80050d6:	701a      	strb	r2, [r3, #0]
 80050d8:	e7f0      	b.n	80050bc <__cvt+0xa8>

080050da <__exponent>:
 80050da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050dc:	1c83      	adds	r3, r0, #2
 80050de:	b087      	sub	sp, #28
 80050e0:	9303      	str	r3, [sp, #12]
 80050e2:	0005      	movs	r5, r0
 80050e4:	000c      	movs	r4, r1
 80050e6:	232b      	movs	r3, #43	; 0x2b
 80050e8:	7002      	strb	r2, [r0, #0]
 80050ea:	2900      	cmp	r1, #0
 80050ec:	da01      	bge.n	80050f2 <__exponent+0x18>
 80050ee:	424c      	negs	r4, r1
 80050f0:	3302      	adds	r3, #2
 80050f2:	706b      	strb	r3, [r5, #1]
 80050f4:	2c09      	cmp	r4, #9
 80050f6:	dd31      	ble.n	800515c <__exponent+0x82>
 80050f8:	270a      	movs	r7, #10
 80050fa:	ab04      	add	r3, sp, #16
 80050fc:	1dde      	adds	r6, r3, #7
 80050fe:	0020      	movs	r0, r4
 8005100:	0039      	movs	r1, r7
 8005102:	9601      	str	r6, [sp, #4]
 8005104:	f7fb f98c 	bl	8000420 <__aeabi_idivmod>
 8005108:	3e01      	subs	r6, #1
 800510a:	3130      	adds	r1, #48	; 0x30
 800510c:	0020      	movs	r0, r4
 800510e:	7031      	strb	r1, [r6, #0]
 8005110:	0039      	movs	r1, r7
 8005112:	9402      	str	r4, [sp, #8]
 8005114:	f7fb f89e 	bl	8000254 <__divsi3>
 8005118:	9b02      	ldr	r3, [sp, #8]
 800511a:	0004      	movs	r4, r0
 800511c:	2b63      	cmp	r3, #99	; 0x63
 800511e:	dcee      	bgt.n	80050fe <__exponent+0x24>
 8005120:	9b01      	ldr	r3, [sp, #4]
 8005122:	3430      	adds	r4, #48	; 0x30
 8005124:	1e9a      	subs	r2, r3, #2
 8005126:	0013      	movs	r3, r2
 8005128:	9903      	ldr	r1, [sp, #12]
 800512a:	7014      	strb	r4, [r2, #0]
 800512c:	a804      	add	r0, sp, #16
 800512e:	3007      	adds	r0, #7
 8005130:	4298      	cmp	r0, r3
 8005132:	d80e      	bhi.n	8005152 <__exponent+0x78>
 8005134:	ab04      	add	r3, sp, #16
 8005136:	3307      	adds	r3, #7
 8005138:	2000      	movs	r0, #0
 800513a:	429a      	cmp	r2, r3
 800513c:	d804      	bhi.n	8005148 <__exponent+0x6e>
 800513e:	ab04      	add	r3, sp, #16
 8005140:	3009      	adds	r0, #9
 8005142:	18c0      	adds	r0, r0, r3
 8005144:	9b01      	ldr	r3, [sp, #4]
 8005146:	1ac0      	subs	r0, r0, r3
 8005148:	9b03      	ldr	r3, [sp, #12]
 800514a:	1818      	adds	r0, r3, r0
 800514c:	1b40      	subs	r0, r0, r5
 800514e:	b007      	add	sp, #28
 8005150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005152:	7818      	ldrb	r0, [r3, #0]
 8005154:	3301      	adds	r3, #1
 8005156:	7008      	strb	r0, [r1, #0]
 8005158:	3101      	adds	r1, #1
 800515a:	e7e7      	b.n	800512c <__exponent+0x52>
 800515c:	2330      	movs	r3, #48	; 0x30
 800515e:	18e4      	adds	r4, r4, r3
 8005160:	70ab      	strb	r3, [r5, #2]
 8005162:	1d28      	adds	r0, r5, #4
 8005164:	70ec      	strb	r4, [r5, #3]
 8005166:	e7f1      	b.n	800514c <__exponent+0x72>

08005168 <_printf_float>:
 8005168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800516a:	b095      	sub	sp, #84	; 0x54
 800516c:	000c      	movs	r4, r1
 800516e:	9208      	str	r2, [sp, #32]
 8005170:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005172:	9309      	str	r3, [sp, #36]	; 0x24
 8005174:	0007      	movs	r7, r0
 8005176:	f003 f995 	bl	80084a4 <_localeconv_r>
 800517a:	6803      	ldr	r3, [r0, #0]
 800517c:	0018      	movs	r0, r3
 800517e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005180:	f7fa ffc2 	bl	8000108 <strlen>
 8005184:	2300      	movs	r3, #0
 8005186:	9312      	str	r3, [sp, #72]	; 0x48
 8005188:	7e23      	ldrb	r3, [r4, #24]
 800518a:	2207      	movs	r2, #7
 800518c:	001e      	movs	r6, r3
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	900d      	str	r0, [sp, #52]	; 0x34
 8005192:	930c      	str	r3, [sp, #48]	; 0x30
 8005194:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005196:	682b      	ldr	r3, [r5, #0]
 8005198:	05c9      	lsls	r1, r1, #23
 800519a:	d547      	bpl.n	800522c <_printf_float+0xc4>
 800519c:	189b      	adds	r3, r3, r2
 800519e:	4393      	bics	r3, r2
 80051a0:	001a      	movs	r2, r3
 80051a2:	3208      	adds	r2, #8
 80051a4:	602a      	str	r2, [r5, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	64a2      	str	r2, [r4, #72]	; 0x48
 80051ac:	64e3      	str	r3, [r4, #76]	; 0x4c
 80051ae:	2201      	movs	r2, #1
 80051b0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80051b2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80051b4:	930a      	str	r3, [sp, #40]	; 0x28
 80051b6:	006b      	lsls	r3, r5, #1
 80051b8:	085b      	lsrs	r3, r3, #1
 80051ba:	930e      	str	r3, [sp, #56]	; 0x38
 80051bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80051be:	4ba8      	ldr	r3, [pc, #672]	; (8005460 <_printf_float+0x2f8>)
 80051c0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80051c2:	4252      	negs	r2, r2
 80051c4:	f7fc ff8a 	bl	80020dc <__aeabi_dcmpun>
 80051c8:	2800      	cmp	r0, #0
 80051ca:	d131      	bne.n	8005230 <_printf_float+0xc8>
 80051cc:	2201      	movs	r2, #1
 80051ce:	4ba4      	ldr	r3, [pc, #656]	; (8005460 <_printf_float+0x2f8>)
 80051d0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80051d2:	990e      	ldr	r1, [sp, #56]	; 0x38
 80051d4:	4252      	negs	r2, r2
 80051d6:	f7fb f949 	bl	800046c <__aeabi_dcmple>
 80051da:	2800      	cmp	r0, #0
 80051dc:	d128      	bne.n	8005230 <_printf_float+0xc8>
 80051de:	2200      	movs	r2, #0
 80051e0:	2300      	movs	r3, #0
 80051e2:	0029      	movs	r1, r5
 80051e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80051e6:	f7fb f937 	bl	8000458 <__aeabi_dcmplt>
 80051ea:	2800      	cmp	r0, #0
 80051ec:	d003      	beq.n	80051f6 <_printf_float+0x8e>
 80051ee:	0023      	movs	r3, r4
 80051f0:	222d      	movs	r2, #45	; 0x2d
 80051f2:	3343      	adds	r3, #67	; 0x43
 80051f4:	701a      	strb	r2, [r3, #0]
 80051f6:	4d9b      	ldr	r5, [pc, #620]	; (8005464 <_printf_float+0x2fc>)
 80051f8:	2e47      	cmp	r6, #71	; 0x47
 80051fa:	d900      	bls.n	80051fe <_printf_float+0x96>
 80051fc:	4d9a      	ldr	r5, [pc, #616]	; (8005468 <_printf_float+0x300>)
 80051fe:	2303      	movs	r3, #3
 8005200:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005202:	6123      	str	r3, [r4, #16]
 8005204:	3301      	adds	r3, #1
 8005206:	439a      	bics	r2, r3
 8005208:	2300      	movs	r3, #0
 800520a:	6022      	str	r2, [r4, #0]
 800520c:	930a      	str	r3, [sp, #40]	; 0x28
 800520e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005210:	0021      	movs	r1, r4
 8005212:	9300      	str	r3, [sp, #0]
 8005214:	0038      	movs	r0, r7
 8005216:	9b08      	ldr	r3, [sp, #32]
 8005218:	aa13      	add	r2, sp, #76	; 0x4c
 800521a:	f000 f9f3 	bl	8005604 <_printf_common>
 800521e:	1c43      	adds	r3, r0, #1
 8005220:	d000      	beq.n	8005224 <_printf_float+0xbc>
 8005222:	e09e      	b.n	8005362 <_printf_float+0x1fa>
 8005224:	2001      	movs	r0, #1
 8005226:	4240      	negs	r0, r0
 8005228:	b015      	add	sp, #84	; 0x54
 800522a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800522c:	3307      	adds	r3, #7
 800522e:	e7b6      	b.n	800519e <_printf_float+0x36>
 8005230:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005232:	002b      	movs	r3, r5
 8005234:	0010      	movs	r0, r2
 8005236:	0029      	movs	r1, r5
 8005238:	f7fc ff50 	bl	80020dc <__aeabi_dcmpun>
 800523c:	2800      	cmp	r0, #0
 800523e:	d00a      	beq.n	8005256 <_printf_float+0xee>
 8005240:	2d00      	cmp	r5, #0
 8005242:	da03      	bge.n	800524c <_printf_float+0xe4>
 8005244:	0023      	movs	r3, r4
 8005246:	222d      	movs	r2, #45	; 0x2d
 8005248:	3343      	adds	r3, #67	; 0x43
 800524a:	701a      	strb	r2, [r3, #0]
 800524c:	4d87      	ldr	r5, [pc, #540]	; (800546c <_printf_float+0x304>)
 800524e:	2e47      	cmp	r6, #71	; 0x47
 8005250:	d9d5      	bls.n	80051fe <_printf_float+0x96>
 8005252:	4d87      	ldr	r5, [pc, #540]	; (8005470 <_printf_float+0x308>)
 8005254:	e7d3      	b.n	80051fe <_printf_float+0x96>
 8005256:	2220      	movs	r2, #32
 8005258:	0031      	movs	r1, r6
 800525a:	6863      	ldr	r3, [r4, #4]
 800525c:	4391      	bics	r1, r2
 800525e:	910e      	str	r1, [sp, #56]	; 0x38
 8005260:	1c5a      	adds	r2, r3, #1
 8005262:	d147      	bne.n	80052f4 <_printf_float+0x18c>
 8005264:	3307      	adds	r3, #7
 8005266:	6063      	str	r3, [r4, #4]
 8005268:	2380      	movs	r3, #128	; 0x80
 800526a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	4313      	orrs	r3, r2
 8005270:	2200      	movs	r2, #0
 8005272:	9206      	str	r2, [sp, #24]
 8005274:	aa12      	add	r2, sp, #72	; 0x48
 8005276:	9205      	str	r2, [sp, #20]
 8005278:	aa11      	add	r2, sp, #68	; 0x44
 800527a:	9203      	str	r2, [sp, #12]
 800527c:	2223      	movs	r2, #35	; 0x23
 800527e:	a908      	add	r1, sp, #32
 8005280:	6023      	str	r3, [r4, #0]
 8005282:	9301      	str	r3, [sp, #4]
 8005284:	6863      	ldr	r3, [r4, #4]
 8005286:	1852      	adds	r2, r2, r1
 8005288:	9202      	str	r2, [sp, #8]
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	0038      	movs	r0, r7
 800528e:	002b      	movs	r3, r5
 8005290:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005292:	9604      	str	r6, [sp, #16]
 8005294:	f7ff febe 	bl	8005014 <__cvt>
 8005298:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800529a:	0005      	movs	r5, r0
 800529c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800529e:	2b47      	cmp	r3, #71	; 0x47
 80052a0:	d108      	bne.n	80052b4 <_printf_float+0x14c>
 80052a2:	1ccb      	adds	r3, r1, #3
 80052a4:	db02      	blt.n	80052ac <_printf_float+0x144>
 80052a6:	6863      	ldr	r3, [r4, #4]
 80052a8:	4299      	cmp	r1, r3
 80052aa:	dd46      	ble.n	800533a <_printf_float+0x1d2>
 80052ac:	0033      	movs	r3, r6
 80052ae:	3b02      	subs	r3, #2
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	001e      	movs	r6, r3
 80052b4:	2e65      	cmp	r6, #101	; 0x65
 80052b6:	d824      	bhi.n	8005302 <_printf_float+0x19a>
 80052b8:	0020      	movs	r0, r4
 80052ba:	0032      	movs	r2, r6
 80052bc:	3901      	subs	r1, #1
 80052be:	3050      	adds	r0, #80	; 0x50
 80052c0:	9111      	str	r1, [sp, #68]	; 0x44
 80052c2:	f7ff ff0a 	bl	80050da <__exponent>
 80052c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80052c8:	900a      	str	r0, [sp, #40]	; 0x28
 80052ca:	1813      	adds	r3, r2, r0
 80052cc:	6123      	str	r3, [r4, #16]
 80052ce:	2a01      	cmp	r2, #1
 80052d0:	dc02      	bgt.n	80052d8 <_printf_float+0x170>
 80052d2:	6822      	ldr	r2, [r4, #0]
 80052d4:	07d2      	lsls	r2, r2, #31
 80052d6:	d501      	bpl.n	80052dc <_printf_float+0x174>
 80052d8:	3301      	adds	r3, #1
 80052da:	6123      	str	r3, [r4, #16]
 80052dc:	2323      	movs	r3, #35	; 0x23
 80052de:	aa08      	add	r2, sp, #32
 80052e0:	189b      	adds	r3, r3, r2
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d100      	bne.n	80052ea <_printf_float+0x182>
 80052e8:	e791      	b.n	800520e <_printf_float+0xa6>
 80052ea:	0023      	movs	r3, r4
 80052ec:	222d      	movs	r2, #45	; 0x2d
 80052ee:	3343      	adds	r3, #67	; 0x43
 80052f0:	701a      	strb	r2, [r3, #0]
 80052f2:	e78c      	b.n	800520e <_printf_float+0xa6>
 80052f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80052f6:	2a47      	cmp	r2, #71	; 0x47
 80052f8:	d1b6      	bne.n	8005268 <_printf_float+0x100>
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1b4      	bne.n	8005268 <_printf_float+0x100>
 80052fe:	3301      	adds	r3, #1
 8005300:	e7b1      	b.n	8005266 <_printf_float+0xfe>
 8005302:	2e66      	cmp	r6, #102	; 0x66
 8005304:	d11b      	bne.n	800533e <_printf_float+0x1d6>
 8005306:	6863      	ldr	r3, [r4, #4]
 8005308:	2900      	cmp	r1, #0
 800530a:	dd0d      	ble.n	8005328 <_printf_float+0x1c0>
 800530c:	6121      	str	r1, [r4, #16]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d102      	bne.n	8005318 <_printf_float+0x1b0>
 8005312:	6822      	ldr	r2, [r4, #0]
 8005314:	07d2      	lsls	r2, r2, #31
 8005316:	d502      	bpl.n	800531e <_printf_float+0x1b6>
 8005318:	3301      	adds	r3, #1
 800531a:	1859      	adds	r1, r3, r1
 800531c:	6121      	str	r1, [r4, #16]
 800531e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005320:	65a3      	str	r3, [r4, #88]	; 0x58
 8005322:	2300      	movs	r3, #0
 8005324:	930a      	str	r3, [sp, #40]	; 0x28
 8005326:	e7d9      	b.n	80052dc <_printf_float+0x174>
 8005328:	2b00      	cmp	r3, #0
 800532a:	d103      	bne.n	8005334 <_printf_float+0x1cc>
 800532c:	2201      	movs	r2, #1
 800532e:	6821      	ldr	r1, [r4, #0]
 8005330:	4211      	tst	r1, r2
 8005332:	d000      	beq.n	8005336 <_printf_float+0x1ce>
 8005334:	1c9a      	adds	r2, r3, #2
 8005336:	6122      	str	r2, [r4, #16]
 8005338:	e7f1      	b.n	800531e <_printf_float+0x1b6>
 800533a:	2367      	movs	r3, #103	; 0x67
 800533c:	001e      	movs	r6, r3
 800533e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005340:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005342:	4293      	cmp	r3, r2
 8005344:	db06      	blt.n	8005354 <_printf_float+0x1ec>
 8005346:	6822      	ldr	r2, [r4, #0]
 8005348:	6123      	str	r3, [r4, #16]
 800534a:	07d2      	lsls	r2, r2, #31
 800534c:	d5e7      	bpl.n	800531e <_printf_float+0x1b6>
 800534e:	3301      	adds	r3, #1
 8005350:	6123      	str	r3, [r4, #16]
 8005352:	e7e4      	b.n	800531e <_printf_float+0x1b6>
 8005354:	2101      	movs	r1, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	dc01      	bgt.n	800535e <_printf_float+0x1f6>
 800535a:	1849      	adds	r1, r1, r1
 800535c:	1ac9      	subs	r1, r1, r3
 800535e:	1852      	adds	r2, r2, r1
 8005360:	e7e9      	b.n	8005336 <_printf_float+0x1ce>
 8005362:	6822      	ldr	r2, [r4, #0]
 8005364:	0553      	lsls	r3, r2, #21
 8005366:	d408      	bmi.n	800537a <_printf_float+0x212>
 8005368:	6923      	ldr	r3, [r4, #16]
 800536a:	002a      	movs	r2, r5
 800536c:	0038      	movs	r0, r7
 800536e:	9908      	ldr	r1, [sp, #32]
 8005370:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005372:	47a8      	blx	r5
 8005374:	1c43      	adds	r3, r0, #1
 8005376:	d129      	bne.n	80053cc <_printf_float+0x264>
 8005378:	e754      	b.n	8005224 <_printf_float+0xbc>
 800537a:	2e65      	cmp	r6, #101	; 0x65
 800537c:	d800      	bhi.n	8005380 <_printf_float+0x218>
 800537e:	e0ec      	b.n	800555a <_printf_float+0x3f2>
 8005380:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005382:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005384:	2200      	movs	r2, #0
 8005386:	2300      	movs	r3, #0
 8005388:	f7fb f860 	bl	800044c <__aeabi_dcmpeq>
 800538c:	2800      	cmp	r0, #0
 800538e:	d034      	beq.n	80053fa <_printf_float+0x292>
 8005390:	2301      	movs	r3, #1
 8005392:	0038      	movs	r0, r7
 8005394:	4a37      	ldr	r2, [pc, #220]	; (8005474 <_printf_float+0x30c>)
 8005396:	9908      	ldr	r1, [sp, #32]
 8005398:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800539a:	47a8      	blx	r5
 800539c:	1c43      	adds	r3, r0, #1
 800539e:	d100      	bne.n	80053a2 <_printf_float+0x23a>
 80053a0:	e740      	b.n	8005224 <_printf_float+0xbc>
 80053a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80053a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80053a6:	4293      	cmp	r3, r2
 80053a8:	db02      	blt.n	80053b0 <_printf_float+0x248>
 80053aa:	6823      	ldr	r3, [r4, #0]
 80053ac:	07db      	lsls	r3, r3, #31
 80053ae:	d50d      	bpl.n	80053cc <_printf_float+0x264>
 80053b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80053b2:	0038      	movs	r0, r7
 80053b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80053b8:	9908      	ldr	r1, [sp, #32]
 80053ba:	47a8      	blx	r5
 80053bc:	2500      	movs	r5, #0
 80053be:	1c43      	adds	r3, r0, #1
 80053c0:	d100      	bne.n	80053c4 <_printf_float+0x25c>
 80053c2:	e72f      	b.n	8005224 <_printf_float+0xbc>
 80053c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80053c6:	3b01      	subs	r3, #1
 80053c8:	42ab      	cmp	r3, r5
 80053ca:	dc0a      	bgt.n	80053e2 <_printf_float+0x27a>
 80053cc:	6823      	ldr	r3, [r4, #0]
 80053ce:	079b      	lsls	r3, r3, #30
 80053d0:	d500      	bpl.n	80053d4 <_printf_float+0x26c>
 80053d2:	e114      	b.n	80055fe <_printf_float+0x496>
 80053d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80053d6:	68e0      	ldr	r0, [r4, #12]
 80053d8:	4298      	cmp	r0, r3
 80053da:	db00      	blt.n	80053de <_printf_float+0x276>
 80053dc:	e724      	b.n	8005228 <_printf_float+0xc0>
 80053de:	0018      	movs	r0, r3
 80053e0:	e722      	b.n	8005228 <_printf_float+0xc0>
 80053e2:	0022      	movs	r2, r4
 80053e4:	2301      	movs	r3, #1
 80053e6:	0038      	movs	r0, r7
 80053e8:	9908      	ldr	r1, [sp, #32]
 80053ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80053ec:	321a      	adds	r2, #26
 80053ee:	47b0      	blx	r6
 80053f0:	1c43      	adds	r3, r0, #1
 80053f2:	d100      	bne.n	80053f6 <_printf_float+0x28e>
 80053f4:	e716      	b.n	8005224 <_printf_float+0xbc>
 80053f6:	3501      	adds	r5, #1
 80053f8:	e7e4      	b.n	80053c4 <_printf_float+0x25c>
 80053fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	dc3b      	bgt.n	8005478 <_printf_float+0x310>
 8005400:	2301      	movs	r3, #1
 8005402:	0038      	movs	r0, r7
 8005404:	4a1b      	ldr	r2, [pc, #108]	; (8005474 <_printf_float+0x30c>)
 8005406:	9908      	ldr	r1, [sp, #32]
 8005408:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800540a:	47b0      	blx	r6
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d100      	bne.n	8005412 <_printf_float+0x2aa>
 8005410:	e708      	b.n	8005224 <_printf_float+0xbc>
 8005412:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005414:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005416:	4313      	orrs	r3, r2
 8005418:	d102      	bne.n	8005420 <_printf_float+0x2b8>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	07db      	lsls	r3, r3, #31
 800541e:	d5d5      	bpl.n	80053cc <_printf_float+0x264>
 8005420:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005422:	0038      	movs	r0, r7
 8005424:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005426:	9908      	ldr	r1, [sp, #32]
 8005428:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800542a:	47b0      	blx	r6
 800542c:	1c43      	adds	r3, r0, #1
 800542e:	d100      	bne.n	8005432 <_printf_float+0x2ca>
 8005430:	e6f8      	b.n	8005224 <_printf_float+0xbc>
 8005432:	2300      	movs	r3, #0
 8005434:	930a      	str	r3, [sp, #40]	; 0x28
 8005436:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005438:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800543a:	425b      	negs	r3, r3
 800543c:	4293      	cmp	r3, r2
 800543e:	dc01      	bgt.n	8005444 <_printf_float+0x2dc>
 8005440:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005442:	e792      	b.n	800536a <_printf_float+0x202>
 8005444:	0022      	movs	r2, r4
 8005446:	2301      	movs	r3, #1
 8005448:	0038      	movs	r0, r7
 800544a:	9908      	ldr	r1, [sp, #32]
 800544c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800544e:	321a      	adds	r2, #26
 8005450:	47b0      	blx	r6
 8005452:	1c43      	adds	r3, r0, #1
 8005454:	d100      	bne.n	8005458 <_printf_float+0x2f0>
 8005456:	e6e5      	b.n	8005224 <_printf_float+0xbc>
 8005458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800545a:	3301      	adds	r3, #1
 800545c:	e7ea      	b.n	8005434 <_printf_float+0x2cc>
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	7fefffff 	.word	0x7fefffff
 8005464:	08009c88 	.word	0x08009c88
 8005468:	08009c8c 	.word	0x08009c8c
 800546c:	08009c90 	.word	0x08009c90
 8005470:	08009c94 	.word	0x08009c94
 8005474:	08009c98 	.word	0x08009c98
 8005478:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800547a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800547c:	920a      	str	r2, [sp, #40]	; 0x28
 800547e:	429a      	cmp	r2, r3
 8005480:	dd00      	ble.n	8005484 <_printf_float+0x31c>
 8005482:	930a      	str	r3, [sp, #40]	; 0x28
 8005484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005486:	2b00      	cmp	r3, #0
 8005488:	dc3d      	bgt.n	8005506 <_printf_float+0x39e>
 800548a:	2300      	movs	r3, #0
 800548c:	930e      	str	r3, [sp, #56]	; 0x38
 800548e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005490:	43db      	mvns	r3, r3
 8005492:	17db      	asrs	r3, r3, #31
 8005494:	930f      	str	r3, [sp, #60]	; 0x3c
 8005496:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005498:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800549a:	930c      	str	r3, [sp, #48]	; 0x30
 800549c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800549e:	4013      	ands	r3, r2
 80054a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054a6:	4293      	cmp	r3, r2
 80054a8:	dc36      	bgt.n	8005518 <_printf_float+0x3b0>
 80054aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80054ae:	4293      	cmp	r3, r2
 80054b0:	db40      	blt.n	8005534 <_printf_float+0x3cc>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	07db      	lsls	r3, r3, #31
 80054b6:	d43d      	bmi.n	8005534 <_printf_float+0x3cc>
 80054b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80054ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80054bc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80054be:	1ad3      	subs	r3, r2, r3
 80054c0:	1a52      	subs	r2, r2, r1
 80054c2:	920a      	str	r2, [sp, #40]	; 0x28
 80054c4:	429a      	cmp	r2, r3
 80054c6:	dd00      	ble.n	80054ca <_printf_float+0x362>
 80054c8:	930a      	str	r3, [sp, #40]	; 0x28
 80054ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	dc3a      	bgt.n	8005546 <_printf_float+0x3de>
 80054d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054d2:	2500      	movs	r5, #0
 80054d4:	43db      	mvns	r3, r3
 80054d6:	17db      	asrs	r3, r3, #31
 80054d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80054da:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80054dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80054de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80054e0:	1a9b      	subs	r3, r3, r2
 80054e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054e4:	400a      	ands	r2, r1
 80054e6:	1a9b      	subs	r3, r3, r2
 80054e8:	42ab      	cmp	r3, r5
 80054ea:	dc00      	bgt.n	80054ee <_printf_float+0x386>
 80054ec:	e76e      	b.n	80053cc <_printf_float+0x264>
 80054ee:	0022      	movs	r2, r4
 80054f0:	2301      	movs	r3, #1
 80054f2:	0038      	movs	r0, r7
 80054f4:	9908      	ldr	r1, [sp, #32]
 80054f6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80054f8:	321a      	adds	r2, #26
 80054fa:	47b0      	blx	r6
 80054fc:	1c43      	adds	r3, r0, #1
 80054fe:	d100      	bne.n	8005502 <_printf_float+0x39a>
 8005500:	e690      	b.n	8005224 <_printf_float+0xbc>
 8005502:	3501      	adds	r5, #1
 8005504:	e7e9      	b.n	80054da <_printf_float+0x372>
 8005506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005508:	002a      	movs	r2, r5
 800550a:	0038      	movs	r0, r7
 800550c:	9908      	ldr	r1, [sp, #32]
 800550e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005510:	47b0      	blx	r6
 8005512:	1c43      	adds	r3, r0, #1
 8005514:	d1b9      	bne.n	800548a <_printf_float+0x322>
 8005516:	e685      	b.n	8005224 <_printf_float+0xbc>
 8005518:	0022      	movs	r2, r4
 800551a:	2301      	movs	r3, #1
 800551c:	0038      	movs	r0, r7
 800551e:	9908      	ldr	r1, [sp, #32]
 8005520:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005522:	321a      	adds	r2, #26
 8005524:	47b0      	blx	r6
 8005526:	1c43      	adds	r3, r0, #1
 8005528:	d100      	bne.n	800552c <_printf_float+0x3c4>
 800552a:	e67b      	b.n	8005224 <_printf_float+0xbc>
 800552c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800552e:	3301      	adds	r3, #1
 8005530:	930e      	str	r3, [sp, #56]	; 0x38
 8005532:	e7b0      	b.n	8005496 <_printf_float+0x32e>
 8005534:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005536:	0038      	movs	r0, r7
 8005538:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800553a:	9908      	ldr	r1, [sp, #32]
 800553c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800553e:	47b0      	blx	r6
 8005540:	1c43      	adds	r3, r0, #1
 8005542:	d1b9      	bne.n	80054b8 <_printf_float+0x350>
 8005544:	e66e      	b.n	8005224 <_printf_float+0xbc>
 8005546:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005548:	0038      	movs	r0, r7
 800554a:	18ea      	adds	r2, r5, r3
 800554c:	9908      	ldr	r1, [sp, #32]
 800554e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005550:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005552:	47a8      	blx	r5
 8005554:	1c43      	adds	r3, r0, #1
 8005556:	d1bb      	bne.n	80054d0 <_printf_float+0x368>
 8005558:	e664      	b.n	8005224 <_printf_float+0xbc>
 800555a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800555c:	2b01      	cmp	r3, #1
 800555e:	dc02      	bgt.n	8005566 <_printf_float+0x3fe>
 8005560:	2301      	movs	r3, #1
 8005562:	421a      	tst	r2, r3
 8005564:	d038      	beq.n	80055d8 <_printf_float+0x470>
 8005566:	2301      	movs	r3, #1
 8005568:	002a      	movs	r2, r5
 800556a:	0038      	movs	r0, r7
 800556c:	9908      	ldr	r1, [sp, #32]
 800556e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005570:	47b0      	blx	r6
 8005572:	1c43      	adds	r3, r0, #1
 8005574:	d100      	bne.n	8005578 <_printf_float+0x410>
 8005576:	e655      	b.n	8005224 <_printf_float+0xbc>
 8005578:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800557a:	0038      	movs	r0, r7
 800557c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800557e:	9908      	ldr	r1, [sp, #32]
 8005580:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005582:	47b0      	blx	r6
 8005584:	1c43      	adds	r3, r0, #1
 8005586:	d100      	bne.n	800558a <_printf_float+0x422>
 8005588:	e64c      	b.n	8005224 <_printf_float+0xbc>
 800558a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800558c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800558e:	2200      	movs	r2, #0
 8005590:	2300      	movs	r3, #0
 8005592:	f7fa ff5b 	bl	800044c <__aeabi_dcmpeq>
 8005596:	2800      	cmp	r0, #0
 8005598:	d11c      	bne.n	80055d4 <_printf_float+0x46c>
 800559a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800559c:	1c6a      	adds	r2, r5, #1
 800559e:	3b01      	subs	r3, #1
 80055a0:	0038      	movs	r0, r7
 80055a2:	9908      	ldr	r1, [sp, #32]
 80055a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80055a6:	47a8      	blx	r5
 80055a8:	1c43      	adds	r3, r0, #1
 80055aa:	d10f      	bne.n	80055cc <_printf_float+0x464>
 80055ac:	e63a      	b.n	8005224 <_printf_float+0xbc>
 80055ae:	0022      	movs	r2, r4
 80055b0:	2301      	movs	r3, #1
 80055b2:	0038      	movs	r0, r7
 80055b4:	9908      	ldr	r1, [sp, #32]
 80055b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80055b8:	321a      	adds	r2, #26
 80055ba:	47b0      	blx	r6
 80055bc:	1c43      	adds	r3, r0, #1
 80055be:	d100      	bne.n	80055c2 <_printf_float+0x45a>
 80055c0:	e630      	b.n	8005224 <_printf_float+0xbc>
 80055c2:	3501      	adds	r5, #1
 80055c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055c6:	3b01      	subs	r3, #1
 80055c8:	42ab      	cmp	r3, r5
 80055ca:	dcf0      	bgt.n	80055ae <_printf_float+0x446>
 80055cc:	0022      	movs	r2, r4
 80055ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055d0:	3250      	adds	r2, #80	; 0x50
 80055d2:	e6cb      	b.n	800536c <_printf_float+0x204>
 80055d4:	2500      	movs	r5, #0
 80055d6:	e7f5      	b.n	80055c4 <_printf_float+0x45c>
 80055d8:	002a      	movs	r2, r5
 80055da:	e7e1      	b.n	80055a0 <_printf_float+0x438>
 80055dc:	0022      	movs	r2, r4
 80055de:	2301      	movs	r3, #1
 80055e0:	0038      	movs	r0, r7
 80055e2:	9908      	ldr	r1, [sp, #32]
 80055e4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80055e6:	3219      	adds	r2, #25
 80055e8:	47b0      	blx	r6
 80055ea:	1c43      	adds	r3, r0, #1
 80055ec:	d100      	bne.n	80055f0 <_printf_float+0x488>
 80055ee:	e619      	b.n	8005224 <_printf_float+0xbc>
 80055f0:	3501      	adds	r5, #1
 80055f2:	68e3      	ldr	r3, [r4, #12]
 80055f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80055f6:	1a9b      	subs	r3, r3, r2
 80055f8:	42ab      	cmp	r3, r5
 80055fa:	dcef      	bgt.n	80055dc <_printf_float+0x474>
 80055fc:	e6ea      	b.n	80053d4 <_printf_float+0x26c>
 80055fe:	2500      	movs	r5, #0
 8005600:	e7f7      	b.n	80055f2 <_printf_float+0x48a>
 8005602:	46c0      	nop			; (mov r8, r8)

08005604 <_printf_common>:
 8005604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005606:	0015      	movs	r5, r2
 8005608:	9301      	str	r3, [sp, #4]
 800560a:	688a      	ldr	r2, [r1, #8]
 800560c:	690b      	ldr	r3, [r1, #16]
 800560e:	000c      	movs	r4, r1
 8005610:	9000      	str	r0, [sp, #0]
 8005612:	4293      	cmp	r3, r2
 8005614:	da00      	bge.n	8005618 <_printf_common+0x14>
 8005616:	0013      	movs	r3, r2
 8005618:	0022      	movs	r2, r4
 800561a:	602b      	str	r3, [r5, #0]
 800561c:	3243      	adds	r2, #67	; 0x43
 800561e:	7812      	ldrb	r2, [r2, #0]
 8005620:	2a00      	cmp	r2, #0
 8005622:	d001      	beq.n	8005628 <_printf_common+0x24>
 8005624:	3301      	adds	r3, #1
 8005626:	602b      	str	r3, [r5, #0]
 8005628:	6823      	ldr	r3, [r4, #0]
 800562a:	069b      	lsls	r3, r3, #26
 800562c:	d502      	bpl.n	8005634 <_printf_common+0x30>
 800562e:	682b      	ldr	r3, [r5, #0]
 8005630:	3302      	adds	r3, #2
 8005632:	602b      	str	r3, [r5, #0]
 8005634:	6822      	ldr	r2, [r4, #0]
 8005636:	2306      	movs	r3, #6
 8005638:	0017      	movs	r7, r2
 800563a:	401f      	ands	r7, r3
 800563c:	421a      	tst	r2, r3
 800563e:	d027      	beq.n	8005690 <_printf_common+0x8c>
 8005640:	0023      	movs	r3, r4
 8005642:	3343      	adds	r3, #67	; 0x43
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	1e5a      	subs	r2, r3, #1
 8005648:	4193      	sbcs	r3, r2
 800564a:	6822      	ldr	r2, [r4, #0]
 800564c:	0692      	lsls	r2, r2, #26
 800564e:	d430      	bmi.n	80056b2 <_printf_common+0xae>
 8005650:	0022      	movs	r2, r4
 8005652:	9901      	ldr	r1, [sp, #4]
 8005654:	9800      	ldr	r0, [sp, #0]
 8005656:	9e08      	ldr	r6, [sp, #32]
 8005658:	3243      	adds	r2, #67	; 0x43
 800565a:	47b0      	blx	r6
 800565c:	1c43      	adds	r3, r0, #1
 800565e:	d025      	beq.n	80056ac <_printf_common+0xa8>
 8005660:	2306      	movs	r3, #6
 8005662:	6820      	ldr	r0, [r4, #0]
 8005664:	682a      	ldr	r2, [r5, #0]
 8005666:	68e1      	ldr	r1, [r4, #12]
 8005668:	2500      	movs	r5, #0
 800566a:	4003      	ands	r3, r0
 800566c:	2b04      	cmp	r3, #4
 800566e:	d103      	bne.n	8005678 <_printf_common+0x74>
 8005670:	1a8d      	subs	r5, r1, r2
 8005672:	43eb      	mvns	r3, r5
 8005674:	17db      	asrs	r3, r3, #31
 8005676:	401d      	ands	r5, r3
 8005678:	68a3      	ldr	r3, [r4, #8]
 800567a:	6922      	ldr	r2, [r4, #16]
 800567c:	4293      	cmp	r3, r2
 800567e:	dd01      	ble.n	8005684 <_printf_common+0x80>
 8005680:	1a9b      	subs	r3, r3, r2
 8005682:	18ed      	adds	r5, r5, r3
 8005684:	2700      	movs	r7, #0
 8005686:	42bd      	cmp	r5, r7
 8005688:	d120      	bne.n	80056cc <_printf_common+0xc8>
 800568a:	2000      	movs	r0, #0
 800568c:	e010      	b.n	80056b0 <_printf_common+0xac>
 800568e:	3701      	adds	r7, #1
 8005690:	68e3      	ldr	r3, [r4, #12]
 8005692:	682a      	ldr	r2, [r5, #0]
 8005694:	1a9b      	subs	r3, r3, r2
 8005696:	42bb      	cmp	r3, r7
 8005698:	ddd2      	ble.n	8005640 <_printf_common+0x3c>
 800569a:	0022      	movs	r2, r4
 800569c:	2301      	movs	r3, #1
 800569e:	9901      	ldr	r1, [sp, #4]
 80056a0:	9800      	ldr	r0, [sp, #0]
 80056a2:	9e08      	ldr	r6, [sp, #32]
 80056a4:	3219      	adds	r2, #25
 80056a6:	47b0      	blx	r6
 80056a8:	1c43      	adds	r3, r0, #1
 80056aa:	d1f0      	bne.n	800568e <_printf_common+0x8a>
 80056ac:	2001      	movs	r0, #1
 80056ae:	4240      	negs	r0, r0
 80056b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056b2:	2030      	movs	r0, #48	; 0x30
 80056b4:	18e1      	adds	r1, r4, r3
 80056b6:	3143      	adds	r1, #67	; 0x43
 80056b8:	7008      	strb	r0, [r1, #0]
 80056ba:	0021      	movs	r1, r4
 80056bc:	1c5a      	adds	r2, r3, #1
 80056be:	3145      	adds	r1, #69	; 0x45
 80056c0:	7809      	ldrb	r1, [r1, #0]
 80056c2:	18a2      	adds	r2, r4, r2
 80056c4:	3243      	adds	r2, #67	; 0x43
 80056c6:	3302      	adds	r3, #2
 80056c8:	7011      	strb	r1, [r2, #0]
 80056ca:	e7c1      	b.n	8005650 <_printf_common+0x4c>
 80056cc:	0022      	movs	r2, r4
 80056ce:	2301      	movs	r3, #1
 80056d0:	9901      	ldr	r1, [sp, #4]
 80056d2:	9800      	ldr	r0, [sp, #0]
 80056d4:	9e08      	ldr	r6, [sp, #32]
 80056d6:	321a      	adds	r2, #26
 80056d8:	47b0      	blx	r6
 80056da:	1c43      	adds	r3, r0, #1
 80056dc:	d0e6      	beq.n	80056ac <_printf_common+0xa8>
 80056de:	3701      	adds	r7, #1
 80056e0:	e7d1      	b.n	8005686 <_printf_common+0x82>
	...

080056e4 <_printf_i>:
 80056e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056e6:	b08b      	sub	sp, #44	; 0x2c
 80056e8:	9206      	str	r2, [sp, #24]
 80056ea:	000a      	movs	r2, r1
 80056ec:	3243      	adds	r2, #67	; 0x43
 80056ee:	9307      	str	r3, [sp, #28]
 80056f0:	9005      	str	r0, [sp, #20]
 80056f2:	9204      	str	r2, [sp, #16]
 80056f4:	7e0a      	ldrb	r2, [r1, #24]
 80056f6:	000c      	movs	r4, r1
 80056f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80056fa:	2a78      	cmp	r2, #120	; 0x78
 80056fc:	d806      	bhi.n	800570c <_printf_i+0x28>
 80056fe:	2a62      	cmp	r2, #98	; 0x62
 8005700:	d808      	bhi.n	8005714 <_printf_i+0x30>
 8005702:	2a00      	cmp	r2, #0
 8005704:	d100      	bne.n	8005708 <_printf_i+0x24>
 8005706:	e0c0      	b.n	800588a <_printf_i+0x1a6>
 8005708:	2a58      	cmp	r2, #88	; 0x58
 800570a:	d052      	beq.n	80057b2 <_printf_i+0xce>
 800570c:	0026      	movs	r6, r4
 800570e:	3642      	adds	r6, #66	; 0x42
 8005710:	7032      	strb	r2, [r6, #0]
 8005712:	e022      	b.n	800575a <_printf_i+0x76>
 8005714:	0010      	movs	r0, r2
 8005716:	3863      	subs	r0, #99	; 0x63
 8005718:	2815      	cmp	r0, #21
 800571a:	d8f7      	bhi.n	800570c <_printf_i+0x28>
 800571c:	f7fa fd06 	bl	800012c <__gnu_thumb1_case_shi>
 8005720:	001f0016 	.word	0x001f0016
 8005724:	fff6fff6 	.word	0xfff6fff6
 8005728:	fff6fff6 	.word	0xfff6fff6
 800572c:	fff6001f 	.word	0xfff6001f
 8005730:	fff6fff6 	.word	0xfff6fff6
 8005734:	00a8fff6 	.word	0x00a8fff6
 8005738:	009a0036 	.word	0x009a0036
 800573c:	fff6fff6 	.word	0xfff6fff6
 8005740:	fff600b9 	.word	0xfff600b9
 8005744:	fff60036 	.word	0xfff60036
 8005748:	009efff6 	.word	0x009efff6
 800574c:	0026      	movs	r6, r4
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	3642      	adds	r6, #66	; 0x42
 8005752:	1d11      	adds	r1, r2, #4
 8005754:	6019      	str	r1, [r3, #0]
 8005756:	6813      	ldr	r3, [r2, #0]
 8005758:	7033      	strb	r3, [r6, #0]
 800575a:	2301      	movs	r3, #1
 800575c:	e0a7      	b.n	80058ae <_printf_i+0x1ca>
 800575e:	6808      	ldr	r0, [r1, #0]
 8005760:	6819      	ldr	r1, [r3, #0]
 8005762:	1d0a      	adds	r2, r1, #4
 8005764:	0605      	lsls	r5, r0, #24
 8005766:	d50b      	bpl.n	8005780 <_printf_i+0x9c>
 8005768:	680d      	ldr	r5, [r1, #0]
 800576a:	601a      	str	r2, [r3, #0]
 800576c:	2d00      	cmp	r5, #0
 800576e:	da03      	bge.n	8005778 <_printf_i+0x94>
 8005770:	232d      	movs	r3, #45	; 0x2d
 8005772:	9a04      	ldr	r2, [sp, #16]
 8005774:	426d      	negs	r5, r5
 8005776:	7013      	strb	r3, [r2, #0]
 8005778:	4b61      	ldr	r3, [pc, #388]	; (8005900 <_printf_i+0x21c>)
 800577a:	270a      	movs	r7, #10
 800577c:	9303      	str	r3, [sp, #12]
 800577e:	e032      	b.n	80057e6 <_printf_i+0x102>
 8005780:	680d      	ldr	r5, [r1, #0]
 8005782:	601a      	str	r2, [r3, #0]
 8005784:	0641      	lsls	r1, r0, #25
 8005786:	d5f1      	bpl.n	800576c <_printf_i+0x88>
 8005788:	b22d      	sxth	r5, r5
 800578a:	e7ef      	b.n	800576c <_printf_i+0x88>
 800578c:	680d      	ldr	r5, [r1, #0]
 800578e:	6819      	ldr	r1, [r3, #0]
 8005790:	1d08      	adds	r0, r1, #4
 8005792:	6018      	str	r0, [r3, #0]
 8005794:	062e      	lsls	r6, r5, #24
 8005796:	d501      	bpl.n	800579c <_printf_i+0xb8>
 8005798:	680d      	ldr	r5, [r1, #0]
 800579a:	e003      	b.n	80057a4 <_printf_i+0xc0>
 800579c:	066d      	lsls	r5, r5, #25
 800579e:	d5fb      	bpl.n	8005798 <_printf_i+0xb4>
 80057a0:	680d      	ldr	r5, [r1, #0]
 80057a2:	b2ad      	uxth	r5, r5
 80057a4:	4b56      	ldr	r3, [pc, #344]	; (8005900 <_printf_i+0x21c>)
 80057a6:	270a      	movs	r7, #10
 80057a8:	9303      	str	r3, [sp, #12]
 80057aa:	2a6f      	cmp	r2, #111	; 0x6f
 80057ac:	d117      	bne.n	80057de <_printf_i+0xfa>
 80057ae:	2708      	movs	r7, #8
 80057b0:	e015      	b.n	80057de <_printf_i+0xfa>
 80057b2:	3145      	adds	r1, #69	; 0x45
 80057b4:	700a      	strb	r2, [r1, #0]
 80057b6:	4a52      	ldr	r2, [pc, #328]	; (8005900 <_printf_i+0x21c>)
 80057b8:	9203      	str	r2, [sp, #12]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	6821      	ldr	r1, [r4, #0]
 80057be:	ca20      	ldmia	r2!, {r5}
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	0608      	lsls	r0, r1, #24
 80057c4:	d550      	bpl.n	8005868 <_printf_i+0x184>
 80057c6:	07cb      	lsls	r3, r1, #31
 80057c8:	d502      	bpl.n	80057d0 <_printf_i+0xec>
 80057ca:	2320      	movs	r3, #32
 80057cc:	4319      	orrs	r1, r3
 80057ce:	6021      	str	r1, [r4, #0]
 80057d0:	2710      	movs	r7, #16
 80057d2:	2d00      	cmp	r5, #0
 80057d4:	d103      	bne.n	80057de <_printf_i+0xfa>
 80057d6:	2320      	movs	r3, #32
 80057d8:	6822      	ldr	r2, [r4, #0]
 80057da:	439a      	bics	r2, r3
 80057dc:	6022      	str	r2, [r4, #0]
 80057de:	0023      	movs	r3, r4
 80057e0:	2200      	movs	r2, #0
 80057e2:	3343      	adds	r3, #67	; 0x43
 80057e4:	701a      	strb	r2, [r3, #0]
 80057e6:	6863      	ldr	r3, [r4, #4]
 80057e8:	60a3      	str	r3, [r4, #8]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	db03      	blt.n	80057f6 <_printf_i+0x112>
 80057ee:	2204      	movs	r2, #4
 80057f0:	6821      	ldr	r1, [r4, #0]
 80057f2:	4391      	bics	r1, r2
 80057f4:	6021      	str	r1, [r4, #0]
 80057f6:	2d00      	cmp	r5, #0
 80057f8:	d102      	bne.n	8005800 <_printf_i+0x11c>
 80057fa:	9e04      	ldr	r6, [sp, #16]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00c      	beq.n	800581a <_printf_i+0x136>
 8005800:	9e04      	ldr	r6, [sp, #16]
 8005802:	0028      	movs	r0, r5
 8005804:	0039      	movs	r1, r7
 8005806:	f7fa fd21 	bl	800024c <__aeabi_uidivmod>
 800580a:	9b03      	ldr	r3, [sp, #12]
 800580c:	3e01      	subs	r6, #1
 800580e:	5c5b      	ldrb	r3, [r3, r1]
 8005810:	7033      	strb	r3, [r6, #0]
 8005812:	002b      	movs	r3, r5
 8005814:	0005      	movs	r5, r0
 8005816:	429f      	cmp	r7, r3
 8005818:	d9f3      	bls.n	8005802 <_printf_i+0x11e>
 800581a:	2f08      	cmp	r7, #8
 800581c:	d109      	bne.n	8005832 <_printf_i+0x14e>
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	07db      	lsls	r3, r3, #31
 8005822:	d506      	bpl.n	8005832 <_printf_i+0x14e>
 8005824:	6863      	ldr	r3, [r4, #4]
 8005826:	6922      	ldr	r2, [r4, #16]
 8005828:	4293      	cmp	r3, r2
 800582a:	dc02      	bgt.n	8005832 <_printf_i+0x14e>
 800582c:	2330      	movs	r3, #48	; 0x30
 800582e:	3e01      	subs	r6, #1
 8005830:	7033      	strb	r3, [r6, #0]
 8005832:	9b04      	ldr	r3, [sp, #16]
 8005834:	1b9b      	subs	r3, r3, r6
 8005836:	6123      	str	r3, [r4, #16]
 8005838:	9b07      	ldr	r3, [sp, #28]
 800583a:	0021      	movs	r1, r4
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	9805      	ldr	r0, [sp, #20]
 8005840:	9b06      	ldr	r3, [sp, #24]
 8005842:	aa09      	add	r2, sp, #36	; 0x24
 8005844:	f7ff fede 	bl	8005604 <_printf_common>
 8005848:	1c43      	adds	r3, r0, #1
 800584a:	d135      	bne.n	80058b8 <_printf_i+0x1d4>
 800584c:	2001      	movs	r0, #1
 800584e:	4240      	negs	r0, r0
 8005850:	b00b      	add	sp, #44	; 0x2c
 8005852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005854:	2220      	movs	r2, #32
 8005856:	6809      	ldr	r1, [r1, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	6022      	str	r2, [r4, #0]
 800585c:	0022      	movs	r2, r4
 800585e:	2178      	movs	r1, #120	; 0x78
 8005860:	3245      	adds	r2, #69	; 0x45
 8005862:	7011      	strb	r1, [r2, #0]
 8005864:	4a27      	ldr	r2, [pc, #156]	; (8005904 <_printf_i+0x220>)
 8005866:	e7a7      	b.n	80057b8 <_printf_i+0xd4>
 8005868:	0648      	lsls	r0, r1, #25
 800586a:	d5ac      	bpl.n	80057c6 <_printf_i+0xe2>
 800586c:	b2ad      	uxth	r5, r5
 800586e:	e7aa      	b.n	80057c6 <_printf_i+0xe2>
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	680d      	ldr	r5, [r1, #0]
 8005874:	1d10      	adds	r0, r2, #4
 8005876:	6949      	ldr	r1, [r1, #20]
 8005878:	6018      	str	r0, [r3, #0]
 800587a:	6813      	ldr	r3, [r2, #0]
 800587c:	062e      	lsls	r6, r5, #24
 800587e:	d501      	bpl.n	8005884 <_printf_i+0x1a0>
 8005880:	6019      	str	r1, [r3, #0]
 8005882:	e002      	b.n	800588a <_printf_i+0x1a6>
 8005884:	066d      	lsls	r5, r5, #25
 8005886:	d5fb      	bpl.n	8005880 <_printf_i+0x19c>
 8005888:	8019      	strh	r1, [r3, #0]
 800588a:	2300      	movs	r3, #0
 800588c:	9e04      	ldr	r6, [sp, #16]
 800588e:	6123      	str	r3, [r4, #16]
 8005890:	e7d2      	b.n	8005838 <_printf_i+0x154>
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	1d11      	adds	r1, r2, #4
 8005896:	6019      	str	r1, [r3, #0]
 8005898:	6816      	ldr	r6, [r2, #0]
 800589a:	2100      	movs	r1, #0
 800589c:	0030      	movs	r0, r6
 800589e:	6862      	ldr	r2, [r4, #4]
 80058a0:	f002 fe90 	bl	80085c4 <memchr>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	d001      	beq.n	80058ac <_printf_i+0x1c8>
 80058a8:	1b80      	subs	r0, r0, r6
 80058aa:	6060      	str	r0, [r4, #4]
 80058ac:	6863      	ldr	r3, [r4, #4]
 80058ae:	6123      	str	r3, [r4, #16]
 80058b0:	2300      	movs	r3, #0
 80058b2:	9a04      	ldr	r2, [sp, #16]
 80058b4:	7013      	strb	r3, [r2, #0]
 80058b6:	e7bf      	b.n	8005838 <_printf_i+0x154>
 80058b8:	6923      	ldr	r3, [r4, #16]
 80058ba:	0032      	movs	r2, r6
 80058bc:	9906      	ldr	r1, [sp, #24]
 80058be:	9805      	ldr	r0, [sp, #20]
 80058c0:	9d07      	ldr	r5, [sp, #28]
 80058c2:	47a8      	blx	r5
 80058c4:	1c43      	adds	r3, r0, #1
 80058c6:	d0c1      	beq.n	800584c <_printf_i+0x168>
 80058c8:	6823      	ldr	r3, [r4, #0]
 80058ca:	079b      	lsls	r3, r3, #30
 80058cc:	d415      	bmi.n	80058fa <_printf_i+0x216>
 80058ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058d0:	68e0      	ldr	r0, [r4, #12]
 80058d2:	4298      	cmp	r0, r3
 80058d4:	dabc      	bge.n	8005850 <_printf_i+0x16c>
 80058d6:	0018      	movs	r0, r3
 80058d8:	e7ba      	b.n	8005850 <_printf_i+0x16c>
 80058da:	0022      	movs	r2, r4
 80058dc:	2301      	movs	r3, #1
 80058de:	9906      	ldr	r1, [sp, #24]
 80058e0:	9805      	ldr	r0, [sp, #20]
 80058e2:	9e07      	ldr	r6, [sp, #28]
 80058e4:	3219      	adds	r2, #25
 80058e6:	47b0      	blx	r6
 80058e8:	1c43      	adds	r3, r0, #1
 80058ea:	d0af      	beq.n	800584c <_printf_i+0x168>
 80058ec:	3501      	adds	r5, #1
 80058ee:	68e3      	ldr	r3, [r4, #12]
 80058f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058f2:	1a9b      	subs	r3, r3, r2
 80058f4:	42ab      	cmp	r3, r5
 80058f6:	dcf0      	bgt.n	80058da <_printf_i+0x1f6>
 80058f8:	e7e9      	b.n	80058ce <_printf_i+0x1ea>
 80058fa:	2500      	movs	r5, #0
 80058fc:	e7f7      	b.n	80058ee <_printf_i+0x20a>
 80058fe:	46c0      	nop			; (mov r8, r8)
 8005900:	08009c9a 	.word	0x08009c9a
 8005904:	08009cab 	.word	0x08009cab

08005908 <_scanf_float>:
 8005908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800590a:	b08b      	sub	sp, #44	; 0x2c
 800590c:	0015      	movs	r5, r2
 800590e:	9001      	str	r0, [sp, #4]
 8005910:	22ae      	movs	r2, #174	; 0xae
 8005912:	2000      	movs	r0, #0
 8005914:	9306      	str	r3, [sp, #24]
 8005916:	688b      	ldr	r3, [r1, #8]
 8005918:	000e      	movs	r6, r1
 800591a:	1e59      	subs	r1, r3, #1
 800591c:	0052      	lsls	r2, r2, #1
 800591e:	9005      	str	r0, [sp, #20]
 8005920:	4291      	cmp	r1, r2
 8005922:	d905      	bls.n	8005930 <_scanf_float+0x28>
 8005924:	3b5e      	subs	r3, #94	; 0x5e
 8005926:	3bff      	subs	r3, #255	; 0xff
 8005928:	9305      	str	r3, [sp, #20]
 800592a:	235e      	movs	r3, #94	; 0x5e
 800592c:	33ff      	adds	r3, #255	; 0xff
 800592e:	60b3      	str	r3, [r6, #8]
 8005930:	23f0      	movs	r3, #240	; 0xf0
 8005932:	6832      	ldr	r2, [r6, #0]
 8005934:	00db      	lsls	r3, r3, #3
 8005936:	4313      	orrs	r3, r2
 8005938:	6033      	str	r3, [r6, #0]
 800593a:	0033      	movs	r3, r6
 800593c:	2400      	movs	r4, #0
 800593e:	331c      	adds	r3, #28
 8005940:	001f      	movs	r7, r3
 8005942:	9303      	str	r3, [sp, #12]
 8005944:	9402      	str	r4, [sp, #8]
 8005946:	9408      	str	r4, [sp, #32]
 8005948:	9407      	str	r4, [sp, #28]
 800594a:	9400      	str	r4, [sp, #0]
 800594c:	9404      	str	r4, [sp, #16]
 800594e:	68b2      	ldr	r2, [r6, #8]
 8005950:	2a00      	cmp	r2, #0
 8005952:	d00a      	beq.n	800596a <_scanf_float+0x62>
 8005954:	682b      	ldr	r3, [r5, #0]
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	2b4e      	cmp	r3, #78	; 0x4e
 800595a:	d844      	bhi.n	80059e6 <_scanf_float+0xde>
 800595c:	0018      	movs	r0, r3
 800595e:	2b40      	cmp	r3, #64	; 0x40
 8005960:	d82c      	bhi.n	80059bc <_scanf_float+0xb4>
 8005962:	382b      	subs	r0, #43	; 0x2b
 8005964:	b2c1      	uxtb	r1, r0
 8005966:	290e      	cmp	r1, #14
 8005968:	d92a      	bls.n	80059c0 <_scanf_float+0xb8>
 800596a:	9b00      	ldr	r3, [sp, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <_scanf_float+0x70>
 8005970:	6832      	ldr	r2, [r6, #0]
 8005972:	4ba4      	ldr	r3, [pc, #656]	; (8005c04 <_scanf_float+0x2fc>)
 8005974:	4013      	ands	r3, r2
 8005976:	6033      	str	r3, [r6, #0]
 8005978:	9b02      	ldr	r3, [sp, #8]
 800597a:	3b01      	subs	r3, #1
 800597c:	2b01      	cmp	r3, #1
 800597e:	d900      	bls.n	8005982 <_scanf_float+0x7a>
 8005980:	e0f9      	b.n	8005b76 <_scanf_float+0x26e>
 8005982:	24be      	movs	r4, #190	; 0xbe
 8005984:	0064      	lsls	r4, r4, #1
 8005986:	9b03      	ldr	r3, [sp, #12]
 8005988:	429f      	cmp	r7, r3
 800598a:	d900      	bls.n	800598e <_scanf_float+0x86>
 800598c:	e0e9      	b.n	8005b62 <_scanf_float+0x25a>
 800598e:	2301      	movs	r3, #1
 8005990:	9302      	str	r3, [sp, #8]
 8005992:	e185      	b.n	8005ca0 <_scanf_float+0x398>
 8005994:	0018      	movs	r0, r3
 8005996:	3861      	subs	r0, #97	; 0x61
 8005998:	280d      	cmp	r0, #13
 800599a:	d8e6      	bhi.n	800596a <_scanf_float+0x62>
 800599c:	f7fa fbc6 	bl	800012c <__gnu_thumb1_case_shi>
 80059a0:	ffe50083 	.word	0xffe50083
 80059a4:	ffe5ffe5 	.word	0xffe5ffe5
 80059a8:	00a200b6 	.word	0x00a200b6
 80059ac:	ffe5ffe5 	.word	0xffe5ffe5
 80059b0:	ffe50089 	.word	0xffe50089
 80059b4:	ffe5ffe5 	.word	0xffe5ffe5
 80059b8:	0065ffe5 	.word	0x0065ffe5
 80059bc:	3841      	subs	r0, #65	; 0x41
 80059be:	e7eb      	b.n	8005998 <_scanf_float+0x90>
 80059c0:	280e      	cmp	r0, #14
 80059c2:	d8d2      	bhi.n	800596a <_scanf_float+0x62>
 80059c4:	f7fa fbb2 	bl	800012c <__gnu_thumb1_case_shi>
 80059c8:	ffd1004b 	.word	0xffd1004b
 80059cc:	0098004b 	.word	0x0098004b
 80059d0:	0020ffd1 	.word	0x0020ffd1
 80059d4:	00400040 	.word	0x00400040
 80059d8:	00400040 	.word	0x00400040
 80059dc:	00400040 	.word	0x00400040
 80059e0:	00400040 	.word	0x00400040
 80059e4:	0040      	.short	0x0040
 80059e6:	2b6e      	cmp	r3, #110	; 0x6e
 80059e8:	d809      	bhi.n	80059fe <_scanf_float+0xf6>
 80059ea:	2b60      	cmp	r3, #96	; 0x60
 80059ec:	d8d2      	bhi.n	8005994 <_scanf_float+0x8c>
 80059ee:	2b54      	cmp	r3, #84	; 0x54
 80059f0:	d07d      	beq.n	8005aee <_scanf_float+0x1e6>
 80059f2:	2b59      	cmp	r3, #89	; 0x59
 80059f4:	d1b9      	bne.n	800596a <_scanf_float+0x62>
 80059f6:	2c07      	cmp	r4, #7
 80059f8:	d1b7      	bne.n	800596a <_scanf_float+0x62>
 80059fa:	2408      	movs	r4, #8
 80059fc:	e02c      	b.n	8005a58 <_scanf_float+0x150>
 80059fe:	2b74      	cmp	r3, #116	; 0x74
 8005a00:	d075      	beq.n	8005aee <_scanf_float+0x1e6>
 8005a02:	2b79      	cmp	r3, #121	; 0x79
 8005a04:	d0f7      	beq.n	80059f6 <_scanf_float+0xee>
 8005a06:	e7b0      	b.n	800596a <_scanf_float+0x62>
 8005a08:	6831      	ldr	r1, [r6, #0]
 8005a0a:	05c8      	lsls	r0, r1, #23
 8005a0c:	d51c      	bpl.n	8005a48 <_scanf_float+0x140>
 8005a0e:	2380      	movs	r3, #128	; 0x80
 8005a10:	4399      	bics	r1, r3
 8005a12:	9b00      	ldr	r3, [sp, #0]
 8005a14:	6031      	str	r1, [r6, #0]
 8005a16:	3301      	adds	r3, #1
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	9b05      	ldr	r3, [sp, #20]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <_scanf_float+0x120>
 8005a20:	3b01      	subs	r3, #1
 8005a22:	3201      	adds	r2, #1
 8005a24:	9305      	str	r3, [sp, #20]
 8005a26:	60b2      	str	r2, [r6, #8]
 8005a28:	68b3      	ldr	r3, [r6, #8]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	60b3      	str	r3, [r6, #8]
 8005a2e:	6933      	ldr	r3, [r6, #16]
 8005a30:	3301      	adds	r3, #1
 8005a32:	6133      	str	r3, [r6, #16]
 8005a34:	686b      	ldr	r3, [r5, #4]
 8005a36:	3b01      	subs	r3, #1
 8005a38:	606b      	str	r3, [r5, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	dc00      	bgt.n	8005a40 <_scanf_float+0x138>
 8005a3e:	e086      	b.n	8005b4e <_scanf_float+0x246>
 8005a40:	682b      	ldr	r3, [r5, #0]
 8005a42:	3301      	adds	r3, #1
 8005a44:	602b      	str	r3, [r5, #0]
 8005a46:	e782      	b.n	800594e <_scanf_float+0x46>
 8005a48:	9a02      	ldr	r2, [sp, #8]
 8005a4a:	1912      	adds	r2, r2, r4
 8005a4c:	2a00      	cmp	r2, #0
 8005a4e:	d18c      	bne.n	800596a <_scanf_float+0x62>
 8005a50:	4a6d      	ldr	r2, [pc, #436]	; (8005c08 <_scanf_float+0x300>)
 8005a52:	6831      	ldr	r1, [r6, #0]
 8005a54:	400a      	ands	r2, r1
 8005a56:	6032      	str	r2, [r6, #0]
 8005a58:	703b      	strb	r3, [r7, #0]
 8005a5a:	3701      	adds	r7, #1
 8005a5c:	e7e4      	b.n	8005a28 <_scanf_float+0x120>
 8005a5e:	2180      	movs	r1, #128	; 0x80
 8005a60:	6832      	ldr	r2, [r6, #0]
 8005a62:	420a      	tst	r2, r1
 8005a64:	d081      	beq.n	800596a <_scanf_float+0x62>
 8005a66:	438a      	bics	r2, r1
 8005a68:	e7f5      	b.n	8005a56 <_scanf_float+0x14e>
 8005a6a:	9a02      	ldr	r2, [sp, #8]
 8005a6c:	2a00      	cmp	r2, #0
 8005a6e:	d10f      	bne.n	8005a90 <_scanf_float+0x188>
 8005a70:	9a00      	ldr	r2, [sp, #0]
 8005a72:	2a00      	cmp	r2, #0
 8005a74:	d10f      	bne.n	8005a96 <_scanf_float+0x18e>
 8005a76:	6832      	ldr	r2, [r6, #0]
 8005a78:	21e0      	movs	r1, #224	; 0xe0
 8005a7a:	0010      	movs	r0, r2
 8005a7c:	00c9      	lsls	r1, r1, #3
 8005a7e:	4008      	ands	r0, r1
 8005a80:	4288      	cmp	r0, r1
 8005a82:	d108      	bne.n	8005a96 <_scanf_float+0x18e>
 8005a84:	4961      	ldr	r1, [pc, #388]	; (8005c0c <_scanf_float+0x304>)
 8005a86:	400a      	ands	r2, r1
 8005a88:	6032      	str	r2, [r6, #0]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	9202      	str	r2, [sp, #8]
 8005a8e:	e7e3      	b.n	8005a58 <_scanf_float+0x150>
 8005a90:	9a02      	ldr	r2, [sp, #8]
 8005a92:	2a02      	cmp	r2, #2
 8005a94:	d059      	beq.n	8005b4a <_scanf_float+0x242>
 8005a96:	2c01      	cmp	r4, #1
 8005a98:	d002      	beq.n	8005aa0 <_scanf_float+0x198>
 8005a9a:	2c04      	cmp	r4, #4
 8005a9c:	d000      	beq.n	8005aa0 <_scanf_float+0x198>
 8005a9e:	e764      	b.n	800596a <_scanf_float+0x62>
 8005aa0:	3401      	adds	r4, #1
 8005aa2:	b2e4      	uxtb	r4, r4
 8005aa4:	e7d8      	b.n	8005a58 <_scanf_float+0x150>
 8005aa6:	9a02      	ldr	r2, [sp, #8]
 8005aa8:	2a01      	cmp	r2, #1
 8005aaa:	d000      	beq.n	8005aae <_scanf_float+0x1a6>
 8005aac:	e75d      	b.n	800596a <_scanf_float+0x62>
 8005aae:	2202      	movs	r2, #2
 8005ab0:	e7ec      	b.n	8005a8c <_scanf_float+0x184>
 8005ab2:	2c00      	cmp	r4, #0
 8005ab4:	d110      	bne.n	8005ad8 <_scanf_float+0x1d0>
 8005ab6:	9a00      	ldr	r2, [sp, #0]
 8005ab8:	2a00      	cmp	r2, #0
 8005aba:	d000      	beq.n	8005abe <_scanf_float+0x1b6>
 8005abc:	e758      	b.n	8005970 <_scanf_float+0x68>
 8005abe:	6832      	ldr	r2, [r6, #0]
 8005ac0:	21e0      	movs	r1, #224	; 0xe0
 8005ac2:	0010      	movs	r0, r2
 8005ac4:	00c9      	lsls	r1, r1, #3
 8005ac6:	4008      	ands	r0, r1
 8005ac8:	4288      	cmp	r0, r1
 8005aca:	d000      	beq.n	8005ace <_scanf_float+0x1c6>
 8005acc:	e754      	b.n	8005978 <_scanf_float+0x70>
 8005ace:	494f      	ldr	r1, [pc, #316]	; (8005c0c <_scanf_float+0x304>)
 8005ad0:	3401      	adds	r4, #1
 8005ad2:	400a      	ands	r2, r1
 8005ad4:	6032      	str	r2, [r6, #0]
 8005ad6:	e7bf      	b.n	8005a58 <_scanf_float+0x150>
 8005ad8:	21fd      	movs	r1, #253	; 0xfd
 8005ada:	1ee2      	subs	r2, r4, #3
 8005adc:	420a      	tst	r2, r1
 8005ade:	d000      	beq.n	8005ae2 <_scanf_float+0x1da>
 8005ae0:	e743      	b.n	800596a <_scanf_float+0x62>
 8005ae2:	e7dd      	b.n	8005aa0 <_scanf_float+0x198>
 8005ae4:	2c02      	cmp	r4, #2
 8005ae6:	d000      	beq.n	8005aea <_scanf_float+0x1e2>
 8005ae8:	e73f      	b.n	800596a <_scanf_float+0x62>
 8005aea:	2403      	movs	r4, #3
 8005aec:	e7b4      	b.n	8005a58 <_scanf_float+0x150>
 8005aee:	2c06      	cmp	r4, #6
 8005af0:	d000      	beq.n	8005af4 <_scanf_float+0x1ec>
 8005af2:	e73a      	b.n	800596a <_scanf_float+0x62>
 8005af4:	2407      	movs	r4, #7
 8005af6:	e7af      	b.n	8005a58 <_scanf_float+0x150>
 8005af8:	6832      	ldr	r2, [r6, #0]
 8005afa:	0591      	lsls	r1, r2, #22
 8005afc:	d400      	bmi.n	8005b00 <_scanf_float+0x1f8>
 8005afe:	e734      	b.n	800596a <_scanf_float+0x62>
 8005b00:	4943      	ldr	r1, [pc, #268]	; (8005c10 <_scanf_float+0x308>)
 8005b02:	400a      	ands	r2, r1
 8005b04:	6032      	str	r2, [r6, #0]
 8005b06:	9a00      	ldr	r2, [sp, #0]
 8005b08:	9204      	str	r2, [sp, #16]
 8005b0a:	e7a5      	b.n	8005a58 <_scanf_float+0x150>
 8005b0c:	21a0      	movs	r1, #160	; 0xa0
 8005b0e:	2080      	movs	r0, #128	; 0x80
 8005b10:	6832      	ldr	r2, [r6, #0]
 8005b12:	00c9      	lsls	r1, r1, #3
 8005b14:	4011      	ands	r1, r2
 8005b16:	00c0      	lsls	r0, r0, #3
 8005b18:	4281      	cmp	r1, r0
 8005b1a:	d006      	beq.n	8005b2a <_scanf_float+0x222>
 8005b1c:	4202      	tst	r2, r0
 8005b1e:	d100      	bne.n	8005b22 <_scanf_float+0x21a>
 8005b20:	e723      	b.n	800596a <_scanf_float+0x62>
 8005b22:	9900      	ldr	r1, [sp, #0]
 8005b24:	2900      	cmp	r1, #0
 8005b26:	d100      	bne.n	8005b2a <_scanf_float+0x222>
 8005b28:	e726      	b.n	8005978 <_scanf_float+0x70>
 8005b2a:	0591      	lsls	r1, r2, #22
 8005b2c:	d404      	bmi.n	8005b38 <_scanf_float+0x230>
 8005b2e:	9900      	ldr	r1, [sp, #0]
 8005b30:	9804      	ldr	r0, [sp, #16]
 8005b32:	9708      	str	r7, [sp, #32]
 8005b34:	1a09      	subs	r1, r1, r0
 8005b36:	9107      	str	r1, [sp, #28]
 8005b38:	4934      	ldr	r1, [pc, #208]	; (8005c0c <_scanf_float+0x304>)
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	21c0      	movs	r1, #192	; 0xc0
 8005b3e:	0049      	lsls	r1, r1, #1
 8005b40:	430a      	orrs	r2, r1
 8005b42:	6032      	str	r2, [r6, #0]
 8005b44:	2200      	movs	r2, #0
 8005b46:	9200      	str	r2, [sp, #0]
 8005b48:	e786      	b.n	8005a58 <_scanf_float+0x150>
 8005b4a:	2203      	movs	r2, #3
 8005b4c:	e79e      	b.n	8005a8c <_scanf_float+0x184>
 8005b4e:	23c0      	movs	r3, #192	; 0xc0
 8005b50:	005b      	lsls	r3, r3, #1
 8005b52:	0029      	movs	r1, r5
 8005b54:	58f3      	ldr	r3, [r6, r3]
 8005b56:	9801      	ldr	r0, [sp, #4]
 8005b58:	4798      	blx	r3
 8005b5a:	2800      	cmp	r0, #0
 8005b5c:	d100      	bne.n	8005b60 <_scanf_float+0x258>
 8005b5e:	e6f6      	b.n	800594e <_scanf_float+0x46>
 8005b60:	e703      	b.n	800596a <_scanf_float+0x62>
 8005b62:	3f01      	subs	r7, #1
 8005b64:	5933      	ldr	r3, [r6, r4]
 8005b66:	002a      	movs	r2, r5
 8005b68:	7839      	ldrb	r1, [r7, #0]
 8005b6a:	9801      	ldr	r0, [sp, #4]
 8005b6c:	4798      	blx	r3
 8005b6e:	6933      	ldr	r3, [r6, #16]
 8005b70:	3b01      	subs	r3, #1
 8005b72:	6133      	str	r3, [r6, #16]
 8005b74:	e707      	b.n	8005986 <_scanf_float+0x7e>
 8005b76:	1e63      	subs	r3, r4, #1
 8005b78:	2b06      	cmp	r3, #6
 8005b7a:	d80e      	bhi.n	8005b9a <_scanf_float+0x292>
 8005b7c:	9702      	str	r7, [sp, #8]
 8005b7e:	2c02      	cmp	r4, #2
 8005b80:	d920      	bls.n	8005bc4 <_scanf_float+0x2bc>
 8005b82:	1be3      	subs	r3, r4, r7
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	9305      	str	r3, [sp, #20]
 8005b88:	9b02      	ldr	r3, [sp, #8]
 8005b8a:	9a05      	ldr	r2, [sp, #20]
 8005b8c:	189b      	adds	r3, r3, r2
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b03      	cmp	r3, #3
 8005b92:	d827      	bhi.n	8005be4 <_scanf_float+0x2dc>
 8005b94:	3c03      	subs	r4, #3
 8005b96:	b2e4      	uxtb	r4, r4
 8005b98:	1b3f      	subs	r7, r7, r4
 8005b9a:	6833      	ldr	r3, [r6, #0]
 8005b9c:	05da      	lsls	r2, r3, #23
 8005b9e:	d554      	bpl.n	8005c4a <_scanf_float+0x342>
 8005ba0:	055b      	lsls	r3, r3, #21
 8005ba2:	d537      	bpl.n	8005c14 <_scanf_float+0x30c>
 8005ba4:	24be      	movs	r4, #190	; 0xbe
 8005ba6:	0064      	lsls	r4, r4, #1
 8005ba8:	9b03      	ldr	r3, [sp, #12]
 8005baa:	429f      	cmp	r7, r3
 8005bac:	d800      	bhi.n	8005bb0 <_scanf_float+0x2a8>
 8005bae:	e6ee      	b.n	800598e <_scanf_float+0x86>
 8005bb0:	3f01      	subs	r7, #1
 8005bb2:	5933      	ldr	r3, [r6, r4]
 8005bb4:	002a      	movs	r2, r5
 8005bb6:	7839      	ldrb	r1, [r7, #0]
 8005bb8:	9801      	ldr	r0, [sp, #4]
 8005bba:	4798      	blx	r3
 8005bbc:	6933      	ldr	r3, [r6, #16]
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	6133      	str	r3, [r6, #16]
 8005bc2:	e7f1      	b.n	8005ba8 <_scanf_float+0x2a0>
 8005bc4:	24be      	movs	r4, #190	; 0xbe
 8005bc6:	0064      	lsls	r4, r4, #1
 8005bc8:	9b03      	ldr	r3, [sp, #12]
 8005bca:	429f      	cmp	r7, r3
 8005bcc:	d800      	bhi.n	8005bd0 <_scanf_float+0x2c8>
 8005bce:	e6de      	b.n	800598e <_scanf_float+0x86>
 8005bd0:	3f01      	subs	r7, #1
 8005bd2:	5933      	ldr	r3, [r6, r4]
 8005bd4:	002a      	movs	r2, r5
 8005bd6:	7839      	ldrb	r1, [r7, #0]
 8005bd8:	9801      	ldr	r0, [sp, #4]
 8005bda:	4798      	blx	r3
 8005bdc:	6933      	ldr	r3, [r6, #16]
 8005bde:	3b01      	subs	r3, #1
 8005be0:	6133      	str	r3, [r6, #16]
 8005be2:	e7f1      	b.n	8005bc8 <_scanf_float+0x2c0>
 8005be4:	9b02      	ldr	r3, [sp, #8]
 8005be6:	002a      	movs	r2, r5
 8005be8:	3b01      	subs	r3, #1
 8005bea:	7819      	ldrb	r1, [r3, #0]
 8005bec:	9302      	str	r3, [sp, #8]
 8005bee:	23be      	movs	r3, #190	; 0xbe
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	58f3      	ldr	r3, [r6, r3]
 8005bf4:	9801      	ldr	r0, [sp, #4]
 8005bf6:	9309      	str	r3, [sp, #36]	; 0x24
 8005bf8:	4798      	blx	r3
 8005bfa:	6933      	ldr	r3, [r6, #16]
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	6133      	str	r3, [r6, #16]
 8005c00:	e7c2      	b.n	8005b88 <_scanf_float+0x280>
 8005c02:	46c0      	nop			; (mov r8, r8)
 8005c04:	fffffeff 	.word	0xfffffeff
 8005c08:	fffffe7f 	.word	0xfffffe7f
 8005c0c:	fffff87f 	.word	0xfffff87f
 8005c10:	fffffd7f 	.word	0xfffffd7f
 8005c14:	6933      	ldr	r3, [r6, #16]
 8005c16:	1e7c      	subs	r4, r7, #1
 8005c18:	7821      	ldrb	r1, [r4, #0]
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	6133      	str	r3, [r6, #16]
 8005c1e:	2965      	cmp	r1, #101	; 0x65
 8005c20:	d00c      	beq.n	8005c3c <_scanf_float+0x334>
 8005c22:	2945      	cmp	r1, #69	; 0x45
 8005c24:	d00a      	beq.n	8005c3c <_scanf_float+0x334>
 8005c26:	23be      	movs	r3, #190	; 0xbe
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	58f3      	ldr	r3, [r6, r3]
 8005c2c:	002a      	movs	r2, r5
 8005c2e:	9801      	ldr	r0, [sp, #4]
 8005c30:	4798      	blx	r3
 8005c32:	6933      	ldr	r3, [r6, #16]
 8005c34:	1ebc      	subs	r4, r7, #2
 8005c36:	3b01      	subs	r3, #1
 8005c38:	7821      	ldrb	r1, [r4, #0]
 8005c3a:	6133      	str	r3, [r6, #16]
 8005c3c:	23be      	movs	r3, #190	; 0xbe
 8005c3e:	005b      	lsls	r3, r3, #1
 8005c40:	002a      	movs	r2, r5
 8005c42:	58f3      	ldr	r3, [r6, r3]
 8005c44:	9801      	ldr	r0, [sp, #4]
 8005c46:	4798      	blx	r3
 8005c48:	0027      	movs	r7, r4
 8005c4a:	6832      	ldr	r2, [r6, #0]
 8005c4c:	2310      	movs	r3, #16
 8005c4e:	0011      	movs	r1, r2
 8005c50:	4019      	ands	r1, r3
 8005c52:	9102      	str	r1, [sp, #8]
 8005c54:	421a      	tst	r2, r3
 8005c56:	d158      	bne.n	8005d0a <_scanf_float+0x402>
 8005c58:	23c0      	movs	r3, #192	; 0xc0
 8005c5a:	7039      	strb	r1, [r7, #0]
 8005c5c:	6832      	ldr	r2, [r6, #0]
 8005c5e:	00db      	lsls	r3, r3, #3
 8005c60:	4013      	ands	r3, r2
 8005c62:	2280      	movs	r2, #128	; 0x80
 8005c64:	00d2      	lsls	r2, r2, #3
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d11d      	bne.n	8005ca6 <_scanf_float+0x39e>
 8005c6a:	9b04      	ldr	r3, [sp, #16]
 8005c6c:	9a00      	ldr	r2, [sp, #0]
 8005c6e:	9900      	ldr	r1, [sp, #0]
 8005c70:	1a9a      	subs	r2, r3, r2
 8005c72:	428b      	cmp	r3, r1
 8005c74:	d124      	bne.n	8005cc0 <_scanf_float+0x3b8>
 8005c76:	2200      	movs	r2, #0
 8005c78:	9903      	ldr	r1, [sp, #12]
 8005c7a:	9801      	ldr	r0, [sp, #4]
 8005c7c:	f000 ff8e 	bl	8006b9c <_strtod_r>
 8005c80:	9b06      	ldr	r3, [sp, #24]
 8005c82:	000d      	movs	r5, r1
 8005c84:	6831      	ldr	r1, [r6, #0]
 8005c86:	0004      	movs	r4, r0
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	078a      	lsls	r2, r1, #30
 8005c8c:	d525      	bpl.n	8005cda <_scanf_float+0x3d2>
 8005c8e:	1d1a      	adds	r2, r3, #4
 8005c90:	9906      	ldr	r1, [sp, #24]
 8005c92:	600a      	str	r2, [r1, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	601c      	str	r4, [r3, #0]
 8005c98:	605d      	str	r5, [r3, #4]
 8005c9a:	68f3      	ldr	r3, [r6, #12]
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	60f3      	str	r3, [r6, #12]
 8005ca0:	9802      	ldr	r0, [sp, #8]
 8005ca2:	b00b      	add	sp, #44	; 0x2c
 8005ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ca6:	9b07      	ldr	r3, [sp, #28]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d0e4      	beq.n	8005c76 <_scanf_float+0x36e>
 8005cac:	9b08      	ldr	r3, [sp, #32]
 8005cae:	9a02      	ldr	r2, [sp, #8]
 8005cb0:	1c59      	adds	r1, r3, #1
 8005cb2:	9801      	ldr	r0, [sp, #4]
 8005cb4:	230a      	movs	r3, #10
 8005cb6:	f001 f807 	bl	8006cc8 <_strtol_r>
 8005cba:	9b07      	ldr	r3, [sp, #28]
 8005cbc:	9f08      	ldr	r7, [sp, #32]
 8005cbe:	1ac2      	subs	r2, r0, r3
 8005cc0:	0033      	movs	r3, r6
 8005cc2:	3370      	adds	r3, #112	; 0x70
 8005cc4:	33ff      	adds	r3, #255	; 0xff
 8005cc6:	429f      	cmp	r7, r3
 8005cc8:	d302      	bcc.n	8005cd0 <_scanf_float+0x3c8>
 8005cca:	0037      	movs	r7, r6
 8005ccc:	376f      	adds	r7, #111	; 0x6f
 8005cce:	37ff      	adds	r7, #255	; 0xff
 8005cd0:	0038      	movs	r0, r7
 8005cd2:	490f      	ldr	r1, [pc, #60]	; (8005d10 <_scanf_float+0x408>)
 8005cd4:	f000 f906 	bl	8005ee4 <siprintf>
 8005cd8:	e7cd      	b.n	8005c76 <_scanf_float+0x36e>
 8005cda:	1d1a      	adds	r2, r3, #4
 8005cdc:	0749      	lsls	r1, r1, #29
 8005cde:	d4d7      	bmi.n	8005c90 <_scanf_float+0x388>
 8005ce0:	9906      	ldr	r1, [sp, #24]
 8005ce2:	0020      	movs	r0, r4
 8005ce4:	600a      	str	r2, [r1, #0]
 8005ce6:	681f      	ldr	r7, [r3, #0]
 8005ce8:	0022      	movs	r2, r4
 8005cea:	002b      	movs	r3, r5
 8005cec:	0029      	movs	r1, r5
 8005cee:	f7fc f9f5 	bl	80020dc <__aeabi_dcmpun>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	d004      	beq.n	8005d00 <_scanf_float+0x3f8>
 8005cf6:	4807      	ldr	r0, [pc, #28]	; (8005d14 <_scanf_float+0x40c>)
 8005cf8:	f000 f8f0 	bl	8005edc <nanf>
 8005cfc:	6038      	str	r0, [r7, #0]
 8005cfe:	e7cc      	b.n	8005c9a <_scanf_float+0x392>
 8005d00:	0020      	movs	r0, r4
 8005d02:	0029      	movs	r1, r5
 8005d04:	f7fc fadc 	bl	80022c0 <__aeabi_d2f>
 8005d08:	e7f8      	b.n	8005cfc <_scanf_float+0x3f4>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	e640      	b.n	8005990 <_scanf_float+0x88>
 8005d0e:	46c0      	nop			; (mov r8, r8)
 8005d10:	08009cbc 	.word	0x08009cbc
 8005d14:	0800a138 	.word	0x0800a138

08005d18 <iprintf>:
 8005d18:	b40f      	push	{r0, r1, r2, r3}
 8005d1a:	4b0b      	ldr	r3, [pc, #44]	; (8005d48 <iprintf+0x30>)
 8005d1c:	b513      	push	{r0, r1, r4, lr}
 8005d1e:	681c      	ldr	r4, [r3, #0]
 8005d20:	2c00      	cmp	r4, #0
 8005d22:	d005      	beq.n	8005d30 <iprintf+0x18>
 8005d24:	69a3      	ldr	r3, [r4, #24]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d102      	bne.n	8005d30 <iprintf+0x18>
 8005d2a:	0020      	movs	r0, r4
 8005d2c:	f001 ffa8 	bl	8007c80 <__sinit>
 8005d30:	ab05      	add	r3, sp, #20
 8005d32:	0020      	movs	r0, r4
 8005d34:	9a04      	ldr	r2, [sp, #16]
 8005d36:	68a1      	ldr	r1, [r4, #8]
 8005d38:	9301      	str	r3, [sp, #4]
 8005d3a:	f003 fb61 	bl	8009400 <_vfiprintf_r>
 8005d3e:	bc16      	pop	{r1, r2, r4}
 8005d40:	bc08      	pop	{r3}
 8005d42:	b004      	add	sp, #16
 8005d44:	4718      	bx	r3
 8005d46:	46c0      	nop			; (mov r8, r8)
 8005d48:	20000010 	.word	0x20000010

08005d4c <setvbuf>:
 8005d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d4e:	001d      	movs	r5, r3
 8005d50:	4b5d      	ldr	r3, [pc, #372]	; (8005ec8 <setvbuf+0x17c>)
 8005d52:	b085      	sub	sp, #20
 8005d54:	681e      	ldr	r6, [r3, #0]
 8005d56:	0004      	movs	r4, r0
 8005d58:	000f      	movs	r7, r1
 8005d5a:	9200      	str	r2, [sp, #0]
 8005d5c:	2e00      	cmp	r6, #0
 8005d5e:	d005      	beq.n	8005d6c <setvbuf+0x20>
 8005d60:	69b3      	ldr	r3, [r6, #24]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d102      	bne.n	8005d6c <setvbuf+0x20>
 8005d66:	0030      	movs	r0, r6
 8005d68:	f001 ff8a 	bl	8007c80 <__sinit>
 8005d6c:	4b57      	ldr	r3, [pc, #348]	; (8005ecc <setvbuf+0x180>)
 8005d6e:	429c      	cmp	r4, r3
 8005d70:	d161      	bne.n	8005e36 <setvbuf+0xea>
 8005d72:	6874      	ldr	r4, [r6, #4]
 8005d74:	9b00      	ldr	r3, [sp, #0]
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d005      	beq.n	8005d86 <setvbuf+0x3a>
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d900      	bls.n	8005d80 <setvbuf+0x34>
 8005d7e:	e09d      	b.n	8005ebc <setvbuf+0x170>
 8005d80:	2d00      	cmp	r5, #0
 8005d82:	da00      	bge.n	8005d86 <setvbuf+0x3a>
 8005d84:	e09a      	b.n	8005ebc <setvbuf+0x170>
 8005d86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d88:	07db      	lsls	r3, r3, #31
 8005d8a:	d405      	bmi.n	8005d98 <setvbuf+0x4c>
 8005d8c:	89a3      	ldrh	r3, [r4, #12]
 8005d8e:	059b      	lsls	r3, r3, #22
 8005d90:	d402      	bmi.n	8005d98 <setvbuf+0x4c>
 8005d92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d94:	f002 fb8b 	bl	80084ae <__retarget_lock_acquire_recursive>
 8005d98:	0021      	movs	r1, r4
 8005d9a:	0030      	movs	r0, r6
 8005d9c:	f001 fece 	bl	8007b3c <_fflush_r>
 8005da0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005da2:	2900      	cmp	r1, #0
 8005da4:	d008      	beq.n	8005db8 <setvbuf+0x6c>
 8005da6:	0023      	movs	r3, r4
 8005da8:	3344      	adds	r3, #68	; 0x44
 8005daa:	4299      	cmp	r1, r3
 8005dac:	d002      	beq.n	8005db4 <setvbuf+0x68>
 8005dae:	0030      	movs	r0, r6
 8005db0:	f003 f8f4 	bl	8008f9c <_free_r>
 8005db4:	2300      	movs	r3, #0
 8005db6:	6363      	str	r3, [r4, #52]	; 0x34
 8005db8:	2300      	movs	r3, #0
 8005dba:	61a3      	str	r3, [r4, #24]
 8005dbc:	6063      	str	r3, [r4, #4]
 8005dbe:	89a3      	ldrh	r3, [r4, #12]
 8005dc0:	061b      	lsls	r3, r3, #24
 8005dc2:	d503      	bpl.n	8005dcc <setvbuf+0x80>
 8005dc4:	0030      	movs	r0, r6
 8005dc6:	6921      	ldr	r1, [r4, #16]
 8005dc8:	f003 f8e8 	bl	8008f9c <_free_r>
 8005dcc:	89a3      	ldrh	r3, [r4, #12]
 8005dce:	4a40      	ldr	r2, [pc, #256]	; (8005ed0 <setvbuf+0x184>)
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	81a3      	strh	r3, [r4, #12]
 8005dd4:	9b00      	ldr	r3, [sp, #0]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d100      	bne.n	8005ddc <setvbuf+0x90>
 8005dda:	e069      	b.n	8005eb0 <setvbuf+0x164>
 8005ddc:	ab03      	add	r3, sp, #12
 8005dde:	0021      	movs	r1, r4
 8005de0:	0030      	movs	r0, r6
 8005de2:	aa02      	add	r2, sp, #8
 8005de4:	f002 fb66 	bl	80084b4 <__swhatbuf_r>
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	4303      	orrs	r3, r0
 8005dec:	81a3      	strh	r3, [r4, #12]
 8005dee:	2d00      	cmp	r5, #0
 8005df0:	d12b      	bne.n	8005e4a <setvbuf+0xfe>
 8005df2:	9d02      	ldr	r5, [sp, #8]
 8005df4:	0028      	movs	r0, r5
 8005df6:	f002 fbc9 	bl	800858c <malloc>
 8005dfa:	1e07      	subs	r7, r0, #0
 8005dfc:	d153      	bne.n	8005ea6 <setvbuf+0x15a>
 8005dfe:	9b02      	ldr	r3, [sp, #8]
 8005e00:	9301      	str	r3, [sp, #4]
 8005e02:	42ab      	cmp	r3, r5
 8005e04:	d149      	bne.n	8005e9a <setvbuf+0x14e>
 8005e06:	2501      	movs	r5, #1
 8005e08:	426d      	negs	r5, r5
 8005e0a:	2302      	movs	r3, #2
 8005e0c:	89a2      	ldrh	r2, [r4, #12]
 8005e0e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005e10:	4313      	orrs	r3, r2
 8005e12:	2200      	movs	r2, #0
 8005e14:	60a2      	str	r2, [r4, #8]
 8005e16:	0022      	movs	r2, r4
 8005e18:	3247      	adds	r2, #71	; 0x47
 8005e1a:	6022      	str	r2, [r4, #0]
 8005e1c:	6122      	str	r2, [r4, #16]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	b21b      	sxth	r3, r3
 8005e22:	81a3      	strh	r3, [r4, #12]
 8005e24:	6162      	str	r2, [r4, #20]
 8005e26:	4211      	tst	r1, r2
 8005e28:	d134      	bne.n	8005e94 <setvbuf+0x148>
 8005e2a:	059b      	lsls	r3, r3, #22
 8005e2c:	d432      	bmi.n	8005e94 <setvbuf+0x148>
 8005e2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e30:	f002 fb3e 	bl	80084b0 <__retarget_lock_release_recursive>
 8005e34:	e02e      	b.n	8005e94 <setvbuf+0x148>
 8005e36:	4b27      	ldr	r3, [pc, #156]	; (8005ed4 <setvbuf+0x188>)
 8005e38:	429c      	cmp	r4, r3
 8005e3a:	d101      	bne.n	8005e40 <setvbuf+0xf4>
 8005e3c:	68b4      	ldr	r4, [r6, #8]
 8005e3e:	e799      	b.n	8005d74 <setvbuf+0x28>
 8005e40:	4b25      	ldr	r3, [pc, #148]	; (8005ed8 <setvbuf+0x18c>)
 8005e42:	429c      	cmp	r4, r3
 8005e44:	d196      	bne.n	8005d74 <setvbuf+0x28>
 8005e46:	68f4      	ldr	r4, [r6, #12]
 8005e48:	e794      	b.n	8005d74 <setvbuf+0x28>
 8005e4a:	2f00      	cmp	r7, #0
 8005e4c:	d0d2      	beq.n	8005df4 <setvbuf+0xa8>
 8005e4e:	69b3      	ldr	r3, [r6, #24]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d102      	bne.n	8005e5a <setvbuf+0x10e>
 8005e54:	0030      	movs	r0, r6
 8005e56:	f001 ff13 	bl	8007c80 <__sinit>
 8005e5a:	9b00      	ldr	r3, [sp, #0]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d102      	bne.n	8005e66 <setvbuf+0x11a>
 8005e60:	89a2      	ldrh	r2, [r4, #12]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	81a3      	strh	r3, [r4, #12]
 8005e66:	89a2      	ldrh	r2, [r4, #12]
 8005e68:	2308      	movs	r3, #8
 8005e6a:	0011      	movs	r1, r2
 8005e6c:	6027      	str	r7, [r4, #0]
 8005e6e:	6127      	str	r7, [r4, #16]
 8005e70:	6165      	str	r5, [r4, #20]
 8005e72:	4019      	ands	r1, r3
 8005e74:	421a      	tst	r2, r3
 8005e76:	d01f      	beq.n	8005eb8 <setvbuf+0x16c>
 8005e78:	07d3      	lsls	r3, r2, #31
 8005e7a:	d51b      	bpl.n	8005eb4 <setvbuf+0x168>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	426d      	negs	r5, r5
 8005e80:	60a3      	str	r3, [r4, #8]
 8005e82:	61a5      	str	r5, [r4, #24]
 8005e84:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005e86:	2301      	movs	r3, #1
 8005e88:	000d      	movs	r5, r1
 8005e8a:	401d      	ands	r5, r3
 8005e8c:	4219      	tst	r1, r3
 8005e8e:	d118      	bne.n	8005ec2 <setvbuf+0x176>
 8005e90:	0593      	lsls	r3, r2, #22
 8005e92:	d5cc      	bpl.n	8005e2e <setvbuf+0xe2>
 8005e94:	0028      	movs	r0, r5
 8005e96:	b005      	add	sp, #20
 8005e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e9a:	9801      	ldr	r0, [sp, #4]
 8005e9c:	f002 fb76 	bl	800858c <malloc>
 8005ea0:	9d01      	ldr	r5, [sp, #4]
 8005ea2:	1e07      	subs	r7, r0, #0
 8005ea4:	d0af      	beq.n	8005e06 <setvbuf+0xba>
 8005ea6:	2380      	movs	r3, #128	; 0x80
 8005ea8:	89a2      	ldrh	r2, [r4, #12]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	81a3      	strh	r3, [r4, #12]
 8005eae:	e7ce      	b.n	8005e4e <setvbuf+0x102>
 8005eb0:	2500      	movs	r5, #0
 8005eb2:	e7aa      	b.n	8005e0a <setvbuf+0xbe>
 8005eb4:	60a5      	str	r5, [r4, #8]
 8005eb6:	e7e5      	b.n	8005e84 <setvbuf+0x138>
 8005eb8:	60a1      	str	r1, [r4, #8]
 8005eba:	e7e3      	b.n	8005e84 <setvbuf+0x138>
 8005ebc:	2501      	movs	r5, #1
 8005ebe:	426d      	negs	r5, r5
 8005ec0:	e7e8      	b.n	8005e94 <setvbuf+0x148>
 8005ec2:	2500      	movs	r5, #0
 8005ec4:	e7e6      	b.n	8005e94 <setvbuf+0x148>
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	20000010 	.word	0x20000010
 8005ecc:	08009ed0 	.word	0x08009ed0
 8005ed0:	fffff35c 	.word	0xfffff35c
 8005ed4:	08009ef0 	.word	0x08009ef0
 8005ed8:	08009eb0 	.word	0x08009eb0

08005edc <nanf>:
 8005edc:	4800      	ldr	r0, [pc, #0]	; (8005ee0 <nanf+0x4>)
 8005ede:	4770      	bx	lr
 8005ee0:	7fc00000 	.word	0x7fc00000

08005ee4 <siprintf>:
 8005ee4:	b40e      	push	{r1, r2, r3}
 8005ee6:	b500      	push	{lr}
 8005ee8:	490b      	ldr	r1, [pc, #44]	; (8005f18 <siprintf+0x34>)
 8005eea:	b09c      	sub	sp, #112	; 0x70
 8005eec:	ab1d      	add	r3, sp, #116	; 0x74
 8005eee:	9002      	str	r0, [sp, #8]
 8005ef0:	9006      	str	r0, [sp, #24]
 8005ef2:	9107      	str	r1, [sp, #28]
 8005ef4:	9104      	str	r1, [sp, #16]
 8005ef6:	4809      	ldr	r0, [pc, #36]	; (8005f1c <siprintf+0x38>)
 8005ef8:	4909      	ldr	r1, [pc, #36]	; (8005f20 <siprintf+0x3c>)
 8005efa:	cb04      	ldmia	r3!, {r2}
 8005efc:	9105      	str	r1, [sp, #20]
 8005efe:	6800      	ldr	r0, [r0, #0]
 8005f00:	a902      	add	r1, sp, #8
 8005f02:	9301      	str	r3, [sp, #4]
 8005f04:	f003 f954 	bl	80091b0 <_svfiprintf_r>
 8005f08:	2300      	movs	r3, #0
 8005f0a:	9a02      	ldr	r2, [sp, #8]
 8005f0c:	7013      	strb	r3, [r2, #0]
 8005f0e:	b01c      	add	sp, #112	; 0x70
 8005f10:	bc08      	pop	{r3}
 8005f12:	b003      	add	sp, #12
 8005f14:	4718      	bx	r3
 8005f16:	46c0      	nop			; (mov r8, r8)
 8005f18:	7fffffff 	.word	0x7fffffff
 8005f1c:	20000010 	.word	0x20000010
 8005f20:	ffff0208 	.word	0xffff0208

08005f24 <sulp>:
 8005f24:	b570      	push	{r4, r5, r6, lr}
 8005f26:	0016      	movs	r6, r2
 8005f28:	000d      	movs	r5, r1
 8005f2a:	f002 fee5 	bl	8008cf8 <__ulp>
 8005f2e:	2e00      	cmp	r6, #0
 8005f30:	d00d      	beq.n	8005f4e <sulp+0x2a>
 8005f32:	236b      	movs	r3, #107	; 0x6b
 8005f34:	006a      	lsls	r2, r5, #1
 8005f36:	0d52      	lsrs	r2, r2, #21
 8005f38:	1a9b      	subs	r3, r3, r2
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	dd07      	ble.n	8005f4e <sulp+0x2a>
 8005f3e:	2400      	movs	r4, #0
 8005f40:	4a03      	ldr	r2, [pc, #12]	; (8005f50 <sulp+0x2c>)
 8005f42:	051b      	lsls	r3, r3, #20
 8005f44:	189d      	adds	r5, r3, r2
 8005f46:	002b      	movs	r3, r5
 8005f48:	0022      	movs	r2, r4
 8005f4a:	f7fb fac9 	bl	80014e0 <__aeabi_dmul>
 8005f4e:	bd70      	pop	{r4, r5, r6, pc}
 8005f50:	3ff00000 	.word	0x3ff00000

08005f54 <_strtod_l>:
 8005f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f56:	001d      	movs	r5, r3
 8005f58:	2300      	movs	r3, #0
 8005f5a:	b0a7      	sub	sp, #156	; 0x9c
 8005f5c:	9322      	str	r3, [sp, #136]	; 0x88
 8005f5e:	4bae      	ldr	r3, [pc, #696]	; (8006218 <_strtod_l+0x2c4>)
 8005f60:	9005      	str	r0, [sp, #20]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	9108      	str	r1, [sp, #32]
 8005f66:	0018      	movs	r0, r3
 8005f68:	9307      	str	r3, [sp, #28]
 8005f6a:	921d      	str	r2, [sp, #116]	; 0x74
 8005f6c:	f7fa f8cc 	bl	8000108 <strlen>
 8005f70:	2600      	movs	r6, #0
 8005f72:	0004      	movs	r4, r0
 8005f74:	2700      	movs	r7, #0
 8005f76:	9b08      	ldr	r3, [sp, #32]
 8005f78:	9321      	str	r3, [sp, #132]	; 0x84
 8005f7a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f7c:	7813      	ldrb	r3, [r2, #0]
 8005f7e:	2b2b      	cmp	r3, #43	; 0x2b
 8005f80:	d058      	beq.n	8006034 <_strtod_l+0xe0>
 8005f82:	d844      	bhi.n	800600e <_strtod_l+0xba>
 8005f84:	2b0d      	cmp	r3, #13
 8005f86:	d83d      	bhi.n	8006004 <_strtod_l+0xb0>
 8005f88:	2b08      	cmp	r3, #8
 8005f8a:	d83d      	bhi.n	8006008 <_strtod_l+0xb4>
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d047      	beq.n	8006020 <_strtod_l+0xcc>
 8005f90:	2300      	movs	r3, #0
 8005f92:	9310      	str	r3, [sp, #64]	; 0x40
 8005f94:	2200      	movs	r2, #0
 8005f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f98:	920a      	str	r2, [sp, #40]	; 0x28
 8005f9a:	9306      	str	r3, [sp, #24]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	2b30      	cmp	r3, #48	; 0x30
 8005fa0:	d000      	beq.n	8005fa4 <_strtod_l+0x50>
 8005fa2:	e083      	b.n	80060ac <_strtod_l+0x158>
 8005fa4:	9b06      	ldr	r3, [sp, #24]
 8005fa6:	3220      	adds	r2, #32
 8005fa8:	785b      	ldrb	r3, [r3, #1]
 8005faa:	4393      	bics	r3, r2
 8005fac:	2b58      	cmp	r3, #88	; 0x58
 8005fae:	d000      	beq.n	8005fb2 <_strtod_l+0x5e>
 8005fb0:	e072      	b.n	8006098 <_strtod_l+0x144>
 8005fb2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005fb4:	9502      	str	r5, [sp, #8]
 8005fb6:	9301      	str	r3, [sp, #4]
 8005fb8:	ab22      	add	r3, sp, #136	; 0x88
 8005fba:	9300      	str	r3, [sp, #0]
 8005fbc:	4a97      	ldr	r2, [pc, #604]	; (800621c <_strtod_l+0x2c8>)
 8005fbe:	ab23      	add	r3, sp, #140	; 0x8c
 8005fc0:	9805      	ldr	r0, [sp, #20]
 8005fc2:	a921      	add	r1, sp, #132	; 0x84
 8005fc4:	f001 ff66 	bl	8007e94 <__gethex>
 8005fc8:	2307      	movs	r3, #7
 8005fca:	0005      	movs	r5, r0
 8005fcc:	0004      	movs	r4, r0
 8005fce:	401d      	ands	r5, r3
 8005fd0:	4218      	tst	r0, r3
 8005fd2:	d006      	beq.n	8005fe2 <_strtod_l+0x8e>
 8005fd4:	2d06      	cmp	r5, #6
 8005fd6:	d12f      	bne.n	8006038 <_strtod_l+0xe4>
 8005fd8:	9b06      	ldr	r3, [sp, #24]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	9321      	str	r3, [sp, #132]	; 0x84
 8005fde:	2300      	movs	r3, #0
 8005fe0:	9310      	str	r3, [sp, #64]	; 0x40
 8005fe2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <_strtod_l+0x9a>
 8005fe8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005fea:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005fec:	601a      	str	r2, [r3, #0]
 8005fee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d01c      	beq.n	800602e <_strtod_l+0xda>
 8005ff4:	2380      	movs	r3, #128	; 0x80
 8005ff6:	0032      	movs	r2, r6
 8005ff8:	061b      	lsls	r3, r3, #24
 8005ffa:	18fb      	adds	r3, r7, r3
 8005ffc:	0010      	movs	r0, r2
 8005ffe:	0019      	movs	r1, r3
 8006000:	b027      	add	sp, #156	; 0x9c
 8006002:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006004:	2b20      	cmp	r3, #32
 8006006:	d1c3      	bne.n	8005f90 <_strtod_l+0x3c>
 8006008:	3201      	adds	r2, #1
 800600a:	9221      	str	r2, [sp, #132]	; 0x84
 800600c:	e7b5      	b.n	8005f7a <_strtod_l+0x26>
 800600e:	2b2d      	cmp	r3, #45	; 0x2d
 8006010:	d1be      	bne.n	8005f90 <_strtod_l+0x3c>
 8006012:	3b2c      	subs	r3, #44	; 0x2c
 8006014:	9310      	str	r3, [sp, #64]	; 0x40
 8006016:	1c53      	adds	r3, r2, #1
 8006018:	9321      	str	r3, [sp, #132]	; 0x84
 800601a:	7853      	ldrb	r3, [r2, #1]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1b9      	bne.n	8005f94 <_strtod_l+0x40>
 8006020:	9b08      	ldr	r3, [sp, #32]
 8006022:	9321      	str	r3, [sp, #132]	; 0x84
 8006024:	2300      	movs	r3, #0
 8006026:	9310      	str	r3, [sp, #64]	; 0x40
 8006028:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1dc      	bne.n	8005fe8 <_strtod_l+0x94>
 800602e:	0032      	movs	r2, r6
 8006030:	003b      	movs	r3, r7
 8006032:	e7e3      	b.n	8005ffc <_strtod_l+0xa8>
 8006034:	2300      	movs	r3, #0
 8006036:	e7ed      	b.n	8006014 <_strtod_l+0xc0>
 8006038:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800603a:	2a00      	cmp	r2, #0
 800603c:	d007      	beq.n	800604e <_strtod_l+0xfa>
 800603e:	2135      	movs	r1, #53	; 0x35
 8006040:	a824      	add	r0, sp, #144	; 0x90
 8006042:	f002 ff58 	bl	8008ef6 <__copybits>
 8006046:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006048:	9805      	ldr	r0, [sp, #20]
 800604a:	f002 fb13 	bl	8008674 <_Bfree>
 800604e:	1e68      	subs	r0, r5, #1
 8006050:	2805      	cmp	r0, #5
 8006052:	d806      	bhi.n	8006062 <_strtod_l+0x10e>
 8006054:	f7fa f860 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006058:	1c190b0e 	.word	0x1c190b0e
 800605c:	030e      	.short	0x030e
 800605e:	2700      	movs	r7, #0
 8006060:	003e      	movs	r6, r7
 8006062:	0723      	lsls	r3, r4, #28
 8006064:	d5bd      	bpl.n	8005fe2 <_strtod_l+0x8e>
 8006066:	2380      	movs	r3, #128	; 0x80
 8006068:	061b      	lsls	r3, r3, #24
 800606a:	431f      	orrs	r7, r3
 800606c:	e7b9      	b.n	8005fe2 <_strtod_l+0x8e>
 800606e:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8006070:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8006072:	e7f6      	b.n	8006062 <_strtod_l+0x10e>
 8006074:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8006076:	4a6a      	ldr	r2, [pc, #424]	; (8006220 <_strtod_l+0x2cc>)
 8006078:	496a      	ldr	r1, [pc, #424]	; (8006224 <_strtod_l+0x2d0>)
 800607a:	401a      	ands	r2, r3
 800607c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800607e:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8006080:	185b      	adds	r3, r3, r1
 8006082:	051b      	lsls	r3, r3, #20
 8006084:	431a      	orrs	r2, r3
 8006086:	0017      	movs	r7, r2
 8006088:	e7eb      	b.n	8006062 <_strtod_l+0x10e>
 800608a:	2600      	movs	r6, #0
 800608c:	4f66      	ldr	r7, [pc, #408]	; (8006228 <_strtod_l+0x2d4>)
 800608e:	e7e8      	b.n	8006062 <_strtod_l+0x10e>
 8006090:	2601      	movs	r6, #1
 8006092:	4f66      	ldr	r7, [pc, #408]	; (800622c <_strtod_l+0x2d8>)
 8006094:	4276      	negs	r6, r6
 8006096:	e7e4      	b.n	8006062 <_strtod_l+0x10e>
 8006098:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800609a:	1c5a      	adds	r2, r3, #1
 800609c:	9221      	str	r2, [sp, #132]	; 0x84
 800609e:	785b      	ldrb	r3, [r3, #1]
 80060a0:	2b30      	cmp	r3, #48	; 0x30
 80060a2:	d0f9      	beq.n	8006098 <_strtod_l+0x144>
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d09c      	beq.n	8005fe2 <_strtod_l+0x8e>
 80060a8:	2301      	movs	r3, #1
 80060aa:	930a      	str	r3, [sp, #40]	; 0x28
 80060ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060ae:	220a      	movs	r2, #10
 80060b0:	9311      	str	r3, [sp, #68]	; 0x44
 80060b2:	2300      	movs	r3, #0
 80060b4:	930e      	str	r3, [sp, #56]	; 0x38
 80060b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80060b8:	9309      	str	r3, [sp, #36]	; 0x24
 80060ba:	9821      	ldr	r0, [sp, #132]	; 0x84
 80060bc:	7805      	ldrb	r5, [r0, #0]
 80060be:	002b      	movs	r3, r5
 80060c0:	3b30      	subs	r3, #48	; 0x30
 80060c2:	b2d9      	uxtb	r1, r3
 80060c4:	2909      	cmp	r1, #9
 80060c6:	d927      	bls.n	8006118 <_strtod_l+0x1c4>
 80060c8:	0022      	movs	r2, r4
 80060ca:	9907      	ldr	r1, [sp, #28]
 80060cc:	f003 fb36 	bl	800973c <strncmp>
 80060d0:	2800      	cmp	r0, #0
 80060d2:	d033      	beq.n	800613c <_strtod_l+0x1e8>
 80060d4:	2000      	movs	r0, #0
 80060d6:	002b      	movs	r3, r5
 80060d8:	4684      	mov	ip, r0
 80060da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060dc:	900c      	str	r0, [sp, #48]	; 0x30
 80060de:	9206      	str	r2, [sp, #24]
 80060e0:	2220      	movs	r2, #32
 80060e2:	0019      	movs	r1, r3
 80060e4:	4391      	bics	r1, r2
 80060e6:	000a      	movs	r2, r1
 80060e8:	2100      	movs	r1, #0
 80060ea:	9107      	str	r1, [sp, #28]
 80060ec:	2a45      	cmp	r2, #69	; 0x45
 80060ee:	d000      	beq.n	80060f2 <_strtod_l+0x19e>
 80060f0:	e0c5      	b.n	800627e <_strtod_l+0x32a>
 80060f2:	9b06      	ldr	r3, [sp, #24]
 80060f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060f6:	4303      	orrs	r3, r0
 80060f8:	4313      	orrs	r3, r2
 80060fa:	428b      	cmp	r3, r1
 80060fc:	d090      	beq.n	8006020 <_strtod_l+0xcc>
 80060fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006100:	9308      	str	r3, [sp, #32]
 8006102:	3301      	adds	r3, #1
 8006104:	9321      	str	r3, [sp, #132]	; 0x84
 8006106:	9b08      	ldr	r3, [sp, #32]
 8006108:	785b      	ldrb	r3, [r3, #1]
 800610a:	2b2b      	cmp	r3, #43	; 0x2b
 800610c:	d075      	beq.n	80061fa <_strtod_l+0x2a6>
 800610e:	000c      	movs	r4, r1
 8006110:	2b2d      	cmp	r3, #45	; 0x2d
 8006112:	d178      	bne.n	8006206 <_strtod_l+0x2b2>
 8006114:	2401      	movs	r4, #1
 8006116:	e071      	b.n	80061fc <_strtod_l+0x2a8>
 8006118:	9909      	ldr	r1, [sp, #36]	; 0x24
 800611a:	2908      	cmp	r1, #8
 800611c:	dc09      	bgt.n	8006132 <_strtod_l+0x1de>
 800611e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006120:	4351      	muls	r1, r2
 8006122:	185b      	adds	r3, r3, r1
 8006124:	930b      	str	r3, [sp, #44]	; 0x2c
 8006126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006128:	3001      	adds	r0, #1
 800612a:	3301      	adds	r3, #1
 800612c:	9309      	str	r3, [sp, #36]	; 0x24
 800612e:	9021      	str	r0, [sp, #132]	; 0x84
 8006130:	e7c3      	b.n	80060ba <_strtod_l+0x166>
 8006132:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006134:	4351      	muls	r1, r2
 8006136:	185b      	adds	r3, r3, r1
 8006138:	930e      	str	r3, [sp, #56]	; 0x38
 800613a:	e7f4      	b.n	8006126 <_strtod_l+0x1d2>
 800613c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800613e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006140:	191c      	adds	r4, r3, r4
 8006142:	9421      	str	r4, [sp, #132]	; 0x84
 8006144:	7823      	ldrb	r3, [r4, #0]
 8006146:	2a00      	cmp	r2, #0
 8006148:	d039      	beq.n	80061be <_strtod_l+0x26a>
 800614a:	900c      	str	r0, [sp, #48]	; 0x30
 800614c:	9206      	str	r2, [sp, #24]
 800614e:	001a      	movs	r2, r3
 8006150:	3a30      	subs	r2, #48	; 0x30
 8006152:	2a09      	cmp	r2, #9
 8006154:	d912      	bls.n	800617c <_strtod_l+0x228>
 8006156:	2201      	movs	r2, #1
 8006158:	4694      	mov	ip, r2
 800615a:	e7c1      	b.n	80060e0 <_strtod_l+0x18c>
 800615c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800615e:	3001      	adds	r0, #1
 8006160:	1c5a      	adds	r2, r3, #1
 8006162:	9221      	str	r2, [sp, #132]	; 0x84
 8006164:	785b      	ldrb	r3, [r3, #1]
 8006166:	2b30      	cmp	r3, #48	; 0x30
 8006168:	d0f8      	beq.n	800615c <_strtod_l+0x208>
 800616a:	001a      	movs	r2, r3
 800616c:	3a31      	subs	r2, #49	; 0x31
 800616e:	2a08      	cmp	r2, #8
 8006170:	d83e      	bhi.n	80061f0 <_strtod_l+0x29c>
 8006172:	900c      	str	r0, [sp, #48]	; 0x30
 8006174:	2000      	movs	r0, #0
 8006176:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006178:	9006      	str	r0, [sp, #24]
 800617a:	9211      	str	r2, [sp, #68]	; 0x44
 800617c:	001a      	movs	r2, r3
 800617e:	9906      	ldr	r1, [sp, #24]
 8006180:	1c44      	adds	r4, r0, #1
 8006182:	3a30      	subs	r2, #48	; 0x30
 8006184:	2b30      	cmp	r3, #48	; 0x30
 8006186:	d013      	beq.n	80061b0 <_strtod_l+0x25c>
 8006188:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800618a:	191b      	adds	r3, r3, r4
 800618c:	930c      	str	r3, [sp, #48]	; 0x30
 800618e:	1844      	adds	r4, r0, r1
 8006190:	000b      	movs	r3, r1
 8006192:	210a      	movs	r1, #10
 8006194:	429c      	cmp	r4, r3
 8006196:	d114      	bne.n	80061c2 <_strtod_l+0x26e>
 8006198:	9b06      	ldr	r3, [sp, #24]
 800619a:	1c59      	adds	r1, r3, #1
 800619c:	1809      	adds	r1, r1, r0
 800619e:	1818      	adds	r0, r3, r0
 80061a0:	2808      	cmp	r0, #8
 80061a2:	dc1c      	bgt.n	80061de <_strtod_l+0x28a>
 80061a4:	230a      	movs	r3, #10
 80061a6:	2400      	movs	r4, #0
 80061a8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80061aa:	4343      	muls	r3, r0
 80061ac:	18d3      	adds	r3, r2, r3
 80061ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80061b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061b2:	0020      	movs	r0, r4
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	9221      	str	r2, [sp, #132]	; 0x84
 80061b8:	785b      	ldrb	r3, [r3, #1]
 80061ba:	9106      	str	r1, [sp, #24]
 80061bc:	e7c7      	b.n	800614e <_strtod_l+0x1fa>
 80061be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061c0:	e7d1      	b.n	8006166 <_strtod_l+0x212>
 80061c2:	2b08      	cmp	r3, #8
 80061c4:	dc04      	bgt.n	80061d0 <_strtod_l+0x27c>
 80061c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80061c8:	434d      	muls	r5, r1
 80061ca:	950b      	str	r5, [sp, #44]	; 0x2c
 80061cc:	3301      	adds	r3, #1
 80061ce:	e7e1      	b.n	8006194 <_strtod_l+0x240>
 80061d0:	1c5d      	adds	r5, r3, #1
 80061d2:	2d10      	cmp	r5, #16
 80061d4:	dcfa      	bgt.n	80061cc <_strtod_l+0x278>
 80061d6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80061d8:	434d      	muls	r5, r1
 80061da:	950e      	str	r5, [sp, #56]	; 0x38
 80061dc:	e7f6      	b.n	80061cc <_strtod_l+0x278>
 80061de:	2400      	movs	r4, #0
 80061e0:	2910      	cmp	r1, #16
 80061e2:	dce5      	bgt.n	80061b0 <_strtod_l+0x25c>
 80061e4:	230a      	movs	r3, #10
 80061e6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80061e8:	4343      	muls	r3, r0
 80061ea:	18d3      	adds	r3, r2, r3
 80061ec:	930e      	str	r3, [sp, #56]	; 0x38
 80061ee:	e7df      	b.n	80061b0 <_strtod_l+0x25c>
 80061f0:	2200      	movs	r2, #0
 80061f2:	920c      	str	r2, [sp, #48]	; 0x30
 80061f4:	9206      	str	r2, [sp, #24]
 80061f6:	3201      	adds	r2, #1
 80061f8:	e7ae      	b.n	8006158 <_strtod_l+0x204>
 80061fa:	2400      	movs	r4, #0
 80061fc:	9b08      	ldr	r3, [sp, #32]
 80061fe:	3302      	adds	r3, #2
 8006200:	9321      	str	r3, [sp, #132]	; 0x84
 8006202:	9b08      	ldr	r3, [sp, #32]
 8006204:	789b      	ldrb	r3, [r3, #2]
 8006206:	001a      	movs	r2, r3
 8006208:	3a30      	subs	r2, #48	; 0x30
 800620a:	2a09      	cmp	r2, #9
 800620c:	d914      	bls.n	8006238 <_strtod_l+0x2e4>
 800620e:	9a08      	ldr	r2, [sp, #32]
 8006210:	9221      	str	r2, [sp, #132]	; 0x84
 8006212:	2200      	movs	r2, #0
 8006214:	e032      	b.n	800627c <_strtod_l+0x328>
 8006216:	46c0      	nop			; (mov r8, r8)
 8006218:	08009f7c 	.word	0x08009f7c
 800621c:	08009cc4 	.word	0x08009cc4
 8006220:	ffefffff 	.word	0xffefffff
 8006224:	00000433 	.word	0x00000433
 8006228:	7ff00000 	.word	0x7ff00000
 800622c:	7fffffff 	.word	0x7fffffff
 8006230:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006232:	1c5a      	adds	r2, r3, #1
 8006234:	9221      	str	r2, [sp, #132]	; 0x84
 8006236:	785b      	ldrb	r3, [r3, #1]
 8006238:	2b30      	cmp	r3, #48	; 0x30
 800623a:	d0f9      	beq.n	8006230 <_strtod_l+0x2dc>
 800623c:	2200      	movs	r2, #0
 800623e:	9207      	str	r2, [sp, #28]
 8006240:	001a      	movs	r2, r3
 8006242:	3a31      	subs	r2, #49	; 0x31
 8006244:	2a08      	cmp	r2, #8
 8006246:	d81a      	bhi.n	800627e <_strtod_l+0x32a>
 8006248:	3b30      	subs	r3, #48	; 0x30
 800624a:	001a      	movs	r2, r3
 800624c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800624e:	9307      	str	r3, [sp, #28]
 8006250:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006252:	1c59      	adds	r1, r3, #1
 8006254:	9121      	str	r1, [sp, #132]	; 0x84
 8006256:	785b      	ldrb	r3, [r3, #1]
 8006258:	001d      	movs	r5, r3
 800625a:	3d30      	subs	r5, #48	; 0x30
 800625c:	2d09      	cmp	r5, #9
 800625e:	d939      	bls.n	80062d4 <_strtod_l+0x380>
 8006260:	9d07      	ldr	r5, [sp, #28]
 8006262:	1b49      	subs	r1, r1, r5
 8006264:	4daf      	ldr	r5, [pc, #700]	; (8006524 <_strtod_l+0x5d0>)
 8006266:	9507      	str	r5, [sp, #28]
 8006268:	2908      	cmp	r1, #8
 800626a:	dc03      	bgt.n	8006274 <_strtod_l+0x320>
 800626c:	9207      	str	r2, [sp, #28]
 800626e:	42aa      	cmp	r2, r5
 8006270:	dd00      	ble.n	8006274 <_strtod_l+0x320>
 8006272:	9507      	str	r5, [sp, #28]
 8006274:	2c00      	cmp	r4, #0
 8006276:	d002      	beq.n	800627e <_strtod_l+0x32a>
 8006278:	9a07      	ldr	r2, [sp, #28]
 800627a:	4252      	negs	r2, r2
 800627c:	9207      	str	r2, [sp, #28]
 800627e:	9a06      	ldr	r2, [sp, #24]
 8006280:	2a00      	cmp	r2, #0
 8006282:	d14b      	bne.n	800631c <_strtod_l+0x3c8>
 8006284:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006286:	4310      	orrs	r0, r2
 8006288:	d000      	beq.n	800628c <_strtod_l+0x338>
 800628a:	e6aa      	b.n	8005fe2 <_strtod_l+0x8e>
 800628c:	4662      	mov	r2, ip
 800628e:	2a00      	cmp	r2, #0
 8006290:	d000      	beq.n	8006294 <_strtod_l+0x340>
 8006292:	e6c5      	b.n	8006020 <_strtod_l+0xcc>
 8006294:	2b69      	cmp	r3, #105	; 0x69
 8006296:	d025      	beq.n	80062e4 <_strtod_l+0x390>
 8006298:	dc21      	bgt.n	80062de <_strtod_l+0x38a>
 800629a:	2b49      	cmp	r3, #73	; 0x49
 800629c:	d022      	beq.n	80062e4 <_strtod_l+0x390>
 800629e:	2b4e      	cmp	r3, #78	; 0x4e
 80062a0:	d000      	beq.n	80062a4 <_strtod_l+0x350>
 80062a2:	e6bd      	b.n	8006020 <_strtod_l+0xcc>
 80062a4:	49a0      	ldr	r1, [pc, #640]	; (8006528 <_strtod_l+0x5d4>)
 80062a6:	a821      	add	r0, sp, #132	; 0x84
 80062a8:	f002 f842 	bl	8008330 <__match>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	d100      	bne.n	80062b2 <_strtod_l+0x35e>
 80062b0:	e6b6      	b.n	8006020 <_strtod_l+0xcc>
 80062b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	2b28      	cmp	r3, #40	; 0x28
 80062b8:	d12a      	bne.n	8006310 <_strtod_l+0x3bc>
 80062ba:	499c      	ldr	r1, [pc, #624]	; (800652c <_strtod_l+0x5d8>)
 80062bc:	aa24      	add	r2, sp, #144	; 0x90
 80062be:	a821      	add	r0, sp, #132	; 0x84
 80062c0:	f002 f84a 	bl	8008358 <__hexnan>
 80062c4:	2805      	cmp	r0, #5
 80062c6:	d123      	bne.n	8006310 <_strtod_l+0x3bc>
 80062c8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80062ca:	4a99      	ldr	r2, [pc, #612]	; (8006530 <_strtod_l+0x5dc>)
 80062cc:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80062ce:	431a      	orrs	r2, r3
 80062d0:	0017      	movs	r7, r2
 80062d2:	e686      	b.n	8005fe2 <_strtod_l+0x8e>
 80062d4:	210a      	movs	r1, #10
 80062d6:	434a      	muls	r2, r1
 80062d8:	18d2      	adds	r2, r2, r3
 80062da:	3a30      	subs	r2, #48	; 0x30
 80062dc:	e7b8      	b.n	8006250 <_strtod_l+0x2fc>
 80062de:	2b6e      	cmp	r3, #110	; 0x6e
 80062e0:	d0e0      	beq.n	80062a4 <_strtod_l+0x350>
 80062e2:	e69d      	b.n	8006020 <_strtod_l+0xcc>
 80062e4:	4993      	ldr	r1, [pc, #588]	; (8006534 <_strtod_l+0x5e0>)
 80062e6:	a821      	add	r0, sp, #132	; 0x84
 80062e8:	f002 f822 	bl	8008330 <__match>
 80062ec:	2800      	cmp	r0, #0
 80062ee:	d100      	bne.n	80062f2 <_strtod_l+0x39e>
 80062f0:	e696      	b.n	8006020 <_strtod_l+0xcc>
 80062f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062f4:	4990      	ldr	r1, [pc, #576]	; (8006538 <_strtod_l+0x5e4>)
 80062f6:	3b01      	subs	r3, #1
 80062f8:	a821      	add	r0, sp, #132	; 0x84
 80062fa:	9321      	str	r3, [sp, #132]	; 0x84
 80062fc:	f002 f818 	bl	8008330 <__match>
 8006300:	2800      	cmp	r0, #0
 8006302:	d102      	bne.n	800630a <_strtod_l+0x3b6>
 8006304:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006306:	3301      	adds	r3, #1
 8006308:	9321      	str	r3, [sp, #132]	; 0x84
 800630a:	2600      	movs	r6, #0
 800630c:	4f88      	ldr	r7, [pc, #544]	; (8006530 <_strtod_l+0x5dc>)
 800630e:	e668      	b.n	8005fe2 <_strtod_l+0x8e>
 8006310:	488a      	ldr	r0, [pc, #552]	; (800653c <_strtod_l+0x5e8>)
 8006312:	f003 f9af 	bl	8009674 <nan>
 8006316:	0006      	movs	r6, r0
 8006318:	000f      	movs	r7, r1
 800631a:	e662      	b.n	8005fe2 <_strtod_l+0x8e>
 800631c:	9b07      	ldr	r3, [sp, #28]
 800631e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006320:	1a9b      	subs	r3, r3, r2
 8006322:	930a      	str	r3, [sp, #40]	; 0x28
 8006324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <_strtod_l+0x3da>
 800632a:	9b06      	ldr	r3, [sp, #24]
 800632c:	9309      	str	r3, [sp, #36]	; 0x24
 800632e:	9c06      	ldr	r4, [sp, #24]
 8006330:	2c10      	cmp	r4, #16
 8006332:	dd00      	ble.n	8006336 <_strtod_l+0x3e2>
 8006334:	2410      	movs	r4, #16
 8006336:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006338:	f7fb ff54 	bl	80021e4 <__aeabi_ui2d>
 800633c:	9b06      	ldr	r3, [sp, #24]
 800633e:	0006      	movs	r6, r0
 8006340:	000f      	movs	r7, r1
 8006342:	2b09      	cmp	r3, #9
 8006344:	dd15      	ble.n	8006372 <_strtod_l+0x41e>
 8006346:	0022      	movs	r2, r4
 8006348:	4b7d      	ldr	r3, [pc, #500]	; (8006540 <_strtod_l+0x5ec>)
 800634a:	3a09      	subs	r2, #9
 800634c:	00d2      	lsls	r2, r2, #3
 800634e:	189b      	adds	r3, r3, r2
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	f7fb f8c4 	bl	80014e0 <__aeabi_dmul>
 8006358:	0006      	movs	r6, r0
 800635a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800635c:	000f      	movs	r7, r1
 800635e:	f7fb ff41 	bl	80021e4 <__aeabi_ui2d>
 8006362:	0002      	movs	r2, r0
 8006364:	000b      	movs	r3, r1
 8006366:	0030      	movs	r0, r6
 8006368:	0039      	movs	r1, r7
 800636a:	f7fa f949 	bl	8000600 <__aeabi_dadd>
 800636e:	0006      	movs	r6, r0
 8006370:	000f      	movs	r7, r1
 8006372:	9b06      	ldr	r3, [sp, #24]
 8006374:	2b0f      	cmp	r3, #15
 8006376:	dc39      	bgt.n	80063ec <_strtod_l+0x498>
 8006378:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800637a:	2b00      	cmp	r3, #0
 800637c:	d100      	bne.n	8006380 <_strtod_l+0x42c>
 800637e:	e630      	b.n	8005fe2 <_strtod_l+0x8e>
 8006380:	dd24      	ble.n	80063cc <_strtod_l+0x478>
 8006382:	2b16      	cmp	r3, #22
 8006384:	dc09      	bgt.n	800639a <_strtod_l+0x446>
 8006386:	00dd      	lsls	r5, r3, #3
 8006388:	0032      	movs	r2, r6
 800638a:	003b      	movs	r3, r7
 800638c:	4c6c      	ldr	r4, [pc, #432]	; (8006540 <_strtod_l+0x5ec>)
 800638e:	1964      	adds	r4, r4, r5
 8006390:	6820      	ldr	r0, [r4, #0]
 8006392:	6861      	ldr	r1, [r4, #4]
 8006394:	f7fb f8a4 	bl	80014e0 <__aeabi_dmul>
 8006398:	e7bd      	b.n	8006316 <_strtod_l+0x3c2>
 800639a:	2325      	movs	r3, #37	; 0x25
 800639c:	9a06      	ldr	r2, [sp, #24]
 800639e:	1a9b      	subs	r3, r3, r2
 80063a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063a2:	4293      	cmp	r3, r2
 80063a4:	db22      	blt.n	80063ec <_strtod_l+0x498>
 80063a6:	240f      	movs	r4, #15
 80063a8:	9b06      	ldr	r3, [sp, #24]
 80063aa:	4d65      	ldr	r5, [pc, #404]	; (8006540 <_strtod_l+0x5ec>)
 80063ac:	1ae4      	subs	r4, r4, r3
 80063ae:	00e1      	lsls	r1, r4, #3
 80063b0:	1869      	adds	r1, r5, r1
 80063b2:	0032      	movs	r2, r6
 80063b4:	6808      	ldr	r0, [r1, #0]
 80063b6:	6849      	ldr	r1, [r1, #4]
 80063b8:	003b      	movs	r3, r7
 80063ba:	f7fb f891 	bl	80014e0 <__aeabi_dmul>
 80063be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063c0:	1b1c      	subs	r4, r3, r4
 80063c2:	00e4      	lsls	r4, r4, #3
 80063c4:	192c      	adds	r4, r5, r4
 80063c6:	6822      	ldr	r2, [r4, #0]
 80063c8:	6863      	ldr	r3, [r4, #4]
 80063ca:	e7e3      	b.n	8006394 <_strtod_l+0x440>
 80063cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ce:	3316      	adds	r3, #22
 80063d0:	db0c      	blt.n	80063ec <_strtod_l+0x498>
 80063d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063d4:	9a07      	ldr	r2, [sp, #28]
 80063d6:	0030      	movs	r0, r6
 80063d8:	1a9a      	subs	r2, r3, r2
 80063da:	4b59      	ldr	r3, [pc, #356]	; (8006540 <_strtod_l+0x5ec>)
 80063dc:	00d2      	lsls	r2, r2, #3
 80063de:	189b      	adds	r3, r3, r2
 80063e0:	0039      	movs	r1, r7
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f7fa fc75 	bl	8000cd4 <__aeabi_ddiv>
 80063ea:	e794      	b.n	8006316 <_strtod_l+0x3c2>
 80063ec:	9b06      	ldr	r3, [sp, #24]
 80063ee:	1b1c      	subs	r4, r3, r4
 80063f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063f2:	18e4      	adds	r4, r4, r3
 80063f4:	2c00      	cmp	r4, #0
 80063f6:	dd70      	ble.n	80064da <_strtod_l+0x586>
 80063f8:	230f      	movs	r3, #15
 80063fa:	0021      	movs	r1, r4
 80063fc:	4019      	ands	r1, r3
 80063fe:	421c      	tst	r4, r3
 8006400:	d00a      	beq.n	8006418 <_strtod_l+0x4c4>
 8006402:	00cb      	lsls	r3, r1, #3
 8006404:	494e      	ldr	r1, [pc, #312]	; (8006540 <_strtod_l+0x5ec>)
 8006406:	0032      	movs	r2, r6
 8006408:	18c9      	adds	r1, r1, r3
 800640a:	6808      	ldr	r0, [r1, #0]
 800640c:	6849      	ldr	r1, [r1, #4]
 800640e:	003b      	movs	r3, r7
 8006410:	f7fb f866 	bl	80014e0 <__aeabi_dmul>
 8006414:	0006      	movs	r6, r0
 8006416:	000f      	movs	r7, r1
 8006418:	230f      	movs	r3, #15
 800641a:	439c      	bics	r4, r3
 800641c:	d048      	beq.n	80064b0 <_strtod_l+0x55c>
 800641e:	3326      	adds	r3, #38	; 0x26
 8006420:	33ff      	adds	r3, #255	; 0xff
 8006422:	429c      	cmp	r4, r3
 8006424:	dd22      	ble.n	800646c <_strtod_l+0x518>
 8006426:	2300      	movs	r3, #0
 8006428:	9306      	str	r3, [sp, #24]
 800642a:	9307      	str	r3, [sp, #28]
 800642c:	930b      	str	r3, [sp, #44]	; 0x2c
 800642e:	9309      	str	r3, [sp, #36]	; 0x24
 8006430:	2322      	movs	r3, #34	; 0x22
 8006432:	2600      	movs	r6, #0
 8006434:	9a05      	ldr	r2, [sp, #20]
 8006436:	4f3e      	ldr	r7, [pc, #248]	; (8006530 <_strtod_l+0x5dc>)
 8006438:	6013      	str	r3, [r2, #0]
 800643a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800643c:	42b3      	cmp	r3, r6
 800643e:	d100      	bne.n	8006442 <_strtod_l+0x4ee>
 8006440:	e5cf      	b.n	8005fe2 <_strtod_l+0x8e>
 8006442:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006444:	9805      	ldr	r0, [sp, #20]
 8006446:	f002 f915 	bl	8008674 <_Bfree>
 800644a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800644c:	9805      	ldr	r0, [sp, #20]
 800644e:	f002 f911 	bl	8008674 <_Bfree>
 8006452:	9907      	ldr	r1, [sp, #28]
 8006454:	9805      	ldr	r0, [sp, #20]
 8006456:	f002 f90d 	bl	8008674 <_Bfree>
 800645a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800645c:	9805      	ldr	r0, [sp, #20]
 800645e:	f002 f909 	bl	8008674 <_Bfree>
 8006462:	9906      	ldr	r1, [sp, #24]
 8006464:	9805      	ldr	r0, [sp, #20]
 8006466:	f002 f905 	bl	8008674 <_Bfree>
 800646a:	e5ba      	b.n	8005fe2 <_strtod_l+0x8e>
 800646c:	2300      	movs	r3, #0
 800646e:	0030      	movs	r0, r6
 8006470:	0039      	movs	r1, r7
 8006472:	001d      	movs	r5, r3
 8006474:	1124      	asrs	r4, r4, #4
 8006476:	2c01      	cmp	r4, #1
 8006478:	dc1d      	bgt.n	80064b6 <_strtod_l+0x562>
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <_strtod_l+0x52e>
 800647e:	0006      	movs	r6, r0
 8006480:	000f      	movs	r7, r1
 8006482:	4b30      	ldr	r3, [pc, #192]	; (8006544 <_strtod_l+0x5f0>)
 8006484:	00ed      	lsls	r5, r5, #3
 8006486:	18ff      	adds	r7, r7, r3
 8006488:	4b2f      	ldr	r3, [pc, #188]	; (8006548 <_strtod_l+0x5f4>)
 800648a:	0032      	movs	r2, r6
 800648c:	195d      	adds	r5, r3, r5
 800648e:	6828      	ldr	r0, [r5, #0]
 8006490:	6869      	ldr	r1, [r5, #4]
 8006492:	003b      	movs	r3, r7
 8006494:	f7fb f824 	bl	80014e0 <__aeabi_dmul>
 8006498:	4b25      	ldr	r3, [pc, #148]	; (8006530 <_strtod_l+0x5dc>)
 800649a:	4a2c      	ldr	r2, [pc, #176]	; (800654c <_strtod_l+0x5f8>)
 800649c:	0006      	movs	r6, r0
 800649e:	400b      	ands	r3, r1
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d8c0      	bhi.n	8006426 <_strtod_l+0x4d2>
 80064a4:	4a2a      	ldr	r2, [pc, #168]	; (8006550 <_strtod_l+0x5fc>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d913      	bls.n	80064d2 <_strtod_l+0x57e>
 80064aa:	2601      	movs	r6, #1
 80064ac:	4f29      	ldr	r7, [pc, #164]	; (8006554 <_strtod_l+0x600>)
 80064ae:	4276      	negs	r6, r6
 80064b0:	2300      	movs	r3, #0
 80064b2:	9308      	str	r3, [sp, #32]
 80064b4:	e087      	b.n	80065c6 <_strtod_l+0x672>
 80064b6:	2201      	movs	r2, #1
 80064b8:	4214      	tst	r4, r2
 80064ba:	d007      	beq.n	80064cc <_strtod_l+0x578>
 80064bc:	4a22      	ldr	r2, [pc, #136]	; (8006548 <_strtod_l+0x5f4>)
 80064be:	00eb      	lsls	r3, r5, #3
 80064c0:	189b      	adds	r3, r3, r2
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f7fb f80b 	bl	80014e0 <__aeabi_dmul>
 80064ca:	2301      	movs	r3, #1
 80064cc:	3501      	adds	r5, #1
 80064ce:	1064      	asrs	r4, r4, #1
 80064d0:	e7d1      	b.n	8006476 <_strtod_l+0x522>
 80064d2:	23d4      	movs	r3, #212	; 0xd4
 80064d4:	049b      	lsls	r3, r3, #18
 80064d6:	18cf      	adds	r7, r1, r3
 80064d8:	e7ea      	b.n	80064b0 <_strtod_l+0x55c>
 80064da:	2c00      	cmp	r4, #0
 80064dc:	d0e8      	beq.n	80064b0 <_strtod_l+0x55c>
 80064de:	4264      	negs	r4, r4
 80064e0:	220f      	movs	r2, #15
 80064e2:	0023      	movs	r3, r4
 80064e4:	4013      	ands	r3, r2
 80064e6:	4214      	tst	r4, r2
 80064e8:	d00a      	beq.n	8006500 <_strtod_l+0x5ac>
 80064ea:	00da      	lsls	r2, r3, #3
 80064ec:	4b14      	ldr	r3, [pc, #80]	; (8006540 <_strtod_l+0x5ec>)
 80064ee:	0030      	movs	r0, r6
 80064f0:	189b      	adds	r3, r3, r2
 80064f2:	0039      	movs	r1, r7
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f7fa fbec 	bl	8000cd4 <__aeabi_ddiv>
 80064fc:	0006      	movs	r6, r0
 80064fe:	000f      	movs	r7, r1
 8006500:	1124      	asrs	r4, r4, #4
 8006502:	d0d5      	beq.n	80064b0 <_strtod_l+0x55c>
 8006504:	2c1f      	cmp	r4, #31
 8006506:	dd27      	ble.n	8006558 <_strtod_l+0x604>
 8006508:	2300      	movs	r3, #0
 800650a:	9306      	str	r3, [sp, #24]
 800650c:	9307      	str	r3, [sp, #28]
 800650e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006510:	9309      	str	r3, [sp, #36]	; 0x24
 8006512:	2322      	movs	r3, #34	; 0x22
 8006514:	9a05      	ldr	r2, [sp, #20]
 8006516:	2600      	movs	r6, #0
 8006518:	6013      	str	r3, [r2, #0]
 800651a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800651c:	2700      	movs	r7, #0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d18f      	bne.n	8006442 <_strtod_l+0x4ee>
 8006522:	e55e      	b.n	8005fe2 <_strtod_l+0x8e>
 8006524:	00004e1f 	.word	0x00004e1f
 8006528:	08009c95 	.word	0x08009c95
 800652c:	08009cd8 	.word	0x08009cd8
 8006530:	7ff00000 	.word	0x7ff00000
 8006534:	08009c8d 	.word	0x08009c8d
 8006538:	08009e1c 	.word	0x08009e1c
 800653c:	0800a138 	.word	0x0800a138
 8006540:	0800a018 	.word	0x0800a018
 8006544:	fcb00000 	.word	0xfcb00000
 8006548:	08009ff0 	.word	0x08009ff0
 800654c:	7ca00000 	.word	0x7ca00000
 8006550:	7c900000 	.word	0x7c900000
 8006554:	7fefffff 	.word	0x7fefffff
 8006558:	2310      	movs	r3, #16
 800655a:	0022      	movs	r2, r4
 800655c:	401a      	ands	r2, r3
 800655e:	9208      	str	r2, [sp, #32]
 8006560:	421c      	tst	r4, r3
 8006562:	d001      	beq.n	8006568 <_strtod_l+0x614>
 8006564:	335a      	adds	r3, #90	; 0x5a
 8006566:	9308      	str	r3, [sp, #32]
 8006568:	0030      	movs	r0, r6
 800656a:	0039      	movs	r1, r7
 800656c:	2300      	movs	r3, #0
 800656e:	4dca      	ldr	r5, [pc, #808]	; (8006898 <_strtod_l+0x944>)
 8006570:	2201      	movs	r2, #1
 8006572:	4214      	tst	r4, r2
 8006574:	d004      	beq.n	8006580 <_strtod_l+0x62c>
 8006576:	682a      	ldr	r2, [r5, #0]
 8006578:	686b      	ldr	r3, [r5, #4]
 800657a:	f7fa ffb1 	bl	80014e0 <__aeabi_dmul>
 800657e:	2301      	movs	r3, #1
 8006580:	1064      	asrs	r4, r4, #1
 8006582:	3508      	adds	r5, #8
 8006584:	2c00      	cmp	r4, #0
 8006586:	d1f3      	bne.n	8006570 <_strtod_l+0x61c>
 8006588:	2b00      	cmp	r3, #0
 800658a:	d001      	beq.n	8006590 <_strtod_l+0x63c>
 800658c:	0006      	movs	r6, r0
 800658e:	000f      	movs	r7, r1
 8006590:	9b08      	ldr	r3, [sp, #32]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00f      	beq.n	80065b6 <_strtod_l+0x662>
 8006596:	236b      	movs	r3, #107	; 0x6b
 8006598:	0079      	lsls	r1, r7, #1
 800659a:	0d49      	lsrs	r1, r1, #21
 800659c:	003a      	movs	r2, r7
 800659e:	1a5b      	subs	r3, r3, r1
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	dd08      	ble.n	80065b6 <_strtod_l+0x662>
 80065a4:	2b1f      	cmp	r3, #31
 80065a6:	dc00      	bgt.n	80065aa <_strtod_l+0x656>
 80065a8:	e126      	b.n	80067f8 <_strtod_l+0x8a4>
 80065aa:	2600      	movs	r6, #0
 80065ac:	2b34      	cmp	r3, #52	; 0x34
 80065ae:	dc00      	bgt.n	80065b2 <_strtod_l+0x65e>
 80065b0:	e11b      	b.n	80067ea <_strtod_l+0x896>
 80065b2:	27dc      	movs	r7, #220	; 0xdc
 80065b4:	04bf      	lsls	r7, r7, #18
 80065b6:	2200      	movs	r2, #0
 80065b8:	2300      	movs	r3, #0
 80065ba:	0030      	movs	r0, r6
 80065bc:	0039      	movs	r1, r7
 80065be:	f7f9 ff45 	bl	800044c <__aeabi_dcmpeq>
 80065c2:	2800      	cmp	r0, #0
 80065c4:	d1a0      	bne.n	8006508 <_strtod_l+0x5b4>
 80065c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80065ce:	9b06      	ldr	r3, [sp, #24]
 80065d0:	9805      	ldr	r0, [sp, #20]
 80065d2:	f002 f8b7 	bl	8008744 <__s2b>
 80065d6:	900b      	str	r0, [sp, #44]	; 0x2c
 80065d8:	2800      	cmp	r0, #0
 80065da:	d100      	bne.n	80065de <_strtod_l+0x68a>
 80065dc:	e723      	b.n	8006426 <_strtod_l+0x4d2>
 80065de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065e0:	9907      	ldr	r1, [sp, #28]
 80065e2:	17da      	asrs	r2, r3, #31
 80065e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065e6:	1a5b      	subs	r3, r3, r1
 80065e8:	401a      	ands	r2, r3
 80065ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065ec:	9215      	str	r2, [sp, #84]	; 0x54
 80065ee:	43db      	mvns	r3, r3
 80065f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065f2:	17db      	asrs	r3, r3, #31
 80065f4:	401a      	ands	r2, r3
 80065f6:	2300      	movs	r3, #0
 80065f8:	921c      	str	r2, [sp, #112]	; 0x70
 80065fa:	9306      	str	r3, [sp, #24]
 80065fc:	9307      	str	r3, [sp, #28]
 80065fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006600:	9805      	ldr	r0, [sp, #20]
 8006602:	6859      	ldr	r1, [r3, #4]
 8006604:	f001 fff2 	bl	80085ec <_Balloc>
 8006608:	9009      	str	r0, [sp, #36]	; 0x24
 800660a:	2800      	cmp	r0, #0
 800660c:	d100      	bne.n	8006610 <_strtod_l+0x6bc>
 800660e:	e70f      	b.n	8006430 <_strtod_l+0x4dc>
 8006610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006612:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	310c      	adds	r1, #12
 8006618:	1c9a      	adds	r2, r3, #2
 800661a:	0092      	lsls	r2, r2, #2
 800661c:	300c      	adds	r0, #12
 800661e:	930c      	str	r3, [sp, #48]	; 0x30
 8006620:	f001 ffdb 	bl	80085da <memcpy>
 8006624:	ab24      	add	r3, sp, #144	; 0x90
 8006626:	9301      	str	r3, [sp, #4]
 8006628:	ab23      	add	r3, sp, #140	; 0x8c
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	0032      	movs	r2, r6
 800662e:	003b      	movs	r3, r7
 8006630:	9805      	ldr	r0, [sp, #20]
 8006632:	960e      	str	r6, [sp, #56]	; 0x38
 8006634:	970f      	str	r7, [sp, #60]	; 0x3c
 8006636:	f002 fbd3 	bl	8008de0 <__d2b>
 800663a:	9022      	str	r0, [sp, #136]	; 0x88
 800663c:	2800      	cmp	r0, #0
 800663e:	d100      	bne.n	8006642 <_strtod_l+0x6ee>
 8006640:	e6f6      	b.n	8006430 <_strtod_l+0x4dc>
 8006642:	2101      	movs	r1, #1
 8006644:	9805      	ldr	r0, [sp, #20]
 8006646:	f002 f911 	bl	800886c <__i2b>
 800664a:	9007      	str	r0, [sp, #28]
 800664c:	2800      	cmp	r0, #0
 800664e:	d100      	bne.n	8006652 <_strtod_l+0x6fe>
 8006650:	e6ee      	b.n	8006430 <_strtod_l+0x4dc>
 8006652:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006654:	2b00      	cmp	r3, #0
 8006656:	da00      	bge.n	800665a <_strtod_l+0x706>
 8006658:	e0d3      	b.n	8006802 <_strtod_l+0x8ae>
 800665a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800665c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800665e:	189d      	adds	r5, r3, r2
 8006660:	9908      	ldr	r1, [sp, #32]
 8006662:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006664:	1a5b      	subs	r3, r3, r1
 8006666:	2136      	movs	r1, #54	; 0x36
 8006668:	189b      	adds	r3, r3, r2
 800666a:	1a8a      	subs	r2, r1, r2
 800666c:	498b      	ldr	r1, [pc, #556]	; (800689c <_strtod_l+0x948>)
 800666e:	3b01      	subs	r3, #1
 8006670:	2001      	movs	r0, #1
 8006672:	428b      	cmp	r3, r1
 8006674:	db00      	blt.n	8006678 <_strtod_l+0x724>
 8006676:	e0cf      	b.n	8006818 <_strtod_l+0x8c4>
 8006678:	1ac9      	subs	r1, r1, r3
 800667a:	1a52      	subs	r2, r2, r1
 800667c:	291f      	cmp	r1, #31
 800667e:	dd00      	ble.n	8006682 <_strtod_l+0x72e>
 8006680:	e0c3      	b.n	800680a <_strtod_l+0x8b6>
 8006682:	4088      	lsls	r0, r1
 8006684:	2300      	movs	r3, #0
 8006686:	9014      	str	r0, [sp, #80]	; 0x50
 8006688:	9312      	str	r3, [sp, #72]	; 0x48
 800668a:	18ab      	adds	r3, r5, r2
 800668c:	930c      	str	r3, [sp, #48]	; 0x30
 800668e:	18a4      	adds	r4, r4, r2
 8006690:	9b08      	ldr	r3, [sp, #32]
 8006692:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006694:	191c      	adds	r4, r3, r4
 8006696:	002b      	movs	r3, r5
 8006698:	4295      	cmp	r5, r2
 800669a:	dd00      	ble.n	800669e <_strtod_l+0x74a>
 800669c:	0013      	movs	r3, r2
 800669e:	42a3      	cmp	r3, r4
 80066a0:	dd00      	ble.n	80066a4 <_strtod_l+0x750>
 80066a2:	0023      	movs	r3, r4
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	dd04      	ble.n	80066b2 <_strtod_l+0x75e>
 80066a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80066aa:	1ae4      	subs	r4, r4, r3
 80066ac:	1ad2      	subs	r2, r2, r3
 80066ae:	920c      	str	r2, [sp, #48]	; 0x30
 80066b0:	1aed      	subs	r5, r5, r3
 80066b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	dd17      	ble.n	80066e8 <_strtod_l+0x794>
 80066b8:	001a      	movs	r2, r3
 80066ba:	9907      	ldr	r1, [sp, #28]
 80066bc:	9805      	ldr	r0, [sp, #20]
 80066be:	f002 f99b 	bl	80089f8 <__pow5mult>
 80066c2:	9007      	str	r0, [sp, #28]
 80066c4:	2800      	cmp	r0, #0
 80066c6:	d100      	bne.n	80066ca <_strtod_l+0x776>
 80066c8:	e6b2      	b.n	8006430 <_strtod_l+0x4dc>
 80066ca:	0001      	movs	r1, r0
 80066cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80066ce:	9805      	ldr	r0, [sp, #20]
 80066d0:	f002 f8e2 	bl	8008898 <__multiply>
 80066d4:	9011      	str	r0, [sp, #68]	; 0x44
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d100      	bne.n	80066dc <_strtod_l+0x788>
 80066da:	e6a9      	b.n	8006430 <_strtod_l+0x4dc>
 80066dc:	9922      	ldr	r1, [sp, #136]	; 0x88
 80066de:	9805      	ldr	r0, [sp, #20]
 80066e0:	f001 ffc8 	bl	8008674 <_Bfree>
 80066e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066e6:	9322      	str	r3, [sp, #136]	; 0x88
 80066e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	dd00      	ble.n	80066f0 <_strtod_l+0x79c>
 80066ee:	e096      	b.n	800681e <_strtod_l+0x8ca>
 80066f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	dd08      	ble.n	8006708 <_strtod_l+0x7b4>
 80066f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80066f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066fa:	9805      	ldr	r0, [sp, #20]
 80066fc:	f002 f97c 	bl	80089f8 <__pow5mult>
 8006700:	9009      	str	r0, [sp, #36]	; 0x24
 8006702:	2800      	cmp	r0, #0
 8006704:	d100      	bne.n	8006708 <_strtod_l+0x7b4>
 8006706:	e693      	b.n	8006430 <_strtod_l+0x4dc>
 8006708:	2c00      	cmp	r4, #0
 800670a:	dd08      	ble.n	800671e <_strtod_l+0x7ca>
 800670c:	0022      	movs	r2, r4
 800670e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006710:	9805      	ldr	r0, [sp, #20]
 8006712:	f002 f9cd 	bl	8008ab0 <__lshift>
 8006716:	9009      	str	r0, [sp, #36]	; 0x24
 8006718:	2800      	cmp	r0, #0
 800671a:	d100      	bne.n	800671e <_strtod_l+0x7ca>
 800671c:	e688      	b.n	8006430 <_strtod_l+0x4dc>
 800671e:	2d00      	cmp	r5, #0
 8006720:	dd08      	ble.n	8006734 <_strtod_l+0x7e0>
 8006722:	002a      	movs	r2, r5
 8006724:	9907      	ldr	r1, [sp, #28]
 8006726:	9805      	ldr	r0, [sp, #20]
 8006728:	f002 f9c2 	bl	8008ab0 <__lshift>
 800672c:	9007      	str	r0, [sp, #28]
 800672e:	2800      	cmp	r0, #0
 8006730:	d100      	bne.n	8006734 <_strtod_l+0x7e0>
 8006732:	e67d      	b.n	8006430 <_strtod_l+0x4dc>
 8006734:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006736:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006738:	9805      	ldr	r0, [sp, #20]
 800673a:	f002 fa45 	bl	8008bc8 <__mdiff>
 800673e:	9006      	str	r0, [sp, #24]
 8006740:	2800      	cmp	r0, #0
 8006742:	d100      	bne.n	8006746 <_strtod_l+0x7f2>
 8006744:	e674      	b.n	8006430 <_strtod_l+0x4dc>
 8006746:	2200      	movs	r2, #0
 8006748:	68c3      	ldr	r3, [r0, #12]
 800674a:	9907      	ldr	r1, [sp, #28]
 800674c:	60c2      	str	r2, [r0, #12]
 800674e:	9311      	str	r3, [sp, #68]	; 0x44
 8006750:	f002 fa1e 	bl	8008b90 <__mcmp>
 8006754:	2800      	cmp	r0, #0
 8006756:	da6c      	bge.n	8006832 <_strtod_l+0x8de>
 8006758:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800675a:	4333      	orrs	r3, r6
 800675c:	d000      	beq.n	8006760 <_strtod_l+0x80c>
 800675e:	e097      	b.n	8006890 <_strtod_l+0x93c>
 8006760:	033b      	lsls	r3, r7, #12
 8006762:	d000      	beq.n	8006766 <_strtod_l+0x812>
 8006764:	e094      	b.n	8006890 <_strtod_l+0x93c>
 8006766:	22d6      	movs	r2, #214	; 0xd6
 8006768:	4b4d      	ldr	r3, [pc, #308]	; (80068a0 <_strtod_l+0x94c>)
 800676a:	04d2      	lsls	r2, r2, #19
 800676c:	403b      	ands	r3, r7
 800676e:	4293      	cmp	r3, r2
 8006770:	d800      	bhi.n	8006774 <_strtod_l+0x820>
 8006772:	e08d      	b.n	8006890 <_strtod_l+0x93c>
 8006774:	9b06      	ldr	r3, [sp, #24]
 8006776:	695b      	ldr	r3, [r3, #20]
 8006778:	930a      	str	r3, [sp, #40]	; 0x28
 800677a:	2b00      	cmp	r3, #0
 800677c:	d105      	bne.n	800678a <_strtod_l+0x836>
 800677e:	9b06      	ldr	r3, [sp, #24]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	930a      	str	r3, [sp, #40]	; 0x28
 8006784:	2b01      	cmp	r3, #1
 8006786:	dc00      	bgt.n	800678a <_strtod_l+0x836>
 8006788:	e082      	b.n	8006890 <_strtod_l+0x93c>
 800678a:	9906      	ldr	r1, [sp, #24]
 800678c:	2201      	movs	r2, #1
 800678e:	9805      	ldr	r0, [sp, #20]
 8006790:	f002 f98e 	bl	8008ab0 <__lshift>
 8006794:	9907      	ldr	r1, [sp, #28]
 8006796:	9006      	str	r0, [sp, #24]
 8006798:	f002 f9fa 	bl	8008b90 <__mcmp>
 800679c:	2800      	cmp	r0, #0
 800679e:	dd77      	ble.n	8006890 <_strtod_l+0x93c>
 80067a0:	9908      	ldr	r1, [sp, #32]
 80067a2:	003b      	movs	r3, r7
 80067a4:	4a3e      	ldr	r2, [pc, #248]	; (80068a0 <_strtod_l+0x94c>)
 80067a6:	2900      	cmp	r1, #0
 80067a8:	d100      	bne.n	80067ac <_strtod_l+0x858>
 80067aa:	e09e      	b.n	80068ea <_strtod_l+0x996>
 80067ac:	0011      	movs	r1, r2
 80067ae:	20d6      	movs	r0, #214	; 0xd6
 80067b0:	4039      	ands	r1, r7
 80067b2:	04c0      	lsls	r0, r0, #19
 80067b4:	4281      	cmp	r1, r0
 80067b6:	dd00      	ble.n	80067ba <_strtod_l+0x866>
 80067b8:	e097      	b.n	80068ea <_strtod_l+0x996>
 80067ba:	23dc      	movs	r3, #220	; 0xdc
 80067bc:	049b      	lsls	r3, r3, #18
 80067be:	4299      	cmp	r1, r3
 80067c0:	dc00      	bgt.n	80067c4 <_strtod_l+0x870>
 80067c2:	e6a6      	b.n	8006512 <_strtod_l+0x5be>
 80067c4:	4b37      	ldr	r3, [pc, #220]	; (80068a4 <_strtod_l+0x950>)
 80067c6:	0030      	movs	r0, r6
 80067c8:	931b      	str	r3, [sp, #108]	; 0x6c
 80067ca:	2300      	movs	r3, #0
 80067cc:	931a      	str	r3, [sp, #104]	; 0x68
 80067ce:	0039      	movs	r1, r7
 80067d0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80067d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067d4:	f7fa fe84 	bl	80014e0 <__aeabi_dmul>
 80067d8:	0006      	movs	r6, r0
 80067da:	000f      	movs	r7, r1
 80067dc:	4308      	orrs	r0, r1
 80067de:	d000      	beq.n	80067e2 <_strtod_l+0x88e>
 80067e0:	e62f      	b.n	8006442 <_strtod_l+0x4ee>
 80067e2:	2322      	movs	r3, #34	; 0x22
 80067e4:	9a05      	ldr	r2, [sp, #20]
 80067e6:	6013      	str	r3, [r2, #0]
 80067e8:	e62b      	b.n	8006442 <_strtod_l+0x4ee>
 80067ea:	2101      	movs	r1, #1
 80067ec:	3b20      	subs	r3, #32
 80067ee:	4249      	negs	r1, r1
 80067f0:	4099      	lsls	r1, r3
 80067f2:	400a      	ands	r2, r1
 80067f4:	0017      	movs	r7, r2
 80067f6:	e6de      	b.n	80065b6 <_strtod_l+0x662>
 80067f8:	2201      	movs	r2, #1
 80067fa:	4252      	negs	r2, r2
 80067fc:	409a      	lsls	r2, r3
 80067fe:	4016      	ands	r6, r2
 8006800:	e6d9      	b.n	80065b6 <_strtod_l+0x662>
 8006802:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006804:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006806:	1ad4      	subs	r4, r2, r3
 8006808:	e72a      	b.n	8006660 <_strtod_l+0x70c>
 800680a:	4927      	ldr	r1, [pc, #156]	; (80068a8 <_strtod_l+0x954>)
 800680c:	1acb      	subs	r3, r1, r3
 800680e:	0001      	movs	r1, r0
 8006810:	4099      	lsls	r1, r3
 8006812:	9112      	str	r1, [sp, #72]	; 0x48
 8006814:	9014      	str	r0, [sp, #80]	; 0x50
 8006816:	e738      	b.n	800668a <_strtod_l+0x736>
 8006818:	2300      	movs	r3, #0
 800681a:	9312      	str	r3, [sp, #72]	; 0x48
 800681c:	e7fa      	b.n	8006814 <_strtod_l+0x8c0>
 800681e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006820:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006822:	9805      	ldr	r0, [sp, #20]
 8006824:	f002 f944 	bl	8008ab0 <__lshift>
 8006828:	9022      	str	r0, [sp, #136]	; 0x88
 800682a:	2800      	cmp	r0, #0
 800682c:	d000      	beq.n	8006830 <_strtod_l+0x8dc>
 800682e:	e75f      	b.n	80066f0 <_strtod_l+0x79c>
 8006830:	e5fe      	b.n	8006430 <_strtod_l+0x4dc>
 8006832:	970c      	str	r7, [sp, #48]	; 0x30
 8006834:	2800      	cmp	r0, #0
 8006836:	d176      	bne.n	8006926 <_strtod_l+0x9d2>
 8006838:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800683a:	033b      	lsls	r3, r7, #12
 800683c:	0b1b      	lsrs	r3, r3, #12
 800683e:	2a00      	cmp	r2, #0
 8006840:	d038      	beq.n	80068b4 <_strtod_l+0x960>
 8006842:	4a1a      	ldr	r2, [pc, #104]	; (80068ac <_strtod_l+0x958>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d138      	bne.n	80068ba <_strtod_l+0x966>
 8006848:	2201      	movs	r2, #1
 800684a:	9b08      	ldr	r3, [sp, #32]
 800684c:	4252      	negs	r2, r2
 800684e:	0031      	movs	r1, r6
 8006850:	0010      	movs	r0, r2
 8006852:	2b00      	cmp	r3, #0
 8006854:	d00b      	beq.n	800686e <_strtod_l+0x91a>
 8006856:	24d4      	movs	r4, #212	; 0xd4
 8006858:	4b11      	ldr	r3, [pc, #68]	; (80068a0 <_strtod_l+0x94c>)
 800685a:	0010      	movs	r0, r2
 800685c:	403b      	ands	r3, r7
 800685e:	04e4      	lsls	r4, r4, #19
 8006860:	42a3      	cmp	r3, r4
 8006862:	d804      	bhi.n	800686e <_strtod_l+0x91a>
 8006864:	306c      	adds	r0, #108	; 0x6c
 8006866:	0d1b      	lsrs	r3, r3, #20
 8006868:	1ac3      	subs	r3, r0, r3
 800686a:	409a      	lsls	r2, r3
 800686c:	0010      	movs	r0, r2
 800686e:	4281      	cmp	r1, r0
 8006870:	d123      	bne.n	80068ba <_strtod_l+0x966>
 8006872:	4b0f      	ldr	r3, [pc, #60]	; (80068b0 <_strtod_l+0x95c>)
 8006874:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006876:	429a      	cmp	r2, r3
 8006878:	d102      	bne.n	8006880 <_strtod_l+0x92c>
 800687a:	1c4b      	adds	r3, r1, #1
 800687c:	d100      	bne.n	8006880 <_strtod_l+0x92c>
 800687e:	e5d7      	b.n	8006430 <_strtod_l+0x4dc>
 8006880:	4b07      	ldr	r3, [pc, #28]	; (80068a0 <_strtod_l+0x94c>)
 8006882:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006884:	2600      	movs	r6, #0
 8006886:	401a      	ands	r2, r3
 8006888:	0013      	movs	r3, r2
 800688a:	2280      	movs	r2, #128	; 0x80
 800688c:	0352      	lsls	r2, r2, #13
 800688e:	189f      	adds	r7, r3, r2
 8006890:	9b08      	ldr	r3, [sp, #32]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d196      	bne.n	80067c4 <_strtod_l+0x870>
 8006896:	e5d4      	b.n	8006442 <_strtod_l+0x4ee>
 8006898:	08009cf0 	.word	0x08009cf0
 800689c:	fffffc02 	.word	0xfffffc02
 80068a0:	7ff00000 	.word	0x7ff00000
 80068a4:	39500000 	.word	0x39500000
 80068a8:	fffffbe2 	.word	0xfffffbe2
 80068ac:	000fffff 	.word	0x000fffff
 80068b0:	7fefffff 	.word	0x7fefffff
 80068b4:	4333      	orrs	r3, r6
 80068b6:	d100      	bne.n	80068ba <_strtod_l+0x966>
 80068b8:	e772      	b.n	80067a0 <_strtod_l+0x84c>
 80068ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d01d      	beq.n	80068fc <_strtod_l+0x9a8>
 80068c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068c4:	4213      	tst	r3, r2
 80068c6:	d0e3      	beq.n	8006890 <_strtod_l+0x93c>
 80068c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068ca:	0030      	movs	r0, r6
 80068cc:	0039      	movs	r1, r7
 80068ce:	9a08      	ldr	r2, [sp, #32]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d017      	beq.n	8006904 <_strtod_l+0x9b0>
 80068d4:	f7ff fb26 	bl	8005f24 <sulp>
 80068d8:	0002      	movs	r2, r0
 80068da:	000b      	movs	r3, r1
 80068dc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80068de:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80068e0:	f7f9 fe8e 	bl	8000600 <__aeabi_dadd>
 80068e4:	0006      	movs	r6, r0
 80068e6:	000f      	movs	r7, r1
 80068e8:	e7d2      	b.n	8006890 <_strtod_l+0x93c>
 80068ea:	2601      	movs	r6, #1
 80068ec:	4013      	ands	r3, r2
 80068ee:	4a9b      	ldr	r2, [pc, #620]	; (8006b5c <_strtod_l+0xc08>)
 80068f0:	4276      	negs	r6, r6
 80068f2:	189b      	adds	r3, r3, r2
 80068f4:	4a9a      	ldr	r2, [pc, #616]	; (8006b60 <_strtod_l+0xc0c>)
 80068f6:	431a      	orrs	r2, r3
 80068f8:	0017      	movs	r7, r2
 80068fa:	e7c9      	b.n	8006890 <_strtod_l+0x93c>
 80068fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80068fe:	4233      	tst	r3, r6
 8006900:	d0c6      	beq.n	8006890 <_strtod_l+0x93c>
 8006902:	e7e1      	b.n	80068c8 <_strtod_l+0x974>
 8006904:	f7ff fb0e 	bl	8005f24 <sulp>
 8006908:	0002      	movs	r2, r0
 800690a:	000b      	movs	r3, r1
 800690c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800690e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006910:	f7fb f852 	bl	80019b8 <__aeabi_dsub>
 8006914:	2200      	movs	r2, #0
 8006916:	2300      	movs	r3, #0
 8006918:	0006      	movs	r6, r0
 800691a:	000f      	movs	r7, r1
 800691c:	f7f9 fd96 	bl	800044c <__aeabi_dcmpeq>
 8006920:	2800      	cmp	r0, #0
 8006922:	d0b5      	beq.n	8006890 <_strtod_l+0x93c>
 8006924:	e5f5      	b.n	8006512 <_strtod_l+0x5be>
 8006926:	9907      	ldr	r1, [sp, #28]
 8006928:	9806      	ldr	r0, [sp, #24]
 800692a:	f002 fabd 	bl	8008ea8 <__ratio>
 800692e:	2380      	movs	r3, #128	; 0x80
 8006930:	2200      	movs	r2, #0
 8006932:	05db      	lsls	r3, r3, #23
 8006934:	0004      	movs	r4, r0
 8006936:	000d      	movs	r5, r1
 8006938:	f7f9 fd98 	bl	800046c <__aeabi_dcmple>
 800693c:	2800      	cmp	r0, #0
 800693e:	d079      	beq.n	8006a34 <_strtod_l+0xae0>
 8006940:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006942:	2b00      	cmp	r3, #0
 8006944:	d04b      	beq.n	80069de <_strtod_l+0xa8a>
 8006946:	2300      	movs	r3, #0
 8006948:	4c86      	ldr	r4, [pc, #536]	; (8006b64 <_strtod_l+0xc10>)
 800694a:	2500      	movs	r5, #0
 800694c:	9312      	str	r3, [sp, #72]	; 0x48
 800694e:	9413      	str	r4, [sp, #76]	; 0x4c
 8006950:	4c84      	ldr	r4, [pc, #528]	; (8006b64 <_strtod_l+0xc10>)
 8006952:	4a85      	ldr	r2, [pc, #532]	; (8006b68 <_strtod_l+0xc14>)
 8006954:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006956:	4013      	ands	r3, r2
 8006958:	9314      	str	r3, [sp, #80]	; 0x50
 800695a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800695c:	4b83      	ldr	r3, [pc, #524]	; (8006b6c <_strtod_l+0xc18>)
 800695e:	429a      	cmp	r2, r3
 8006960:	d000      	beq.n	8006964 <_strtod_l+0xa10>
 8006962:	e0b0      	b.n	8006ac6 <_strtod_l+0xb72>
 8006964:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006966:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006968:	921a      	str	r2, [sp, #104]	; 0x68
 800696a:	931b      	str	r3, [sp, #108]	; 0x6c
 800696c:	4a80      	ldr	r2, [pc, #512]	; (8006b70 <_strtod_l+0xc1c>)
 800696e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006970:	4694      	mov	ip, r2
 8006972:	4463      	add	r3, ip
 8006974:	001f      	movs	r7, r3
 8006976:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006978:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800697a:	0030      	movs	r0, r6
 800697c:	0039      	movs	r1, r7
 800697e:	920c      	str	r2, [sp, #48]	; 0x30
 8006980:	930d      	str	r3, [sp, #52]	; 0x34
 8006982:	f002 f9b9 	bl	8008cf8 <__ulp>
 8006986:	0002      	movs	r2, r0
 8006988:	000b      	movs	r3, r1
 800698a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800698c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800698e:	f7fa fda7 	bl	80014e0 <__aeabi_dmul>
 8006992:	0032      	movs	r2, r6
 8006994:	003b      	movs	r3, r7
 8006996:	f7f9 fe33 	bl	8000600 <__aeabi_dadd>
 800699a:	4a73      	ldr	r2, [pc, #460]	; (8006b68 <_strtod_l+0xc14>)
 800699c:	4b75      	ldr	r3, [pc, #468]	; (8006b74 <_strtod_l+0xc20>)
 800699e:	0006      	movs	r6, r0
 80069a0:	400a      	ands	r2, r1
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d95e      	bls.n	8006a64 <_strtod_l+0xb10>
 80069a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069a8:	4a73      	ldr	r2, [pc, #460]	; (8006b78 <_strtod_l+0xc24>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d103      	bne.n	80069b6 <_strtod_l+0xa62>
 80069ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069b0:	3301      	adds	r3, #1
 80069b2:	d100      	bne.n	80069b6 <_strtod_l+0xa62>
 80069b4:	e53c      	b.n	8006430 <_strtod_l+0x4dc>
 80069b6:	2601      	movs	r6, #1
 80069b8:	4f6f      	ldr	r7, [pc, #444]	; (8006b78 <_strtod_l+0xc24>)
 80069ba:	4276      	negs	r6, r6
 80069bc:	9922      	ldr	r1, [sp, #136]	; 0x88
 80069be:	9805      	ldr	r0, [sp, #20]
 80069c0:	f001 fe58 	bl	8008674 <_Bfree>
 80069c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069c6:	9805      	ldr	r0, [sp, #20]
 80069c8:	f001 fe54 	bl	8008674 <_Bfree>
 80069cc:	9907      	ldr	r1, [sp, #28]
 80069ce:	9805      	ldr	r0, [sp, #20]
 80069d0:	f001 fe50 	bl	8008674 <_Bfree>
 80069d4:	9906      	ldr	r1, [sp, #24]
 80069d6:	9805      	ldr	r0, [sp, #20]
 80069d8:	f001 fe4c 	bl	8008674 <_Bfree>
 80069dc:	e60f      	b.n	80065fe <_strtod_l+0x6aa>
 80069de:	2e00      	cmp	r6, #0
 80069e0:	d11c      	bne.n	8006a1c <_strtod_l+0xac8>
 80069e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069e4:	031b      	lsls	r3, r3, #12
 80069e6:	d11f      	bne.n	8006a28 <_strtod_l+0xad4>
 80069e8:	2200      	movs	r2, #0
 80069ea:	0020      	movs	r0, r4
 80069ec:	0029      	movs	r1, r5
 80069ee:	4b5d      	ldr	r3, [pc, #372]	; (8006b64 <_strtod_l+0xc10>)
 80069f0:	f7f9 fd32 	bl	8000458 <__aeabi_dcmplt>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	d11a      	bne.n	8006a2e <_strtod_l+0xada>
 80069f8:	0020      	movs	r0, r4
 80069fa:	0029      	movs	r1, r5
 80069fc:	2200      	movs	r2, #0
 80069fe:	4b5f      	ldr	r3, [pc, #380]	; (8006b7c <_strtod_l+0xc28>)
 8006a00:	f7fa fd6e 	bl	80014e0 <__aeabi_dmul>
 8006a04:	0005      	movs	r5, r0
 8006a06:	000c      	movs	r4, r1
 8006a08:	2380      	movs	r3, #128	; 0x80
 8006a0a:	061b      	lsls	r3, r3, #24
 8006a0c:	18e3      	adds	r3, r4, r3
 8006a0e:	951e      	str	r5, [sp, #120]	; 0x78
 8006a10:	931f      	str	r3, [sp, #124]	; 0x7c
 8006a12:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006a14:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006a16:	9212      	str	r2, [sp, #72]	; 0x48
 8006a18:	9313      	str	r3, [sp, #76]	; 0x4c
 8006a1a:	e79a      	b.n	8006952 <_strtod_l+0x9fe>
 8006a1c:	2e01      	cmp	r6, #1
 8006a1e:	d103      	bne.n	8006a28 <_strtod_l+0xad4>
 8006a20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d100      	bne.n	8006a28 <_strtod_l+0xad4>
 8006a26:	e574      	b.n	8006512 <_strtod_l+0x5be>
 8006a28:	2300      	movs	r3, #0
 8006a2a:	4c55      	ldr	r4, [pc, #340]	; (8006b80 <_strtod_l+0xc2c>)
 8006a2c:	e78d      	b.n	800694a <_strtod_l+0x9f6>
 8006a2e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8006a30:	4c52      	ldr	r4, [pc, #328]	; (8006b7c <_strtod_l+0xc28>)
 8006a32:	e7e9      	b.n	8006a08 <_strtod_l+0xab4>
 8006a34:	2200      	movs	r2, #0
 8006a36:	0020      	movs	r0, r4
 8006a38:	0029      	movs	r1, r5
 8006a3a:	4b50      	ldr	r3, [pc, #320]	; (8006b7c <_strtod_l+0xc28>)
 8006a3c:	f7fa fd50 	bl	80014e0 <__aeabi_dmul>
 8006a40:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a42:	0005      	movs	r5, r0
 8006a44:	000b      	movs	r3, r1
 8006a46:	000c      	movs	r4, r1
 8006a48:	2a00      	cmp	r2, #0
 8006a4a:	d107      	bne.n	8006a5c <_strtod_l+0xb08>
 8006a4c:	2280      	movs	r2, #128	; 0x80
 8006a4e:	0612      	lsls	r2, r2, #24
 8006a50:	188b      	adds	r3, r1, r2
 8006a52:	9016      	str	r0, [sp, #88]	; 0x58
 8006a54:	9317      	str	r3, [sp, #92]	; 0x5c
 8006a56:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006a58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a5a:	e7dc      	b.n	8006a16 <_strtod_l+0xac2>
 8006a5c:	0002      	movs	r2, r0
 8006a5e:	9216      	str	r2, [sp, #88]	; 0x58
 8006a60:	9317      	str	r3, [sp, #92]	; 0x5c
 8006a62:	e7f8      	b.n	8006a56 <_strtod_l+0xb02>
 8006a64:	23d4      	movs	r3, #212	; 0xd4
 8006a66:	049b      	lsls	r3, r3, #18
 8006a68:	18cf      	adds	r7, r1, r3
 8006a6a:	9b08      	ldr	r3, [sp, #32]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1a5      	bne.n	80069bc <_strtod_l+0xa68>
 8006a70:	4b3d      	ldr	r3, [pc, #244]	; (8006b68 <_strtod_l+0xc14>)
 8006a72:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006a74:	403b      	ands	r3, r7
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d1a0      	bne.n	80069bc <_strtod_l+0xa68>
 8006a7a:	0028      	movs	r0, r5
 8006a7c:	0021      	movs	r1, r4
 8006a7e:	f7f9 fd31 	bl	80004e4 <__aeabi_d2lz>
 8006a82:	f7f9 fd6b 	bl	800055c <__aeabi_l2d>
 8006a86:	0002      	movs	r2, r0
 8006a88:	000b      	movs	r3, r1
 8006a8a:	0028      	movs	r0, r5
 8006a8c:	0021      	movs	r1, r4
 8006a8e:	f7fa ff93 	bl	80019b8 <__aeabi_dsub>
 8006a92:	033b      	lsls	r3, r7, #12
 8006a94:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a96:	0b1b      	lsrs	r3, r3, #12
 8006a98:	4333      	orrs	r3, r6
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	0004      	movs	r4, r0
 8006a9e:	000d      	movs	r5, r1
 8006aa0:	4a38      	ldr	r2, [pc, #224]	; (8006b84 <_strtod_l+0xc30>)
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d055      	beq.n	8006b52 <_strtod_l+0xbfe>
 8006aa6:	4b38      	ldr	r3, [pc, #224]	; (8006b88 <_strtod_l+0xc34>)
 8006aa8:	f7f9 fcd6 	bl	8000458 <__aeabi_dcmplt>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d000      	beq.n	8006ab2 <_strtod_l+0xb5e>
 8006ab0:	e4c7      	b.n	8006442 <_strtod_l+0x4ee>
 8006ab2:	0020      	movs	r0, r4
 8006ab4:	0029      	movs	r1, r5
 8006ab6:	4a35      	ldr	r2, [pc, #212]	; (8006b8c <_strtod_l+0xc38>)
 8006ab8:	4b30      	ldr	r3, [pc, #192]	; (8006b7c <_strtod_l+0xc28>)
 8006aba:	f7f9 fce1 	bl	8000480 <__aeabi_dcmpgt>
 8006abe:	2800      	cmp	r0, #0
 8006ac0:	d100      	bne.n	8006ac4 <_strtod_l+0xb70>
 8006ac2:	e77b      	b.n	80069bc <_strtod_l+0xa68>
 8006ac4:	e4bd      	b.n	8006442 <_strtod_l+0x4ee>
 8006ac6:	9b08      	ldr	r3, [sp, #32]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d02b      	beq.n	8006b24 <_strtod_l+0xbd0>
 8006acc:	23d4      	movs	r3, #212	; 0xd4
 8006ace:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006ad0:	04db      	lsls	r3, r3, #19
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d826      	bhi.n	8006b24 <_strtod_l+0xbd0>
 8006ad6:	0028      	movs	r0, r5
 8006ad8:	0021      	movs	r1, r4
 8006ada:	4a2d      	ldr	r2, [pc, #180]	; (8006b90 <_strtod_l+0xc3c>)
 8006adc:	4b2d      	ldr	r3, [pc, #180]	; (8006b94 <_strtod_l+0xc40>)
 8006ade:	f7f9 fcc5 	bl	800046c <__aeabi_dcmple>
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	d017      	beq.n	8006b16 <_strtod_l+0xbc2>
 8006ae6:	0028      	movs	r0, r5
 8006ae8:	0021      	movs	r1, r4
 8006aea:	f7f9 fcdd 	bl	80004a8 <__aeabi_d2uiz>
 8006aee:	2800      	cmp	r0, #0
 8006af0:	d100      	bne.n	8006af4 <_strtod_l+0xba0>
 8006af2:	3001      	adds	r0, #1
 8006af4:	f7fb fb76 	bl	80021e4 <__aeabi_ui2d>
 8006af8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006afa:	0005      	movs	r5, r0
 8006afc:	000b      	movs	r3, r1
 8006afe:	000c      	movs	r4, r1
 8006b00:	2a00      	cmp	r2, #0
 8006b02:	d122      	bne.n	8006b4a <_strtod_l+0xbf6>
 8006b04:	2280      	movs	r2, #128	; 0x80
 8006b06:	0612      	lsls	r2, r2, #24
 8006b08:	188b      	adds	r3, r1, r2
 8006b0a:	9018      	str	r0, [sp, #96]	; 0x60
 8006b0c:	9319      	str	r3, [sp, #100]	; 0x64
 8006b0e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006b10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b12:	9212      	str	r2, [sp, #72]	; 0x48
 8006b14:	9313      	str	r3, [sp, #76]	; 0x4c
 8006b16:	22d6      	movs	r2, #214	; 0xd6
 8006b18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b1a:	04d2      	lsls	r2, r2, #19
 8006b1c:	189b      	adds	r3, r3, r2
 8006b1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006b20:	1a9b      	subs	r3, r3, r2
 8006b22:	9313      	str	r3, [sp, #76]	; 0x4c
 8006b24:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006b26:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b28:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8006b2a:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8006b2c:	f002 f8e4 	bl	8008cf8 <__ulp>
 8006b30:	0002      	movs	r2, r0
 8006b32:	000b      	movs	r3, r1
 8006b34:	0030      	movs	r0, r6
 8006b36:	0039      	movs	r1, r7
 8006b38:	f7fa fcd2 	bl	80014e0 <__aeabi_dmul>
 8006b3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b40:	f7f9 fd5e 	bl	8000600 <__aeabi_dadd>
 8006b44:	0006      	movs	r6, r0
 8006b46:	000f      	movs	r7, r1
 8006b48:	e78f      	b.n	8006a6a <_strtod_l+0xb16>
 8006b4a:	0002      	movs	r2, r0
 8006b4c:	9218      	str	r2, [sp, #96]	; 0x60
 8006b4e:	9319      	str	r3, [sp, #100]	; 0x64
 8006b50:	e7dd      	b.n	8006b0e <_strtod_l+0xbba>
 8006b52:	4b11      	ldr	r3, [pc, #68]	; (8006b98 <_strtod_l+0xc44>)
 8006b54:	f7f9 fc80 	bl	8000458 <__aeabi_dcmplt>
 8006b58:	e7b1      	b.n	8006abe <_strtod_l+0xb6a>
 8006b5a:	46c0      	nop			; (mov r8, r8)
 8006b5c:	fff00000 	.word	0xfff00000
 8006b60:	000fffff 	.word	0x000fffff
 8006b64:	3ff00000 	.word	0x3ff00000
 8006b68:	7ff00000 	.word	0x7ff00000
 8006b6c:	7fe00000 	.word	0x7fe00000
 8006b70:	fcb00000 	.word	0xfcb00000
 8006b74:	7c9fffff 	.word	0x7c9fffff
 8006b78:	7fefffff 	.word	0x7fefffff
 8006b7c:	3fe00000 	.word	0x3fe00000
 8006b80:	bff00000 	.word	0xbff00000
 8006b84:	94a03595 	.word	0x94a03595
 8006b88:	3fdfffff 	.word	0x3fdfffff
 8006b8c:	35afe535 	.word	0x35afe535
 8006b90:	ffc00000 	.word	0xffc00000
 8006b94:	41dfffff 	.word	0x41dfffff
 8006b98:	3fcfffff 	.word	0x3fcfffff

08006b9c <_strtod_r>:
 8006b9c:	b510      	push	{r4, lr}
 8006b9e:	4b02      	ldr	r3, [pc, #8]	; (8006ba8 <_strtod_r+0xc>)
 8006ba0:	f7ff f9d8 	bl	8005f54 <_strtod_l>
 8006ba4:	bd10      	pop	{r4, pc}
 8006ba6:	46c0      	nop			; (mov r8, r8)
 8006ba8:	20000078 	.word	0x20000078

08006bac <_strtol_l.isra.0>:
 8006bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bae:	b087      	sub	sp, #28
 8006bb0:	001e      	movs	r6, r3
 8006bb2:	9005      	str	r0, [sp, #20]
 8006bb4:	9101      	str	r1, [sp, #4]
 8006bb6:	9202      	str	r2, [sp, #8]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d045      	beq.n	8006c48 <_strtol_l.isra.0+0x9c>
 8006bbc:	0008      	movs	r0, r1
 8006bbe:	2b24      	cmp	r3, #36	; 0x24
 8006bc0:	d842      	bhi.n	8006c48 <_strtol_l.isra.0+0x9c>
 8006bc2:	4b3f      	ldr	r3, [pc, #252]	; (8006cc0 <_strtol_l.isra.0+0x114>)
 8006bc4:	2208      	movs	r2, #8
 8006bc6:	469c      	mov	ip, r3
 8006bc8:	0003      	movs	r3, r0
 8006bca:	4661      	mov	r1, ip
 8006bcc:	781c      	ldrb	r4, [r3, #0]
 8006bce:	1c45      	adds	r5, r0, #1
 8006bd0:	5d09      	ldrb	r1, [r1, r4]
 8006bd2:	0028      	movs	r0, r5
 8006bd4:	000f      	movs	r7, r1
 8006bd6:	4017      	ands	r7, r2
 8006bd8:	4211      	tst	r1, r2
 8006bda:	d1f5      	bne.n	8006bc8 <_strtol_l.isra.0+0x1c>
 8006bdc:	2c2d      	cmp	r4, #45	; 0x2d
 8006bde:	d13a      	bne.n	8006c56 <_strtol_l.isra.0+0xaa>
 8006be0:	2701      	movs	r7, #1
 8006be2:	782c      	ldrb	r4, [r5, #0]
 8006be4:	1c9d      	adds	r5, r3, #2
 8006be6:	2e00      	cmp	r6, #0
 8006be8:	d065      	beq.n	8006cb6 <_strtol_l.isra.0+0x10a>
 8006bea:	2e10      	cmp	r6, #16
 8006bec:	d109      	bne.n	8006c02 <_strtol_l.isra.0+0x56>
 8006bee:	2c30      	cmp	r4, #48	; 0x30
 8006bf0:	d107      	bne.n	8006c02 <_strtol_l.isra.0+0x56>
 8006bf2:	2220      	movs	r2, #32
 8006bf4:	782b      	ldrb	r3, [r5, #0]
 8006bf6:	4393      	bics	r3, r2
 8006bf8:	2b58      	cmp	r3, #88	; 0x58
 8006bfa:	d157      	bne.n	8006cac <_strtol_l.isra.0+0x100>
 8006bfc:	2610      	movs	r6, #16
 8006bfe:	786c      	ldrb	r4, [r5, #1]
 8006c00:	3502      	adds	r5, #2
 8006c02:	4b30      	ldr	r3, [pc, #192]	; (8006cc4 <_strtol_l.isra.0+0x118>)
 8006c04:	0031      	movs	r1, r6
 8006c06:	18fb      	adds	r3, r7, r3
 8006c08:	0018      	movs	r0, r3
 8006c0a:	9303      	str	r3, [sp, #12]
 8006c0c:	f7f9 fb1e 	bl	800024c <__aeabi_uidivmod>
 8006c10:	2300      	movs	r3, #0
 8006c12:	2201      	movs	r2, #1
 8006c14:	4684      	mov	ip, r0
 8006c16:	0018      	movs	r0, r3
 8006c18:	9104      	str	r1, [sp, #16]
 8006c1a:	4252      	negs	r2, r2
 8006c1c:	0021      	movs	r1, r4
 8006c1e:	3930      	subs	r1, #48	; 0x30
 8006c20:	2909      	cmp	r1, #9
 8006c22:	d81d      	bhi.n	8006c60 <_strtol_l.isra.0+0xb4>
 8006c24:	000c      	movs	r4, r1
 8006c26:	42a6      	cmp	r6, r4
 8006c28:	dd28      	ble.n	8006c7c <_strtol_l.isra.0+0xd0>
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	db24      	blt.n	8006c78 <_strtol_l.isra.0+0xcc>
 8006c2e:	0013      	movs	r3, r2
 8006c30:	4584      	cmp	ip, r0
 8006c32:	d306      	bcc.n	8006c42 <_strtol_l.isra.0+0x96>
 8006c34:	d102      	bne.n	8006c3c <_strtol_l.isra.0+0x90>
 8006c36:	9904      	ldr	r1, [sp, #16]
 8006c38:	42a1      	cmp	r1, r4
 8006c3a:	db02      	blt.n	8006c42 <_strtol_l.isra.0+0x96>
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	4370      	muls	r0, r6
 8006c40:	1820      	adds	r0, r4, r0
 8006c42:	782c      	ldrb	r4, [r5, #0]
 8006c44:	3501      	adds	r5, #1
 8006c46:	e7e9      	b.n	8006c1c <_strtol_l.isra.0+0x70>
 8006c48:	f7fe f9b2 	bl	8004fb0 <__errno>
 8006c4c:	2316      	movs	r3, #22
 8006c4e:	6003      	str	r3, [r0, #0]
 8006c50:	2000      	movs	r0, #0
 8006c52:	b007      	add	sp, #28
 8006c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c56:	2c2b      	cmp	r4, #43	; 0x2b
 8006c58:	d1c5      	bne.n	8006be6 <_strtol_l.isra.0+0x3a>
 8006c5a:	782c      	ldrb	r4, [r5, #0]
 8006c5c:	1c9d      	adds	r5, r3, #2
 8006c5e:	e7c2      	b.n	8006be6 <_strtol_l.isra.0+0x3a>
 8006c60:	0021      	movs	r1, r4
 8006c62:	3941      	subs	r1, #65	; 0x41
 8006c64:	2919      	cmp	r1, #25
 8006c66:	d801      	bhi.n	8006c6c <_strtol_l.isra.0+0xc0>
 8006c68:	3c37      	subs	r4, #55	; 0x37
 8006c6a:	e7dc      	b.n	8006c26 <_strtol_l.isra.0+0x7a>
 8006c6c:	0021      	movs	r1, r4
 8006c6e:	3961      	subs	r1, #97	; 0x61
 8006c70:	2919      	cmp	r1, #25
 8006c72:	d803      	bhi.n	8006c7c <_strtol_l.isra.0+0xd0>
 8006c74:	3c57      	subs	r4, #87	; 0x57
 8006c76:	e7d6      	b.n	8006c26 <_strtol_l.isra.0+0x7a>
 8006c78:	0013      	movs	r3, r2
 8006c7a:	e7e2      	b.n	8006c42 <_strtol_l.isra.0+0x96>
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	da09      	bge.n	8006c94 <_strtol_l.isra.0+0xe8>
 8006c80:	2322      	movs	r3, #34	; 0x22
 8006c82:	9a05      	ldr	r2, [sp, #20]
 8006c84:	9803      	ldr	r0, [sp, #12]
 8006c86:	6013      	str	r3, [r2, #0]
 8006c88:	9b02      	ldr	r3, [sp, #8]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d0e1      	beq.n	8006c52 <_strtol_l.isra.0+0xa6>
 8006c8e:	1e6b      	subs	r3, r5, #1
 8006c90:	9301      	str	r3, [sp, #4]
 8006c92:	e007      	b.n	8006ca4 <_strtol_l.isra.0+0xf8>
 8006c94:	2f00      	cmp	r7, #0
 8006c96:	d000      	beq.n	8006c9a <_strtol_l.isra.0+0xee>
 8006c98:	4240      	negs	r0, r0
 8006c9a:	9a02      	ldr	r2, [sp, #8]
 8006c9c:	2a00      	cmp	r2, #0
 8006c9e:	d0d8      	beq.n	8006c52 <_strtol_l.isra.0+0xa6>
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d1f4      	bne.n	8006c8e <_strtol_l.isra.0+0xe2>
 8006ca4:	9b02      	ldr	r3, [sp, #8]
 8006ca6:	9a01      	ldr	r2, [sp, #4]
 8006ca8:	601a      	str	r2, [r3, #0]
 8006caa:	e7d2      	b.n	8006c52 <_strtol_l.isra.0+0xa6>
 8006cac:	2430      	movs	r4, #48	; 0x30
 8006cae:	2e00      	cmp	r6, #0
 8006cb0:	d1a7      	bne.n	8006c02 <_strtol_l.isra.0+0x56>
 8006cb2:	3608      	adds	r6, #8
 8006cb4:	e7a5      	b.n	8006c02 <_strtol_l.isra.0+0x56>
 8006cb6:	2c30      	cmp	r4, #48	; 0x30
 8006cb8:	d09b      	beq.n	8006bf2 <_strtol_l.isra.0+0x46>
 8006cba:	260a      	movs	r6, #10
 8006cbc:	e7a1      	b.n	8006c02 <_strtol_l.isra.0+0x56>
 8006cbe:	46c0      	nop			; (mov r8, r8)
 8006cc0:	08009d19 	.word	0x08009d19
 8006cc4:	7fffffff 	.word	0x7fffffff

08006cc8 <_strtol_r>:
 8006cc8:	b510      	push	{r4, lr}
 8006cca:	f7ff ff6f 	bl	8006bac <_strtol_l.isra.0>
 8006cce:	bd10      	pop	{r4, pc}

08006cd0 <quorem>:
 8006cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cd2:	0006      	movs	r6, r0
 8006cd4:	690d      	ldr	r5, [r1, #16]
 8006cd6:	6933      	ldr	r3, [r6, #16]
 8006cd8:	b087      	sub	sp, #28
 8006cda:	2000      	movs	r0, #0
 8006cdc:	9102      	str	r1, [sp, #8]
 8006cde:	42ab      	cmp	r3, r5
 8006ce0:	db6b      	blt.n	8006dba <quorem+0xea>
 8006ce2:	000b      	movs	r3, r1
 8006ce4:	3d01      	subs	r5, #1
 8006ce6:	00ac      	lsls	r4, r5, #2
 8006ce8:	3314      	adds	r3, #20
 8006cea:	9305      	str	r3, [sp, #20]
 8006cec:	191b      	adds	r3, r3, r4
 8006cee:	9303      	str	r3, [sp, #12]
 8006cf0:	0033      	movs	r3, r6
 8006cf2:	3314      	adds	r3, #20
 8006cf4:	9301      	str	r3, [sp, #4]
 8006cf6:	191c      	adds	r4, r3, r4
 8006cf8:	9b03      	ldr	r3, [sp, #12]
 8006cfa:	6827      	ldr	r7, [r4, #0]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	0038      	movs	r0, r7
 8006d00:	9300      	str	r3, [sp, #0]
 8006d02:	3301      	adds	r3, #1
 8006d04:	0019      	movs	r1, r3
 8006d06:	9304      	str	r3, [sp, #16]
 8006d08:	f7f9 fa1a 	bl	8000140 <__udivsi3>
 8006d0c:	9b04      	ldr	r3, [sp, #16]
 8006d0e:	9000      	str	r0, [sp, #0]
 8006d10:	429f      	cmp	r7, r3
 8006d12:	d329      	bcc.n	8006d68 <quorem+0x98>
 8006d14:	2300      	movs	r3, #0
 8006d16:	469c      	mov	ip, r3
 8006d18:	9801      	ldr	r0, [sp, #4]
 8006d1a:	9f05      	ldr	r7, [sp, #20]
 8006d1c:	9304      	str	r3, [sp, #16]
 8006d1e:	cf08      	ldmia	r7!, {r3}
 8006d20:	9a00      	ldr	r2, [sp, #0]
 8006d22:	b299      	uxth	r1, r3
 8006d24:	4351      	muls	r1, r2
 8006d26:	0c1b      	lsrs	r3, r3, #16
 8006d28:	4353      	muls	r3, r2
 8006d2a:	4461      	add	r1, ip
 8006d2c:	0c0a      	lsrs	r2, r1, #16
 8006d2e:	189b      	adds	r3, r3, r2
 8006d30:	0c1a      	lsrs	r2, r3, #16
 8006d32:	9305      	str	r3, [sp, #20]
 8006d34:	6803      	ldr	r3, [r0, #0]
 8006d36:	4694      	mov	ip, r2
 8006d38:	b29a      	uxth	r2, r3
 8006d3a:	9b04      	ldr	r3, [sp, #16]
 8006d3c:	b289      	uxth	r1, r1
 8006d3e:	18d2      	adds	r2, r2, r3
 8006d40:	6803      	ldr	r3, [r0, #0]
 8006d42:	1a52      	subs	r2, r2, r1
 8006d44:	0c19      	lsrs	r1, r3, #16
 8006d46:	466b      	mov	r3, sp
 8006d48:	8a9b      	ldrh	r3, [r3, #20]
 8006d4a:	1acb      	subs	r3, r1, r3
 8006d4c:	1411      	asrs	r1, r2, #16
 8006d4e:	185b      	adds	r3, r3, r1
 8006d50:	1419      	asrs	r1, r3, #16
 8006d52:	b292      	uxth	r2, r2
 8006d54:	041b      	lsls	r3, r3, #16
 8006d56:	431a      	orrs	r2, r3
 8006d58:	9b03      	ldr	r3, [sp, #12]
 8006d5a:	9104      	str	r1, [sp, #16]
 8006d5c:	c004      	stmia	r0!, {r2}
 8006d5e:	42bb      	cmp	r3, r7
 8006d60:	d2dd      	bcs.n	8006d1e <quorem+0x4e>
 8006d62:	6823      	ldr	r3, [r4, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d02e      	beq.n	8006dc6 <quorem+0xf6>
 8006d68:	0030      	movs	r0, r6
 8006d6a:	9902      	ldr	r1, [sp, #8]
 8006d6c:	f001 ff10 	bl	8008b90 <__mcmp>
 8006d70:	2800      	cmp	r0, #0
 8006d72:	db21      	blt.n	8006db8 <quorem+0xe8>
 8006d74:	0030      	movs	r0, r6
 8006d76:	2400      	movs	r4, #0
 8006d78:	9b00      	ldr	r3, [sp, #0]
 8006d7a:	9902      	ldr	r1, [sp, #8]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	3014      	adds	r0, #20
 8006d82:	3114      	adds	r1, #20
 8006d84:	6802      	ldr	r2, [r0, #0]
 8006d86:	c908      	ldmia	r1!, {r3}
 8006d88:	b292      	uxth	r2, r2
 8006d8a:	1914      	adds	r4, r2, r4
 8006d8c:	b29a      	uxth	r2, r3
 8006d8e:	1aa2      	subs	r2, r4, r2
 8006d90:	6804      	ldr	r4, [r0, #0]
 8006d92:	0c1b      	lsrs	r3, r3, #16
 8006d94:	0c24      	lsrs	r4, r4, #16
 8006d96:	1ae3      	subs	r3, r4, r3
 8006d98:	1414      	asrs	r4, r2, #16
 8006d9a:	191b      	adds	r3, r3, r4
 8006d9c:	141c      	asrs	r4, r3, #16
 8006d9e:	b292      	uxth	r2, r2
 8006da0:	041b      	lsls	r3, r3, #16
 8006da2:	4313      	orrs	r3, r2
 8006da4:	c008      	stmia	r0!, {r3}
 8006da6:	9b03      	ldr	r3, [sp, #12]
 8006da8:	428b      	cmp	r3, r1
 8006daa:	d2eb      	bcs.n	8006d84 <quorem+0xb4>
 8006dac:	9a01      	ldr	r2, [sp, #4]
 8006dae:	00ab      	lsls	r3, r5, #2
 8006db0:	18d3      	adds	r3, r2, r3
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	2a00      	cmp	r2, #0
 8006db6:	d010      	beq.n	8006dda <quorem+0x10a>
 8006db8:	9800      	ldr	r0, [sp, #0]
 8006dba:	b007      	add	sp, #28
 8006dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dbe:	6823      	ldr	r3, [r4, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d104      	bne.n	8006dce <quorem+0xfe>
 8006dc4:	3d01      	subs	r5, #1
 8006dc6:	9b01      	ldr	r3, [sp, #4]
 8006dc8:	3c04      	subs	r4, #4
 8006dca:	42a3      	cmp	r3, r4
 8006dcc:	d3f7      	bcc.n	8006dbe <quorem+0xee>
 8006dce:	6135      	str	r5, [r6, #16]
 8006dd0:	e7ca      	b.n	8006d68 <quorem+0x98>
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	2a00      	cmp	r2, #0
 8006dd6:	d104      	bne.n	8006de2 <quorem+0x112>
 8006dd8:	3d01      	subs	r5, #1
 8006dda:	9a01      	ldr	r2, [sp, #4]
 8006ddc:	3b04      	subs	r3, #4
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d3f7      	bcc.n	8006dd2 <quorem+0x102>
 8006de2:	6135      	str	r5, [r6, #16]
 8006de4:	e7e8      	b.n	8006db8 <quorem+0xe8>
	...

08006de8 <_dtoa_r>:
 8006de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dea:	b09d      	sub	sp, #116	; 0x74
 8006dec:	9202      	str	r2, [sp, #8]
 8006dee:	9303      	str	r3, [sp, #12]
 8006df0:	9b02      	ldr	r3, [sp, #8]
 8006df2:	9c03      	ldr	r4, [sp, #12]
 8006df4:	930a      	str	r3, [sp, #40]	; 0x28
 8006df6:	940b      	str	r4, [sp, #44]	; 0x2c
 8006df8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006dfa:	0007      	movs	r7, r0
 8006dfc:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8006dfe:	2c00      	cmp	r4, #0
 8006e00:	d10e      	bne.n	8006e20 <_dtoa_r+0x38>
 8006e02:	2010      	movs	r0, #16
 8006e04:	f001 fbc2 	bl	800858c <malloc>
 8006e08:	1e02      	subs	r2, r0, #0
 8006e0a:	6278      	str	r0, [r7, #36]	; 0x24
 8006e0c:	d104      	bne.n	8006e18 <_dtoa_r+0x30>
 8006e0e:	21ea      	movs	r1, #234	; 0xea
 8006e10:	4bc0      	ldr	r3, [pc, #768]	; (8007114 <_dtoa_r+0x32c>)
 8006e12:	48c1      	ldr	r0, [pc, #772]	; (8007118 <_dtoa_r+0x330>)
 8006e14:	f002 fd94 	bl	8009940 <__assert_func>
 8006e18:	6044      	str	r4, [r0, #4]
 8006e1a:	6084      	str	r4, [r0, #8]
 8006e1c:	6004      	str	r4, [r0, #0]
 8006e1e:	60c4      	str	r4, [r0, #12]
 8006e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e22:	6819      	ldr	r1, [r3, #0]
 8006e24:	2900      	cmp	r1, #0
 8006e26:	d00a      	beq.n	8006e3e <_dtoa_r+0x56>
 8006e28:	685a      	ldr	r2, [r3, #4]
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	4093      	lsls	r3, r2
 8006e2e:	604a      	str	r2, [r1, #4]
 8006e30:	608b      	str	r3, [r1, #8]
 8006e32:	0038      	movs	r0, r7
 8006e34:	f001 fc1e 	bl	8008674 <_Bfree>
 8006e38:	2200      	movs	r2, #0
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3c:	601a      	str	r2, [r3, #0]
 8006e3e:	9b03      	ldr	r3, [sp, #12]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	da21      	bge.n	8006e88 <_dtoa_r+0xa0>
 8006e44:	2301      	movs	r3, #1
 8006e46:	602b      	str	r3, [r5, #0]
 8006e48:	9b03      	ldr	r3, [sp, #12]
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	085b      	lsrs	r3, r3, #1
 8006e4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e50:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006e52:	4bb2      	ldr	r3, [pc, #712]	; (800711c <_dtoa_r+0x334>)
 8006e54:	002a      	movs	r2, r5
 8006e56:	9318      	str	r3, [sp, #96]	; 0x60
 8006e58:	401a      	ands	r2, r3
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d117      	bne.n	8006e8e <_dtoa_r+0xa6>
 8006e5e:	4bb0      	ldr	r3, [pc, #704]	; (8007120 <_dtoa_r+0x338>)
 8006e60:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006e62:	0328      	lsls	r0, r5, #12
 8006e64:	6013      	str	r3, [r2, #0]
 8006e66:	9b02      	ldr	r3, [sp, #8]
 8006e68:	0b00      	lsrs	r0, r0, #12
 8006e6a:	4318      	orrs	r0, r3
 8006e6c:	d101      	bne.n	8006e72 <_dtoa_r+0x8a>
 8006e6e:	f000 fdc3 	bl	80079f8 <_dtoa_r+0xc10>
 8006e72:	48ac      	ldr	r0, [pc, #688]	; (8007124 <_dtoa_r+0x33c>)
 8006e74:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e76:	9005      	str	r0, [sp, #20]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d002      	beq.n	8006e82 <_dtoa_r+0x9a>
 8006e7c:	4baa      	ldr	r3, [pc, #680]	; (8007128 <_dtoa_r+0x340>)
 8006e7e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006e80:	6013      	str	r3, [r2, #0]
 8006e82:	9805      	ldr	r0, [sp, #20]
 8006e84:	b01d      	add	sp, #116	; 0x74
 8006e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e88:	2300      	movs	r3, #0
 8006e8a:	602b      	str	r3, [r5, #0]
 8006e8c:	e7e0      	b.n	8006e50 <_dtoa_r+0x68>
 8006e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e90:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006e92:	9312      	str	r3, [sp, #72]	; 0x48
 8006e94:	9413      	str	r4, [sp, #76]	; 0x4c
 8006e96:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006e98:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	f7f9 fad5 	bl	800044c <__aeabi_dcmpeq>
 8006ea2:	1e04      	subs	r4, r0, #0
 8006ea4:	d00b      	beq.n	8006ebe <_dtoa_r+0xd6>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	4b9f      	ldr	r3, [pc, #636]	; (800712c <_dtoa_r+0x344>)
 8006eae:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006eb0:	9305      	str	r3, [sp, #20]
 8006eb2:	2a00      	cmp	r2, #0
 8006eb4:	d0e5      	beq.n	8006e82 <_dtoa_r+0x9a>
 8006eb6:	4a9e      	ldr	r2, [pc, #632]	; (8007130 <_dtoa_r+0x348>)
 8006eb8:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006eba:	600a      	str	r2, [r1, #0]
 8006ebc:	e7e1      	b.n	8006e82 <_dtoa_r+0x9a>
 8006ebe:	ab1a      	add	r3, sp, #104	; 0x68
 8006ec0:	9301      	str	r3, [sp, #4]
 8006ec2:	ab1b      	add	r3, sp, #108	; 0x6c
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	0038      	movs	r0, r7
 8006ec8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006eca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ecc:	f001 ff88 	bl	8008de0 <__d2b>
 8006ed0:	006e      	lsls	r6, r5, #1
 8006ed2:	9004      	str	r0, [sp, #16]
 8006ed4:	0d76      	lsrs	r6, r6, #21
 8006ed6:	d100      	bne.n	8006eda <_dtoa_r+0xf2>
 8006ed8:	e07c      	b.n	8006fd4 <_dtoa_r+0x1ec>
 8006eda:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006edc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006ede:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ee0:	4a94      	ldr	r2, [pc, #592]	; (8007134 <_dtoa_r+0x34c>)
 8006ee2:	031b      	lsls	r3, r3, #12
 8006ee4:	0b1b      	lsrs	r3, r3, #12
 8006ee6:	431a      	orrs	r2, r3
 8006ee8:	0011      	movs	r1, r2
 8006eea:	4b93      	ldr	r3, [pc, #588]	; (8007138 <_dtoa_r+0x350>)
 8006eec:	9416      	str	r4, [sp, #88]	; 0x58
 8006eee:	18f6      	adds	r6, r6, r3
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	4b92      	ldr	r3, [pc, #584]	; (800713c <_dtoa_r+0x354>)
 8006ef4:	f7fa fd60 	bl	80019b8 <__aeabi_dsub>
 8006ef8:	4a91      	ldr	r2, [pc, #580]	; (8007140 <_dtoa_r+0x358>)
 8006efa:	4b92      	ldr	r3, [pc, #584]	; (8007144 <_dtoa_r+0x35c>)
 8006efc:	f7fa faf0 	bl	80014e0 <__aeabi_dmul>
 8006f00:	4a91      	ldr	r2, [pc, #580]	; (8007148 <_dtoa_r+0x360>)
 8006f02:	4b92      	ldr	r3, [pc, #584]	; (800714c <_dtoa_r+0x364>)
 8006f04:	f7f9 fb7c 	bl	8000600 <__aeabi_dadd>
 8006f08:	0004      	movs	r4, r0
 8006f0a:	0030      	movs	r0, r6
 8006f0c:	000d      	movs	r5, r1
 8006f0e:	f7fb f939 	bl	8002184 <__aeabi_i2d>
 8006f12:	4a8f      	ldr	r2, [pc, #572]	; (8007150 <_dtoa_r+0x368>)
 8006f14:	4b8f      	ldr	r3, [pc, #572]	; (8007154 <_dtoa_r+0x36c>)
 8006f16:	f7fa fae3 	bl	80014e0 <__aeabi_dmul>
 8006f1a:	0002      	movs	r2, r0
 8006f1c:	000b      	movs	r3, r1
 8006f1e:	0020      	movs	r0, r4
 8006f20:	0029      	movs	r1, r5
 8006f22:	f7f9 fb6d 	bl	8000600 <__aeabi_dadd>
 8006f26:	0004      	movs	r4, r0
 8006f28:	000d      	movs	r5, r1
 8006f2a:	f7fb f8f5 	bl	8002118 <__aeabi_d2iz>
 8006f2e:	2200      	movs	r2, #0
 8006f30:	9002      	str	r0, [sp, #8]
 8006f32:	2300      	movs	r3, #0
 8006f34:	0020      	movs	r0, r4
 8006f36:	0029      	movs	r1, r5
 8006f38:	f7f9 fa8e 	bl	8000458 <__aeabi_dcmplt>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	d00b      	beq.n	8006f58 <_dtoa_r+0x170>
 8006f40:	9802      	ldr	r0, [sp, #8]
 8006f42:	f7fb f91f 	bl	8002184 <__aeabi_i2d>
 8006f46:	002b      	movs	r3, r5
 8006f48:	0022      	movs	r2, r4
 8006f4a:	f7f9 fa7f 	bl	800044c <__aeabi_dcmpeq>
 8006f4e:	4243      	negs	r3, r0
 8006f50:	4158      	adcs	r0, r3
 8006f52:	9b02      	ldr	r3, [sp, #8]
 8006f54:	1a1b      	subs	r3, r3, r0
 8006f56:	9302      	str	r3, [sp, #8]
 8006f58:	2301      	movs	r3, #1
 8006f5a:	9315      	str	r3, [sp, #84]	; 0x54
 8006f5c:	9b02      	ldr	r3, [sp, #8]
 8006f5e:	2b16      	cmp	r3, #22
 8006f60:	d80f      	bhi.n	8006f82 <_dtoa_r+0x19a>
 8006f62:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006f64:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006f66:	00da      	lsls	r2, r3, #3
 8006f68:	4b7b      	ldr	r3, [pc, #492]	; (8007158 <_dtoa_r+0x370>)
 8006f6a:	189b      	adds	r3, r3, r2
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f7f9 fa72 	bl	8000458 <__aeabi_dcmplt>
 8006f74:	2800      	cmp	r0, #0
 8006f76:	d049      	beq.n	800700c <_dtoa_r+0x224>
 8006f78:	9b02      	ldr	r3, [sp, #8]
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	9302      	str	r3, [sp, #8]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	9315      	str	r3, [sp, #84]	; 0x54
 8006f82:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006f84:	1b9e      	subs	r6, r3, r6
 8006f86:	2300      	movs	r3, #0
 8006f88:	9308      	str	r3, [sp, #32]
 8006f8a:	0033      	movs	r3, r6
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	930d      	str	r3, [sp, #52]	; 0x34
 8006f90:	d504      	bpl.n	8006f9c <_dtoa_r+0x1b4>
 8006f92:	2301      	movs	r3, #1
 8006f94:	1b9b      	subs	r3, r3, r6
 8006f96:	9308      	str	r3, [sp, #32]
 8006f98:	2300      	movs	r3, #0
 8006f9a:	930d      	str	r3, [sp, #52]	; 0x34
 8006f9c:	9b02      	ldr	r3, [sp, #8]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	db36      	blt.n	8007010 <_dtoa_r+0x228>
 8006fa2:	9a02      	ldr	r2, [sp, #8]
 8006fa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fa6:	4694      	mov	ip, r2
 8006fa8:	4463      	add	r3, ip
 8006faa:	930d      	str	r3, [sp, #52]	; 0x34
 8006fac:	2300      	movs	r3, #0
 8006fae:	9214      	str	r2, [sp, #80]	; 0x50
 8006fb0:	930e      	str	r3, [sp, #56]	; 0x38
 8006fb2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fb4:	2401      	movs	r4, #1
 8006fb6:	2b09      	cmp	r3, #9
 8006fb8:	d862      	bhi.n	8007080 <_dtoa_r+0x298>
 8006fba:	2b05      	cmp	r3, #5
 8006fbc:	dd02      	ble.n	8006fc4 <_dtoa_r+0x1dc>
 8006fbe:	2400      	movs	r4, #0
 8006fc0:	3b04      	subs	r3, #4
 8006fc2:	9322      	str	r3, [sp, #136]	; 0x88
 8006fc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fc6:	1e98      	subs	r0, r3, #2
 8006fc8:	2803      	cmp	r0, #3
 8006fca:	d862      	bhi.n	8007092 <_dtoa_r+0x2aa>
 8006fcc:	f7f9 f8a4 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006fd0:	56343629 	.word	0x56343629
 8006fd4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006fd6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006fd8:	189e      	adds	r6, r3, r2
 8006fda:	4b60      	ldr	r3, [pc, #384]	; (800715c <_dtoa_r+0x374>)
 8006fdc:	18f2      	adds	r2, r6, r3
 8006fde:	2a20      	cmp	r2, #32
 8006fe0:	dd0f      	ble.n	8007002 <_dtoa_r+0x21a>
 8006fe2:	2340      	movs	r3, #64	; 0x40
 8006fe4:	1a9b      	subs	r3, r3, r2
 8006fe6:	409d      	lsls	r5, r3
 8006fe8:	4b5d      	ldr	r3, [pc, #372]	; (8007160 <_dtoa_r+0x378>)
 8006fea:	9802      	ldr	r0, [sp, #8]
 8006fec:	18f3      	adds	r3, r6, r3
 8006fee:	40d8      	lsrs	r0, r3
 8006ff0:	4328      	orrs	r0, r5
 8006ff2:	f7fb f8f7 	bl	80021e4 <__aeabi_ui2d>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	4c5a      	ldr	r4, [pc, #360]	; (8007164 <_dtoa_r+0x37c>)
 8006ffa:	3e01      	subs	r6, #1
 8006ffc:	1909      	adds	r1, r1, r4
 8006ffe:	9316      	str	r3, [sp, #88]	; 0x58
 8007000:	e776      	b.n	8006ef0 <_dtoa_r+0x108>
 8007002:	2320      	movs	r3, #32
 8007004:	9802      	ldr	r0, [sp, #8]
 8007006:	1a9b      	subs	r3, r3, r2
 8007008:	4098      	lsls	r0, r3
 800700a:	e7f2      	b.n	8006ff2 <_dtoa_r+0x20a>
 800700c:	9015      	str	r0, [sp, #84]	; 0x54
 800700e:	e7b8      	b.n	8006f82 <_dtoa_r+0x19a>
 8007010:	9b08      	ldr	r3, [sp, #32]
 8007012:	9a02      	ldr	r2, [sp, #8]
 8007014:	1a9b      	subs	r3, r3, r2
 8007016:	9308      	str	r3, [sp, #32]
 8007018:	4253      	negs	r3, r2
 800701a:	930e      	str	r3, [sp, #56]	; 0x38
 800701c:	2300      	movs	r3, #0
 800701e:	9314      	str	r3, [sp, #80]	; 0x50
 8007020:	e7c7      	b.n	8006fb2 <_dtoa_r+0x1ca>
 8007022:	2300      	movs	r3, #0
 8007024:	930f      	str	r3, [sp, #60]	; 0x3c
 8007026:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007028:	2b00      	cmp	r3, #0
 800702a:	dc36      	bgt.n	800709a <_dtoa_r+0x2b2>
 800702c:	2301      	movs	r3, #1
 800702e:	001a      	movs	r2, r3
 8007030:	930c      	str	r3, [sp, #48]	; 0x30
 8007032:	9306      	str	r3, [sp, #24]
 8007034:	9223      	str	r2, [sp, #140]	; 0x8c
 8007036:	e00d      	b.n	8007054 <_dtoa_r+0x26c>
 8007038:	2301      	movs	r3, #1
 800703a:	e7f3      	b.n	8007024 <_dtoa_r+0x23c>
 800703c:	2300      	movs	r3, #0
 800703e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007040:	930f      	str	r3, [sp, #60]	; 0x3c
 8007042:	4694      	mov	ip, r2
 8007044:	9b02      	ldr	r3, [sp, #8]
 8007046:	4463      	add	r3, ip
 8007048:	930c      	str	r3, [sp, #48]	; 0x30
 800704a:	3301      	adds	r3, #1
 800704c:	9306      	str	r3, [sp, #24]
 800704e:	2b00      	cmp	r3, #0
 8007050:	dc00      	bgt.n	8007054 <_dtoa_r+0x26c>
 8007052:	2301      	movs	r3, #1
 8007054:	2200      	movs	r2, #0
 8007056:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007058:	6042      	str	r2, [r0, #4]
 800705a:	3204      	adds	r2, #4
 800705c:	0015      	movs	r5, r2
 800705e:	3514      	adds	r5, #20
 8007060:	6841      	ldr	r1, [r0, #4]
 8007062:	429d      	cmp	r5, r3
 8007064:	d91d      	bls.n	80070a2 <_dtoa_r+0x2ba>
 8007066:	0038      	movs	r0, r7
 8007068:	f001 fac0 	bl	80085ec <_Balloc>
 800706c:	9005      	str	r0, [sp, #20]
 800706e:	2800      	cmp	r0, #0
 8007070:	d11b      	bne.n	80070aa <_dtoa_r+0x2c2>
 8007072:	21d5      	movs	r1, #213	; 0xd5
 8007074:	0002      	movs	r2, r0
 8007076:	4b3c      	ldr	r3, [pc, #240]	; (8007168 <_dtoa_r+0x380>)
 8007078:	0049      	lsls	r1, r1, #1
 800707a:	e6ca      	b.n	8006e12 <_dtoa_r+0x2a>
 800707c:	2301      	movs	r3, #1
 800707e:	e7de      	b.n	800703e <_dtoa_r+0x256>
 8007080:	2300      	movs	r3, #0
 8007082:	940f      	str	r4, [sp, #60]	; 0x3c
 8007084:	9322      	str	r3, [sp, #136]	; 0x88
 8007086:	3b01      	subs	r3, #1
 8007088:	930c      	str	r3, [sp, #48]	; 0x30
 800708a:	9306      	str	r3, [sp, #24]
 800708c:	2200      	movs	r2, #0
 800708e:	3313      	adds	r3, #19
 8007090:	e7d0      	b.n	8007034 <_dtoa_r+0x24c>
 8007092:	2301      	movs	r3, #1
 8007094:	930f      	str	r3, [sp, #60]	; 0x3c
 8007096:	3b02      	subs	r3, #2
 8007098:	e7f6      	b.n	8007088 <_dtoa_r+0x2a0>
 800709a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800709c:	930c      	str	r3, [sp, #48]	; 0x30
 800709e:	9306      	str	r3, [sp, #24]
 80070a0:	e7d8      	b.n	8007054 <_dtoa_r+0x26c>
 80070a2:	3101      	adds	r1, #1
 80070a4:	6041      	str	r1, [r0, #4]
 80070a6:	0052      	lsls	r2, r2, #1
 80070a8:	e7d8      	b.n	800705c <_dtoa_r+0x274>
 80070aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ac:	9a05      	ldr	r2, [sp, #20]
 80070ae:	601a      	str	r2, [r3, #0]
 80070b0:	9b06      	ldr	r3, [sp, #24]
 80070b2:	2b0e      	cmp	r3, #14
 80070b4:	d900      	bls.n	80070b8 <_dtoa_r+0x2d0>
 80070b6:	e0eb      	b.n	8007290 <_dtoa_r+0x4a8>
 80070b8:	2c00      	cmp	r4, #0
 80070ba:	d100      	bne.n	80070be <_dtoa_r+0x2d6>
 80070bc:	e0e8      	b.n	8007290 <_dtoa_r+0x4a8>
 80070be:	9b02      	ldr	r3, [sp, #8]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	dd68      	ble.n	8007196 <_dtoa_r+0x3ae>
 80070c4:	001a      	movs	r2, r3
 80070c6:	210f      	movs	r1, #15
 80070c8:	4b23      	ldr	r3, [pc, #140]	; (8007158 <_dtoa_r+0x370>)
 80070ca:	400a      	ands	r2, r1
 80070cc:	00d2      	lsls	r2, r2, #3
 80070ce:	189b      	adds	r3, r3, r2
 80070d0:	681d      	ldr	r5, [r3, #0]
 80070d2:	685e      	ldr	r6, [r3, #4]
 80070d4:	9b02      	ldr	r3, [sp, #8]
 80070d6:	111c      	asrs	r4, r3, #4
 80070d8:	2302      	movs	r3, #2
 80070da:	9310      	str	r3, [sp, #64]	; 0x40
 80070dc:	9b02      	ldr	r3, [sp, #8]
 80070de:	05db      	lsls	r3, r3, #23
 80070e0:	d50b      	bpl.n	80070fa <_dtoa_r+0x312>
 80070e2:	4b22      	ldr	r3, [pc, #136]	; (800716c <_dtoa_r+0x384>)
 80070e4:	400c      	ands	r4, r1
 80070e6:	6a1a      	ldr	r2, [r3, #32]
 80070e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ea:	9812      	ldr	r0, [sp, #72]	; 0x48
 80070ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80070ee:	f7f9 fdf1 	bl	8000cd4 <__aeabi_ddiv>
 80070f2:	2303      	movs	r3, #3
 80070f4:	900a      	str	r0, [sp, #40]	; 0x28
 80070f6:	910b      	str	r1, [sp, #44]	; 0x2c
 80070f8:	9310      	str	r3, [sp, #64]	; 0x40
 80070fa:	4b1c      	ldr	r3, [pc, #112]	; (800716c <_dtoa_r+0x384>)
 80070fc:	9307      	str	r3, [sp, #28]
 80070fe:	2c00      	cmp	r4, #0
 8007100:	d136      	bne.n	8007170 <_dtoa_r+0x388>
 8007102:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007104:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007106:	002a      	movs	r2, r5
 8007108:	0033      	movs	r3, r6
 800710a:	f7f9 fde3 	bl	8000cd4 <__aeabi_ddiv>
 800710e:	900a      	str	r0, [sp, #40]	; 0x28
 8007110:	910b      	str	r1, [sp, #44]	; 0x2c
 8007112:	e05c      	b.n	80071ce <_dtoa_r+0x3e6>
 8007114:	08009e26 	.word	0x08009e26
 8007118:	08009e3d 	.word	0x08009e3d
 800711c:	7ff00000 	.word	0x7ff00000
 8007120:	0000270f 	.word	0x0000270f
 8007124:	08009e22 	.word	0x08009e22
 8007128:	08009e25 	.word	0x08009e25
 800712c:	08009c98 	.word	0x08009c98
 8007130:	08009c99 	.word	0x08009c99
 8007134:	3ff00000 	.word	0x3ff00000
 8007138:	fffffc01 	.word	0xfffffc01
 800713c:	3ff80000 	.word	0x3ff80000
 8007140:	636f4361 	.word	0x636f4361
 8007144:	3fd287a7 	.word	0x3fd287a7
 8007148:	8b60c8b3 	.word	0x8b60c8b3
 800714c:	3fc68a28 	.word	0x3fc68a28
 8007150:	509f79fb 	.word	0x509f79fb
 8007154:	3fd34413 	.word	0x3fd34413
 8007158:	0800a018 	.word	0x0800a018
 800715c:	00000432 	.word	0x00000432
 8007160:	00000412 	.word	0x00000412
 8007164:	fe100000 	.word	0xfe100000
 8007168:	08009e9c 	.word	0x08009e9c
 800716c:	08009ff0 	.word	0x08009ff0
 8007170:	2301      	movs	r3, #1
 8007172:	421c      	tst	r4, r3
 8007174:	d00b      	beq.n	800718e <_dtoa_r+0x3a6>
 8007176:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007178:	0028      	movs	r0, r5
 800717a:	3301      	adds	r3, #1
 800717c:	9310      	str	r3, [sp, #64]	; 0x40
 800717e:	9b07      	ldr	r3, [sp, #28]
 8007180:	0031      	movs	r1, r6
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	f7fa f9ab 	bl	80014e0 <__aeabi_dmul>
 800718a:	0005      	movs	r5, r0
 800718c:	000e      	movs	r6, r1
 800718e:	9b07      	ldr	r3, [sp, #28]
 8007190:	1064      	asrs	r4, r4, #1
 8007192:	3308      	adds	r3, #8
 8007194:	e7b2      	b.n	80070fc <_dtoa_r+0x314>
 8007196:	2302      	movs	r3, #2
 8007198:	9310      	str	r3, [sp, #64]	; 0x40
 800719a:	9b02      	ldr	r3, [sp, #8]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d016      	beq.n	80071ce <_dtoa_r+0x3e6>
 80071a0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80071a2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80071a4:	425c      	negs	r4, r3
 80071a6:	230f      	movs	r3, #15
 80071a8:	4ab5      	ldr	r2, [pc, #724]	; (8007480 <_dtoa_r+0x698>)
 80071aa:	4023      	ands	r3, r4
 80071ac:	00db      	lsls	r3, r3, #3
 80071ae:	18d3      	adds	r3, r2, r3
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f7fa f994 	bl	80014e0 <__aeabi_dmul>
 80071b8:	2601      	movs	r6, #1
 80071ba:	2300      	movs	r3, #0
 80071bc:	900a      	str	r0, [sp, #40]	; 0x28
 80071be:	910b      	str	r1, [sp, #44]	; 0x2c
 80071c0:	4db0      	ldr	r5, [pc, #704]	; (8007484 <_dtoa_r+0x69c>)
 80071c2:	1124      	asrs	r4, r4, #4
 80071c4:	2c00      	cmp	r4, #0
 80071c6:	d000      	beq.n	80071ca <_dtoa_r+0x3e2>
 80071c8:	e094      	b.n	80072f4 <_dtoa_r+0x50c>
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d19f      	bne.n	800710e <_dtoa_r+0x326>
 80071ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d100      	bne.n	80071d6 <_dtoa_r+0x3ee>
 80071d4:	e09b      	b.n	800730e <_dtoa_r+0x526>
 80071d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80071d8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80071da:	2200      	movs	r2, #0
 80071dc:	0020      	movs	r0, r4
 80071de:	0029      	movs	r1, r5
 80071e0:	4ba9      	ldr	r3, [pc, #676]	; (8007488 <_dtoa_r+0x6a0>)
 80071e2:	f7f9 f939 	bl	8000458 <__aeabi_dcmplt>
 80071e6:	2800      	cmp	r0, #0
 80071e8:	d100      	bne.n	80071ec <_dtoa_r+0x404>
 80071ea:	e090      	b.n	800730e <_dtoa_r+0x526>
 80071ec:	9b06      	ldr	r3, [sp, #24]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d100      	bne.n	80071f4 <_dtoa_r+0x40c>
 80071f2:	e08c      	b.n	800730e <_dtoa_r+0x526>
 80071f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	dd46      	ble.n	8007288 <_dtoa_r+0x4a0>
 80071fa:	9b02      	ldr	r3, [sp, #8]
 80071fc:	2200      	movs	r2, #0
 80071fe:	0020      	movs	r0, r4
 8007200:	0029      	movs	r1, r5
 8007202:	1e5e      	subs	r6, r3, #1
 8007204:	4ba1      	ldr	r3, [pc, #644]	; (800748c <_dtoa_r+0x6a4>)
 8007206:	f7fa f96b 	bl	80014e0 <__aeabi_dmul>
 800720a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800720c:	900a      	str	r0, [sp, #40]	; 0x28
 800720e:	910b      	str	r1, [sp, #44]	; 0x2c
 8007210:	3301      	adds	r3, #1
 8007212:	9310      	str	r3, [sp, #64]	; 0x40
 8007214:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007216:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007218:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800721a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800721c:	9307      	str	r3, [sp, #28]
 800721e:	f7fa ffb1 	bl	8002184 <__aeabi_i2d>
 8007222:	0022      	movs	r2, r4
 8007224:	002b      	movs	r3, r5
 8007226:	f7fa f95b 	bl	80014e0 <__aeabi_dmul>
 800722a:	2200      	movs	r2, #0
 800722c:	4b98      	ldr	r3, [pc, #608]	; (8007490 <_dtoa_r+0x6a8>)
 800722e:	f7f9 f9e7 	bl	8000600 <__aeabi_dadd>
 8007232:	9010      	str	r0, [sp, #64]	; 0x40
 8007234:	9111      	str	r1, [sp, #68]	; 0x44
 8007236:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007238:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800723a:	920a      	str	r2, [sp, #40]	; 0x28
 800723c:	930b      	str	r3, [sp, #44]	; 0x2c
 800723e:	4a95      	ldr	r2, [pc, #596]	; (8007494 <_dtoa_r+0x6ac>)
 8007240:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007242:	4694      	mov	ip, r2
 8007244:	4463      	add	r3, ip
 8007246:	9317      	str	r3, [sp, #92]	; 0x5c
 8007248:	930b      	str	r3, [sp, #44]	; 0x2c
 800724a:	9b07      	ldr	r3, [sp, #28]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d161      	bne.n	8007314 <_dtoa_r+0x52c>
 8007250:	2200      	movs	r2, #0
 8007252:	0020      	movs	r0, r4
 8007254:	0029      	movs	r1, r5
 8007256:	4b90      	ldr	r3, [pc, #576]	; (8007498 <_dtoa_r+0x6b0>)
 8007258:	f7fa fbae 	bl	80019b8 <__aeabi_dsub>
 800725c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800725e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007260:	0004      	movs	r4, r0
 8007262:	000d      	movs	r5, r1
 8007264:	f7f9 f90c 	bl	8000480 <__aeabi_dcmpgt>
 8007268:	2800      	cmp	r0, #0
 800726a:	d000      	beq.n	800726e <_dtoa_r+0x486>
 800726c:	e2b5      	b.n	80077da <_dtoa_r+0x9f2>
 800726e:	488b      	ldr	r0, [pc, #556]	; (800749c <_dtoa_r+0x6b4>)
 8007270:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007272:	4684      	mov	ip, r0
 8007274:	4461      	add	r1, ip
 8007276:	000b      	movs	r3, r1
 8007278:	0020      	movs	r0, r4
 800727a:	0029      	movs	r1, r5
 800727c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800727e:	f7f9 f8eb 	bl	8000458 <__aeabi_dcmplt>
 8007282:	2800      	cmp	r0, #0
 8007284:	d000      	beq.n	8007288 <_dtoa_r+0x4a0>
 8007286:	e2a5      	b.n	80077d4 <_dtoa_r+0x9ec>
 8007288:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800728a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800728c:	930a      	str	r3, [sp, #40]	; 0x28
 800728e:	940b      	str	r4, [sp, #44]	; 0x2c
 8007290:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007292:	2b00      	cmp	r3, #0
 8007294:	da00      	bge.n	8007298 <_dtoa_r+0x4b0>
 8007296:	e171      	b.n	800757c <_dtoa_r+0x794>
 8007298:	9a02      	ldr	r2, [sp, #8]
 800729a:	2a0e      	cmp	r2, #14
 800729c:	dd00      	ble.n	80072a0 <_dtoa_r+0x4b8>
 800729e:	e16d      	b.n	800757c <_dtoa_r+0x794>
 80072a0:	4b77      	ldr	r3, [pc, #476]	; (8007480 <_dtoa_r+0x698>)
 80072a2:	00d2      	lsls	r2, r2, #3
 80072a4:	189b      	adds	r3, r3, r2
 80072a6:	685c      	ldr	r4, [r3, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	9308      	str	r3, [sp, #32]
 80072ac:	9409      	str	r4, [sp, #36]	; 0x24
 80072ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	db00      	blt.n	80072b6 <_dtoa_r+0x4ce>
 80072b4:	e0f6      	b.n	80074a4 <_dtoa_r+0x6bc>
 80072b6:	9b06      	ldr	r3, [sp, #24]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	dd00      	ble.n	80072be <_dtoa_r+0x4d6>
 80072bc:	e0f2      	b.n	80074a4 <_dtoa_r+0x6bc>
 80072be:	d000      	beq.n	80072c2 <_dtoa_r+0x4da>
 80072c0:	e288      	b.n	80077d4 <_dtoa_r+0x9ec>
 80072c2:	9808      	ldr	r0, [sp, #32]
 80072c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072c6:	2200      	movs	r2, #0
 80072c8:	4b73      	ldr	r3, [pc, #460]	; (8007498 <_dtoa_r+0x6b0>)
 80072ca:	f7fa f909 	bl	80014e0 <__aeabi_dmul>
 80072ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072d2:	f7f9 f8df 	bl	8000494 <__aeabi_dcmpge>
 80072d6:	9e06      	ldr	r6, [sp, #24]
 80072d8:	0035      	movs	r5, r6
 80072da:	2800      	cmp	r0, #0
 80072dc:	d000      	beq.n	80072e0 <_dtoa_r+0x4f8>
 80072de:	e25f      	b.n	80077a0 <_dtoa_r+0x9b8>
 80072e0:	9b05      	ldr	r3, [sp, #20]
 80072e2:	9a05      	ldr	r2, [sp, #20]
 80072e4:	3301      	adds	r3, #1
 80072e6:	9307      	str	r3, [sp, #28]
 80072e8:	2331      	movs	r3, #49	; 0x31
 80072ea:	7013      	strb	r3, [r2, #0]
 80072ec:	9b02      	ldr	r3, [sp, #8]
 80072ee:	3301      	adds	r3, #1
 80072f0:	9302      	str	r3, [sp, #8]
 80072f2:	e25a      	b.n	80077aa <_dtoa_r+0x9c2>
 80072f4:	4234      	tst	r4, r6
 80072f6:	d007      	beq.n	8007308 <_dtoa_r+0x520>
 80072f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80072fa:	3301      	adds	r3, #1
 80072fc:	9310      	str	r3, [sp, #64]	; 0x40
 80072fe:	682a      	ldr	r2, [r5, #0]
 8007300:	686b      	ldr	r3, [r5, #4]
 8007302:	f7fa f8ed 	bl	80014e0 <__aeabi_dmul>
 8007306:	0033      	movs	r3, r6
 8007308:	1064      	asrs	r4, r4, #1
 800730a:	3508      	adds	r5, #8
 800730c:	e75a      	b.n	80071c4 <_dtoa_r+0x3dc>
 800730e:	9e02      	ldr	r6, [sp, #8]
 8007310:	9b06      	ldr	r3, [sp, #24]
 8007312:	e780      	b.n	8007216 <_dtoa_r+0x42e>
 8007314:	9b07      	ldr	r3, [sp, #28]
 8007316:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007318:	1e5a      	subs	r2, r3, #1
 800731a:	4b59      	ldr	r3, [pc, #356]	; (8007480 <_dtoa_r+0x698>)
 800731c:	00d2      	lsls	r2, r2, #3
 800731e:	189b      	adds	r3, r3, r2
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	2900      	cmp	r1, #0
 8007326:	d051      	beq.n	80073cc <_dtoa_r+0x5e4>
 8007328:	2000      	movs	r0, #0
 800732a:	495d      	ldr	r1, [pc, #372]	; (80074a0 <_dtoa_r+0x6b8>)
 800732c:	f7f9 fcd2 	bl	8000cd4 <__aeabi_ddiv>
 8007330:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007332:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007334:	f7fa fb40 	bl	80019b8 <__aeabi_dsub>
 8007338:	9a05      	ldr	r2, [sp, #20]
 800733a:	9b05      	ldr	r3, [sp, #20]
 800733c:	4694      	mov	ip, r2
 800733e:	9310      	str	r3, [sp, #64]	; 0x40
 8007340:	9b07      	ldr	r3, [sp, #28]
 8007342:	900a      	str	r0, [sp, #40]	; 0x28
 8007344:	910b      	str	r1, [sp, #44]	; 0x2c
 8007346:	4463      	add	r3, ip
 8007348:	9319      	str	r3, [sp, #100]	; 0x64
 800734a:	0029      	movs	r1, r5
 800734c:	0020      	movs	r0, r4
 800734e:	f7fa fee3 	bl	8002118 <__aeabi_d2iz>
 8007352:	9017      	str	r0, [sp, #92]	; 0x5c
 8007354:	f7fa ff16 	bl	8002184 <__aeabi_i2d>
 8007358:	0002      	movs	r2, r0
 800735a:	000b      	movs	r3, r1
 800735c:	0020      	movs	r0, r4
 800735e:	0029      	movs	r1, r5
 8007360:	f7fa fb2a 	bl	80019b8 <__aeabi_dsub>
 8007364:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007366:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007368:	3301      	adds	r3, #1
 800736a:	9307      	str	r3, [sp, #28]
 800736c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800736e:	0004      	movs	r4, r0
 8007370:	3330      	adds	r3, #48	; 0x30
 8007372:	7013      	strb	r3, [r2, #0]
 8007374:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007376:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007378:	000d      	movs	r5, r1
 800737a:	f7f9 f86d 	bl	8000458 <__aeabi_dcmplt>
 800737e:	2800      	cmp	r0, #0
 8007380:	d175      	bne.n	800746e <_dtoa_r+0x686>
 8007382:	0022      	movs	r2, r4
 8007384:	002b      	movs	r3, r5
 8007386:	2000      	movs	r0, #0
 8007388:	493f      	ldr	r1, [pc, #252]	; (8007488 <_dtoa_r+0x6a0>)
 800738a:	f7fa fb15 	bl	80019b8 <__aeabi_dsub>
 800738e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007390:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007392:	f7f9 f861 	bl	8000458 <__aeabi_dcmplt>
 8007396:	2800      	cmp	r0, #0
 8007398:	d000      	beq.n	800739c <_dtoa_r+0x5b4>
 800739a:	e0d1      	b.n	8007540 <_dtoa_r+0x758>
 800739c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800739e:	9a07      	ldr	r2, [sp, #28]
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d100      	bne.n	80073a6 <_dtoa_r+0x5be>
 80073a4:	e770      	b.n	8007288 <_dtoa_r+0x4a0>
 80073a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80073a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073aa:	2200      	movs	r2, #0
 80073ac:	4b37      	ldr	r3, [pc, #220]	; (800748c <_dtoa_r+0x6a4>)
 80073ae:	f7fa f897 	bl	80014e0 <__aeabi_dmul>
 80073b2:	4b36      	ldr	r3, [pc, #216]	; (800748c <_dtoa_r+0x6a4>)
 80073b4:	900a      	str	r0, [sp, #40]	; 0x28
 80073b6:	910b      	str	r1, [sp, #44]	; 0x2c
 80073b8:	2200      	movs	r2, #0
 80073ba:	0020      	movs	r0, r4
 80073bc:	0029      	movs	r1, r5
 80073be:	f7fa f88f 	bl	80014e0 <__aeabi_dmul>
 80073c2:	9b07      	ldr	r3, [sp, #28]
 80073c4:	0004      	movs	r4, r0
 80073c6:	000d      	movs	r5, r1
 80073c8:	9310      	str	r3, [sp, #64]	; 0x40
 80073ca:	e7be      	b.n	800734a <_dtoa_r+0x562>
 80073cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80073ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073d0:	f7fa f886 	bl	80014e0 <__aeabi_dmul>
 80073d4:	9a05      	ldr	r2, [sp, #20]
 80073d6:	9b05      	ldr	r3, [sp, #20]
 80073d8:	4694      	mov	ip, r2
 80073da:	930a      	str	r3, [sp, #40]	; 0x28
 80073dc:	9b07      	ldr	r3, [sp, #28]
 80073de:	9010      	str	r0, [sp, #64]	; 0x40
 80073e0:	9111      	str	r1, [sp, #68]	; 0x44
 80073e2:	4463      	add	r3, ip
 80073e4:	9319      	str	r3, [sp, #100]	; 0x64
 80073e6:	0029      	movs	r1, r5
 80073e8:	0020      	movs	r0, r4
 80073ea:	f7fa fe95 	bl	8002118 <__aeabi_d2iz>
 80073ee:	9017      	str	r0, [sp, #92]	; 0x5c
 80073f0:	f7fa fec8 	bl	8002184 <__aeabi_i2d>
 80073f4:	0002      	movs	r2, r0
 80073f6:	000b      	movs	r3, r1
 80073f8:	0020      	movs	r0, r4
 80073fa:	0029      	movs	r1, r5
 80073fc:	f7fa fadc 	bl	80019b8 <__aeabi_dsub>
 8007400:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007404:	3330      	adds	r3, #48	; 0x30
 8007406:	7013      	strb	r3, [r2, #0]
 8007408:	0013      	movs	r3, r2
 800740a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800740c:	3301      	adds	r3, #1
 800740e:	0004      	movs	r4, r0
 8007410:	000d      	movs	r5, r1
 8007412:	930a      	str	r3, [sp, #40]	; 0x28
 8007414:	4293      	cmp	r3, r2
 8007416:	d12c      	bne.n	8007472 <_dtoa_r+0x68a>
 8007418:	9810      	ldr	r0, [sp, #64]	; 0x40
 800741a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800741c:	9a05      	ldr	r2, [sp, #20]
 800741e:	9b07      	ldr	r3, [sp, #28]
 8007420:	4694      	mov	ip, r2
 8007422:	4463      	add	r3, ip
 8007424:	2200      	movs	r2, #0
 8007426:	9307      	str	r3, [sp, #28]
 8007428:	4b1d      	ldr	r3, [pc, #116]	; (80074a0 <_dtoa_r+0x6b8>)
 800742a:	f7f9 f8e9 	bl	8000600 <__aeabi_dadd>
 800742e:	0002      	movs	r2, r0
 8007430:	000b      	movs	r3, r1
 8007432:	0020      	movs	r0, r4
 8007434:	0029      	movs	r1, r5
 8007436:	f7f9 f823 	bl	8000480 <__aeabi_dcmpgt>
 800743a:	2800      	cmp	r0, #0
 800743c:	d000      	beq.n	8007440 <_dtoa_r+0x658>
 800743e:	e07f      	b.n	8007540 <_dtoa_r+0x758>
 8007440:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007442:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007444:	2000      	movs	r0, #0
 8007446:	4916      	ldr	r1, [pc, #88]	; (80074a0 <_dtoa_r+0x6b8>)
 8007448:	f7fa fab6 	bl	80019b8 <__aeabi_dsub>
 800744c:	0002      	movs	r2, r0
 800744e:	000b      	movs	r3, r1
 8007450:	0020      	movs	r0, r4
 8007452:	0029      	movs	r1, r5
 8007454:	f7f9 f800 	bl	8000458 <__aeabi_dcmplt>
 8007458:	2800      	cmp	r0, #0
 800745a:	d100      	bne.n	800745e <_dtoa_r+0x676>
 800745c:	e714      	b.n	8007288 <_dtoa_r+0x4a0>
 800745e:	9b07      	ldr	r3, [sp, #28]
 8007460:	001a      	movs	r2, r3
 8007462:	3a01      	subs	r2, #1
 8007464:	9207      	str	r2, [sp, #28]
 8007466:	7812      	ldrb	r2, [r2, #0]
 8007468:	2a30      	cmp	r2, #48	; 0x30
 800746a:	d0f8      	beq.n	800745e <_dtoa_r+0x676>
 800746c:	9307      	str	r3, [sp, #28]
 800746e:	9602      	str	r6, [sp, #8]
 8007470:	e054      	b.n	800751c <_dtoa_r+0x734>
 8007472:	2200      	movs	r2, #0
 8007474:	4b05      	ldr	r3, [pc, #20]	; (800748c <_dtoa_r+0x6a4>)
 8007476:	f7fa f833 	bl	80014e0 <__aeabi_dmul>
 800747a:	0004      	movs	r4, r0
 800747c:	000d      	movs	r5, r1
 800747e:	e7b2      	b.n	80073e6 <_dtoa_r+0x5fe>
 8007480:	0800a018 	.word	0x0800a018
 8007484:	08009ff0 	.word	0x08009ff0
 8007488:	3ff00000 	.word	0x3ff00000
 800748c:	40240000 	.word	0x40240000
 8007490:	401c0000 	.word	0x401c0000
 8007494:	fcc00000 	.word	0xfcc00000
 8007498:	40140000 	.word	0x40140000
 800749c:	7cc00000 	.word	0x7cc00000
 80074a0:	3fe00000 	.word	0x3fe00000
 80074a4:	9b06      	ldr	r3, [sp, #24]
 80074a6:	9e05      	ldr	r6, [sp, #20]
 80074a8:	3b01      	subs	r3, #1
 80074aa:	199b      	adds	r3, r3, r6
 80074ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80074ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80074b0:	930a      	str	r3, [sp, #40]	; 0x28
 80074b2:	9a08      	ldr	r2, [sp, #32]
 80074b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b6:	0020      	movs	r0, r4
 80074b8:	0029      	movs	r1, r5
 80074ba:	f7f9 fc0b 	bl	8000cd4 <__aeabi_ddiv>
 80074be:	f7fa fe2b 	bl	8002118 <__aeabi_d2iz>
 80074c2:	9006      	str	r0, [sp, #24]
 80074c4:	f7fa fe5e 	bl	8002184 <__aeabi_i2d>
 80074c8:	9a08      	ldr	r2, [sp, #32]
 80074ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074cc:	f7fa f808 	bl	80014e0 <__aeabi_dmul>
 80074d0:	0002      	movs	r2, r0
 80074d2:	000b      	movs	r3, r1
 80074d4:	0020      	movs	r0, r4
 80074d6:	0029      	movs	r1, r5
 80074d8:	f7fa fa6e 	bl	80019b8 <__aeabi_dsub>
 80074dc:	0033      	movs	r3, r6
 80074de:	9a06      	ldr	r2, [sp, #24]
 80074e0:	3601      	adds	r6, #1
 80074e2:	3230      	adds	r2, #48	; 0x30
 80074e4:	701a      	strb	r2, [r3, #0]
 80074e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074e8:	9607      	str	r6, [sp, #28]
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d139      	bne.n	8007562 <_dtoa_r+0x77a>
 80074ee:	0002      	movs	r2, r0
 80074f0:	000b      	movs	r3, r1
 80074f2:	f7f9 f885 	bl	8000600 <__aeabi_dadd>
 80074f6:	9a08      	ldr	r2, [sp, #32]
 80074f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074fa:	0004      	movs	r4, r0
 80074fc:	000d      	movs	r5, r1
 80074fe:	f7f8 ffbf 	bl	8000480 <__aeabi_dcmpgt>
 8007502:	2800      	cmp	r0, #0
 8007504:	d11b      	bne.n	800753e <_dtoa_r+0x756>
 8007506:	9a08      	ldr	r2, [sp, #32]
 8007508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800750a:	0020      	movs	r0, r4
 800750c:	0029      	movs	r1, r5
 800750e:	f7f8 ff9d 	bl	800044c <__aeabi_dcmpeq>
 8007512:	2800      	cmp	r0, #0
 8007514:	d002      	beq.n	800751c <_dtoa_r+0x734>
 8007516:	9b06      	ldr	r3, [sp, #24]
 8007518:	07db      	lsls	r3, r3, #31
 800751a:	d410      	bmi.n	800753e <_dtoa_r+0x756>
 800751c:	0038      	movs	r0, r7
 800751e:	9904      	ldr	r1, [sp, #16]
 8007520:	f001 f8a8 	bl	8008674 <_Bfree>
 8007524:	2300      	movs	r3, #0
 8007526:	9a07      	ldr	r2, [sp, #28]
 8007528:	9802      	ldr	r0, [sp, #8]
 800752a:	7013      	strb	r3, [r2, #0]
 800752c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800752e:	3001      	adds	r0, #1
 8007530:	6018      	str	r0, [r3, #0]
 8007532:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007534:	2b00      	cmp	r3, #0
 8007536:	d100      	bne.n	800753a <_dtoa_r+0x752>
 8007538:	e4a3      	b.n	8006e82 <_dtoa_r+0x9a>
 800753a:	601a      	str	r2, [r3, #0]
 800753c:	e4a1      	b.n	8006e82 <_dtoa_r+0x9a>
 800753e:	9e02      	ldr	r6, [sp, #8]
 8007540:	9b07      	ldr	r3, [sp, #28]
 8007542:	9307      	str	r3, [sp, #28]
 8007544:	3b01      	subs	r3, #1
 8007546:	781a      	ldrb	r2, [r3, #0]
 8007548:	2a39      	cmp	r2, #57	; 0x39
 800754a:	d106      	bne.n	800755a <_dtoa_r+0x772>
 800754c:	9a05      	ldr	r2, [sp, #20]
 800754e:	429a      	cmp	r2, r3
 8007550:	d1f7      	bne.n	8007542 <_dtoa_r+0x75a>
 8007552:	2230      	movs	r2, #48	; 0x30
 8007554:	9905      	ldr	r1, [sp, #20]
 8007556:	3601      	adds	r6, #1
 8007558:	700a      	strb	r2, [r1, #0]
 800755a:	781a      	ldrb	r2, [r3, #0]
 800755c:	3201      	adds	r2, #1
 800755e:	701a      	strb	r2, [r3, #0]
 8007560:	e785      	b.n	800746e <_dtoa_r+0x686>
 8007562:	2200      	movs	r2, #0
 8007564:	4bad      	ldr	r3, [pc, #692]	; (800781c <_dtoa_r+0xa34>)
 8007566:	f7f9 ffbb 	bl	80014e0 <__aeabi_dmul>
 800756a:	2200      	movs	r2, #0
 800756c:	2300      	movs	r3, #0
 800756e:	0004      	movs	r4, r0
 8007570:	000d      	movs	r5, r1
 8007572:	f7f8 ff6b 	bl	800044c <__aeabi_dcmpeq>
 8007576:	2800      	cmp	r0, #0
 8007578:	d09b      	beq.n	80074b2 <_dtoa_r+0x6ca>
 800757a:	e7cf      	b.n	800751c <_dtoa_r+0x734>
 800757c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800757e:	2a00      	cmp	r2, #0
 8007580:	d100      	bne.n	8007584 <_dtoa_r+0x79c>
 8007582:	e082      	b.n	800768a <_dtoa_r+0x8a2>
 8007584:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007586:	2a01      	cmp	r2, #1
 8007588:	dc66      	bgt.n	8007658 <_dtoa_r+0x870>
 800758a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800758c:	2a00      	cmp	r2, #0
 800758e:	d05f      	beq.n	8007650 <_dtoa_r+0x868>
 8007590:	4aa3      	ldr	r2, [pc, #652]	; (8007820 <_dtoa_r+0xa38>)
 8007592:	189b      	adds	r3, r3, r2
 8007594:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007596:	9c08      	ldr	r4, [sp, #32]
 8007598:	9a08      	ldr	r2, [sp, #32]
 800759a:	2101      	movs	r1, #1
 800759c:	18d2      	adds	r2, r2, r3
 800759e:	9208      	str	r2, [sp, #32]
 80075a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075a2:	0038      	movs	r0, r7
 80075a4:	18d3      	adds	r3, r2, r3
 80075a6:	930d      	str	r3, [sp, #52]	; 0x34
 80075a8:	f001 f960 	bl	800886c <__i2b>
 80075ac:	0005      	movs	r5, r0
 80075ae:	2c00      	cmp	r4, #0
 80075b0:	dd0e      	ble.n	80075d0 <_dtoa_r+0x7e8>
 80075b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	dd0b      	ble.n	80075d0 <_dtoa_r+0x7e8>
 80075b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075ba:	0023      	movs	r3, r4
 80075bc:	4294      	cmp	r4, r2
 80075be:	dd00      	ble.n	80075c2 <_dtoa_r+0x7da>
 80075c0:	0013      	movs	r3, r2
 80075c2:	9a08      	ldr	r2, [sp, #32]
 80075c4:	1ae4      	subs	r4, r4, r3
 80075c6:	1ad2      	subs	r2, r2, r3
 80075c8:	9208      	str	r2, [sp, #32]
 80075ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	930d      	str	r3, [sp, #52]	; 0x34
 80075d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d01f      	beq.n	8007616 <_dtoa_r+0x82e>
 80075d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d05a      	beq.n	8007692 <_dtoa_r+0x8aa>
 80075dc:	2e00      	cmp	r6, #0
 80075de:	dd11      	ble.n	8007604 <_dtoa_r+0x81c>
 80075e0:	0029      	movs	r1, r5
 80075e2:	0032      	movs	r2, r6
 80075e4:	0038      	movs	r0, r7
 80075e6:	f001 fa07 	bl	80089f8 <__pow5mult>
 80075ea:	9a04      	ldr	r2, [sp, #16]
 80075ec:	0001      	movs	r1, r0
 80075ee:	0005      	movs	r5, r0
 80075f0:	0038      	movs	r0, r7
 80075f2:	f001 f951 	bl	8008898 <__multiply>
 80075f6:	9904      	ldr	r1, [sp, #16]
 80075f8:	9007      	str	r0, [sp, #28]
 80075fa:	0038      	movs	r0, r7
 80075fc:	f001 f83a 	bl	8008674 <_Bfree>
 8007600:	9b07      	ldr	r3, [sp, #28]
 8007602:	9304      	str	r3, [sp, #16]
 8007604:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007606:	1b9a      	subs	r2, r3, r6
 8007608:	42b3      	cmp	r3, r6
 800760a:	d004      	beq.n	8007616 <_dtoa_r+0x82e>
 800760c:	0038      	movs	r0, r7
 800760e:	9904      	ldr	r1, [sp, #16]
 8007610:	f001 f9f2 	bl	80089f8 <__pow5mult>
 8007614:	9004      	str	r0, [sp, #16]
 8007616:	2101      	movs	r1, #1
 8007618:	0038      	movs	r0, r7
 800761a:	f001 f927 	bl	800886c <__i2b>
 800761e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007620:	0006      	movs	r6, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	dd37      	ble.n	8007696 <_dtoa_r+0x8ae>
 8007626:	001a      	movs	r2, r3
 8007628:	0001      	movs	r1, r0
 800762a:	0038      	movs	r0, r7
 800762c:	f001 f9e4 	bl	80089f8 <__pow5mult>
 8007630:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007632:	0006      	movs	r6, r0
 8007634:	2b01      	cmp	r3, #1
 8007636:	dd33      	ble.n	80076a0 <_dtoa_r+0x8b8>
 8007638:	2300      	movs	r3, #0
 800763a:	9307      	str	r3, [sp, #28]
 800763c:	6933      	ldr	r3, [r6, #16]
 800763e:	3303      	adds	r3, #3
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	18f3      	adds	r3, r6, r3
 8007644:	6858      	ldr	r0, [r3, #4]
 8007646:	f001 f8c9 	bl	80087dc <__hi0bits>
 800764a:	2320      	movs	r3, #32
 800764c:	1a18      	subs	r0, r3, r0
 800764e:	e03f      	b.n	80076d0 <_dtoa_r+0x8e8>
 8007650:	2336      	movs	r3, #54	; 0x36
 8007652:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007654:	1a9b      	subs	r3, r3, r2
 8007656:	e79d      	b.n	8007594 <_dtoa_r+0x7ac>
 8007658:	9b06      	ldr	r3, [sp, #24]
 800765a:	1e5e      	subs	r6, r3, #1
 800765c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800765e:	42b3      	cmp	r3, r6
 8007660:	db08      	blt.n	8007674 <_dtoa_r+0x88c>
 8007662:	1b9e      	subs	r6, r3, r6
 8007664:	9b06      	ldr	r3, [sp, #24]
 8007666:	2b00      	cmp	r3, #0
 8007668:	da0c      	bge.n	8007684 <_dtoa_r+0x89c>
 800766a:	9b08      	ldr	r3, [sp, #32]
 800766c:	9a06      	ldr	r2, [sp, #24]
 800766e:	1a9c      	subs	r4, r3, r2
 8007670:	2300      	movs	r3, #0
 8007672:	e791      	b.n	8007598 <_dtoa_r+0x7b0>
 8007674:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007676:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007678:	1af3      	subs	r3, r6, r3
 800767a:	18d3      	adds	r3, r2, r3
 800767c:	960e      	str	r6, [sp, #56]	; 0x38
 800767e:	9314      	str	r3, [sp, #80]	; 0x50
 8007680:	2600      	movs	r6, #0
 8007682:	e7ef      	b.n	8007664 <_dtoa_r+0x87c>
 8007684:	9c08      	ldr	r4, [sp, #32]
 8007686:	9b06      	ldr	r3, [sp, #24]
 8007688:	e786      	b.n	8007598 <_dtoa_r+0x7b0>
 800768a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800768c:	9c08      	ldr	r4, [sp, #32]
 800768e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007690:	e78d      	b.n	80075ae <_dtoa_r+0x7c6>
 8007692:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007694:	e7ba      	b.n	800760c <_dtoa_r+0x824>
 8007696:	2300      	movs	r3, #0
 8007698:	9307      	str	r3, [sp, #28]
 800769a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800769c:	2b01      	cmp	r3, #1
 800769e:	dc13      	bgt.n	80076c8 <_dtoa_r+0x8e0>
 80076a0:	2300      	movs	r3, #0
 80076a2:	9307      	str	r3, [sp, #28]
 80076a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d10e      	bne.n	80076c8 <_dtoa_r+0x8e0>
 80076aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076ac:	031b      	lsls	r3, r3, #12
 80076ae:	d10b      	bne.n	80076c8 <_dtoa_r+0x8e0>
 80076b0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80076b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076b4:	4213      	tst	r3, r2
 80076b6:	d007      	beq.n	80076c8 <_dtoa_r+0x8e0>
 80076b8:	9b08      	ldr	r3, [sp, #32]
 80076ba:	3301      	adds	r3, #1
 80076bc:	9308      	str	r3, [sp, #32]
 80076be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076c0:	3301      	adds	r3, #1
 80076c2:	930d      	str	r3, [sp, #52]	; 0x34
 80076c4:	2301      	movs	r3, #1
 80076c6:	9307      	str	r3, [sp, #28]
 80076c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076ca:	2001      	movs	r0, #1
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1b5      	bne.n	800763c <_dtoa_r+0x854>
 80076d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076d2:	221f      	movs	r2, #31
 80076d4:	1818      	adds	r0, r3, r0
 80076d6:	0003      	movs	r3, r0
 80076d8:	4013      	ands	r3, r2
 80076da:	4210      	tst	r0, r2
 80076dc:	d046      	beq.n	800776c <_dtoa_r+0x984>
 80076de:	3201      	adds	r2, #1
 80076e0:	1ad2      	subs	r2, r2, r3
 80076e2:	2a04      	cmp	r2, #4
 80076e4:	dd3f      	ble.n	8007766 <_dtoa_r+0x97e>
 80076e6:	221c      	movs	r2, #28
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	9a08      	ldr	r2, [sp, #32]
 80076ec:	18e4      	adds	r4, r4, r3
 80076ee:	18d2      	adds	r2, r2, r3
 80076f0:	9208      	str	r2, [sp, #32]
 80076f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076f4:	18d3      	adds	r3, r2, r3
 80076f6:	930d      	str	r3, [sp, #52]	; 0x34
 80076f8:	9b08      	ldr	r3, [sp, #32]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	dd05      	ble.n	800770a <_dtoa_r+0x922>
 80076fe:	001a      	movs	r2, r3
 8007700:	0038      	movs	r0, r7
 8007702:	9904      	ldr	r1, [sp, #16]
 8007704:	f001 f9d4 	bl	8008ab0 <__lshift>
 8007708:	9004      	str	r0, [sp, #16]
 800770a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800770c:	2b00      	cmp	r3, #0
 800770e:	dd05      	ble.n	800771c <_dtoa_r+0x934>
 8007710:	0031      	movs	r1, r6
 8007712:	001a      	movs	r2, r3
 8007714:	0038      	movs	r0, r7
 8007716:	f001 f9cb 	bl	8008ab0 <__lshift>
 800771a:	0006      	movs	r6, r0
 800771c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800771e:	2b00      	cmp	r3, #0
 8007720:	d026      	beq.n	8007770 <_dtoa_r+0x988>
 8007722:	0031      	movs	r1, r6
 8007724:	9804      	ldr	r0, [sp, #16]
 8007726:	f001 fa33 	bl	8008b90 <__mcmp>
 800772a:	2800      	cmp	r0, #0
 800772c:	da20      	bge.n	8007770 <_dtoa_r+0x988>
 800772e:	9b02      	ldr	r3, [sp, #8]
 8007730:	220a      	movs	r2, #10
 8007732:	3b01      	subs	r3, #1
 8007734:	9302      	str	r3, [sp, #8]
 8007736:	0038      	movs	r0, r7
 8007738:	2300      	movs	r3, #0
 800773a:	9904      	ldr	r1, [sp, #16]
 800773c:	f000 ffbe 	bl	80086bc <__multadd>
 8007740:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007742:	9004      	str	r0, [sp, #16]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d100      	bne.n	800774a <_dtoa_r+0x962>
 8007748:	e160      	b.n	8007a0c <_dtoa_r+0xc24>
 800774a:	2300      	movs	r3, #0
 800774c:	0029      	movs	r1, r5
 800774e:	220a      	movs	r2, #10
 8007750:	0038      	movs	r0, r7
 8007752:	f000 ffb3 	bl	80086bc <__multadd>
 8007756:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007758:	0005      	movs	r5, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	dc47      	bgt.n	80077ee <_dtoa_r+0xa06>
 800775e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007760:	2b02      	cmp	r3, #2
 8007762:	dc0d      	bgt.n	8007780 <_dtoa_r+0x998>
 8007764:	e043      	b.n	80077ee <_dtoa_r+0xa06>
 8007766:	2a04      	cmp	r2, #4
 8007768:	d0c6      	beq.n	80076f8 <_dtoa_r+0x910>
 800776a:	0013      	movs	r3, r2
 800776c:	331c      	adds	r3, #28
 800776e:	e7bc      	b.n	80076ea <_dtoa_r+0x902>
 8007770:	9b06      	ldr	r3, [sp, #24]
 8007772:	2b00      	cmp	r3, #0
 8007774:	dc35      	bgt.n	80077e2 <_dtoa_r+0x9fa>
 8007776:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007778:	2b02      	cmp	r3, #2
 800777a:	dd32      	ble.n	80077e2 <_dtoa_r+0x9fa>
 800777c:	9b06      	ldr	r3, [sp, #24]
 800777e:	930c      	str	r3, [sp, #48]	; 0x30
 8007780:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007782:	2b00      	cmp	r3, #0
 8007784:	d10c      	bne.n	80077a0 <_dtoa_r+0x9b8>
 8007786:	0031      	movs	r1, r6
 8007788:	2205      	movs	r2, #5
 800778a:	0038      	movs	r0, r7
 800778c:	f000 ff96 	bl	80086bc <__multadd>
 8007790:	0006      	movs	r6, r0
 8007792:	0001      	movs	r1, r0
 8007794:	9804      	ldr	r0, [sp, #16]
 8007796:	f001 f9fb 	bl	8008b90 <__mcmp>
 800779a:	2800      	cmp	r0, #0
 800779c:	dd00      	ble.n	80077a0 <_dtoa_r+0x9b8>
 800779e:	e59f      	b.n	80072e0 <_dtoa_r+0x4f8>
 80077a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077a2:	43db      	mvns	r3, r3
 80077a4:	9302      	str	r3, [sp, #8]
 80077a6:	9b05      	ldr	r3, [sp, #20]
 80077a8:	9307      	str	r3, [sp, #28]
 80077aa:	2400      	movs	r4, #0
 80077ac:	0031      	movs	r1, r6
 80077ae:	0038      	movs	r0, r7
 80077b0:	f000 ff60 	bl	8008674 <_Bfree>
 80077b4:	2d00      	cmp	r5, #0
 80077b6:	d100      	bne.n	80077ba <_dtoa_r+0x9d2>
 80077b8:	e6b0      	b.n	800751c <_dtoa_r+0x734>
 80077ba:	2c00      	cmp	r4, #0
 80077bc:	d005      	beq.n	80077ca <_dtoa_r+0x9e2>
 80077be:	42ac      	cmp	r4, r5
 80077c0:	d003      	beq.n	80077ca <_dtoa_r+0x9e2>
 80077c2:	0021      	movs	r1, r4
 80077c4:	0038      	movs	r0, r7
 80077c6:	f000 ff55 	bl	8008674 <_Bfree>
 80077ca:	0029      	movs	r1, r5
 80077cc:	0038      	movs	r0, r7
 80077ce:	f000 ff51 	bl	8008674 <_Bfree>
 80077d2:	e6a3      	b.n	800751c <_dtoa_r+0x734>
 80077d4:	2600      	movs	r6, #0
 80077d6:	0035      	movs	r5, r6
 80077d8:	e7e2      	b.n	80077a0 <_dtoa_r+0x9b8>
 80077da:	9602      	str	r6, [sp, #8]
 80077dc:	9e07      	ldr	r6, [sp, #28]
 80077de:	0035      	movs	r5, r6
 80077e0:	e57e      	b.n	80072e0 <_dtoa_r+0x4f8>
 80077e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d100      	bne.n	80077ea <_dtoa_r+0xa02>
 80077e8:	e0c8      	b.n	800797c <_dtoa_r+0xb94>
 80077ea:	9b06      	ldr	r3, [sp, #24]
 80077ec:	930c      	str	r3, [sp, #48]	; 0x30
 80077ee:	2c00      	cmp	r4, #0
 80077f0:	dd05      	ble.n	80077fe <_dtoa_r+0xa16>
 80077f2:	0029      	movs	r1, r5
 80077f4:	0022      	movs	r2, r4
 80077f6:	0038      	movs	r0, r7
 80077f8:	f001 f95a 	bl	8008ab0 <__lshift>
 80077fc:	0005      	movs	r5, r0
 80077fe:	9b07      	ldr	r3, [sp, #28]
 8007800:	0028      	movs	r0, r5
 8007802:	2b00      	cmp	r3, #0
 8007804:	d01f      	beq.n	8007846 <_dtoa_r+0xa5e>
 8007806:	0038      	movs	r0, r7
 8007808:	6869      	ldr	r1, [r5, #4]
 800780a:	f000 feef 	bl	80085ec <_Balloc>
 800780e:	1e04      	subs	r4, r0, #0
 8007810:	d10c      	bne.n	800782c <_dtoa_r+0xa44>
 8007812:	0002      	movs	r2, r0
 8007814:	4b03      	ldr	r3, [pc, #12]	; (8007824 <_dtoa_r+0xa3c>)
 8007816:	4904      	ldr	r1, [pc, #16]	; (8007828 <_dtoa_r+0xa40>)
 8007818:	f7ff fafb 	bl	8006e12 <_dtoa_r+0x2a>
 800781c:	40240000 	.word	0x40240000
 8007820:	00000433 	.word	0x00000433
 8007824:	08009e9c 	.word	0x08009e9c
 8007828:	000002ea 	.word	0x000002ea
 800782c:	0029      	movs	r1, r5
 800782e:	692b      	ldr	r3, [r5, #16]
 8007830:	310c      	adds	r1, #12
 8007832:	1c9a      	adds	r2, r3, #2
 8007834:	0092      	lsls	r2, r2, #2
 8007836:	300c      	adds	r0, #12
 8007838:	f000 fecf 	bl	80085da <memcpy>
 800783c:	2201      	movs	r2, #1
 800783e:	0021      	movs	r1, r4
 8007840:	0038      	movs	r0, r7
 8007842:	f001 f935 	bl	8008ab0 <__lshift>
 8007846:	002c      	movs	r4, r5
 8007848:	0005      	movs	r5, r0
 800784a:	9b05      	ldr	r3, [sp, #20]
 800784c:	9308      	str	r3, [sp, #32]
 800784e:	0031      	movs	r1, r6
 8007850:	9804      	ldr	r0, [sp, #16]
 8007852:	f7ff fa3d 	bl	8006cd0 <quorem>
 8007856:	0003      	movs	r3, r0
 8007858:	0021      	movs	r1, r4
 800785a:	3330      	adds	r3, #48	; 0x30
 800785c:	900e      	str	r0, [sp, #56]	; 0x38
 800785e:	9804      	ldr	r0, [sp, #16]
 8007860:	9306      	str	r3, [sp, #24]
 8007862:	f001 f995 	bl	8008b90 <__mcmp>
 8007866:	002a      	movs	r2, r5
 8007868:	900f      	str	r0, [sp, #60]	; 0x3c
 800786a:	0031      	movs	r1, r6
 800786c:	0038      	movs	r0, r7
 800786e:	f001 f9ab 	bl	8008bc8 <__mdiff>
 8007872:	68c3      	ldr	r3, [r0, #12]
 8007874:	9007      	str	r0, [sp, #28]
 8007876:	9310      	str	r3, [sp, #64]	; 0x40
 8007878:	2301      	movs	r3, #1
 800787a:	930d      	str	r3, [sp, #52]	; 0x34
 800787c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800787e:	2b00      	cmp	r3, #0
 8007880:	d104      	bne.n	800788c <_dtoa_r+0xaa4>
 8007882:	0001      	movs	r1, r0
 8007884:	9804      	ldr	r0, [sp, #16]
 8007886:	f001 f983 	bl	8008b90 <__mcmp>
 800788a:	900d      	str	r0, [sp, #52]	; 0x34
 800788c:	0038      	movs	r0, r7
 800788e:	9907      	ldr	r1, [sp, #28]
 8007890:	f000 fef0 	bl	8008674 <_Bfree>
 8007894:	2301      	movs	r3, #1
 8007896:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007898:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800789a:	4018      	ands	r0, r3
 800789c:	9b08      	ldr	r3, [sp, #32]
 800789e:	3301      	adds	r3, #1
 80078a0:	9307      	str	r3, [sp, #28]
 80078a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078a4:	4313      	orrs	r3, r2
 80078a6:	4303      	orrs	r3, r0
 80078a8:	d10c      	bne.n	80078c4 <_dtoa_r+0xadc>
 80078aa:	9b06      	ldr	r3, [sp, #24]
 80078ac:	2b39      	cmp	r3, #57	; 0x39
 80078ae:	d025      	beq.n	80078fc <_dtoa_r+0xb14>
 80078b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	dd02      	ble.n	80078bc <_dtoa_r+0xad4>
 80078b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078b8:	3331      	adds	r3, #49	; 0x31
 80078ba:	9306      	str	r3, [sp, #24]
 80078bc:	9b08      	ldr	r3, [sp, #32]
 80078be:	9a06      	ldr	r2, [sp, #24]
 80078c0:	701a      	strb	r2, [r3, #0]
 80078c2:	e773      	b.n	80077ac <_dtoa_r+0x9c4>
 80078c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	db03      	blt.n	80078d2 <_dtoa_r+0xaea>
 80078ca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80078cc:	4313      	orrs	r3, r2
 80078ce:	4303      	orrs	r3, r0
 80078d0:	d11f      	bne.n	8007912 <_dtoa_r+0xb2a>
 80078d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	ddf1      	ble.n	80078bc <_dtoa_r+0xad4>
 80078d8:	9904      	ldr	r1, [sp, #16]
 80078da:	2201      	movs	r2, #1
 80078dc:	0038      	movs	r0, r7
 80078de:	f001 f8e7 	bl	8008ab0 <__lshift>
 80078e2:	0031      	movs	r1, r6
 80078e4:	9004      	str	r0, [sp, #16]
 80078e6:	f001 f953 	bl	8008b90 <__mcmp>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	dc03      	bgt.n	80078f6 <_dtoa_r+0xb0e>
 80078ee:	d1e5      	bne.n	80078bc <_dtoa_r+0xad4>
 80078f0:	9b06      	ldr	r3, [sp, #24]
 80078f2:	07db      	lsls	r3, r3, #31
 80078f4:	d5e2      	bpl.n	80078bc <_dtoa_r+0xad4>
 80078f6:	9b06      	ldr	r3, [sp, #24]
 80078f8:	2b39      	cmp	r3, #57	; 0x39
 80078fa:	d1dc      	bne.n	80078b6 <_dtoa_r+0xace>
 80078fc:	2339      	movs	r3, #57	; 0x39
 80078fe:	9a08      	ldr	r2, [sp, #32]
 8007900:	7013      	strb	r3, [r2, #0]
 8007902:	9b07      	ldr	r3, [sp, #28]
 8007904:	9307      	str	r3, [sp, #28]
 8007906:	3b01      	subs	r3, #1
 8007908:	781a      	ldrb	r2, [r3, #0]
 800790a:	2a39      	cmp	r2, #57	; 0x39
 800790c:	d06c      	beq.n	80079e8 <_dtoa_r+0xc00>
 800790e:	3201      	adds	r2, #1
 8007910:	e7d6      	b.n	80078c0 <_dtoa_r+0xad8>
 8007912:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007914:	2b00      	cmp	r3, #0
 8007916:	dd07      	ble.n	8007928 <_dtoa_r+0xb40>
 8007918:	9b06      	ldr	r3, [sp, #24]
 800791a:	2b39      	cmp	r3, #57	; 0x39
 800791c:	d0ee      	beq.n	80078fc <_dtoa_r+0xb14>
 800791e:	9b06      	ldr	r3, [sp, #24]
 8007920:	9a08      	ldr	r2, [sp, #32]
 8007922:	3301      	adds	r3, #1
 8007924:	7013      	strb	r3, [r2, #0]
 8007926:	e741      	b.n	80077ac <_dtoa_r+0x9c4>
 8007928:	9b08      	ldr	r3, [sp, #32]
 800792a:	9a06      	ldr	r2, [sp, #24]
 800792c:	701a      	strb	r2, [r3, #0]
 800792e:	2301      	movs	r3, #1
 8007930:	9a05      	ldr	r2, [sp, #20]
 8007932:	1a9b      	subs	r3, r3, r2
 8007934:	9a08      	ldr	r2, [sp, #32]
 8007936:	189b      	adds	r3, r3, r2
 8007938:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800793a:	429a      	cmp	r2, r3
 800793c:	d03e      	beq.n	80079bc <_dtoa_r+0xbd4>
 800793e:	2300      	movs	r3, #0
 8007940:	220a      	movs	r2, #10
 8007942:	9904      	ldr	r1, [sp, #16]
 8007944:	0038      	movs	r0, r7
 8007946:	f000 feb9 	bl	80086bc <__multadd>
 800794a:	2300      	movs	r3, #0
 800794c:	9004      	str	r0, [sp, #16]
 800794e:	220a      	movs	r2, #10
 8007950:	0021      	movs	r1, r4
 8007952:	0038      	movs	r0, r7
 8007954:	42ac      	cmp	r4, r5
 8007956:	d106      	bne.n	8007966 <_dtoa_r+0xb7e>
 8007958:	f000 feb0 	bl	80086bc <__multadd>
 800795c:	0004      	movs	r4, r0
 800795e:	0005      	movs	r5, r0
 8007960:	9b07      	ldr	r3, [sp, #28]
 8007962:	9308      	str	r3, [sp, #32]
 8007964:	e773      	b.n	800784e <_dtoa_r+0xa66>
 8007966:	f000 fea9 	bl	80086bc <__multadd>
 800796a:	0029      	movs	r1, r5
 800796c:	0004      	movs	r4, r0
 800796e:	2300      	movs	r3, #0
 8007970:	220a      	movs	r2, #10
 8007972:	0038      	movs	r0, r7
 8007974:	f000 fea2 	bl	80086bc <__multadd>
 8007978:	0005      	movs	r5, r0
 800797a:	e7f1      	b.n	8007960 <_dtoa_r+0xb78>
 800797c:	9b06      	ldr	r3, [sp, #24]
 800797e:	930c      	str	r3, [sp, #48]	; 0x30
 8007980:	2400      	movs	r4, #0
 8007982:	0031      	movs	r1, r6
 8007984:	9804      	ldr	r0, [sp, #16]
 8007986:	f7ff f9a3 	bl	8006cd0 <quorem>
 800798a:	9b05      	ldr	r3, [sp, #20]
 800798c:	3030      	adds	r0, #48	; 0x30
 800798e:	5518      	strb	r0, [r3, r4]
 8007990:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007992:	3401      	adds	r4, #1
 8007994:	9006      	str	r0, [sp, #24]
 8007996:	42a3      	cmp	r3, r4
 8007998:	dd07      	ble.n	80079aa <_dtoa_r+0xbc2>
 800799a:	2300      	movs	r3, #0
 800799c:	220a      	movs	r2, #10
 800799e:	0038      	movs	r0, r7
 80079a0:	9904      	ldr	r1, [sp, #16]
 80079a2:	f000 fe8b 	bl	80086bc <__multadd>
 80079a6:	9004      	str	r0, [sp, #16]
 80079a8:	e7eb      	b.n	8007982 <_dtoa_r+0xb9a>
 80079aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079ac:	2001      	movs	r0, #1
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	dd00      	ble.n	80079b4 <_dtoa_r+0xbcc>
 80079b2:	0018      	movs	r0, r3
 80079b4:	2400      	movs	r4, #0
 80079b6:	9b05      	ldr	r3, [sp, #20]
 80079b8:	181b      	adds	r3, r3, r0
 80079ba:	9307      	str	r3, [sp, #28]
 80079bc:	9904      	ldr	r1, [sp, #16]
 80079be:	2201      	movs	r2, #1
 80079c0:	0038      	movs	r0, r7
 80079c2:	f001 f875 	bl	8008ab0 <__lshift>
 80079c6:	0031      	movs	r1, r6
 80079c8:	9004      	str	r0, [sp, #16]
 80079ca:	f001 f8e1 	bl	8008b90 <__mcmp>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	dc97      	bgt.n	8007902 <_dtoa_r+0xb1a>
 80079d2:	d102      	bne.n	80079da <_dtoa_r+0xbf2>
 80079d4:	9b06      	ldr	r3, [sp, #24]
 80079d6:	07db      	lsls	r3, r3, #31
 80079d8:	d493      	bmi.n	8007902 <_dtoa_r+0xb1a>
 80079da:	9b07      	ldr	r3, [sp, #28]
 80079dc:	9307      	str	r3, [sp, #28]
 80079de:	3b01      	subs	r3, #1
 80079e0:	781a      	ldrb	r2, [r3, #0]
 80079e2:	2a30      	cmp	r2, #48	; 0x30
 80079e4:	d0fa      	beq.n	80079dc <_dtoa_r+0xbf4>
 80079e6:	e6e1      	b.n	80077ac <_dtoa_r+0x9c4>
 80079e8:	9a05      	ldr	r2, [sp, #20]
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d18a      	bne.n	8007904 <_dtoa_r+0xb1c>
 80079ee:	9b02      	ldr	r3, [sp, #8]
 80079f0:	3301      	adds	r3, #1
 80079f2:	9302      	str	r3, [sp, #8]
 80079f4:	2331      	movs	r3, #49	; 0x31
 80079f6:	e795      	b.n	8007924 <_dtoa_r+0xb3c>
 80079f8:	4b08      	ldr	r3, [pc, #32]	; (8007a1c <_dtoa_r+0xc34>)
 80079fa:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80079fc:	9305      	str	r3, [sp, #20]
 80079fe:	4b08      	ldr	r3, [pc, #32]	; (8007a20 <_dtoa_r+0xc38>)
 8007a00:	2a00      	cmp	r2, #0
 8007a02:	d001      	beq.n	8007a08 <_dtoa_r+0xc20>
 8007a04:	f7ff fa3b 	bl	8006e7e <_dtoa_r+0x96>
 8007a08:	f7ff fa3b 	bl	8006e82 <_dtoa_r+0x9a>
 8007a0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	dcb6      	bgt.n	8007980 <_dtoa_r+0xb98>
 8007a12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	dd00      	ble.n	8007a1a <_dtoa_r+0xc32>
 8007a18:	e6b2      	b.n	8007780 <_dtoa_r+0x998>
 8007a1a:	e7b1      	b.n	8007980 <_dtoa_r+0xb98>
 8007a1c:	08009e19 	.word	0x08009e19
 8007a20:	08009e21 	.word	0x08009e21

08007a24 <__sflush_r>:
 8007a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a26:	898b      	ldrh	r3, [r1, #12]
 8007a28:	0005      	movs	r5, r0
 8007a2a:	000c      	movs	r4, r1
 8007a2c:	071a      	lsls	r2, r3, #28
 8007a2e:	d45f      	bmi.n	8007af0 <__sflush_r+0xcc>
 8007a30:	684a      	ldr	r2, [r1, #4]
 8007a32:	2a00      	cmp	r2, #0
 8007a34:	dc04      	bgt.n	8007a40 <__sflush_r+0x1c>
 8007a36:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8007a38:	2a00      	cmp	r2, #0
 8007a3a:	dc01      	bgt.n	8007a40 <__sflush_r+0x1c>
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007a40:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007a42:	2f00      	cmp	r7, #0
 8007a44:	d0fa      	beq.n	8007a3c <__sflush_r+0x18>
 8007a46:	2200      	movs	r2, #0
 8007a48:	2180      	movs	r1, #128	; 0x80
 8007a4a:	682e      	ldr	r6, [r5, #0]
 8007a4c:	602a      	str	r2, [r5, #0]
 8007a4e:	001a      	movs	r2, r3
 8007a50:	0149      	lsls	r1, r1, #5
 8007a52:	400a      	ands	r2, r1
 8007a54:	420b      	tst	r3, r1
 8007a56:	d034      	beq.n	8007ac2 <__sflush_r+0x9e>
 8007a58:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007a5a:	89a3      	ldrh	r3, [r4, #12]
 8007a5c:	075b      	lsls	r3, r3, #29
 8007a5e:	d506      	bpl.n	8007a6e <__sflush_r+0x4a>
 8007a60:	6863      	ldr	r3, [r4, #4]
 8007a62:	1ac0      	subs	r0, r0, r3
 8007a64:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <__sflush_r+0x4a>
 8007a6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a6c:	1ac0      	subs	r0, r0, r3
 8007a6e:	0002      	movs	r2, r0
 8007a70:	6a21      	ldr	r1, [r4, #32]
 8007a72:	2300      	movs	r3, #0
 8007a74:	0028      	movs	r0, r5
 8007a76:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007a78:	47b8      	blx	r7
 8007a7a:	89a1      	ldrh	r1, [r4, #12]
 8007a7c:	1c43      	adds	r3, r0, #1
 8007a7e:	d106      	bne.n	8007a8e <__sflush_r+0x6a>
 8007a80:	682b      	ldr	r3, [r5, #0]
 8007a82:	2b1d      	cmp	r3, #29
 8007a84:	d831      	bhi.n	8007aea <__sflush_r+0xc6>
 8007a86:	4a2c      	ldr	r2, [pc, #176]	; (8007b38 <__sflush_r+0x114>)
 8007a88:	40da      	lsrs	r2, r3
 8007a8a:	07d3      	lsls	r3, r2, #31
 8007a8c:	d52d      	bpl.n	8007aea <__sflush_r+0xc6>
 8007a8e:	2300      	movs	r3, #0
 8007a90:	6063      	str	r3, [r4, #4]
 8007a92:	6923      	ldr	r3, [r4, #16]
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	04cb      	lsls	r3, r1, #19
 8007a98:	d505      	bpl.n	8007aa6 <__sflush_r+0x82>
 8007a9a:	1c43      	adds	r3, r0, #1
 8007a9c:	d102      	bne.n	8007aa4 <__sflush_r+0x80>
 8007a9e:	682b      	ldr	r3, [r5, #0]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d100      	bne.n	8007aa6 <__sflush_r+0x82>
 8007aa4:	6560      	str	r0, [r4, #84]	; 0x54
 8007aa6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007aa8:	602e      	str	r6, [r5, #0]
 8007aaa:	2900      	cmp	r1, #0
 8007aac:	d0c6      	beq.n	8007a3c <__sflush_r+0x18>
 8007aae:	0023      	movs	r3, r4
 8007ab0:	3344      	adds	r3, #68	; 0x44
 8007ab2:	4299      	cmp	r1, r3
 8007ab4:	d002      	beq.n	8007abc <__sflush_r+0x98>
 8007ab6:	0028      	movs	r0, r5
 8007ab8:	f001 fa70 	bl	8008f9c <_free_r>
 8007abc:	2000      	movs	r0, #0
 8007abe:	6360      	str	r0, [r4, #52]	; 0x34
 8007ac0:	e7bd      	b.n	8007a3e <__sflush_r+0x1a>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	0028      	movs	r0, r5
 8007ac6:	6a21      	ldr	r1, [r4, #32]
 8007ac8:	47b8      	blx	r7
 8007aca:	1c43      	adds	r3, r0, #1
 8007acc:	d1c5      	bne.n	8007a5a <__sflush_r+0x36>
 8007ace:	682b      	ldr	r3, [r5, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d0c2      	beq.n	8007a5a <__sflush_r+0x36>
 8007ad4:	2b1d      	cmp	r3, #29
 8007ad6:	d001      	beq.n	8007adc <__sflush_r+0xb8>
 8007ad8:	2b16      	cmp	r3, #22
 8007ada:	d101      	bne.n	8007ae0 <__sflush_r+0xbc>
 8007adc:	602e      	str	r6, [r5, #0]
 8007ade:	e7ad      	b.n	8007a3c <__sflush_r+0x18>
 8007ae0:	2340      	movs	r3, #64	; 0x40
 8007ae2:	89a2      	ldrh	r2, [r4, #12]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	81a3      	strh	r3, [r4, #12]
 8007ae8:	e7a9      	b.n	8007a3e <__sflush_r+0x1a>
 8007aea:	2340      	movs	r3, #64	; 0x40
 8007aec:	430b      	orrs	r3, r1
 8007aee:	e7fa      	b.n	8007ae6 <__sflush_r+0xc2>
 8007af0:	690f      	ldr	r7, [r1, #16]
 8007af2:	2f00      	cmp	r7, #0
 8007af4:	d0a2      	beq.n	8007a3c <__sflush_r+0x18>
 8007af6:	680a      	ldr	r2, [r1, #0]
 8007af8:	600f      	str	r7, [r1, #0]
 8007afa:	1bd2      	subs	r2, r2, r7
 8007afc:	9201      	str	r2, [sp, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	079b      	lsls	r3, r3, #30
 8007b02:	d100      	bne.n	8007b06 <__sflush_r+0xe2>
 8007b04:	694a      	ldr	r2, [r1, #20]
 8007b06:	60a2      	str	r2, [r4, #8]
 8007b08:	9b01      	ldr	r3, [sp, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	dc00      	bgt.n	8007b10 <__sflush_r+0xec>
 8007b0e:	e795      	b.n	8007a3c <__sflush_r+0x18>
 8007b10:	003a      	movs	r2, r7
 8007b12:	0028      	movs	r0, r5
 8007b14:	9b01      	ldr	r3, [sp, #4]
 8007b16:	6a21      	ldr	r1, [r4, #32]
 8007b18:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b1a:	47b0      	blx	r6
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	dc06      	bgt.n	8007b2e <__sflush_r+0x10a>
 8007b20:	2340      	movs	r3, #64	; 0x40
 8007b22:	2001      	movs	r0, #1
 8007b24:	89a2      	ldrh	r2, [r4, #12]
 8007b26:	4240      	negs	r0, r0
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	81a3      	strh	r3, [r4, #12]
 8007b2c:	e787      	b.n	8007a3e <__sflush_r+0x1a>
 8007b2e:	9b01      	ldr	r3, [sp, #4]
 8007b30:	183f      	adds	r7, r7, r0
 8007b32:	1a1b      	subs	r3, r3, r0
 8007b34:	9301      	str	r3, [sp, #4]
 8007b36:	e7e7      	b.n	8007b08 <__sflush_r+0xe4>
 8007b38:	20400001 	.word	0x20400001

08007b3c <_fflush_r>:
 8007b3c:	690b      	ldr	r3, [r1, #16]
 8007b3e:	b570      	push	{r4, r5, r6, lr}
 8007b40:	0005      	movs	r5, r0
 8007b42:	000c      	movs	r4, r1
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d102      	bne.n	8007b4e <_fflush_r+0x12>
 8007b48:	2500      	movs	r5, #0
 8007b4a:	0028      	movs	r0, r5
 8007b4c:	bd70      	pop	{r4, r5, r6, pc}
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d004      	beq.n	8007b5c <_fflush_r+0x20>
 8007b52:	6983      	ldr	r3, [r0, #24]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d101      	bne.n	8007b5c <_fflush_r+0x20>
 8007b58:	f000 f892 	bl	8007c80 <__sinit>
 8007b5c:	4b14      	ldr	r3, [pc, #80]	; (8007bb0 <_fflush_r+0x74>)
 8007b5e:	429c      	cmp	r4, r3
 8007b60:	d11b      	bne.n	8007b9a <_fflush_r+0x5e>
 8007b62:	686c      	ldr	r4, [r5, #4]
 8007b64:	220c      	movs	r2, #12
 8007b66:	5ea3      	ldrsh	r3, [r4, r2]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d0ed      	beq.n	8007b48 <_fflush_r+0xc>
 8007b6c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b6e:	07d2      	lsls	r2, r2, #31
 8007b70:	d404      	bmi.n	8007b7c <_fflush_r+0x40>
 8007b72:	059b      	lsls	r3, r3, #22
 8007b74:	d402      	bmi.n	8007b7c <_fflush_r+0x40>
 8007b76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b78:	f000 fc99 	bl	80084ae <__retarget_lock_acquire_recursive>
 8007b7c:	0028      	movs	r0, r5
 8007b7e:	0021      	movs	r1, r4
 8007b80:	f7ff ff50 	bl	8007a24 <__sflush_r>
 8007b84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b86:	0005      	movs	r5, r0
 8007b88:	07db      	lsls	r3, r3, #31
 8007b8a:	d4de      	bmi.n	8007b4a <_fflush_r+0xe>
 8007b8c:	89a3      	ldrh	r3, [r4, #12]
 8007b8e:	059b      	lsls	r3, r3, #22
 8007b90:	d4db      	bmi.n	8007b4a <_fflush_r+0xe>
 8007b92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b94:	f000 fc8c 	bl	80084b0 <__retarget_lock_release_recursive>
 8007b98:	e7d7      	b.n	8007b4a <_fflush_r+0xe>
 8007b9a:	4b06      	ldr	r3, [pc, #24]	; (8007bb4 <_fflush_r+0x78>)
 8007b9c:	429c      	cmp	r4, r3
 8007b9e:	d101      	bne.n	8007ba4 <_fflush_r+0x68>
 8007ba0:	68ac      	ldr	r4, [r5, #8]
 8007ba2:	e7df      	b.n	8007b64 <_fflush_r+0x28>
 8007ba4:	4b04      	ldr	r3, [pc, #16]	; (8007bb8 <_fflush_r+0x7c>)
 8007ba6:	429c      	cmp	r4, r3
 8007ba8:	d1dc      	bne.n	8007b64 <_fflush_r+0x28>
 8007baa:	68ec      	ldr	r4, [r5, #12]
 8007bac:	e7da      	b.n	8007b64 <_fflush_r+0x28>
 8007bae:	46c0      	nop			; (mov r8, r8)
 8007bb0:	08009ed0 	.word	0x08009ed0
 8007bb4:	08009ef0 	.word	0x08009ef0
 8007bb8:	08009eb0 	.word	0x08009eb0

08007bbc <std>:
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	b510      	push	{r4, lr}
 8007bc0:	0004      	movs	r4, r0
 8007bc2:	6003      	str	r3, [r0, #0]
 8007bc4:	6043      	str	r3, [r0, #4]
 8007bc6:	6083      	str	r3, [r0, #8]
 8007bc8:	8181      	strh	r1, [r0, #12]
 8007bca:	6643      	str	r3, [r0, #100]	; 0x64
 8007bcc:	0019      	movs	r1, r3
 8007bce:	81c2      	strh	r2, [r0, #14]
 8007bd0:	6103      	str	r3, [r0, #16]
 8007bd2:	6143      	str	r3, [r0, #20]
 8007bd4:	6183      	str	r3, [r0, #24]
 8007bd6:	2208      	movs	r2, #8
 8007bd8:	305c      	adds	r0, #92	; 0x5c
 8007bda:	f7fd fa13 	bl	8005004 <memset>
 8007bde:	4b05      	ldr	r3, [pc, #20]	; (8007bf4 <std+0x38>)
 8007be0:	6263      	str	r3, [r4, #36]	; 0x24
 8007be2:	4b05      	ldr	r3, [pc, #20]	; (8007bf8 <std+0x3c>)
 8007be4:	6224      	str	r4, [r4, #32]
 8007be6:	62a3      	str	r3, [r4, #40]	; 0x28
 8007be8:	4b04      	ldr	r3, [pc, #16]	; (8007bfc <std+0x40>)
 8007bea:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007bec:	4b04      	ldr	r3, [pc, #16]	; (8007c00 <std+0x44>)
 8007bee:	6323      	str	r3, [r4, #48]	; 0x30
 8007bf0:	bd10      	pop	{r4, pc}
 8007bf2:	46c0      	nop			; (mov r8, r8)
 8007bf4:	080096a5 	.word	0x080096a5
 8007bf8:	080096cd 	.word	0x080096cd
 8007bfc:	08009705 	.word	0x08009705
 8007c00:	08009731 	.word	0x08009731

08007c04 <_cleanup_r>:
 8007c04:	b510      	push	{r4, lr}
 8007c06:	4902      	ldr	r1, [pc, #8]	; (8007c10 <_cleanup_r+0xc>)
 8007c08:	f000 f8ba 	bl	8007d80 <_fwalk_reent>
 8007c0c:	bd10      	pop	{r4, pc}
 8007c0e:	46c0      	nop			; (mov r8, r8)
 8007c10:	08007b3d 	.word	0x08007b3d

08007c14 <__sfmoreglue>:
 8007c14:	b570      	push	{r4, r5, r6, lr}
 8007c16:	2568      	movs	r5, #104	; 0x68
 8007c18:	1e4a      	subs	r2, r1, #1
 8007c1a:	4355      	muls	r5, r2
 8007c1c:	000e      	movs	r6, r1
 8007c1e:	0029      	movs	r1, r5
 8007c20:	3174      	adds	r1, #116	; 0x74
 8007c22:	f001 fa05 	bl	8009030 <_malloc_r>
 8007c26:	1e04      	subs	r4, r0, #0
 8007c28:	d008      	beq.n	8007c3c <__sfmoreglue+0x28>
 8007c2a:	2100      	movs	r1, #0
 8007c2c:	002a      	movs	r2, r5
 8007c2e:	6001      	str	r1, [r0, #0]
 8007c30:	6046      	str	r6, [r0, #4]
 8007c32:	300c      	adds	r0, #12
 8007c34:	60a0      	str	r0, [r4, #8]
 8007c36:	3268      	adds	r2, #104	; 0x68
 8007c38:	f7fd f9e4 	bl	8005004 <memset>
 8007c3c:	0020      	movs	r0, r4
 8007c3e:	bd70      	pop	{r4, r5, r6, pc}

08007c40 <__sfp_lock_acquire>:
 8007c40:	b510      	push	{r4, lr}
 8007c42:	4802      	ldr	r0, [pc, #8]	; (8007c4c <__sfp_lock_acquire+0xc>)
 8007c44:	f000 fc33 	bl	80084ae <__retarget_lock_acquire_recursive>
 8007c48:	bd10      	pop	{r4, pc}
 8007c4a:	46c0      	nop			; (mov r8, r8)
 8007c4c:	200002e8 	.word	0x200002e8

08007c50 <__sfp_lock_release>:
 8007c50:	b510      	push	{r4, lr}
 8007c52:	4802      	ldr	r0, [pc, #8]	; (8007c5c <__sfp_lock_release+0xc>)
 8007c54:	f000 fc2c 	bl	80084b0 <__retarget_lock_release_recursive>
 8007c58:	bd10      	pop	{r4, pc}
 8007c5a:	46c0      	nop			; (mov r8, r8)
 8007c5c:	200002e8 	.word	0x200002e8

08007c60 <__sinit_lock_acquire>:
 8007c60:	b510      	push	{r4, lr}
 8007c62:	4802      	ldr	r0, [pc, #8]	; (8007c6c <__sinit_lock_acquire+0xc>)
 8007c64:	f000 fc23 	bl	80084ae <__retarget_lock_acquire_recursive>
 8007c68:	bd10      	pop	{r4, pc}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	200002e3 	.word	0x200002e3

08007c70 <__sinit_lock_release>:
 8007c70:	b510      	push	{r4, lr}
 8007c72:	4802      	ldr	r0, [pc, #8]	; (8007c7c <__sinit_lock_release+0xc>)
 8007c74:	f000 fc1c 	bl	80084b0 <__retarget_lock_release_recursive>
 8007c78:	bd10      	pop	{r4, pc}
 8007c7a:	46c0      	nop			; (mov r8, r8)
 8007c7c:	200002e3 	.word	0x200002e3

08007c80 <__sinit>:
 8007c80:	b513      	push	{r0, r1, r4, lr}
 8007c82:	0004      	movs	r4, r0
 8007c84:	f7ff ffec 	bl	8007c60 <__sinit_lock_acquire>
 8007c88:	69a3      	ldr	r3, [r4, #24]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d002      	beq.n	8007c94 <__sinit+0x14>
 8007c8e:	f7ff ffef 	bl	8007c70 <__sinit_lock_release>
 8007c92:	bd13      	pop	{r0, r1, r4, pc}
 8007c94:	64a3      	str	r3, [r4, #72]	; 0x48
 8007c96:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007c98:	6523      	str	r3, [r4, #80]	; 0x50
 8007c9a:	4b13      	ldr	r3, [pc, #76]	; (8007ce8 <__sinit+0x68>)
 8007c9c:	4a13      	ldr	r2, [pc, #76]	; (8007cec <__sinit+0x6c>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	62a2      	str	r2, [r4, #40]	; 0x28
 8007ca2:	9301      	str	r3, [sp, #4]
 8007ca4:	42a3      	cmp	r3, r4
 8007ca6:	d101      	bne.n	8007cac <__sinit+0x2c>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	61a3      	str	r3, [r4, #24]
 8007cac:	0020      	movs	r0, r4
 8007cae:	f000 f81f 	bl	8007cf0 <__sfp>
 8007cb2:	6060      	str	r0, [r4, #4]
 8007cb4:	0020      	movs	r0, r4
 8007cb6:	f000 f81b 	bl	8007cf0 <__sfp>
 8007cba:	60a0      	str	r0, [r4, #8]
 8007cbc:	0020      	movs	r0, r4
 8007cbe:	f000 f817 	bl	8007cf0 <__sfp>
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	2104      	movs	r1, #4
 8007cc6:	60e0      	str	r0, [r4, #12]
 8007cc8:	6860      	ldr	r0, [r4, #4]
 8007cca:	f7ff ff77 	bl	8007bbc <std>
 8007cce:	2201      	movs	r2, #1
 8007cd0:	2109      	movs	r1, #9
 8007cd2:	68a0      	ldr	r0, [r4, #8]
 8007cd4:	f7ff ff72 	bl	8007bbc <std>
 8007cd8:	2202      	movs	r2, #2
 8007cda:	2112      	movs	r1, #18
 8007cdc:	68e0      	ldr	r0, [r4, #12]
 8007cde:	f7ff ff6d 	bl	8007bbc <std>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	61a3      	str	r3, [r4, #24]
 8007ce6:	e7d2      	b.n	8007c8e <__sinit+0xe>
 8007ce8:	08009c84 	.word	0x08009c84
 8007cec:	08007c05 	.word	0x08007c05

08007cf0 <__sfp>:
 8007cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cf2:	0007      	movs	r7, r0
 8007cf4:	f7ff ffa4 	bl	8007c40 <__sfp_lock_acquire>
 8007cf8:	4b1f      	ldr	r3, [pc, #124]	; (8007d78 <__sfp+0x88>)
 8007cfa:	681e      	ldr	r6, [r3, #0]
 8007cfc:	69b3      	ldr	r3, [r6, #24]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d102      	bne.n	8007d08 <__sfp+0x18>
 8007d02:	0030      	movs	r0, r6
 8007d04:	f7ff ffbc 	bl	8007c80 <__sinit>
 8007d08:	3648      	adds	r6, #72	; 0x48
 8007d0a:	68b4      	ldr	r4, [r6, #8]
 8007d0c:	6873      	ldr	r3, [r6, #4]
 8007d0e:	3b01      	subs	r3, #1
 8007d10:	d504      	bpl.n	8007d1c <__sfp+0x2c>
 8007d12:	6833      	ldr	r3, [r6, #0]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d022      	beq.n	8007d5e <__sfp+0x6e>
 8007d18:	6836      	ldr	r6, [r6, #0]
 8007d1a:	e7f6      	b.n	8007d0a <__sfp+0x1a>
 8007d1c:	220c      	movs	r2, #12
 8007d1e:	5ea5      	ldrsh	r5, [r4, r2]
 8007d20:	2d00      	cmp	r5, #0
 8007d22:	d11a      	bne.n	8007d5a <__sfp+0x6a>
 8007d24:	0020      	movs	r0, r4
 8007d26:	4b15      	ldr	r3, [pc, #84]	; (8007d7c <__sfp+0x8c>)
 8007d28:	3058      	adds	r0, #88	; 0x58
 8007d2a:	60e3      	str	r3, [r4, #12]
 8007d2c:	6665      	str	r5, [r4, #100]	; 0x64
 8007d2e:	f000 fbbd 	bl	80084ac <__retarget_lock_init_recursive>
 8007d32:	f7ff ff8d 	bl	8007c50 <__sfp_lock_release>
 8007d36:	0020      	movs	r0, r4
 8007d38:	2208      	movs	r2, #8
 8007d3a:	0029      	movs	r1, r5
 8007d3c:	6025      	str	r5, [r4, #0]
 8007d3e:	60a5      	str	r5, [r4, #8]
 8007d40:	6065      	str	r5, [r4, #4]
 8007d42:	6125      	str	r5, [r4, #16]
 8007d44:	6165      	str	r5, [r4, #20]
 8007d46:	61a5      	str	r5, [r4, #24]
 8007d48:	305c      	adds	r0, #92	; 0x5c
 8007d4a:	f7fd f95b 	bl	8005004 <memset>
 8007d4e:	6365      	str	r5, [r4, #52]	; 0x34
 8007d50:	63a5      	str	r5, [r4, #56]	; 0x38
 8007d52:	64a5      	str	r5, [r4, #72]	; 0x48
 8007d54:	64e5      	str	r5, [r4, #76]	; 0x4c
 8007d56:	0020      	movs	r0, r4
 8007d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d5a:	3468      	adds	r4, #104	; 0x68
 8007d5c:	e7d7      	b.n	8007d0e <__sfp+0x1e>
 8007d5e:	2104      	movs	r1, #4
 8007d60:	0038      	movs	r0, r7
 8007d62:	f7ff ff57 	bl	8007c14 <__sfmoreglue>
 8007d66:	1e04      	subs	r4, r0, #0
 8007d68:	6030      	str	r0, [r6, #0]
 8007d6a:	d1d5      	bne.n	8007d18 <__sfp+0x28>
 8007d6c:	f7ff ff70 	bl	8007c50 <__sfp_lock_release>
 8007d70:	230c      	movs	r3, #12
 8007d72:	603b      	str	r3, [r7, #0]
 8007d74:	e7ef      	b.n	8007d56 <__sfp+0x66>
 8007d76:	46c0      	nop			; (mov r8, r8)
 8007d78:	08009c84 	.word	0x08009c84
 8007d7c:	ffff0001 	.word	0xffff0001

08007d80 <_fwalk_reent>:
 8007d80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d82:	0004      	movs	r4, r0
 8007d84:	0006      	movs	r6, r0
 8007d86:	2700      	movs	r7, #0
 8007d88:	9101      	str	r1, [sp, #4]
 8007d8a:	3448      	adds	r4, #72	; 0x48
 8007d8c:	6863      	ldr	r3, [r4, #4]
 8007d8e:	68a5      	ldr	r5, [r4, #8]
 8007d90:	9300      	str	r3, [sp, #0]
 8007d92:	9b00      	ldr	r3, [sp, #0]
 8007d94:	3b01      	subs	r3, #1
 8007d96:	9300      	str	r3, [sp, #0]
 8007d98:	d504      	bpl.n	8007da4 <_fwalk_reent+0x24>
 8007d9a:	6824      	ldr	r4, [r4, #0]
 8007d9c:	2c00      	cmp	r4, #0
 8007d9e:	d1f5      	bne.n	8007d8c <_fwalk_reent+0xc>
 8007da0:	0038      	movs	r0, r7
 8007da2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007da4:	89ab      	ldrh	r3, [r5, #12]
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d908      	bls.n	8007dbc <_fwalk_reent+0x3c>
 8007daa:	220e      	movs	r2, #14
 8007dac:	5eab      	ldrsh	r3, [r5, r2]
 8007dae:	3301      	adds	r3, #1
 8007db0:	d004      	beq.n	8007dbc <_fwalk_reent+0x3c>
 8007db2:	0029      	movs	r1, r5
 8007db4:	0030      	movs	r0, r6
 8007db6:	9b01      	ldr	r3, [sp, #4]
 8007db8:	4798      	blx	r3
 8007dba:	4307      	orrs	r7, r0
 8007dbc:	3568      	adds	r5, #104	; 0x68
 8007dbe:	e7e8      	b.n	8007d92 <_fwalk_reent+0x12>

08007dc0 <rshift>:
 8007dc0:	0002      	movs	r2, r0
 8007dc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dc4:	6907      	ldr	r7, [r0, #16]
 8007dc6:	3214      	adds	r2, #20
 8007dc8:	0013      	movs	r3, r2
 8007dca:	b085      	sub	sp, #20
 8007dcc:	114e      	asrs	r6, r1, #5
 8007dce:	42b7      	cmp	r7, r6
 8007dd0:	dd31      	ble.n	8007e36 <rshift+0x76>
 8007dd2:	00b3      	lsls	r3, r6, #2
 8007dd4:	18d3      	adds	r3, r2, r3
 8007dd6:	251f      	movs	r5, #31
 8007dd8:	9301      	str	r3, [sp, #4]
 8007dda:	000b      	movs	r3, r1
 8007ddc:	00bc      	lsls	r4, r7, #2
 8007dde:	402b      	ands	r3, r5
 8007de0:	1914      	adds	r4, r2, r4
 8007de2:	9302      	str	r3, [sp, #8]
 8007de4:	4229      	tst	r1, r5
 8007de6:	d10c      	bne.n	8007e02 <rshift+0x42>
 8007de8:	0015      	movs	r5, r2
 8007dea:	9901      	ldr	r1, [sp, #4]
 8007dec:	428c      	cmp	r4, r1
 8007dee:	d838      	bhi.n	8007e62 <rshift+0xa2>
 8007df0:	9901      	ldr	r1, [sp, #4]
 8007df2:	2300      	movs	r3, #0
 8007df4:	3903      	subs	r1, #3
 8007df6:	428c      	cmp	r4, r1
 8007df8:	d301      	bcc.n	8007dfe <rshift+0x3e>
 8007dfa:	1bbb      	subs	r3, r7, r6
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	18d3      	adds	r3, r2, r3
 8007e00:	e019      	b.n	8007e36 <rshift+0x76>
 8007e02:	2120      	movs	r1, #32
 8007e04:	9b02      	ldr	r3, [sp, #8]
 8007e06:	9d01      	ldr	r5, [sp, #4]
 8007e08:	1acb      	subs	r3, r1, r3
 8007e0a:	9303      	str	r3, [sp, #12]
 8007e0c:	cd02      	ldmia	r5!, {r1}
 8007e0e:	9b02      	ldr	r3, [sp, #8]
 8007e10:	4694      	mov	ip, r2
 8007e12:	40d9      	lsrs	r1, r3
 8007e14:	9100      	str	r1, [sp, #0]
 8007e16:	42ac      	cmp	r4, r5
 8007e18:	d816      	bhi.n	8007e48 <rshift+0x88>
 8007e1a:	9d01      	ldr	r5, [sp, #4]
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	3501      	adds	r5, #1
 8007e20:	42ac      	cmp	r4, r5
 8007e22:	d302      	bcc.n	8007e2a <rshift+0x6a>
 8007e24:	1bbb      	subs	r3, r7, r6
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	3b04      	subs	r3, #4
 8007e2a:	9900      	ldr	r1, [sp, #0]
 8007e2c:	18d3      	adds	r3, r2, r3
 8007e2e:	6019      	str	r1, [r3, #0]
 8007e30:	2900      	cmp	r1, #0
 8007e32:	d000      	beq.n	8007e36 <rshift+0x76>
 8007e34:	3304      	adds	r3, #4
 8007e36:	1a99      	subs	r1, r3, r2
 8007e38:	1089      	asrs	r1, r1, #2
 8007e3a:	6101      	str	r1, [r0, #16]
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d101      	bne.n	8007e44 <rshift+0x84>
 8007e40:	2300      	movs	r3, #0
 8007e42:	6143      	str	r3, [r0, #20]
 8007e44:	b005      	add	sp, #20
 8007e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e48:	682b      	ldr	r3, [r5, #0]
 8007e4a:	9903      	ldr	r1, [sp, #12]
 8007e4c:	408b      	lsls	r3, r1
 8007e4e:	9900      	ldr	r1, [sp, #0]
 8007e50:	4319      	orrs	r1, r3
 8007e52:	4663      	mov	r3, ip
 8007e54:	c302      	stmia	r3!, {r1}
 8007e56:	469c      	mov	ip, r3
 8007e58:	cd02      	ldmia	r5!, {r1}
 8007e5a:	9b02      	ldr	r3, [sp, #8]
 8007e5c:	40d9      	lsrs	r1, r3
 8007e5e:	9100      	str	r1, [sp, #0]
 8007e60:	e7d9      	b.n	8007e16 <rshift+0x56>
 8007e62:	c908      	ldmia	r1!, {r3}
 8007e64:	c508      	stmia	r5!, {r3}
 8007e66:	e7c1      	b.n	8007dec <rshift+0x2c>

08007e68 <__hexdig_fun>:
 8007e68:	0002      	movs	r2, r0
 8007e6a:	3a30      	subs	r2, #48	; 0x30
 8007e6c:	0003      	movs	r3, r0
 8007e6e:	2a09      	cmp	r2, #9
 8007e70:	d802      	bhi.n	8007e78 <__hexdig_fun+0x10>
 8007e72:	3b20      	subs	r3, #32
 8007e74:	b2d8      	uxtb	r0, r3
 8007e76:	4770      	bx	lr
 8007e78:	0002      	movs	r2, r0
 8007e7a:	3a61      	subs	r2, #97	; 0x61
 8007e7c:	2a05      	cmp	r2, #5
 8007e7e:	d801      	bhi.n	8007e84 <__hexdig_fun+0x1c>
 8007e80:	3b47      	subs	r3, #71	; 0x47
 8007e82:	e7f7      	b.n	8007e74 <__hexdig_fun+0xc>
 8007e84:	001a      	movs	r2, r3
 8007e86:	3a41      	subs	r2, #65	; 0x41
 8007e88:	2000      	movs	r0, #0
 8007e8a:	2a05      	cmp	r2, #5
 8007e8c:	d8f3      	bhi.n	8007e76 <__hexdig_fun+0xe>
 8007e8e:	3b27      	subs	r3, #39	; 0x27
 8007e90:	e7f0      	b.n	8007e74 <__hexdig_fun+0xc>
	...

08007e94 <__gethex>:
 8007e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e96:	b08d      	sub	sp, #52	; 0x34
 8007e98:	930a      	str	r3, [sp, #40]	; 0x28
 8007e9a:	4bbd      	ldr	r3, [pc, #756]	; (8008190 <__gethex+0x2fc>)
 8007e9c:	9005      	str	r0, [sp, #20]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	9109      	str	r1, [sp, #36]	; 0x24
 8007ea2:	0018      	movs	r0, r3
 8007ea4:	9202      	str	r2, [sp, #8]
 8007ea6:	9307      	str	r3, [sp, #28]
 8007ea8:	f7f8 f92e 	bl	8000108 <strlen>
 8007eac:	2202      	movs	r2, #2
 8007eae:	9b07      	ldr	r3, [sp, #28]
 8007eb0:	4252      	negs	r2, r2
 8007eb2:	181b      	adds	r3, r3, r0
 8007eb4:	3b01      	subs	r3, #1
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	9003      	str	r0, [sp, #12]
 8007eba:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ebe:	6819      	ldr	r1, [r3, #0]
 8007ec0:	1c8b      	adds	r3, r1, #2
 8007ec2:	1a52      	subs	r2, r2, r1
 8007ec4:	18d1      	adds	r1, r2, r3
 8007ec6:	9301      	str	r3, [sp, #4]
 8007ec8:	9108      	str	r1, [sp, #32]
 8007eca:	9901      	ldr	r1, [sp, #4]
 8007ecc:	3301      	adds	r3, #1
 8007ece:	7808      	ldrb	r0, [r1, #0]
 8007ed0:	2830      	cmp	r0, #48	; 0x30
 8007ed2:	d0f7      	beq.n	8007ec4 <__gethex+0x30>
 8007ed4:	f7ff ffc8 	bl	8007e68 <__hexdig_fun>
 8007ed8:	1e04      	subs	r4, r0, #0
 8007eda:	d13e      	bne.n	8007f5a <__gethex+0xc6>
 8007edc:	9a03      	ldr	r2, [sp, #12]
 8007ede:	9907      	ldr	r1, [sp, #28]
 8007ee0:	9801      	ldr	r0, [sp, #4]
 8007ee2:	f001 fc2b 	bl	800973c <strncmp>
 8007ee6:	1e07      	subs	r7, r0, #0
 8007ee8:	d000      	beq.n	8007eec <__gethex+0x58>
 8007eea:	e06f      	b.n	8007fcc <__gethex+0x138>
 8007eec:	9b01      	ldr	r3, [sp, #4]
 8007eee:	9a03      	ldr	r2, [sp, #12]
 8007ef0:	5c98      	ldrb	r0, [r3, r2]
 8007ef2:	189d      	adds	r5, r3, r2
 8007ef4:	f7ff ffb8 	bl	8007e68 <__hexdig_fun>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	9304      	str	r3, [sp, #16]
 8007efc:	2800      	cmp	r0, #0
 8007efe:	d034      	beq.n	8007f6a <__gethex+0xd6>
 8007f00:	9501      	str	r5, [sp, #4]
 8007f02:	9b01      	ldr	r3, [sp, #4]
 8007f04:	7818      	ldrb	r0, [r3, #0]
 8007f06:	2830      	cmp	r0, #48	; 0x30
 8007f08:	d009      	beq.n	8007f1e <__gethex+0x8a>
 8007f0a:	f7ff ffad 	bl	8007e68 <__hexdig_fun>
 8007f0e:	4243      	negs	r3, r0
 8007f10:	4143      	adcs	r3, r0
 8007f12:	9304      	str	r3, [sp, #16]
 8007f14:	2301      	movs	r3, #1
 8007f16:	002c      	movs	r4, r5
 8007f18:	9308      	str	r3, [sp, #32]
 8007f1a:	9d01      	ldr	r5, [sp, #4]
 8007f1c:	e004      	b.n	8007f28 <__gethex+0x94>
 8007f1e:	9b01      	ldr	r3, [sp, #4]
 8007f20:	3301      	adds	r3, #1
 8007f22:	9301      	str	r3, [sp, #4]
 8007f24:	e7ed      	b.n	8007f02 <__gethex+0x6e>
 8007f26:	3501      	adds	r5, #1
 8007f28:	7828      	ldrb	r0, [r5, #0]
 8007f2a:	f7ff ff9d 	bl	8007e68 <__hexdig_fun>
 8007f2e:	1e07      	subs	r7, r0, #0
 8007f30:	d1f9      	bne.n	8007f26 <__gethex+0x92>
 8007f32:	0028      	movs	r0, r5
 8007f34:	9a03      	ldr	r2, [sp, #12]
 8007f36:	9907      	ldr	r1, [sp, #28]
 8007f38:	f001 fc00 	bl	800973c <strncmp>
 8007f3c:	2800      	cmp	r0, #0
 8007f3e:	d112      	bne.n	8007f66 <__gethex+0xd2>
 8007f40:	2c00      	cmp	r4, #0
 8007f42:	d107      	bne.n	8007f54 <__gethex+0xc0>
 8007f44:	9b03      	ldr	r3, [sp, #12]
 8007f46:	18ed      	adds	r5, r5, r3
 8007f48:	002c      	movs	r4, r5
 8007f4a:	7828      	ldrb	r0, [r5, #0]
 8007f4c:	f7ff ff8c 	bl	8007e68 <__hexdig_fun>
 8007f50:	2800      	cmp	r0, #0
 8007f52:	d106      	bne.n	8007f62 <__gethex+0xce>
 8007f54:	1b67      	subs	r7, r4, r5
 8007f56:	00bf      	lsls	r7, r7, #2
 8007f58:	e007      	b.n	8007f6a <__gethex+0xd6>
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	001c      	movs	r4, r3
 8007f5e:	9304      	str	r3, [sp, #16]
 8007f60:	e7db      	b.n	8007f1a <__gethex+0x86>
 8007f62:	3501      	adds	r5, #1
 8007f64:	e7f1      	b.n	8007f4a <__gethex+0xb6>
 8007f66:	2c00      	cmp	r4, #0
 8007f68:	d1f4      	bne.n	8007f54 <__gethex+0xc0>
 8007f6a:	2220      	movs	r2, #32
 8007f6c:	782b      	ldrb	r3, [r5, #0]
 8007f6e:	002e      	movs	r6, r5
 8007f70:	4393      	bics	r3, r2
 8007f72:	2b50      	cmp	r3, #80	; 0x50
 8007f74:	d11d      	bne.n	8007fb2 <__gethex+0x11e>
 8007f76:	786b      	ldrb	r3, [r5, #1]
 8007f78:	2b2b      	cmp	r3, #43	; 0x2b
 8007f7a:	d02c      	beq.n	8007fd6 <__gethex+0x142>
 8007f7c:	2b2d      	cmp	r3, #45	; 0x2d
 8007f7e:	d02e      	beq.n	8007fde <__gethex+0x14a>
 8007f80:	2300      	movs	r3, #0
 8007f82:	1c6e      	adds	r6, r5, #1
 8007f84:	9306      	str	r3, [sp, #24]
 8007f86:	7830      	ldrb	r0, [r6, #0]
 8007f88:	f7ff ff6e 	bl	8007e68 <__hexdig_fun>
 8007f8c:	1e43      	subs	r3, r0, #1
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b18      	cmp	r3, #24
 8007f92:	d82b      	bhi.n	8007fec <__gethex+0x158>
 8007f94:	3810      	subs	r0, #16
 8007f96:	0004      	movs	r4, r0
 8007f98:	7870      	ldrb	r0, [r6, #1]
 8007f9a:	f7ff ff65 	bl	8007e68 <__hexdig_fun>
 8007f9e:	1e43      	subs	r3, r0, #1
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	3601      	adds	r6, #1
 8007fa4:	2b18      	cmp	r3, #24
 8007fa6:	d91c      	bls.n	8007fe2 <__gethex+0x14e>
 8007fa8:	9b06      	ldr	r3, [sp, #24]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d000      	beq.n	8007fb0 <__gethex+0x11c>
 8007fae:	4264      	negs	r4, r4
 8007fb0:	193f      	adds	r7, r7, r4
 8007fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fb4:	601e      	str	r6, [r3, #0]
 8007fb6:	9b04      	ldr	r3, [sp, #16]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d019      	beq.n	8007ff0 <__gethex+0x15c>
 8007fbc:	2600      	movs	r6, #0
 8007fbe:	9b08      	ldr	r3, [sp, #32]
 8007fc0:	42b3      	cmp	r3, r6
 8007fc2:	d100      	bne.n	8007fc6 <__gethex+0x132>
 8007fc4:	3606      	adds	r6, #6
 8007fc6:	0030      	movs	r0, r6
 8007fc8:	b00d      	add	sp, #52	; 0x34
 8007fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fcc:	2301      	movs	r3, #1
 8007fce:	0027      	movs	r7, r4
 8007fd0:	9d01      	ldr	r5, [sp, #4]
 8007fd2:	9304      	str	r3, [sp, #16]
 8007fd4:	e7c9      	b.n	8007f6a <__gethex+0xd6>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	9306      	str	r3, [sp, #24]
 8007fda:	1cae      	adds	r6, r5, #2
 8007fdc:	e7d3      	b.n	8007f86 <__gethex+0xf2>
 8007fde:	2301      	movs	r3, #1
 8007fe0:	e7fa      	b.n	8007fd8 <__gethex+0x144>
 8007fe2:	230a      	movs	r3, #10
 8007fe4:	435c      	muls	r4, r3
 8007fe6:	1824      	adds	r4, r4, r0
 8007fe8:	3c10      	subs	r4, #16
 8007fea:	e7d5      	b.n	8007f98 <__gethex+0x104>
 8007fec:	002e      	movs	r6, r5
 8007fee:	e7e0      	b.n	8007fb2 <__gethex+0x11e>
 8007ff0:	9b01      	ldr	r3, [sp, #4]
 8007ff2:	9904      	ldr	r1, [sp, #16]
 8007ff4:	1aeb      	subs	r3, r5, r3
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	2b07      	cmp	r3, #7
 8007ffa:	dc0a      	bgt.n	8008012 <__gethex+0x17e>
 8007ffc:	9805      	ldr	r0, [sp, #20]
 8007ffe:	f000 faf5 	bl	80085ec <_Balloc>
 8008002:	1e04      	subs	r4, r0, #0
 8008004:	d108      	bne.n	8008018 <__gethex+0x184>
 8008006:	0002      	movs	r2, r0
 8008008:	21de      	movs	r1, #222	; 0xde
 800800a:	4b62      	ldr	r3, [pc, #392]	; (8008194 <__gethex+0x300>)
 800800c:	4862      	ldr	r0, [pc, #392]	; (8008198 <__gethex+0x304>)
 800800e:	f001 fc97 	bl	8009940 <__assert_func>
 8008012:	3101      	adds	r1, #1
 8008014:	105b      	asrs	r3, r3, #1
 8008016:	e7ef      	b.n	8007ff8 <__gethex+0x164>
 8008018:	0003      	movs	r3, r0
 800801a:	3314      	adds	r3, #20
 800801c:	9304      	str	r3, [sp, #16]
 800801e:	9309      	str	r3, [sp, #36]	; 0x24
 8008020:	2300      	movs	r3, #0
 8008022:	001e      	movs	r6, r3
 8008024:	9306      	str	r3, [sp, #24]
 8008026:	9b01      	ldr	r3, [sp, #4]
 8008028:	42ab      	cmp	r3, r5
 800802a:	d340      	bcc.n	80080ae <__gethex+0x21a>
 800802c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800802e:	9b04      	ldr	r3, [sp, #16]
 8008030:	c540      	stmia	r5!, {r6}
 8008032:	1aed      	subs	r5, r5, r3
 8008034:	10ad      	asrs	r5, r5, #2
 8008036:	0030      	movs	r0, r6
 8008038:	6125      	str	r5, [r4, #16]
 800803a:	f000 fbcf 	bl	80087dc <__hi0bits>
 800803e:	9b02      	ldr	r3, [sp, #8]
 8008040:	016d      	lsls	r5, r5, #5
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	1a2e      	subs	r6, r5, r0
 8008046:	9301      	str	r3, [sp, #4]
 8008048:	429e      	cmp	r6, r3
 800804a:	dd5a      	ble.n	8008102 <__gethex+0x26e>
 800804c:	1af6      	subs	r6, r6, r3
 800804e:	0031      	movs	r1, r6
 8008050:	0020      	movs	r0, r4
 8008052:	f000 ff72 	bl	8008f3a <__any_on>
 8008056:	1e05      	subs	r5, r0, #0
 8008058:	d016      	beq.n	8008088 <__gethex+0x1f4>
 800805a:	2501      	movs	r5, #1
 800805c:	211f      	movs	r1, #31
 800805e:	0028      	movs	r0, r5
 8008060:	1e73      	subs	r3, r6, #1
 8008062:	4019      	ands	r1, r3
 8008064:	4088      	lsls	r0, r1
 8008066:	0001      	movs	r1, r0
 8008068:	115a      	asrs	r2, r3, #5
 800806a:	9804      	ldr	r0, [sp, #16]
 800806c:	0092      	lsls	r2, r2, #2
 800806e:	5812      	ldr	r2, [r2, r0]
 8008070:	420a      	tst	r2, r1
 8008072:	d009      	beq.n	8008088 <__gethex+0x1f4>
 8008074:	42ab      	cmp	r3, r5
 8008076:	dd06      	ble.n	8008086 <__gethex+0x1f2>
 8008078:	0020      	movs	r0, r4
 800807a:	1eb1      	subs	r1, r6, #2
 800807c:	f000 ff5d 	bl	8008f3a <__any_on>
 8008080:	3502      	adds	r5, #2
 8008082:	2800      	cmp	r0, #0
 8008084:	d100      	bne.n	8008088 <__gethex+0x1f4>
 8008086:	2502      	movs	r5, #2
 8008088:	0031      	movs	r1, r6
 800808a:	0020      	movs	r0, r4
 800808c:	f7ff fe98 	bl	8007dc0 <rshift>
 8008090:	19bf      	adds	r7, r7, r6
 8008092:	9b02      	ldr	r3, [sp, #8]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	9303      	str	r3, [sp, #12]
 8008098:	42bb      	cmp	r3, r7
 800809a:	da42      	bge.n	8008122 <__gethex+0x28e>
 800809c:	0021      	movs	r1, r4
 800809e:	9805      	ldr	r0, [sp, #20]
 80080a0:	f000 fae8 	bl	8008674 <_Bfree>
 80080a4:	2300      	movs	r3, #0
 80080a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80080a8:	26a3      	movs	r6, #163	; 0xa3
 80080aa:	6013      	str	r3, [r2, #0]
 80080ac:	e78b      	b.n	8007fc6 <__gethex+0x132>
 80080ae:	1e6b      	subs	r3, r5, #1
 80080b0:	9308      	str	r3, [sp, #32]
 80080b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d014      	beq.n	80080e4 <__gethex+0x250>
 80080ba:	9b06      	ldr	r3, [sp, #24]
 80080bc:	2b20      	cmp	r3, #32
 80080be:	d104      	bne.n	80080ca <__gethex+0x236>
 80080c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c2:	c340      	stmia	r3!, {r6}
 80080c4:	2600      	movs	r6, #0
 80080c6:	9309      	str	r3, [sp, #36]	; 0x24
 80080c8:	9606      	str	r6, [sp, #24]
 80080ca:	9b08      	ldr	r3, [sp, #32]
 80080cc:	7818      	ldrb	r0, [r3, #0]
 80080ce:	f7ff fecb 	bl	8007e68 <__hexdig_fun>
 80080d2:	230f      	movs	r3, #15
 80080d4:	4018      	ands	r0, r3
 80080d6:	9b06      	ldr	r3, [sp, #24]
 80080d8:	9d08      	ldr	r5, [sp, #32]
 80080da:	4098      	lsls	r0, r3
 80080dc:	3304      	adds	r3, #4
 80080de:	4306      	orrs	r6, r0
 80080e0:	9306      	str	r3, [sp, #24]
 80080e2:	e7a0      	b.n	8008026 <__gethex+0x192>
 80080e4:	2301      	movs	r3, #1
 80080e6:	9a03      	ldr	r2, [sp, #12]
 80080e8:	1a9d      	subs	r5, r3, r2
 80080ea:	9b08      	ldr	r3, [sp, #32]
 80080ec:	195d      	adds	r5, r3, r5
 80080ee:	9b01      	ldr	r3, [sp, #4]
 80080f0:	429d      	cmp	r5, r3
 80080f2:	d3e2      	bcc.n	80080ba <__gethex+0x226>
 80080f4:	0028      	movs	r0, r5
 80080f6:	9907      	ldr	r1, [sp, #28]
 80080f8:	f001 fb20 	bl	800973c <strncmp>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d1dc      	bne.n	80080ba <__gethex+0x226>
 8008100:	e791      	b.n	8008026 <__gethex+0x192>
 8008102:	9b01      	ldr	r3, [sp, #4]
 8008104:	2500      	movs	r5, #0
 8008106:	429e      	cmp	r6, r3
 8008108:	dac3      	bge.n	8008092 <__gethex+0x1fe>
 800810a:	1b9e      	subs	r6, r3, r6
 800810c:	0021      	movs	r1, r4
 800810e:	0032      	movs	r2, r6
 8008110:	9805      	ldr	r0, [sp, #20]
 8008112:	f000 fccd 	bl	8008ab0 <__lshift>
 8008116:	0003      	movs	r3, r0
 8008118:	3314      	adds	r3, #20
 800811a:	0004      	movs	r4, r0
 800811c:	1bbf      	subs	r7, r7, r6
 800811e:	9304      	str	r3, [sp, #16]
 8008120:	e7b7      	b.n	8008092 <__gethex+0x1fe>
 8008122:	9b02      	ldr	r3, [sp, #8]
 8008124:	685e      	ldr	r6, [r3, #4]
 8008126:	42be      	cmp	r6, r7
 8008128:	dd71      	ble.n	800820e <__gethex+0x37a>
 800812a:	9b01      	ldr	r3, [sp, #4]
 800812c:	1bf6      	subs	r6, r6, r7
 800812e:	42b3      	cmp	r3, r6
 8008130:	dc38      	bgt.n	80081a4 <__gethex+0x310>
 8008132:	9b02      	ldr	r3, [sp, #8]
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	2b02      	cmp	r3, #2
 8008138:	d026      	beq.n	8008188 <__gethex+0x2f4>
 800813a:	2b03      	cmp	r3, #3
 800813c:	d02e      	beq.n	800819c <__gethex+0x308>
 800813e:	2b01      	cmp	r3, #1
 8008140:	d119      	bne.n	8008176 <__gethex+0x2e2>
 8008142:	9b01      	ldr	r3, [sp, #4]
 8008144:	42b3      	cmp	r3, r6
 8008146:	d116      	bne.n	8008176 <__gethex+0x2e2>
 8008148:	2b01      	cmp	r3, #1
 800814a:	d10d      	bne.n	8008168 <__gethex+0x2d4>
 800814c:	9b02      	ldr	r3, [sp, #8]
 800814e:	2662      	movs	r6, #98	; 0x62
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	9301      	str	r3, [sp, #4]
 8008154:	9a01      	ldr	r2, [sp, #4]
 8008156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008158:	601a      	str	r2, [r3, #0]
 800815a:	2301      	movs	r3, #1
 800815c:	9a04      	ldr	r2, [sp, #16]
 800815e:	6123      	str	r3, [r4, #16]
 8008160:	6013      	str	r3, [r2, #0]
 8008162:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008164:	601c      	str	r4, [r3, #0]
 8008166:	e72e      	b.n	8007fc6 <__gethex+0x132>
 8008168:	9901      	ldr	r1, [sp, #4]
 800816a:	0020      	movs	r0, r4
 800816c:	3901      	subs	r1, #1
 800816e:	f000 fee4 	bl	8008f3a <__any_on>
 8008172:	2800      	cmp	r0, #0
 8008174:	d1ea      	bne.n	800814c <__gethex+0x2b8>
 8008176:	0021      	movs	r1, r4
 8008178:	9805      	ldr	r0, [sp, #20]
 800817a:	f000 fa7b 	bl	8008674 <_Bfree>
 800817e:	2300      	movs	r3, #0
 8008180:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008182:	2650      	movs	r6, #80	; 0x50
 8008184:	6013      	str	r3, [r2, #0]
 8008186:	e71e      	b.n	8007fc6 <__gethex+0x132>
 8008188:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1f3      	bne.n	8008176 <__gethex+0x2e2>
 800818e:	e7dd      	b.n	800814c <__gethex+0x2b8>
 8008190:	08009f7c 	.word	0x08009f7c
 8008194:	08009e9c 	.word	0x08009e9c
 8008198:	08009f10 	.word	0x08009f10
 800819c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d1d4      	bne.n	800814c <__gethex+0x2b8>
 80081a2:	e7e8      	b.n	8008176 <__gethex+0x2e2>
 80081a4:	1e77      	subs	r7, r6, #1
 80081a6:	2d00      	cmp	r5, #0
 80081a8:	d12f      	bne.n	800820a <__gethex+0x376>
 80081aa:	2f00      	cmp	r7, #0
 80081ac:	d004      	beq.n	80081b8 <__gethex+0x324>
 80081ae:	0039      	movs	r1, r7
 80081b0:	0020      	movs	r0, r4
 80081b2:	f000 fec2 	bl	8008f3a <__any_on>
 80081b6:	0005      	movs	r5, r0
 80081b8:	231f      	movs	r3, #31
 80081ba:	117a      	asrs	r2, r7, #5
 80081bc:	401f      	ands	r7, r3
 80081be:	3b1e      	subs	r3, #30
 80081c0:	40bb      	lsls	r3, r7
 80081c2:	9904      	ldr	r1, [sp, #16]
 80081c4:	0092      	lsls	r2, r2, #2
 80081c6:	5852      	ldr	r2, [r2, r1]
 80081c8:	421a      	tst	r2, r3
 80081ca:	d001      	beq.n	80081d0 <__gethex+0x33c>
 80081cc:	2302      	movs	r3, #2
 80081ce:	431d      	orrs	r5, r3
 80081d0:	9b01      	ldr	r3, [sp, #4]
 80081d2:	0031      	movs	r1, r6
 80081d4:	1b9b      	subs	r3, r3, r6
 80081d6:	2602      	movs	r6, #2
 80081d8:	0020      	movs	r0, r4
 80081da:	9301      	str	r3, [sp, #4]
 80081dc:	f7ff fdf0 	bl	8007dc0 <rshift>
 80081e0:	9b02      	ldr	r3, [sp, #8]
 80081e2:	685f      	ldr	r7, [r3, #4]
 80081e4:	2d00      	cmp	r5, #0
 80081e6:	d041      	beq.n	800826c <__gethex+0x3d8>
 80081e8:	9b02      	ldr	r3, [sp, #8]
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	d010      	beq.n	8008212 <__gethex+0x37e>
 80081f0:	2b03      	cmp	r3, #3
 80081f2:	d012      	beq.n	800821a <__gethex+0x386>
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	d106      	bne.n	8008206 <__gethex+0x372>
 80081f8:	07aa      	lsls	r2, r5, #30
 80081fa:	d504      	bpl.n	8008206 <__gethex+0x372>
 80081fc:	9a04      	ldr	r2, [sp, #16]
 80081fe:	6810      	ldr	r0, [r2, #0]
 8008200:	4305      	orrs	r5, r0
 8008202:	421d      	tst	r5, r3
 8008204:	d10c      	bne.n	8008220 <__gethex+0x38c>
 8008206:	2310      	movs	r3, #16
 8008208:	e02f      	b.n	800826a <__gethex+0x3d6>
 800820a:	2501      	movs	r5, #1
 800820c:	e7d4      	b.n	80081b8 <__gethex+0x324>
 800820e:	2601      	movs	r6, #1
 8008210:	e7e8      	b.n	80081e4 <__gethex+0x350>
 8008212:	2301      	movs	r3, #1
 8008214:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008216:	1a9b      	subs	r3, r3, r2
 8008218:	9313      	str	r3, [sp, #76]	; 0x4c
 800821a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800821c:	2b00      	cmp	r3, #0
 800821e:	d0f2      	beq.n	8008206 <__gethex+0x372>
 8008220:	6923      	ldr	r3, [r4, #16]
 8008222:	2000      	movs	r0, #0
 8008224:	9303      	str	r3, [sp, #12]
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	9304      	str	r3, [sp, #16]
 800822a:	0023      	movs	r3, r4
 800822c:	9a04      	ldr	r2, [sp, #16]
 800822e:	3314      	adds	r3, #20
 8008230:	1899      	adds	r1, r3, r2
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	1c55      	adds	r5, r2, #1
 8008236:	d01e      	beq.n	8008276 <__gethex+0x3e2>
 8008238:	3201      	adds	r2, #1
 800823a:	601a      	str	r2, [r3, #0]
 800823c:	0023      	movs	r3, r4
 800823e:	3314      	adds	r3, #20
 8008240:	2e02      	cmp	r6, #2
 8008242:	d140      	bne.n	80082c6 <__gethex+0x432>
 8008244:	9a02      	ldr	r2, [sp, #8]
 8008246:	9901      	ldr	r1, [sp, #4]
 8008248:	6812      	ldr	r2, [r2, #0]
 800824a:	3a01      	subs	r2, #1
 800824c:	428a      	cmp	r2, r1
 800824e:	d10b      	bne.n	8008268 <__gethex+0x3d4>
 8008250:	114a      	asrs	r2, r1, #5
 8008252:	211f      	movs	r1, #31
 8008254:	9801      	ldr	r0, [sp, #4]
 8008256:	0092      	lsls	r2, r2, #2
 8008258:	4001      	ands	r1, r0
 800825a:	2001      	movs	r0, #1
 800825c:	0005      	movs	r5, r0
 800825e:	408d      	lsls	r5, r1
 8008260:	58d3      	ldr	r3, [r2, r3]
 8008262:	422b      	tst	r3, r5
 8008264:	d000      	beq.n	8008268 <__gethex+0x3d4>
 8008266:	2601      	movs	r6, #1
 8008268:	2320      	movs	r3, #32
 800826a:	431e      	orrs	r6, r3
 800826c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800826e:	601c      	str	r4, [r3, #0]
 8008270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008272:	601f      	str	r7, [r3, #0]
 8008274:	e6a7      	b.n	8007fc6 <__gethex+0x132>
 8008276:	c301      	stmia	r3!, {r0}
 8008278:	4299      	cmp	r1, r3
 800827a:	d8da      	bhi.n	8008232 <__gethex+0x39e>
 800827c:	9b03      	ldr	r3, [sp, #12]
 800827e:	68a2      	ldr	r2, [r4, #8]
 8008280:	4293      	cmp	r3, r2
 8008282:	db17      	blt.n	80082b4 <__gethex+0x420>
 8008284:	6863      	ldr	r3, [r4, #4]
 8008286:	9805      	ldr	r0, [sp, #20]
 8008288:	1c59      	adds	r1, r3, #1
 800828a:	f000 f9af 	bl	80085ec <_Balloc>
 800828e:	1e05      	subs	r5, r0, #0
 8008290:	d103      	bne.n	800829a <__gethex+0x406>
 8008292:	0002      	movs	r2, r0
 8008294:	2184      	movs	r1, #132	; 0x84
 8008296:	4b1c      	ldr	r3, [pc, #112]	; (8008308 <__gethex+0x474>)
 8008298:	e6b8      	b.n	800800c <__gethex+0x178>
 800829a:	0021      	movs	r1, r4
 800829c:	6923      	ldr	r3, [r4, #16]
 800829e:	310c      	adds	r1, #12
 80082a0:	1c9a      	adds	r2, r3, #2
 80082a2:	0092      	lsls	r2, r2, #2
 80082a4:	300c      	adds	r0, #12
 80082a6:	f000 f998 	bl	80085da <memcpy>
 80082aa:	0021      	movs	r1, r4
 80082ac:	9805      	ldr	r0, [sp, #20]
 80082ae:	f000 f9e1 	bl	8008674 <_Bfree>
 80082b2:	002c      	movs	r4, r5
 80082b4:	6923      	ldr	r3, [r4, #16]
 80082b6:	1c5a      	adds	r2, r3, #1
 80082b8:	6122      	str	r2, [r4, #16]
 80082ba:	2201      	movs	r2, #1
 80082bc:	3304      	adds	r3, #4
 80082be:	009b      	lsls	r3, r3, #2
 80082c0:	18e3      	adds	r3, r4, r3
 80082c2:	605a      	str	r2, [r3, #4]
 80082c4:	e7ba      	b.n	800823c <__gethex+0x3a8>
 80082c6:	6922      	ldr	r2, [r4, #16]
 80082c8:	9903      	ldr	r1, [sp, #12]
 80082ca:	428a      	cmp	r2, r1
 80082cc:	dd09      	ble.n	80082e2 <__gethex+0x44e>
 80082ce:	2101      	movs	r1, #1
 80082d0:	0020      	movs	r0, r4
 80082d2:	f7ff fd75 	bl	8007dc0 <rshift>
 80082d6:	9b02      	ldr	r3, [sp, #8]
 80082d8:	3701      	adds	r7, #1
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	42bb      	cmp	r3, r7
 80082de:	dac2      	bge.n	8008266 <__gethex+0x3d2>
 80082e0:	e6dc      	b.n	800809c <__gethex+0x208>
 80082e2:	221f      	movs	r2, #31
 80082e4:	9d01      	ldr	r5, [sp, #4]
 80082e6:	9901      	ldr	r1, [sp, #4]
 80082e8:	2601      	movs	r6, #1
 80082ea:	4015      	ands	r5, r2
 80082ec:	4211      	tst	r1, r2
 80082ee:	d0bb      	beq.n	8008268 <__gethex+0x3d4>
 80082f0:	9a04      	ldr	r2, [sp, #16]
 80082f2:	189b      	adds	r3, r3, r2
 80082f4:	3b04      	subs	r3, #4
 80082f6:	6818      	ldr	r0, [r3, #0]
 80082f8:	f000 fa70 	bl	80087dc <__hi0bits>
 80082fc:	2320      	movs	r3, #32
 80082fe:	1b5d      	subs	r5, r3, r5
 8008300:	42a8      	cmp	r0, r5
 8008302:	dbe4      	blt.n	80082ce <__gethex+0x43a>
 8008304:	e7b0      	b.n	8008268 <__gethex+0x3d4>
 8008306:	46c0      	nop			; (mov r8, r8)
 8008308:	08009e9c 	.word	0x08009e9c

0800830c <L_shift>:
 800830c:	2308      	movs	r3, #8
 800830e:	b570      	push	{r4, r5, r6, lr}
 8008310:	2520      	movs	r5, #32
 8008312:	1a9a      	subs	r2, r3, r2
 8008314:	0092      	lsls	r2, r2, #2
 8008316:	1aad      	subs	r5, r5, r2
 8008318:	6843      	ldr	r3, [r0, #4]
 800831a:	6806      	ldr	r6, [r0, #0]
 800831c:	001c      	movs	r4, r3
 800831e:	40ac      	lsls	r4, r5
 8008320:	40d3      	lsrs	r3, r2
 8008322:	4334      	orrs	r4, r6
 8008324:	6004      	str	r4, [r0, #0]
 8008326:	6043      	str	r3, [r0, #4]
 8008328:	3004      	adds	r0, #4
 800832a:	4288      	cmp	r0, r1
 800832c:	d3f4      	bcc.n	8008318 <L_shift+0xc>
 800832e:	bd70      	pop	{r4, r5, r6, pc}

08008330 <__match>:
 8008330:	b530      	push	{r4, r5, lr}
 8008332:	6803      	ldr	r3, [r0, #0]
 8008334:	780c      	ldrb	r4, [r1, #0]
 8008336:	3301      	adds	r3, #1
 8008338:	2c00      	cmp	r4, #0
 800833a:	d102      	bne.n	8008342 <__match+0x12>
 800833c:	6003      	str	r3, [r0, #0]
 800833e:	2001      	movs	r0, #1
 8008340:	bd30      	pop	{r4, r5, pc}
 8008342:	781a      	ldrb	r2, [r3, #0]
 8008344:	0015      	movs	r5, r2
 8008346:	3d41      	subs	r5, #65	; 0x41
 8008348:	2d19      	cmp	r5, #25
 800834a:	d800      	bhi.n	800834e <__match+0x1e>
 800834c:	3220      	adds	r2, #32
 800834e:	3101      	adds	r1, #1
 8008350:	42a2      	cmp	r2, r4
 8008352:	d0ef      	beq.n	8008334 <__match+0x4>
 8008354:	2000      	movs	r0, #0
 8008356:	e7f3      	b.n	8008340 <__match+0x10>

08008358 <__hexnan>:
 8008358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800835a:	680b      	ldr	r3, [r1, #0]
 800835c:	b08b      	sub	sp, #44	; 0x2c
 800835e:	115c      	asrs	r4, r3, #5
 8008360:	00a4      	lsls	r4, r4, #2
 8008362:	9201      	str	r2, [sp, #4]
 8008364:	1912      	adds	r2, r2, r4
 8008366:	0019      	movs	r1, r3
 8008368:	9202      	str	r2, [sp, #8]
 800836a:	221f      	movs	r2, #31
 800836c:	4011      	ands	r1, r2
 800836e:	9008      	str	r0, [sp, #32]
 8008370:	9106      	str	r1, [sp, #24]
 8008372:	4213      	tst	r3, r2
 8008374:	d002      	beq.n	800837c <__hexnan+0x24>
 8008376:	9b02      	ldr	r3, [sp, #8]
 8008378:	3304      	adds	r3, #4
 800837a:	9302      	str	r3, [sp, #8]
 800837c:	9b02      	ldr	r3, [sp, #8]
 800837e:	2500      	movs	r5, #0
 8008380:	1f1e      	subs	r6, r3, #4
 8008382:	0037      	movs	r7, r6
 8008384:	0034      	movs	r4, r6
 8008386:	9b08      	ldr	r3, [sp, #32]
 8008388:	6035      	str	r5, [r6, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	9507      	str	r5, [sp, #28]
 800838e:	9305      	str	r3, [sp, #20]
 8008390:	9503      	str	r5, [sp, #12]
 8008392:	9b05      	ldr	r3, [sp, #20]
 8008394:	3301      	adds	r3, #1
 8008396:	9309      	str	r3, [sp, #36]	; 0x24
 8008398:	9b05      	ldr	r3, [sp, #20]
 800839a:	785b      	ldrb	r3, [r3, #1]
 800839c:	9304      	str	r3, [sp, #16]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d028      	beq.n	80083f4 <__hexnan+0x9c>
 80083a2:	9804      	ldr	r0, [sp, #16]
 80083a4:	f7ff fd60 	bl	8007e68 <__hexdig_fun>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	d154      	bne.n	8008456 <__hexnan+0xfe>
 80083ac:	9b04      	ldr	r3, [sp, #16]
 80083ae:	2b20      	cmp	r3, #32
 80083b0:	d819      	bhi.n	80083e6 <__hexnan+0x8e>
 80083b2:	9b03      	ldr	r3, [sp, #12]
 80083b4:	9a07      	ldr	r2, [sp, #28]
 80083b6:	4293      	cmp	r3, r2
 80083b8:	dd12      	ble.n	80083e0 <__hexnan+0x88>
 80083ba:	42bc      	cmp	r4, r7
 80083bc:	d206      	bcs.n	80083cc <__hexnan+0x74>
 80083be:	2d07      	cmp	r5, #7
 80083c0:	dc04      	bgt.n	80083cc <__hexnan+0x74>
 80083c2:	002a      	movs	r2, r5
 80083c4:	0039      	movs	r1, r7
 80083c6:	0020      	movs	r0, r4
 80083c8:	f7ff ffa0 	bl	800830c <L_shift>
 80083cc:	9b01      	ldr	r3, [sp, #4]
 80083ce:	2508      	movs	r5, #8
 80083d0:	429c      	cmp	r4, r3
 80083d2:	d905      	bls.n	80083e0 <__hexnan+0x88>
 80083d4:	1f27      	subs	r7, r4, #4
 80083d6:	2500      	movs	r5, #0
 80083d8:	003c      	movs	r4, r7
 80083da:	9b03      	ldr	r3, [sp, #12]
 80083dc:	603d      	str	r5, [r7, #0]
 80083de:	9307      	str	r3, [sp, #28]
 80083e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083e2:	9305      	str	r3, [sp, #20]
 80083e4:	e7d5      	b.n	8008392 <__hexnan+0x3a>
 80083e6:	9b04      	ldr	r3, [sp, #16]
 80083e8:	2b29      	cmp	r3, #41	; 0x29
 80083ea:	d158      	bne.n	800849e <__hexnan+0x146>
 80083ec:	9b05      	ldr	r3, [sp, #20]
 80083ee:	9a08      	ldr	r2, [sp, #32]
 80083f0:	3302      	adds	r3, #2
 80083f2:	6013      	str	r3, [r2, #0]
 80083f4:	9b03      	ldr	r3, [sp, #12]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d051      	beq.n	800849e <__hexnan+0x146>
 80083fa:	42bc      	cmp	r4, r7
 80083fc:	d206      	bcs.n	800840c <__hexnan+0xb4>
 80083fe:	2d07      	cmp	r5, #7
 8008400:	dc04      	bgt.n	800840c <__hexnan+0xb4>
 8008402:	002a      	movs	r2, r5
 8008404:	0039      	movs	r1, r7
 8008406:	0020      	movs	r0, r4
 8008408:	f7ff ff80 	bl	800830c <L_shift>
 800840c:	9b01      	ldr	r3, [sp, #4]
 800840e:	429c      	cmp	r4, r3
 8008410:	d935      	bls.n	800847e <__hexnan+0x126>
 8008412:	001a      	movs	r2, r3
 8008414:	0023      	movs	r3, r4
 8008416:	cb02      	ldmia	r3!, {r1}
 8008418:	c202      	stmia	r2!, {r1}
 800841a:	429e      	cmp	r6, r3
 800841c:	d2fb      	bcs.n	8008416 <__hexnan+0xbe>
 800841e:	9b02      	ldr	r3, [sp, #8]
 8008420:	1c61      	adds	r1, r4, #1
 8008422:	1eda      	subs	r2, r3, #3
 8008424:	2304      	movs	r3, #4
 8008426:	4291      	cmp	r1, r2
 8008428:	d805      	bhi.n	8008436 <__hexnan+0xde>
 800842a:	9b02      	ldr	r3, [sp, #8]
 800842c:	3b04      	subs	r3, #4
 800842e:	1b1c      	subs	r4, r3, r4
 8008430:	08a4      	lsrs	r4, r4, #2
 8008432:	3401      	adds	r4, #1
 8008434:	00a3      	lsls	r3, r4, #2
 8008436:	9a01      	ldr	r2, [sp, #4]
 8008438:	18d4      	adds	r4, r2, r3
 800843a:	2300      	movs	r3, #0
 800843c:	c408      	stmia	r4!, {r3}
 800843e:	42a6      	cmp	r6, r4
 8008440:	d2fc      	bcs.n	800843c <__hexnan+0xe4>
 8008442:	6833      	ldr	r3, [r6, #0]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d104      	bne.n	8008452 <__hexnan+0xfa>
 8008448:	9b01      	ldr	r3, [sp, #4]
 800844a:	429e      	cmp	r6, r3
 800844c:	d125      	bne.n	800849a <__hexnan+0x142>
 800844e:	2301      	movs	r3, #1
 8008450:	6033      	str	r3, [r6, #0]
 8008452:	2005      	movs	r0, #5
 8008454:	e024      	b.n	80084a0 <__hexnan+0x148>
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	3501      	adds	r5, #1
 800845a:	3301      	adds	r3, #1
 800845c:	9303      	str	r3, [sp, #12]
 800845e:	2d08      	cmp	r5, #8
 8008460:	dd06      	ble.n	8008470 <__hexnan+0x118>
 8008462:	9b01      	ldr	r3, [sp, #4]
 8008464:	429c      	cmp	r4, r3
 8008466:	d9bb      	bls.n	80083e0 <__hexnan+0x88>
 8008468:	2300      	movs	r3, #0
 800846a:	2501      	movs	r5, #1
 800846c:	3c04      	subs	r4, #4
 800846e:	6023      	str	r3, [r4, #0]
 8008470:	220f      	movs	r2, #15
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	4010      	ands	r0, r2
 8008476:	011b      	lsls	r3, r3, #4
 8008478:	4318      	orrs	r0, r3
 800847a:	6020      	str	r0, [r4, #0]
 800847c:	e7b0      	b.n	80083e0 <__hexnan+0x88>
 800847e:	9b06      	ldr	r3, [sp, #24]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d0de      	beq.n	8008442 <__hexnan+0xea>
 8008484:	2220      	movs	r2, #32
 8008486:	1ad2      	subs	r2, r2, r3
 8008488:	2301      	movs	r3, #1
 800848a:	425b      	negs	r3, r3
 800848c:	40d3      	lsrs	r3, r2
 800848e:	9c02      	ldr	r4, [sp, #8]
 8008490:	3c04      	subs	r4, #4
 8008492:	6822      	ldr	r2, [r4, #0]
 8008494:	4013      	ands	r3, r2
 8008496:	6023      	str	r3, [r4, #0]
 8008498:	e7d3      	b.n	8008442 <__hexnan+0xea>
 800849a:	3e04      	subs	r6, #4
 800849c:	e7d1      	b.n	8008442 <__hexnan+0xea>
 800849e:	2004      	movs	r0, #4
 80084a0:	b00b      	add	sp, #44	; 0x2c
 80084a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080084a4 <_localeconv_r>:
 80084a4:	4800      	ldr	r0, [pc, #0]	; (80084a8 <_localeconv_r+0x4>)
 80084a6:	4770      	bx	lr
 80084a8:	20000168 	.word	0x20000168

080084ac <__retarget_lock_init_recursive>:
 80084ac:	4770      	bx	lr

080084ae <__retarget_lock_acquire_recursive>:
 80084ae:	4770      	bx	lr

080084b0 <__retarget_lock_release_recursive>:
 80084b0:	4770      	bx	lr
	...

080084b4 <__swhatbuf_r>:
 80084b4:	b570      	push	{r4, r5, r6, lr}
 80084b6:	000e      	movs	r6, r1
 80084b8:	001d      	movs	r5, r3
 80084ba:	230e      	movs	r3, #14
 80084bc:	5ec9      	ldrsh	r1, [r1, r3]
 80084be:	0014      	movs	r4, r2
 80084c0:	b096      	sub	sp, #88	; 0x58
 80084c2:	2900      	cmp	r1, #0
 80084c4:	da07      	bge.n	80084d6 <__swhatbuf_r+0x22>
 80084c6:	2300      	movs	r3, #0
 80084c8:	602b      	str	r3, [r5, #0]
 80084ca:	89b3      	ldrh	r3, [r6, #12]
 80084cc:	061b      	lsls	r3, r3, #24
 80084ce:	d411      	bmi.n	80084f4 <__swhatbuf_r+0x40>
 80084d0:	2380      	movs	r3, #128	; 0x80
 80084d2:	00db      	lsls	r3, r3, #3
 80084d4:	e00f      	b.n	80084f6 <__swhatbuf_r+0x42>
 80084d6:	466a      	mov	r2, sp
 80084d8:	f001 fa72 	bl	80099c0 <_fstat_r>
 80084dc:	2800      	cmp	r0, #0
 80084de:	dbf2      	blt.n	80084c6 <__swhatbuf_r+0x12>
 80084e0:	23f0      	movs	r3, #240	; 0xf0
 80084e2:	9901      	ldr	r1, [sp, #4]
 80084e4:	021b      	lsls	r3, r3, #8
 80084e6:	4019      	ands	r1, r3
 80084e8:	4b05      	ldr	r3, [pc, #20]	; (8008500 <__swhatbuf_r+0x4c>)
 80084ea:	18c9      	adds	r1, r1, r3
 80084ec:	424b      	negs	r3, r1
 80084ee:	4159      	adcs	r1, r3
 80084f0:	6029      	str	r1, [r5, #0]
 80084f2:	e7ed      	b.n	80084d0 <__swhatbuf_r+0x1c>
 80084f4:	2340      	movs	r3, #64	; 0x40
 80084f6:	2000      	movs	r0, #0
 80084f8:	6023      	str	r3, [r4, #0]
 80084fa:	b016      	add	sp, #88	; 0x58
 80084fc:	bd70      	pop	{r4, r5, r6, pc}
 80084fe:	46c0      	nop			; (mov r8, r8)
 8008500:	ffffe000 	.word	0xffffe000

08008504 <__smakebuf_r>:
 8008504:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008506:	2602      	movs	r6, #2
 8008508:	898b      	ldrh	r3, [r1, #12]
 800850a:	0005      	movs	r5, r0
 800850c:	000c      	movs	r4, r1
 800850e:	4233      	tst	r3, r6
 8008510:	d006      	beq.n	8008520 <__smakebuf_r+0x1c>
 8008512:	0023      	movs	r3, r4
 8008514:	3347      	adds	r3, #71	; 0x47
 8008516:	6023      	str	r3, [r4, #0]
 8008518:	6123      	str	r3, [r4, #16]
 800851a:	2301      	movs	r3, #1
 800851c:	6163      	str	r3, [r4, #20]
 800851e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008520:	466a      	mov	r2, sp
 8008522:	ab01      	add	r3, sp, #4
 8008524:	f7ff ffc6 	bl	80084b4 <__swhatbuf_r>
 8008528:	9900      	ldr	r1, [sp, #0]
 800852a:	0007      	movs	r7, r0
 800852c:	0028      	movs	r0, r5
 800852e:	f000 fd7f 	bl	8009030 <_malloc_r>
 8008532:	2800      	cmp	r0, #0
 8008534:	d108      	bne.n	8008548 <__smakebuf_r+0x44>
 8008536:	220c      	movs	r2, #12
 8008538:	5ea3      	ldrsh	r3, [r4, r2]
 800853a:	059a      	lsls	r2, r3, #22
 800853c:	d4ef      	bmi.n	800851e <__smakebuf_r+0x1a>
 800853e:	2203      	movs	r2, #3
 8008540:	4393      	bics	r3, r2
 8008542:	431e      	orrs	r6, r3
 8008544:	81a6      	strh	r6, [r4, #12]
 8008546:	e7e4      	b.n	8008512 <__smakebuf_r+0xe>
 8008548:	4b0f      	ldr	r3, [pc, #60]	; (8008588 <__smakebuf_r+0x84>)
 800854a:	62ab      	str	r3, [r5, #40]	; 0x28
 800854c:	2380      	movs	r3, #128	; 0x80
 800854e:	89a2      	ldrh	r2, [r4, #12]
 8008550:	6020      	str	r0, [r4, #0]
 8008552:	4313      	orrs	r3, r2
 8008554:	81a3      	strh	r3, [r4, #12]
 8008556:	9b00      	ldr	r3, [sp, #0]
 8008558:	6120      	str	r0, [r4, #16]
 800855a:	6163      	str	r3, [r4, #20]
 800855c:	9b01      	ldr	r3, [sp, #4]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00d      	beq.n	800857e <__smakebuf_r+0x7a>
 8008562:	0028      	movs	r0, r5
 8008564:	230e      	movs	r3, #14
 8008566:	5ee1      	ldrsh	r1, [r4, r3]
 8008568:	f001 fa3c 	bl	80099e4 <_isatty_r>
 800856c:	2800      	cmp	r0, #0
 800856e:	d006      	beq.n	800857e <__smakebuf_r+0x7a>
 8008570:	2203      	movs	r2, #3
 8008572:	89a3      	ldrh	r3, [r4, #12]
 8008574:	4393      	bics	r3, r2
 8008576:	001a      	movs	r2, r3
 8008578:	2301      	movs	r3, #1
 800857a:	4313      	orrs	r3, r2
 800857c:	81a3      	strh	r3, [r4, #12]
 800857e:	89a0      	ldrh	r0, [r4, #12]
 8008580:	4307      	orrs	r7, r0
 8008582:	81a7      	strh	r7, [r4, #12]
 8008584:	e7cb      	b.n	800851e <__smakebuf_r+0x1a>
 8008586:	46c0      	nop			; (mov r8, r8)
 8008588:	08007c05 	.word	0x08007c05

0800858c <malloc>:
 800858c:	b510      	push	{r4, lr}
 800858e:	4b03      	ldr	r3, [pc, #12]	; (800859c <malloc+0x10>)
 8008590:	0001      	movs	r1, r0
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	f000 fd4c 	bl	8009030 <_malloc_r>
 8008598:	bd10      	pop	{r4, pc}
 800859a:	46c0      	nop			; (mov r8, r8)
 800859c:	20000010 	.word	0x20000010

080085a0 <__ascii_mbtowc>:
 80085a0:	b082      	sub	sp, #8
 80085a2:	2900      	cmp	r1, #0
 80085a4:	d100      	bne.n	80085a8 <__ascii_mbtowc+0x8>
 80085a6:	a901      	add	r1, sp, #4
 80085a8:	1e10      	subs	r0, r2, #0
 80085aa:	d006      	beq.n	80085ba <__ascii_mbtowc+0x1a>
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d006      	beq.n	80085be <__ascii_mbtowc+0x1e>
 80085b0:	7813      	ldrb	r3, [r2, #0]
 80085b2:	600b      	str	r3, [r1, #0]
 80085b4:	7810      	ldrb	r0, [r2, #0]
 80085b6:	1e43      	subs	r3, r0, #1
 80085b8:	4198      	sbcs	r0, r3
 80085ba:	b002      	add	sp, #8
 80085bc:	4770      	bx	lr
 80085be:	2002      	movs	r0, #2
 80085c0:	4240      	negs	r0, r0
 80085c2:	e7fa      	b.n	80085ba <__ascii_mbtowc+0x1a>

080085c4 <memchr>:
 80085c4:	b2c9      	uxtb	r1, r1
 80085c6:	1882      	adds	r2, r0, r2
 80085c8:	4290      	cmp	r0, r2
 80085ca:	d101      	bne.n	80085d0 <memchr+0xc>
 80085cc:	2000      	movs	r0, #0
 80085ce:	4770      	bx	lr
 80085d0:	7803      	ldrb	r3, [r0, #0]
 80085d2:	428b      	cmp	r3, r1
 80085d4:	d0fb      	beq.n	80085ce <memchr+0xa>
 80085d6:	3001      	adds	r0, #1
 80085d8:	e7f6      	b.n	80085c8 <memchr+0x4>

080085da <memcpy>:
 80085da:	2300      	movs	r3, #0
 80085dc:	b510      	push	{r4, lr}
 80085de:	429a      	cmp	r2, r3
 80085e0:	d100      	bne.n	80085e4 <memcpy+0xa>
 80085e2:	bd10      	pop	{r4, pc}
 80085e4:	5ccc      	ldrb	r4, [r1, r3]
 80085e6:	54c4      	strb	r4, [r0, r3]
 80085e8:	3301      	adds	r3, #1
 80085ea:	e7f8      	b.n	80085de <memcpy+0x4>

080085ec <_Balloc>:
 80085ec:	b570      	push	{r4, r5, r6, lr}
 80085ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80085f0:	0006      	movs	r6, r0
 80085f2:	000c      	movs	r4, r1
 80085f4:	2d00      	cmp	r5, #0
 80085f6:	d10e      	bne.n	8008616 <_Balloc+0x2a>
 80085f8:	2010      	movs	r0, #16
 80085fa:	f7ff ffc7 	bl	800858c <malloc>
 80085fe:	1e02      	subs	r2, r0, #0
 8008600:	6270      	str	r0, [r6, #36]	; 0x24
 8008602:	d104      	bne.n	800860e <_Balloc+0x22>
 8008604:	2166      	movs	r1, #102	; 0x66
 8008606:	4b19      	ldr	r3, [pc, #100]	; (800866c <_Balloc+0x80>)
 8008608:	4819      	ldr	r0, [pc, #100]	; (8008670 <_Balloc+0x84>)
 800860a:	f001 f999 	bl	8009940 <__assert_func>
 800860e:	6045      	str	r5, [r0, #4]
 8008610:	6085      	str	r5, [r0, #8]
 8008612:	6005      	str	r5, [r0, #0]
 8008614:	60c5      	str	r5, [r0, #12]
 8008616:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8008618:	68eb      	ldr	r3, [r5, #12]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d013      	beq.n	8008646 <_Balloc+0x5a>
 800861e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008620:	00a2      	lsls	r2, r4, #2
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	189b      	adds	r3, r3, r2
 8008626:	6818      	ldr	r0, [r3, #0]
 8008628:	2800      	cmp	r0, #0
 800862a:	d118      	bne.n	800865e <_Balloc+0x72>
 800862c:	2101      	movs	r1, #1
 800862e:	000d      	movs	r5, r1
 8008630:	40a5      	lsls	r5, r4
 8008632:	1d6a      	adds	r2, r5, #5
 8008634:	0030      	movs	r0, r6
 8008636:	0092      	lsls	r2, r2, #2
 8008638:	f000 fca2 	bl	8008f80 <_calloc_r>
 800863c:	2800      	cmp	r0, #0
 800863e:	d00c      	beq.n	800865a <_Balloc+0x6e>
 8008640:	6044      	str	r4, [r0, #4]
 8008642:	6085      	str	r5, [r0, #8]
 8008644:	e00d      	b.n	8008662 <_Balloc+0x76>
 8008646:	2221      	movs	r2, #33	; 0x21
 8008648:	2104      	movs	r1, #4
 800864a:	0030      	movs	r0, r6
 800864c:	f000 fc98 	bl	8008f80 <_calloc_r>
 8008650:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008652:	60e8      	str	r0, [r5, #12]
 8008654:	68db      	ldr	r3, [r3, #12]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1e1      	bne.n	800861e <_Balloc+0x32>
 800865a:	2000      	movs	r0, #0
 800865c:	bd70      	pop	{r4, r5, r6, pc}
 800865e:	6802      	ldr	r2, [r0, #0]
 8008660:	601a      	str	r2, [r3, #0]
 8008662:	2300      	movs	r3, #0
 8008664:	6103      	str	r3, [r0, #16]
 8008666:	60c3      	str	r3, [r0, #12]
 8008668:	e7f8      	b.n	800865c <_Balloc+0x70>
 800866a:	46c0      	nop			; (mov r8, r8)
 800866c:	08009e26 	.word	0x08009e26
 8008670:	08009f90 	.word	0x08009f90

08008674 <_Bfree>:
 8008674:	b570      	push	{r4, r5, r6, lr}
 8008676:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008678:	0005      	movs	r5, r0
 800867a:	000c      	movs	r4, r1
 800867c:	2e00      	cmp	r6, #0
 800867e:	d10e      	bne.n	800869e <_Bfree+0x2a>
 8008680:	2010      	movs	r0, #16
 8008682:	f7ff ff83 	bl	800858c <malloc>
 8008686:	1e02      	subs	r2, r0, #0
 8008688:	6268      	str	r0, [r5, #36]	; 0x24
 800868a:	d104      	bne.n	8008696 <_Bfree+0x22>
 800868c:	218a      	movs	r1, #138	; 0x8a
 800868e:	4b09      	ldr	r3, [pc, #36]	; (80086b4 <_Bfree+0x40>)
 8008690:	4809      	ldr	r0, [pc, #36]	; (80086b8 <_Bfree+0x44>)
 8008692:	f001 f955 	bl	8009940 <__assert_func>
 8008696:	6046      	str	r6, [r0, #4]
 8008698:	6086      	str	r6, [r0, #8]
 800869a:	6006      	str	r6, [r0, #0]
 800869c:	60c6      	str	r6, [r0, #12]
 800869e:	2c00      	cmp	r4, #0
 80086a0:	d007      	beq.n	80086b2 <_Bfree+0x3e>
 80086a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80086a4:	6862      	ldr	r2, [r4, #4]
 80086a6:	68db      	ldr	r3, [r3, #12]
 80086a8:	0092      	lsls	r2, r2, #2
 80086aa:	189b      	adds	r3, r3, r2
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	6022      	str	r2, [r4, #0]
 80086b0:	601c      	str	r4, [r3, #0]
 80086b2:	bd70      	pop	{r4, r5, r6, pc}
 80086b4:	08009e26 	.word	0x08009e26
 80086b8:	08009f90 	.word	0x08009f90

080086bc <__multadd>:
 80086bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086be:	000e      	movs	r6, r1
 80086c0:	9001      	str	r0, [sp, #4]
 80086c2:	000c      	movs	r4, r1
 80086c4:	001d      	movs	r5, r3
 80086c6:	2000      	movs	r0, #0
 80086c8:	690f      	ldr	r7, [r1, #16]
 80086ca:	3614      	adds	r6, #20
 80086cc:	6833      	ldr	r3, [r6, #0]
 80086ce:	3001      	adds	r0, #1
 80086d0:	b299      	uxth	r1, r3
 80086d2:	4351      	muls	r1, r2
 80086d4:	0c1b      	lsrs	r3, r3, #16
 80086d6:	4353      	muls	r3, r2
 80086d8:	1949      	adds	r1, r1, r5
 80086da:	0c0d      	lsrs	r5, r1, #16
 80086dc:	195b      	adds	r3, r3, r5
 80086de:	0c1d      	lsrs	r5, r3, #16
 80086e0:	b289      	uxth	r1, r1
 80086e2:	041b      	lsls	r3, r3, #16
 80086e4:	185b      	adds	r3, r3, r1
 80086e6:	c608      	stmia	r6!, {r3}
 80086e8:	4287      	cmp	r7, r0
 80086ea:	dcef      	bgt.n	80086cc <__multadd+0x10>
 80086ec:	2d00      	cmp	r5, #0
 80086ee:	d022      	beq.n	8008736 <__multadd+0x7a>
 80086f0:	68a3      	ldr	r3, [r4, #8]
 80086f2:	42bb      	cmp	r3, r7
 80086f4:	dc19      	bgt.n	800872a <__multadd+0x6e>
 80086f6:	6863      	ldr	r3, [r4, #4]
 80086f8:	9801      	ldr	r0, [sp, #4]
 80086fa:	1c59      	adds	r1, r3, #1
 80086fc:	f7ff ff76 	bl	80085ec <_Balloc>
 8008700:	1e06      	subs	r6, r0, #0
 8008702:	d105      	bne.n	8008710 <__multadd+0x54>
 8008704:	0002      	movs	r2, r0
 8008706:	21b5      	movs	r1, #181	; 0xb5
 8008708:	4b0c      	ldr	r3, [pc, #48]	; (800873c <__multadd+0x80>)
 800870a:	480d      	ldr	r0, [pc, #52]	; (8008740 <__multadd+0x84>)
 800870c:	f001 f918 	bl	8009940 <__assert_func>
 8008710:	0021      	movs	r1, r4
 8008712:	6923      	ldr	r3, [r4, #16]
 8008714:	310c      	adds	r1, #12
 8008716:	1c9a      	adds	r2, r3, #2
 8008718:	0092      	lsls	r2, r2, #2
 800871a:	300c      	adds	r0, #12
 800871c:	f7ff ff5d 	bl	80085da <memcpy>
 8008720:	0021      	movs	r1, r4
 8008722:	9801      	ldr	r0, [sp, #4]
 8008724:	f7ff ffa6 	bl	8008674 <_Bfree>
 8008728:	0034      	movs	r4, r6
 800872a:	1d3b      	adds	r3, r7, #4
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	18e3      	adds	r3, r4, r3
 8008730:	605d      	str	r5, [r3, #4]
 8008732:	1c7b      	adds	r3, r7, #1
 8008734:	6123      	str	r3, [r4, #16]
 8008736:	0020      	movs	r0, r4
 8008738:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800873a:	46c0      	nop			; (mov r8, r8)
 800873c:	08009e9c 	.word	0x08009e9c
 8008740:	08009f90 	.word	0x08009f90

08008744 <__s2b>:
 8008744:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008746:	0006      	movs	r6, r0
 8008748:	0018      	movs	r0, r3
 800874a:	000c      	movs	r4, r1
 800874c:	3008      	adds	r0, #8
 800874e:	2109      	movs	r1, #9
 8008750:	9301      	str	r3, [sp, #4]
 8008752:	0015      	movs	r5, r2
 8008754:	f7f7 fd7e 	bl	8000254 <__divsi3>
 8008758:	2301      	movs	r3, #1
 800875a:	2100      	movs	r1, #0
 800875c:	4283      	cmp	r3, r0
 800875e:	db0a      	blt.n	8008776 <__s2b+0x32>
 8008760:	0030      	movs	r0, r6
 8008762:	f7ff ff43 	bl	80085ec <_Balloc>
 8008766:	1e01      	subs	r1, r0, #0
 8008768:	d108      	bne.n	800877c <__s2b+0x38>
 800876a:	0002      	movs	r2, r0
 800876c:	4b19      	ldr	r3, [pc, #100]	; (80087d4 <__s2b+0x90>)
 800876e:	481a      	ldr	r0, [pc, #104]	; (80087d8 <__s2b+0x94>)
 8008770:	31ce      	adds	r1, #206	; 0xce
 8008772:	f001 f8e5 	bl	8009940 <__assert_func>
 8008776:	005b      	lsls	r3, r3, #1
 8008778:	3101      	adds	r1, #1
 800877a:	e7ef      	b.n	800875c <__s2b+0x18>
 800877c:	9b08      	ldr	r3, [sp, #32]
 800877e:	6143      	str	r3, [r0, #20]
 8008780:	2301      	movs	r3, #1
 8008782:	6103      	str	r3, [r0, #16]
 8008784:	2d09      	cmp	r5, #9
 8008786:	dd18      	ble.n	80087ba <__s2b+0x76>
 8008788:	0023      	movs	r3, r4
 800878a:	3309      	adds	r3, #9
 800878c:	001f      	movs	r7, r3
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	1964      	adds	r4, r4, r5
 8008792:	783b      	ldrb	r3, [r7, #0]
 8008794:	220a      	movs	r2, #10
 8008796:	0030      	movs	r0, r6
 8008798:	3b30      	subs	r3, #48	; 0x30
 800879a:	f7ff ff8f 	bl	80086bc <__multadd>
 800879e:	3701      	adds	r7, #1
 80087a0:	0001      	movs	r1, r0
 80087a2:	42a7      	cmp	r7, r4
 80087a4:	d1f5      	bne.n	8008792 <__s2b+0x4e>
 80087a6:	002c      	movs	r4, r5
 80087a8:	9b00      	ldr	r3, [sp, #0]
 80087aa:	3c08      	subs	r4, #8
 80087ac:	191c      	adds	r4, r3, r4
 80087ae:	002f      	movs	r7, r5
 80087b0:	9b01      	ldr	r3, [sp, #4]
 80087b2:	429f      	cmp	r7, r3
 80087b4:	db04      	blt.n	80087c0 <__s2b+0x7c>
 80087b6:	0008      	movs	r0, r1
 80087b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80087ba:	2509      	movs	r5, #9
 80087bc:	340a      	adds	r4, #10
 80087be:	e7f6      	b.n	80087ae <__s2b+0x6a>
 80087c0:	1b63      	subs	r3, r4, r5
 80087c2:	5ddb      	ldrb	r3, [r3, r7]
 80087c4:	220a      	movs	r2, #10
 80087c6:	0030      	movs	r0, r6
 80087c8:	3b30      	subs	r3, #48	; 0x30
 80087ca:	f7ff ff77 	bl	80086bc <__multadd>
 80087ce:	3701      	adds	r7, #1
 80087d0:	0001      	movs	r1, r0
 80087d2:	e7ed      	b.n	80087b0 <__s2b+0x6c>
 80087d4:	08009e9c 	.word	0x08009e9c
 80087d8:	08009f90 	.word	0x08009f90

080087dc <__hi0bits>:
 80087dc:	0003      	movs	r3, r0
 80087de:	0c02      	lsrs	r2, r0, #16
 80087e0:	2000      	movs	r0, #0
 80087e2:	4282      	cmp	r2, r0
 80087e4:	d101      	bne.n	80087ea <__hi0bits+0xe>
 80087e6:	041b      	lsls	r3, r3, #16
 80087e8:	3010      	adds	r0, #16
 80087ea:	0e1a      	lsrs	r2, r3, #24
 80087ec:	d101      	bne.n	80087f2 <__hi0bits+0x16>
 80087ee:	3008      	adds	r0, #8
 80087f0:	021b      	lsls	r3, r3, #8
 80087f2:	0f1a      	lsrs	r2, r3, #28
 80087f4:	d101      	bne.n	80087fa <__hi0bits+0x1e>
 80087f6:	3004      	adds	r0, #4
 80087f8:	011b      	lsls	r3, r3, #4
 80087fa:	0f9a      	lsrs	r2, r3, #30
 80087fc:	d101      	bne.n	8008802 <__hi0bits+0x26>
 80087fe:	3002      	adds	r0, #2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	2b00      	cmp	r3, #0
 8008804:	db03      	blt.n	800880e <__hi0bits+0x32>
 8008806:	3001      	adds	r0, #1
 8008808:	005b      	lsls	r3, r3, #1
 800880a:	d400      	bmi.n	800880e <__hi0bits+0x32>
 800880c:	2020      	movs	r0, #32
 800880e:	4770      	bx	lr

08008810 <__lo0bits>:
 8008810:	6803      	ldr	r3, [r0, #0]
 8008812:	0002      	movs	r2, r0
 8008814:	2107      	movs	r1, #7
 8008816:	0018      	movs	r0, r3
 8008818:	4008      	ands	r0, r1
 800881a:	420b      	tst	r3, r1
 800881c:	d00d      	beq.n	800883a <__lo0bits+0x2a>
 800881e:	3906      	subs	r1, #6
 8008820:	2000      	movs	r0, #0
 8008822:	420b      	tst	r3, r1
 8008824:	d105      	bne.n	8008832 <__lo0bits+0x22>
 8008826:	3002      	adds	r0, #2
 8008828:	4203      	tst	r3, r0
 800882a:	d003      	beq.n	8008834 <__lo0bits+0x24>
 800882c:	40cb      	lsrs	r3, r1
 800882e:	0008      	movs	r0, r1
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	4770      	bx	lr
 8008834:	089b      	lsrs	r3, r3, #2
 8008836:	6013      	str	r3, [r2, #0]
 8008838:	e7fb      	b.n	8008832 <__lo0bits+0x22>
 800883a:	b299      	uxth	r1, r3
 800883c:	2900      	cmp	r1, #0
 800883e:	d101      	bne.n	8008844 <__lo0bits+0x34>
 8008840:	2010      	movs	r0, #16
 8008842:	0c1b      	lsrs	r3, r3, #16
 8008844:	b2d9      	uxtb	r1, r3
 8008846:	2900      	cmp	r1, #0
 8008848:	d101      	bne.n	800884e <__lo0bits+0x3e>
 800884a:	3008      	adds	r0, #8
 800884c:	0a1b      	lsrs	r3, r3, #8
 800884e:	0719      	lsls	r1, r3, #28
 8008850:	d101      	bne.n	8008856 <__lo0bits+0x46>
 8008852:	3004      	adds	r0, #4
 8008854:	091b      	lsrs	r3, r3, #4
 8008856:	0799      	lsls	r1, r3, #30
 8008858:	d101      	bne.n	800885e <__lo0bits+0x4e>
 800885a:	3002      	adds	r0, #2
 800885c:	089b      	lsrs	r3, r3, #2
 800885e:	07d9      	lsls	r1, r3, #31
 8008860:	d4e9      	bmi.n	8008836 <__lo0bits+0x26>
 8008862:	3001      	adds	r0, #1
 8008864:	085b      	lsrs	r3, r3, #1
 8008866:	d1e6      	bne.n	8008836 <__lo0bits+0x26>
 8008868:	2020      	movs	r0, #32
 800886a:	e7e2      	b.n	8008832 <__lo0bits+0x22>

0800886c <__i2b>:
 800886c:	b510      	push	{r4, lr}
 800886e:	000c      	movs	r4, r1
 8008870:	2101      	movs	r1, #1
 8008872:	f7ff febb 	bl	80085ec <_Balloc>
 8008876:	2800      	cmp	r0, #0
 8008878:	d106      	bne.n	8008888 <__i2b+0x1c>
 800887a:	21a0      	movs	r1, #160	; 0xa0
 800887c:	0002      	movs	r2, r0
 800887e:	4b04      	ldr	r3, [pc, #16]	; (8008890 <__i2b+0x24>)
 8008880:	4804      	ldr	r0, [pc, #16]	; (8008894 <__i2b+0x28>)
 8008882:	0049      	lsls	r1, r1, #1
 8008884:	f001 f85c 	bl	8009940 <__assert_func>
 8008888:	2301      	movs	r3, #1
 800888a:	6144      	str	r4, [r0, #20]
 800888c:	6103      	str	r3, [r0, #16]
 800888e:	bd10      	pop	{r4, pc}
 8008890:	08009e9c 	.word	0x08009e9c
 8008894:	08009f90 	.word	0x08009f90

08008898 <__multiply>:
 8008898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800889a:	690b      	ldr	r3, [r1, #16]
 800889c:	0014      	movs	r4, r2
 800889e:	6912      	ldr	r2, [r2, #16]
 80088a0:	000d      	movs	r5, r1
 80088a2:	b089      	sub	sp, #36	; 0x24
 80088a4:	4293      	cmp	r3, r2
 80088a6:	da01      	bge.n	80088ac <__multiply+0x14>
 80088a8:	0025      	movs	r5, r4
 80088aa:	000c      	movs	r4, r1
 80088ac:	692f      	ldr	r7, [r5, #16]
 80088ae:	6926      	ldr	r6, [r4, #16]
 80088b0:	6869      	ldr	r1, [r5, #4]
 80088b2:	19bb      	adds	r3, r7, r6
 80088b4:	9302      	str	r3, [sp, #8]
 80088b6:	68ab      	ldr	r3, [r5, #8]
 80088b8:	19ba      	adds	r2, r7, r6
 80088ba:	4293      	cmp	r3, r2
 80088bc:	da00      	bge.n	80088c0 <__multiply+0x28>
 80088be:	3101      	adds	r1, #1
 80088c0:	f7ff fe94 	bl	80085ec <_Balloc>
 80088c4:	9001      	str	r0, [sp, #4]
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d106      	bne.n	80088d8 <__multiply+0x40>
 80088ca:	215e      	movs	r1, #94	; 0x5e
 80088cc:	0002      	movs	r2, r0
 80088ce:	4b48      	ldr	r3, [pc, #288]	; (80089f0 <__multiply+0x158>)
 80088d0:	4848      	ldr	r0, [pc, #288]	; (80089f4 <__multiply+0x15c>)
 80088d2:	31ff      	adds	r1, #255	; 0xff
 80088d4:	f001 f834 	bl	8009940 <__assert_func>
 80088d8:	9b01      	ldr	r3, [sp, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	3314      	adds	r3, #20
 80088de:	469c      	mov	ip, r3
 80088e0:	19bb      	adds	r3, r7, r6
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	4463      	add	r3, ip
 80088e6:	9303      	str	r3, [sp, #12]
 80088e8:	4663      	mov	r3, ip
 80088ea:	9903      	ldr	r1, [sp, #12]
 80088ec:	428b      	cmp	r3, r1
 80088ee:	d32c      	bcc.n	800894a <__multiply+0xb2>
 80088f0:	002b      	movs	r3, r5
 80088f2:	0022      	movs	r2, r4
 80088f4:	3314      	adds	r3, #20
 80088f6:	00bf      	lsls	r7, r7, #2
 80088f8:	3214      	adds	r2, #20
 80088fa:	9306      	str	r3, [sp, #24]
 80088fc:	00b6      	lsls	r6, r6, #2
 80088fe:	19db      	adds	r3, r3, r7
 8008900:	9304      	str	r3, [sp, #16]
 8008902:	1993      	adds	r3, r2, r6
 8008904:	9307      	str	r3, [sp, #28]
 8008906:	2304      	movs	r3, #4
 8008908:	9305      	str	r3, [sp, #20]
 800890a:	002b      	movs	r3, r5
 800890c:	9904      	ldr	r1, [sp, #16]
 800890e:	3315      	adds	r3, #21
 8008910:	9200      	str	r2, [sp, #0]
 8008912:	4299      	cmp	r1, r3
 8008914:	d305      	bcc.n	8008922 <__multiply+0x8a>
 8008916:	1b4b      	subs	r3, r1, r5
 8008918:	3b15      	subs	r3, #21
 800891a:	089b      	lsrs	r3, r3, #2
 800891c:	3301      	adds	r3, #1
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	9305      	str	r3, [sp, #20]
 8008922:	9b07      	ldr	r3, [sp, #28]
 8008924:	9a00      	ldr	r2, [sp, #0]
 8008926:	429a      	cmp	r2, r3
 8008928:	d311      	bcc.n	800894e <__multiply+0xb6>
 800892a:	9b02      	ldr	r3, [sp, #8]
 800892c:	2b00      	cmp	r3, #0
 800892e:	dd06      	ble.n	800893e <__multiply+0xa6>
 8008930:	9b03      	ldr	r3, [sp, #12]
 8008932:	3b04      	subs	r3, #4
 8008934:	9303      	str	r3, [sp, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	9300      	str	r3, [sp, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d054      	beq.n	80089e8 <__multiply+0x150>
 800893e:	9b01      	ldr	r3, [sp, #4]
 8008940:	9a02      	ldr	r2, [sp, #8]
 8008942:	0018      	movs	r0, r3
 8008944:	611a      	str	r2, [r3, #16]
 8008946:	b009      	add	sp, #36	; 0x24
 8008948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800894a:	c304      	stmia	r3!, {r2}
 800894c:	e7cd      	b.n	80088ea <__multiply+0x52>
 800894e:	9b00      	ldr	r3, [sp, #0]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	b298      	uxth	r0, r3
 8008954:	2800      	cmp	r0, #0
 8008956:	d01c      	beq.n	8008992 <__multiply+0xfa>
 8008958:	4667      	mov	r7, ip
 800895a:	2400      	movs	r4, #0
 800895c:	9e06      	ldr	r6, [sp, #24]
 800895e:	ce02      	ldmia	r6!, {r1}
 8008960:	683a      	ldr	r2, [r7, #0]
 8008962:	b28b      	uxth	r3, r1
 8008964:	4343      	muls	r3, r0
 8008966:	0c09      	lsrs	r1, r1, #16
 8008968:	4341      	muls	r1, r0
 800896a:	b292      	uxth	r2, r2
 800896c:	189b      	adds	r3, r3, r2
 800896e:	191b      	adds	r3, r3, r4
 8008970:	000c      	movs	r4, r1
 8008972:	683a      	ldr	r2, [r7, #0]
 8008974:	0c11      	lsrs	r1, r2, #16
 8008976:	1861      	adds	r1, r4, r1
 8008978:	0c1c      	lsrs	r4, r3, #16
 800897a:	1909      	adds	r1, r1, r4
 800897c:	0c0c      	lsrs	r4, r1, #16
 800897e:	b29b      	uxth	r3, r3
 8008980:	0409      	lsls	r1, r1, #16
 8008982:	430b      	orrs	r3, r1
 8008984:	c708      	stmia	r7!, {r3}
 8008986:	9b04      	ldr	r3, [sp, #16]
 8008988:	42b3      	cmp	r3, r6
 800898a:	d8e8      	bhi.n	800895e <__multiply+0xc6>
 800898c:	4663      	mov	r3, ip
 800898e:	9a05      	ldr	r2, [sp, #20]
 8008990:	509c      	str	r4, [r3, r2]
 8008992:	9b00      	ldr	r3, [sp, #0]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	0c1e      	lsrs	r6, r3, #16
 8008998:	d020      	beq.n	80089dc <__multiply+0x144>
 800899a:	4663      	mov	r3, ip
 800899c:	002c      	movs	r4, r5
 800899e:	4660      	mov	r0, ip
 80089a0:	2700      	movs	r7, #0
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	3414      	adds	r4, #20
 80089a6:	6822      	ldr	r2, [r4, #0]
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	b291      	uxth	r1, r2
 80089ac:	4371      	muls	r1, r6
 80089ae:	6802      	ldr	r2, [r0, #0]
 80089b0:	0c12      	lsrs	r2, r2, #16
 80089b2:	1889      	adds	r1, r1, r2
 80089b4:	19cf      	adds	r7, r1, r7
 80089b6:	0439      	lsls	r1, r7, #16
 80089b8:	430b      	orrs	r3, r1
 80089ba:	6003      	str	r3, [r0, #0]
 80089bc:	cc02      	ldmia	r4!, {r1}
 80089be:	6843      	ldr	r3, [r0, #4]
 80089c0:	0c09      	lsrs	r1, r1, #16
 80089c2:	4371      	muls	r1, r6
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	0c3f      	lsrs	r7, r7, #16
 80089c8:	18cb      	adds	r3, r1, r3
 80089ca:	9a04      	ldr	r2, [sp, #16]
 80089cc:	19db      	adds	r3, r3, r7
 80089ce:	0c1f      	lsrs	r7, r3, #16
 80089d0:	3004      	adds	r0, #4
 80089d2:	42a2      	cmp	r2, r4
 80089d4:	d8e7      	bhi.n	80089a6 <__multiply+0x10e>
 80089d6:	4662      	mov	r2, ip
 80089d8:	9905      	ldr	r1, [sp, #20]
 80089da:	5053      	str	r3, [r2, r1]
 80089dc:	9b00      	ldr	r3, [sp, #0]
 80089de:	3304      	adds	r3, #4
 80089e0:	9300      	str	r3, [sp, #0]
 80089e2:	2304      	movs	r3, #4
 80089e4:	449c      	add	ip, r3
 80089e6:	e79c      	b.n	8008922 <__multiply+0x8a>
 80089e8:	9b02      	ldr	r3, [sp, #8]
 80089ea:	3b01      	subs	r3, #1
 80089ec:	9302      	str	r3, [sp, #8]
 80089ee:	e79c      	b.n	800892a <__multiply+0x92>
 80089f0:	08009e9c 	.word	0x08009e9c
 80089f4:	08009f90 	.word	0x08009f90

080089f8 <__pow5mult>:
 80089f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089fa:	2303      	movs	r3, #3
 80089fc:	0015      	movs	r5, r2
 80089fe:	0007      	movs	r7, r0
 8008a00:	000e      	movs	r6, r1
 8008a02:	401a      	ands	r2, r3
 8008a04:	421d      	tst	r5, r3
 8008a06:	d008      	beq.n	8008a1a <__pow5mult+0x22>
 8008a08:	4925      	ldr	r1, [pc, #148]	; (8008aa0 <__pow5mult+0xa8>)
 8008a0a:	3a01      	subs	r2, #1
 8008a0c:	0092      	lsls	r2, r2, #2
 8008a0e:	5852      	ldr	r2, [r2, r1]
 8008a10:	2300      	movs	r3, #0
 8008a12:	0031      	movs	r1, r6
 8008a14:	f7ff fe52 	bl	80086bc <__multadd>
 8008a18:	0006      	movs	r6, r0
 8008a1a:	10ad      	asrs	r5, r5, #2
 8008a1c:	d03d      	beq.n	8008a9a <__pow5mult+0xa2>
 8008a1e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8008a20:	2c00      	cmp	r4, #0
 8008a22:	d10f      	bne.n	8008a44 <__pow5mult+0x4c>
 8008a24:	2010      	movs	r0, #16
 8008a26:	f7ff fdb1 	bl	800858c <malloc>
 8008a2a:	1e02      	subs	r2, r0, #0
 8008a2c:	6278      	str	r0, [r7, #36]	; 0x24
 8008a2e:	d105      	bne.n	8008a3c <__pow5mult+0x44>
 8008a30:	21d7      	movs	r1, #215	; 0xd7
 8008a32:	4b1c      	ldr	r3, [pc, #112]	; (8008aa4 <__pow5mult+0xac>)
 8008a34:	481c      	ldr	r0, [pc, #112]	; (8008aa8 <__pow5mult+0xb0>)
 8008a36:	0049      	lsls	r1, r1, #1
 8008a38:	f000 ff82 	bl	8009940 <__assert_func>
 8008a3c:	6044      	str	r4, [r0, #4]
 8008a3e:	6084      	str	r4, [r0, #8]
 8008a40:	6004      	str	r4, [r0, #0]
 8008a42:	60c4      	str	r4, [r0, #12]
 8008a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a46:	689c      	ldr	r4, [r3, #8]
 8008a48:	9301      	str	r3, [sp, #4]
 8008a4a:	2c00      	cmp	r4, #0
 8008a4c:	d108      	bne.n	8008a60 <__pow5mult+0x68>
 8008a4e:	0038      	movs	r0, r7
 8008a50:	4916      	ldr	r1, [pc, #88]	; (8008aac <__pow5mult+0xb4>)
 8008a52:	f7ff ff0b 	bl	800886c <__i2b>
 8008a56:	9b01      	ldr	r3, [sp, #4]
 8008a58:	0004      	movs	r4, r0
 8008a5a:	6098      	str	r0, [r3, #8]
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	6003      	str	r3, [r0, #0]
 8008a60:	2301      	movs	r3, #1
 8008a62:	421d      	tst	r5, r3
 8008a64:	d00a      	beq.n	8008a7c <__pow5mult+0x84>
 8008a66:	0031      	movs	r1, r6
 8008a68:	0022      	movs	r2, r4
 8008a6a:	0038      	movs	r0, r7
 8008a6c:	f7ff ff14 	bl	8008898 <__multiply>
 8008a70:	0031      	movs	r1, r6
 8008a72:	9001      	str	r0, [sp, #4]
 8008a74:	0038      	movs	r0, r7
 8008a76:	f7ff fdfd 	bl	8008674 <_Bfree>
 8008a7a:	9e01      	ldr	r6, [sp, #4]
 8008a7c:	106d      	asrs	r5, r5, #1
 8008a7e:	d00c      	beq.n	8008a9a <__pow5mult+0xa2>
 8008a80:	6820      	ldr	r0, [r4, #0]
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d107      	bne.n	8008a96 <__pow5mult+0x9e>
 8008a86:	0022      	movs	r2, r4
 8008a88:	0021      	movs	r1, r4
 8008a8a:	0038      	movs	r0, r7
 8008a8c:	f7ff ff04 	bl	8008898 <__multiply>
 8008a90:	2300      	movs	r3, #0
 8008a92:	6020      	str	r0, [r4, #0]
 8008a94:	6003      	str	r3, [r0, #0]
 8008a96:	0004      	movs	r4, r0
 8008a98:	e7e2      	b.n	8008a60 <__pow5mult+0x68>
 8008a9a:	0030      	movs	r0, r6
 8008a9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a9e:	46c0      	nop			; (mov r8, r8)
 8008aa0:	0800a0e0 	.word	0x0800a0e0
 8008aa4:	08009e26 	.word	0x08009e26
 8008aa8:	08009f90 	.word	0x08009f90
 8008aac:	00000271 	.word	0x00000271

08008ab0 <__lshift>:
 8008ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ab2:	000c      	movs	r4, r1
 8008ab4:	0017      	movs	r7, r2
 8008ab6:	6923      	ldr	r3, [r4, #16]
 8008ab8:	1155      	asrs	r5, r2, #5
 8008aba:	b087      	sub	sp, #28
 8008abc:	18eb      	adds	r3, r5, r3
 8008abe:	9302      	str	r3, [sp, #8]
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	9301      	str	r3, [sp, #4]
 8008ac4:	6849      	ldr	r1, [r1, #4]
 8008ac6:	68a3      	ldr	r3, [r4, #8]
 8008ac8:	9004      	str	r0, [sp, #16]
 8008aca:	9a01      	ldr	r2, [sp, #4]
 8008acc:	4293      	cmp	r3, r2
 8008ace:	db11      	blt.n	8008af4 <__lshift+0x44>
 8008ad0:	9804      	ldr	r0, [sp, #16]
 8008ad2:	f7ff fd8b 	bl	80085ec <_Balloc>
 8008ad6:	0002      	movs	r2, r0
 8008ad8:	2300      	movs	r3, #0
 8008ada:	3214      	adds	r2, #20
 8008adc:	0006      	movs	r6, r0
 8008ade:	0011      	movs	r1, r2
 8008ae0:	9203      	str	r2, [sp, #12]
 8008ae2:	4298      	cmp	r0, r3
 8008ae4:	d10d      	bne.n	8008b02 <__lshift+0x52>
 8008ae6:	21da      	movs	r1, #218	; 0xda
 8008ae8:	0002      	movs	r2, r0
 8008aea:	4b27      	ldr	r3, [pc, #156]	; (8008b88 <__lshift+0xd8>)
 8008aec:	4827      	ldr	r0, [pc, #156]	; (8008b8c <__lshift+0xdc>)
 8008aee:	31ff      	adds	r1, #255	; 0xff
 8008af0:	f000 ff26 	bl	8009940 <__assert_func>
 8008af4:	3101      	adds	r1, #1
 8008af6:	005b      	lsls	r3, r3, #1
 8008af8:	e7e7      	b.n	8008aca <__lshift+0x1a>
 8008afa:	2200      	movs	r2, #0
 8008afc:	0098      	lsls	r0, r3, #2
 8008afe:	500a      	str	r2, [r1, r0]
 8008b00:	3301      	adds	r3, #1
 8008b02:	42ab      	cmp	r3, r5
 8008b04:	dbf9      	blt.n	8008afa <__lshift+0x4a>
 8008b06:	43eb      	mvns	r3, r5
 8008b08:	17db      	asrs	r3, r3, #31
 8008b0a:	401d      	ands	r5, r3
 8008b0c:	9b03      	ldr	r3, [sp, #12]
 8008b0e:	00ad      	lsls	r5, r5, #2
 8008b10:	211f      	movs	r1, #31
 8008b12:	0038      	movs	r0, r7
 8008b14:	195d      	adds	r5, r3, r5
 8008b16:	0023      	movs	r3, r4
 8008b18:	6922      	ldr	r2, [r4, #16]
 8008b1a:	3314      	adds	r3, #20
 8008b1c:	0092      	lsls	r2, r2, #2
 8008b1e:	4008      	ands	r0, r1
 8008b20:	4684      	mov	ip, r0
 8008b22:	189a      	adds	r2, r3, r2
 8008b24:	420f      	tst	r7, r1
 8008b26:	d02a      	beq.n	8008b7e <__lshift+0xce>
 8008b28:	3101      	adds	r1, #1
 8008b2a:	1a09      	subs	r1, r1, r0
 8008b2c:	9105      	str	r1, [sp, #20]
 8008b2e:	2100      	movs	r1, #0
 8008b30:	9503      	str	r5, [sp, #12]
 8008b32:	4667      	mov	r7, ip
 8008b34:	6818      	ldr	r0, [r3, #0]
 8008b36:	40b8      	lsls	r0, r7
 8008b38:	4301      	orrs	r1, r0
 8008b3a:	9803      	ldr	r0, [sp, #12]
 8008b3c:	c002      	stmia	r0!, {r1}
 8008b3e:	cb02      	ldmia	r3!, {r1}
 8008b40:	9003      	str	r0, [sp, #12]
 8008b42:	9805      	ldr	r0, [sp, #20]
 8008b44:	40c1      	lsrs	r1, r0
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d8f3      	bhi.n	8008b32 <__lshift+0x82>
 8008b4a:	0020      	movs	r0, r4
 8008b4c:	3015      	adds	r0, #21
 8008b4e:	2304      	movs	r3, #4
 8008b50:	4282      	cmp	r2, r0
 8008b52:	d304      	bcc.n	8008b5e <__lshift+0xae>
 8008b54:	1b13      	subs	r3, r2, r4
 8008b56:	3b15      	subs	r3, #21
 8008b58:	089b      	lsrs	r3, r3, #2
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	009b      	lsls	r3, r3, #2
 8008b5e:	50e9      	str	r1, [r5, r3]
 8008b60:	2900      	cmp	r1, #0
 8008b62:	d002      	beq.n	8008b6a <__lshift+0xba>
 8008b64:	9b02      	ldr	r3, [sp, #8]
 8008b66:	3302      	adds	r3, #2
 8008b68:	9301      	str	r3, [sp, #4]
 8008b6a:	9b01      	ldr	r3, [sp, #4]
 8008b6c:	9804      	ldr	r0, [sp, #16]
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	0021      	movs	r1, r4
 8008b72:	6133      	str	r3, [r6, #16]
 8008b74:	f7ff fd7e 	bl	8008674 <_Bfree>
 8008b78:	0030      	movs	r0, r6
 8008b7a:	b007      	add	sp, #28
 8008b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b7e:	cb02      	ldmia	r3!, {r1}
 8008b80:	c502      	stmia	r5!, {r1}
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d8fb      	bhi.n	8008b7e <__lshift+0xce>
 8008b86:	e7f0      	b.n	8008b6a <__lshift+0xba>
 8008b88:	08009e9c 	.word	0x08009e9c
 8008b8c:	08009f90 	.word	0x08009f90

08008b90 <__mcmp>:
 8008b90:	6902      	ldr	r2, [r0, #16]
 8008b92:	690b      	ldr	r3, [r1, #16]
 8008b94:	b530      	push	{r4, r5, lr}
 8008b96:	0004      	movs	r4, r0
 8008b98:	1ad0      	subs	r0, r2, r3
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d10d      	bne.n	8008bba <__mcmp+0x2a>
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	3414      	adds	r4, #20
 8008ba2:	3114      	adds	r1, #20
 8008ba4:	18e2      	adds	r2, r4, r3
 8008ba6:	18c9      	adds	r1, r1, r3
 8008ba8:	3a04      	subs	r2, #4
 8008baa:	3904      	subs	r1, #4
 8008bac:	6815      	ldr	r5, [r2, #0]
 8008bae:	680b      	ldr	r3, [r1, #0]
 8008bb0:	429d      	cmp	r5, r3
 8008bb2:	d003      	beq.n	8008bbc <__mcmp+0x2c>
 8008bb4:	2001      	movs	r0, #1
 8008bb6:	429d      	cmp	r5, r3
 8008bb8:	d303      	bcc.n	8008bc2 <__mcmp+0x32>
 8008bba:	bd30      	pop	{r4, r5, pc}
 8008bbc:	4294      	cmp	r4, r2
 8008bbe:	d3f3      	bcc.n	8008ba8 <__mcmp+0x18>
 8008bc0:	e7fb      	b.n	8008bba <__mcmp+0x2a>
 8008bc2:	4240      	negs	r0, r0
 8008bc4:	e7f9      	b.n	8008bba <__mcmp+0x2a>
	...

08008bc8 <__mdiff>:
 8008bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bca:	000e      	movs	r6, r1
 8008bcc:	0007      	movs	r7, r0
 8008bce:	0011      	movs	r1, r2
 8008bd0:	0030      	movs	r0, r6
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	0014      	movs	r4, r2
 8008bd6:	f7ff ffdb 	bl	8008b90 <__mcmp>
 8008bda:	1e05      	subs	r5, r0, #0
 8008bdc:	d110      	bne.n	8008c00 <__mdiff+0x38>
 8008bde:	0001      	movs	r1, r0
 8008be0:	0038      	movs	r0, r7
 8008be2:	f7ff fd03 	bl	80085ec <_Balloc>
 8008be6:	1e02      	subs	r2, r0, #0
 8008be8:	d104      	bne.n	8008bf4 <__mdiff+0x2c>
 8008bea:	4b40      	ldr	r3, [pc, #256]	; (8008cec <__mdiff+0x124>)
 8008bec:	4940      	ldr	r1, [pc, #256]	; (8008cf0 <__mdiff+0x128>)
 8008bee:	4841      	ldr	r0, [pc, #260]	; (8008cf4 <__mdiff+0x12c>)
 8008bf0:	f000 fea6 	bl	8009940 <__assert_func>
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	6145      	str	r5, [r0, #20]
 8008bf8:	6103      	str	r3, [r0, #16]
 8008bfa:	0010      	movs	r0, r2
 8008bfc:	b007      	add	sp, #28
 8008bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c00:	2301      	movs	r3, #1
 8008c02:	9301      	str	r3, [sp, #4]
 8008c04:	2800      	cmp	r0, #0
 8008c06:	db04      	blt.n	8008c12 <__mdiff+0x4a>
 8008c08:	0023      	movs	r3, r4
 8008c0a:	0034      	movs	r4, r6
 8008c0c:	001e      	movs	r6, r3
 8008c0e:	2300      	movs	r3, #0
 8008c10:	9301      	str	r3, [sp, #4]
 8008c12:	0038      	movs	r0, r7
 8008c14:	6861      	ldr	r1, [r4, #4]
 8008c16:	f7ff fce9 	bl	80085ec <_Balloc>
 8008c1a:	1e02      	subs	r2, r0, #0
 8008c1c:	d103      	bne.n	8008c26 <__mdiff+0x5e>
 8008c1e:	2190      	movs	r1, #144	; 0x90
 8008c20:	4b32      	ldr	r3, [pc, #200]	; (8008cec <__mdiff+0x124>)
 8008c22:	0089      	lsls	r1, r1, #2
 8008c24:	e7e3      	b.n	8008bee <__mdiff+0x26>
 8008c26:	9b01      	ldr	r3, [sp, #4]
 8008c28:	2700      	movs	r7, #0
 8008c2a:	60c3      	str	r3, [r0, #12]
 8008c2c:	6920      	ldr	r0, [r4, #16]
 8008c2e:	3414      	adds	r4, #20
 8008c30:	9401      	str	r4, [sp, #4]
 8008c32:	9b01      	ldr	r3, [sp, #4]
 8008c34:	0084      	lsls	r4, r0, #2
 8008c36:	191b      	adds	r3, r3, r4
 8008c38:	0034      	movs	r4, r6
 8008c3a:	9302      	str	r3, [sp, #8]
 8008c3c:	6933      	ldr	r3, [r6, #16]
 8008c3e:	3414      	adds	r4, #20
 8008c40:	0099      	lsls	r1, r3, #2
 8008c42:	1863      	adds	r3, r4, r1
 8008c44:	9303      	str	r3, [sp, #12]
 8008c46:	0013      	movs	r3, r2
 8008c48:	3314      	adds	r3, #20
 8008c4a:	469c      	mov	ip, r3
 8008c4c:	9305      	str	r3, [sp, #20]
 8008c4e:	9b01      	ldr	r3, [sp, #4]
 8008c50:	9304      	str	r3, [sp, #16]
 8008c52:	9b04      	ldr	r3, [sp, #16]
 8008c54:	cc02      	ldmia	r4!, {r1}
 8008c56:	cb20      	ldmia	r3!, {r5}
 8008c58:	9304      	str	r3, [sp, #16]
 8008c5a:	b2ab      	uxth	r3, r5
 8008c5c:	19df      	adds	r7, r3, r7
 8008c5e:	b28b      	uxth	r3, r1
 8008c60:	1afb      	subs	r3, r7, r3
 8008c62:	0c2d      	lsrs	r5, r5, #16
 8008c64:	0c09      	lsrs	r1, r1, #16
 8008c66:	1a69      	subs	r1, r5, r1
 8008c68:	141d      	asrs	r5, r3, #16
 8008c6a:	1949      	adds	r1, r1, r5
 8008c6c:	140f      	asrs	r7, r1, #16
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	0409      	lsls	r1, r1, #16
 8008c72:	430b      	orrs	r3, r1
 8008c74:	4661      	mov	r1, ip
 8008c76:	c108      	stmia	r1!, {r3}
 8008c78:	9b03      	ldr	r3, [sp, #12]
 8008c7a:	468c      	mov	ip, r1
 8008c7c:	42a3      	cmp	r3, r4
 8008c7e:	d8e8      	bhi.n	8008c52 <__mdiff+0x8a>
 8008c80:	0031      	movs	r1, r6
 8008c82:	9c03      	ldr	r4, [sp, #12]
 8008c84:	3115      	adds	r1, #21
 8008c86:	2304      	movs	r3, #4
 8008c88:	428c      	cmp	r4, r1
 8008c8a:	d304      	bcc.n	8008c96 <__mdiff+0xce>
 8008c8c:	1ba3      	subs	r3, r4, r6
 8008c8e:	3b15      	subs	r3, #21
 8008c90:	089b      	lsrs	r3, r3, #2
 8008c92:	3301      	adds	r3, #1
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	9901      	ldr	r1, [sp, #4]
 8008c98:	18cc      	adds	r4, r1, r3
 8008c9a:	9905      	ldr	r1, [sp, #20]
 8008c9c:	0026      	movs	r6, r4
 8008c9e:	18cb      	adds	r3, r1, r3
 8008ca0:	469c      	mov	ip, r3
 8008ca2:	9902      	ldr	r1, [sp, #8]
 8008ca4:	428e      	cmp	r6, r1
 8008ca6:	d310      	bcc.n	8008cca <__mdiff+0x102>
 8008ca8:	9e02      	ldr	r6, [sp, #8]
 8008caa:	1ee5      	subs	r5, r4, #3
 8008cac:	2100      	movs	r1, #0
 8008cae:	42ae      	cmp	r6, r5
 8008cb0:	d304      	bcc.n	8008cbc <__mdiff+0xf4>
 8008cb2:	0031      	movs	r1, r6
 8008cb4:	3103      	adds	r1, #3
 8008cb6:	1b09      	subs	r1, r1, r4
 8008cb8:	0889      	lsrs	r1, r1, #2
 8008cba:	0089      	lsls	r1, r1, #2
 8008cbc:	185b      	adds	r3, r3, r1
 8008cbe:	3b04      	subs	r3, #4
 8008cc0:	6819      	ldr	r1, [r3, #0]
 8008cc2:	2900      	cmp	r1, #0
 8008cc4:	d00f      	beq.n	8008ce6 <__mdiff+0x11e>
 8008cc6:	6110      	str	r0, [r2, #16]
 8008cc8:	e797      	b.n	8008bfa <__mdiff+0x32>
 8008cca:	ce02      	ldmia	r6!, {r1}
 8008ccc:	b28d      	uxth	r5, r1
 8008cce:	19ed      	adds	r5, r5, r7
 8008cd0:	0c0f      	lsrs	r7, r1, #16
 8008cd2:	1429      	asrs	r1, r5, #16
 8008cd4:	1879      	adds	r1, r7, r1
 8008cd6:	140f      	asrs	r7, r1, #16
 8008cd8:	b2ad      	uxth	r5, r5
 8008cda:	0409      	lsls	r1, r1, #16
 8008cdc:	430d      	orrs	r5, r1
 8008cde:	4661      	mov	r1, ip
 8008ce0:	c120      	stmia	r1!, {r5}
 8008ce2:	468c      	mov	ip, r1
 8008ce4:	e7dd      	b.n	8008ca2 <__mdiff+0xda>
 8008ce6:	3801      	subs	r0, #1
 8008ce8:	e7e9      	b.n	8008cbe <__mdiff+0xf6>
 8008cea:	46c0      	nop			; (mov r8, r8)
 8008cec:	08009e9c 	.word	0x08009e9c
 8008cf0:	00000232 	.word	0x00000232
 8008cf4:	08009f90 	.word	0x08009f90

08008cf8 <__ulp>:
 8008cf8:	4b0f      	ldr	r3, [pc, #60]	; (8008d38 <__ulp+0x40>)
 8008cfa:	4019      	ands	r1, r3
 8008cfc:	4b0f      	ldr	r3, [pc, #60]	; (8008d3c <__ulp+0x44>)
 8008cfe:	18c9      	adds	r1, r1, r3
 8008d00:	2900      	cmp	r1, #0
 8008d02:	dd04      	ble.n	8008d0e <__ulp+0x16>
 8008d04:	2200      	movs	r2, #0
 8008d06:	000b      	movs	r3, r1
 8008d08:	0010      	movs	r0, r2
 8008d0a:	0019      	movs	r1, r3
 8008d0c:	4770      	bx	lr
 8008d0e:	4249      	negs	r1, r1
 8008d10:	2200      	movs	r2, #0
 8008d12:	2300      	movs	r3, #0
 8008d14:	1509      	asrs	r1, r1, #20
 8008d16:	2913      	cmp	r1, #19
 8008d18:	dc04      	bgt.n	8008d24 <__ulp+0x2c>
 8008d1a:	2080      	movs	r0, #128	; 0x80
 8008d1c:	0300      	lsls	r0, r0, #12
 8008d1e:	4108      	asrs	r0, r1
 8008d20:	0003      	movs	r3, r0
 8008d22:	e7f1      	b.n	8008d08 <__ulp+0x10>
 8008d24:	3914      	subs	r1, #20
 8008d26:	2001      	movs	r0, #1
 8008d28:	291e      	cmp	r1, #30
 8008d2a:	dc02      	bgt.n	8008d32 <__ulp+0x3a>
 8008d2c:	2080      	movs	r0, #128	; 0x80
 8008d2e:	0600      	lsls	r0, r0, #24
 8008d30:	40c8      	lsrs	r0, r1
 8008d32:	0002      	movs	r2, r0
 8008d34:	e7e8      	b.n	8008d08 <__ulp+0x10>
 8008d36:	46c0      	nop			; (mov r8, r8)
 8008d38:	7ff00000 	.word	0x7ff00000
 8008d3c:	fcc00000 	.word	0xfcc00000

08008d40 <__b2d>:
 8008d40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d42:	0006      	movs	r6, r0
 8008d44:	6903      	ldr	r3, [r0, #16]
 8008d46:	3614      	adds	r6, #20
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	18f3      	adds	r3, r6, r3
 8008d4c:	1f1d      	subs	r5, r3, #4
 8008d4e:	682c      	ldr	r4, [r5, #0]
 8008d50:	000f      	movs	r7, r1
 8008d52:	0020      	movs	r0, r4
 8008d54:	9301      	str	r3, [sp, #4]
 8008d56:	f7ff fd41 	bl	80087dc <__hi0bits>
 8008d5a:	2320      	movs	r3, #32
 8008d5c:	1a1b      	subs	r3, r3, r0
 8008d5e:	491f      	ldr	r1, [pc, #124]	; (8008ddc <__b2d+0x9c>)
 8008d60:	603b      	str	r3, [r7, #0]
 8008d62:	280a      	cmp	r0, #10
 8008d64:	dc16      	bgt.n	8008d94 <__b2d+0x54>
 8008d66:	230b      	movs	r3, #11
 8008d68:	0027      	movs	r7, r4
 8008d6a:	1a1b      	subs	r3, r3, r0
 8008d6c:	40df      	lsrs	r7, r3
 8008d6e:	4339      	orrs	r1, r7
 8008d70:	469c      	mov	ip, r3
 8008d72:	000b      	movs	r3, r1
 8008d74:	2100      	movs	r1, #0
 8008d76:	42ae      	cmp	r6, r5
 8008d78:	d202      	bcs.n	8008d80 <__b2d+0x40>
 8008d7a:	9901      	ldr	r1, [sp, #4]
 8008d7c:	3908      	subs	r1, #8
 8008d7e:	6809      	ldr	r1, [r1, #0]
 8008d80:	3015      	adds	r0, #21
 8008d82:	4084      	lsls	r4, r0
 8008d84:	4660      	mov	r0, ip
 8008d86:	40c1      	lsrs	r1, r0
 8008d88:	430c      	orrs	r4, r1
 8008d8a:	0022      	movs	r2, r4
 8008d8c:	0010      	movs	r0, r2
 8008d8e:	0019      	movs	r1, r3
 8008d90:	b003      	add	sp, #12
 8008d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d94:	2700      	movs	r7, #0
 8008d96:	42ae      	cmp	r6, r5
 8008d98:	d202      	bcs.n	8008da0 <__b2d+0x60>
 8008d9a:	9d01      	ldr	r5, [sp, #4]
 8008d9c:	3d08      	subs	r5, #8
 8008d9e:	682f      	ldr	r7, [r5, #0]
 8008da0:	230b      	movs	r3, #11
 8008da2:	425b      	negs	r3, r3
 8008da4:	469c      	mov	ip, r3
 8008da6:	4484      	add	ip, r0
 8008da8:	280b      	cmp	r0, #11
 8008daa:	d013      	beq.n	8008dd4 <__b2d+0x94>
 8008dac:	4663      	mov	r3, ip
 8008dae:	2020      	movs	r0, #32
 8008db0:	409c      	lsls	r4, r3
 8008db2:	1ac0      	subs	r0, r0, r3
 8008db4:	003b      	movs	r3, r7
 8008db6:	40c3      	lsrs	r3, r0
 8008db8:	431c      	orrs	r4, r3
 8008dba:	4321      	orrs	r1, r4
 8008dbc:	000b      	movs	r3, r1
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	42b5      	cmp	r5, r6
 8008dc2:	d901      	bls.n	8008dc8 <__b2d+0x88>
 8008dc4:	3d04      	subs	r5, #4
 8008dc6:	6829      	ldr	r1, [r5, #0]
 8008dc8:	4664      	mov	r4, ip
 8008dca:	40c1      	lsrs	r1, r0
 8008dcc:	40a7      	lsls	r7, r4
 8008dce:	430f      	orrs	r7, r1
 8008dd0:	003a      	movs	r2, r7
 8008dd2:	e7db      	b.n	8008d8c <__b2d+0x4c>
 8008dd4:	4321      	orrs	r1, r4
 8008dd6:	000b      	movs	r3, r1
 8008dd8:	e7fa      	b.n	8008dd0 <__b2d+0x90>
 8008dda:	46c0      	nop			; (mov r8, r8)
 8008ddc:	3ff00000 	.word	0x3ff00000

08008de0 <__d2b>:
 8008de0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008de2:	2101      	movs	r1, #1
 8008de4:	0014      	movs	r4, r2
 8008de6:	001e      	movs	r6, r3
 8008de8:	9f08      	ldr	r7, [sp, #32]
 8008dea:	f7ff fbff 	bl	80085ec <_Balloc>
 8008dee:	1e05      	subs	r5, r0, #0
 8008df0:	d105      	bne.n	8008dfe <__d2b+0x1e>
 8008df2:	0002      	movs	r2, r0
 8008df4:	4b26      	ldr	r3, [pc, #152]	; (8008e90 <__d2b+0xb0>)
 8008df6:	4927      	ldr	r1, [pc, #156]	; (8008e94 <__d2b+0xb4>)
 8008df8:	4827      	ldr	r0, [pc, #156]	; (8008e98 <__d2b+0xb8>)
 8008dfa:	f000 fda1 	bl	8009940 <__assert_func>
 8008dfe:	0333      	lsls	r3, r6, #12
 8008e00:	0076      	lsls	r6, r6, #1
 8008e02:	0b1b      	lsrs	r3, r3, #12
 8008e04:	0d76      	lsrs	r6, r6, #21
 8008e06:	d124      	bne.n	8008e52 <__d2b+0x72>
 8008e08:	9301      	str	r3, [sp, #4]
 8008e0a:	2c00      	cmp	r4, #0
 8008e0c:	d027      	beq.n	8008e5e <__d2b+0x7e>
 8008e0e:	4668      	mov	r0, sp
 8008e10:	9400      	str	r4, [sp, #0]
 8008e12:	f7ff fcfd 	bl	8008810 <__lo0bits>
 8008e16:	9c00      	ldr	r4, [sp, #0]
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	d01e      	beq.n	8008e5a <__d2b+0x7a>
 8008e1c:	9b01      	ldr	r3, [sp, #4]
 8008e1e:	2120      	movs	r1, #32
 8008e20:	001a      	movs	r2, r3
 8008e22:	1a09      	subs	r1, r1, r0
 8008e24:	408a      	lsls	r2, r1
 8008e26:	40c3      	lsrs	r3, r0
 8008e28:	4322      	orrs	r2, r4
 8008e2a:	616a      	str	r2, [r5, #20]
 8008e2c:	9301      	str	r3, [sp, #4]
 8008e2e:	9c01      	ldr	r4, [sp, #4]
 8008e30:	61ac      	str	r4, [r5, #24]
 8008e32:	1e63      	subs	r3, r4, #1
 8008e34:	419c      	sbcs	r4, r3
 8008e36:	3401      	adds	r4, #1
 8008e38:	612c      	str	r4, [r5, #16]
 8008e3a:	2e00      	cmp	r6, #0
 8008e3c:	d018      	beq.n	8008e70 <__d2b+0x90>
 8008e3e:	4b17      	ldr	r3, [pc, #92]	; (8008e9c <__d2b+0xbc>)
 8008e40:	18f6      	adds	r6, r6, r3
 8008e42:	2335      	movs	r3, #53	; 0x35
 8008e44:	1836      	adds	r6, r6, r0
 8008e46:	1a18      	subs	r0, r3, r0
 8008e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e4a:	603e      	str	r6, [r7, #0]
 8008e4c:	6018      	str	r0, [r3, #0]
 8008e4e:	0028      	movs	r0, r5
 8008e50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008e52:	2280      	movs	r2, #128	; 0x80
 8008e54:	0352      	lsls	r2, r2, #13
 8008e56:	4313      	orrs	r3, r2
 8008e58:	e7d6      	b.n	8008e08 <__d2b+0x28>
 8008e5a:	616c      	str	r4, [r5, #20]
 8008e5c:	e7e7      	b.n	8008e2e <__d2b+0x4e>
 8008e5e:	a801      	add	r0, sp, #4
 8008e60:	f7ff fcd6 	bl	8008810 <__lo0bits>
 8008e64:	2401      	movs	r4, #1
 8008e66:	9b01      	ldr	r3, [sp, #4]
 8008e68:	612c      	str	r4, [r5, #16]
 8008e6a:	616b      	str	r3, [r5, #20]
 8008e6c:	3020      	adds	r0, #32
 8008e6e:	e7e4      	b.n	8008e3a <__d2b+0x5a>
 8008e70:	4b0b      	ldr	r3, [pc, #44]	; (8008ea0 <__d2b+0xc0>)
 8008e72:	18c0      	adds	r0, r0, r3
 8008e74:	4b0b      	ldr	r3, [pc, #44]	; (8008ea4 <__d2b+0xc4>)
 8008e76:	6038      	str	r0, [r7, #0]
 8008e78:	18e3      	adds	r3, r4, r3
 8008e7a:	009b      	lsls	r3, r3, #2
 8008e7c:	18eb      	adds	r3, r5, r3
 8008e7e:	6958      	ldr	r0, [r3, #20]
 8008e80:	f7ff fcac 	bl	80087dc <__hi0bits>
 8008e84:	0164      	lsls	r4, r4, #5
 8008e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e88:	1a24      	subs	r4, r4, r0
 8008e8a:	601c      	str	r4, [r3, #0]
 8008e8c:	e7df      	b.n	8008e4e <__d2b+0x6e>
 8008e8e:	46c0      	nop			; (mov r8, r8)
 8008e90:	08009e9c 	.word	0x08009e9c
 8008e94:	0000030a 	.word	0x0000030a
 8008e98:	08009f90 	.word	0x08009f90
 8008e9c:	fffffbcd 	.word	0xfffffbcd
 8008ea0:	fffffbce 	.word	0xfffffbce
 8008ea4:	3fffffff 	.word	0x3fffffff

08008ea8 <__ratio>:
 8008ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008eaa:	b085      	sub	sp, #20
 8008eac:	000d      	movs	r5, r1
 8008eae:	a902      	add	r1, sp, #8
 8008eb0:	0004      	movs	r4, r0
 8008eb2:	f7ff ff45 	bl	8008d40 <__b2d>
 8008eb6:	9000      	str	r0, [sp, #0]
 8008eb8:	9101      	str	r1, [sp, #4]
 8008eba:	9e00      	ldr	r6, [sp, #0]
 8008ebc:	9f01      	ldr	r7, [sp, #4]
 8008ebe:	0028      	movs	r0, r5
 8008ec0:	a903      	add	r1, sp, #12
 8008ec2:	f7ff ff3d 	bl	8008d40 <__b2d>
 8008ec6:	6924      	ldr	r4, [r4, #16]
 8008ec8:	692d      	ldr	r5, [r5, #16]
 8008eca:	0002      	movs	r2, r0
 8008ecc:	1b65      	subs	r5, r4, r5
 8008ece:	016c      	lsls	r4, r5, #5
 8008ed0:	46a4      	mov	ip, r4
 8008ed2:	9d03      	ldr	r5, [sp, #12]
 8008ed4:	9c02      	ldr	r4, [sp, #8]
 8008ed6:	000b      	movs	r3, r1
 8008ed8:	1b64      	subs	r4, r4, r5
 8008eda:	4464      	add	r4, ip
 8008edc:	0525      	lsls	r5, r4, #20
 8008ede:	2c00      	cmp	r4, #0
 8008ee0:	dd07      	ble.n	8008ef2 <__ratio+0x4a>
 8008ee2:	9901      	ldr	r1, [sp, #4]
 8008ee4:	186f      	adds	r7, r5, r1
 8008ee6:	0030      	movs	r0, r6
 8008ee8:	0039      	movs	r1, r7
 8008eea:	f7f7 fef3 	bl	8000cd4 <__aeabi_ddiv>
 8008eee:	b005      	add	sp, #20
 8008ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ef2:	1b4b      	subs	r3, r1, r5
 8008ef4:	e7f7      	b.n	8008ee6 <__ratio+0x3e>

08008ef6 <__copybits>:
 8008ef6:	b570      	push	{r4, r5, r6, lr}
 8008ef8:	0015      	movs	r5, r2
 8008efa:	6913      	ldr	r3, [r2, #16]
 8008efc:	3514      	adds	r5, #20
 8008efe:	009c      	lsls	r4, r3, #2
 8008f00:	0006      	movs	r6, r0
 8008f02:	002b      	movs	r3, r5
 8008f04:	3901      	subs	r1, #1
 8008f06:	1149      	asrs	r1, r1, #5
 8008f08:	3101      	adds	r1, #1
 8008f0a:	0089      	lsls	r1, r1, #2
 8008f0c:	1841      	adds	r1, r0, r1
 8008f0e:	192c      	adds	r4, r5, r4
 8008f10:	429c      	cmp	r4, r3
 8008f12:	d80d      	bhi.n	8008f30 <__copybits+0x3a>
 8008f14:	0015      	movs	r5, r2
 8008f16:	3511      	adds	r5, #17
 8008f18:	2300      	movs	r3, #0
 8008f1a:	42a5      	cmp	r5, r4
 8008f1c:	d803      	bhi.n	8008f26 <__copybits+0x30>
 8008f1e:	1aa3      	subs	r3, r4, r2
 8008f20:	3b11      	subs	r3, #17
 8008f22:	089b      	lsrs	r3, r3, #2
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	18c0      	adds	r0, r0, r3
 8008f28:	2300      	movs	r3, #0
 8008f2a:	4281      	cmp	r1, r0
 8008f2c:	d803      	bhi.n	8008f36 <__copybits+0x40>
 8008f2e:	bd70      	pop	{r4, r5, r6, pc}
 8008f30:	cb20      	ldmia	r3!, {r5}
 8008f32:	c620      	stmia	r6!, {r5}
 8008f34:	e7ec      	b.n	8008f10 <__copybits+0x1a>
 8008f36:	c008      	stmia	r0!, {r3}
 8008f38:	e7f7      	b.n	8008f2a <__copybits+0x34>

08008f3a <__any_on>:
 8008f3a:	0002      	movs	r2, r0
 8008f3c:	6900      	ldr	r0, [r0, #16]
 8008f3e:	b510      	push	{r4, lr}
 8008f40:	3214      	adds	r2, #20
 8008f42:	114b      	asrs	r3, r1, #5
 8008f44:	4298      	cmp	r0, r3
 8008f46:	db13      	blt.n	8008f70 <__any_on+0x36>
 8008f48:	dd0c      	ble.n	8008f64 <__any_on+0x2a>
 8008f4a:	241f      	movs	r4, #31
 8008f4c:	0008      	movs	r0, r1
 8008f4e:	4020      	ands	r0, r4
 8008f50:	4221      	tst	r1, r4
 8008f52:	d007      	beq.n	8008f64 <__any_on+0x2a>
 8008f54:	0099      	lsls	r1, r3, #2
 8008f56:	588c      	ldr	r4, [r1, r2]
 8008f58:	0021      	movs	r1, r4
 8008f5a:	40c1      	lsrs	r1, r0
 8008f5c:	4081      	lsls	r1, r0
 8008f5e:	2001      	movs	r0, #1
 8008f60:	428c      	cmp	r4, r1
 8008f62:	d104      	bne.n	8008f6e <__any_on+0x34>
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	18d3      	adds	r3, r2, r3
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d803      	bhi.n	8008f74 <__any_on+0x3a>
 8008f6c:	2000      	movs	r0, #0
 8008f6e:	bd10      	pop	{r4, pc}
 8008f70:	0003      	movs	r3, r0
 8008f72:	e7f7      	b.n	8008f64 <__any_on+0x2a>
 8008f74:	3b04      	subs	r3, #4
 8008f76:	6819      	ldr	r1, [r3, #0]
 8008f78:	2900      	cmp	r1, #0
 8008f7a:	d0f5      	beq.n	8008f68 <__any_on+0x2e>
 8008f7c:	2001      	movs	r0, #1
 8008f7e:	e7f6      	b.n	8008f6e <__any_on+0x34>

08008f80 <_calloc_r>:
 8008f80:	434a      	muls	r2, r1
 8008f82:	b570      	push	{r4, r5, r6, lr}
 8008f84:	0011      	movs	r1, r2
 8008f86:	0015      	movs	r5, r2
 8008f88:	f000 f852 	bl	8009030 <_malloc_r>
 8008f8c:	1e04      	subs	r4, r0, #0
 8008f8e:	d003      	beq.n	8008f98 <_calloc_r+0x18>
 8008f90:	002a      	movs	r2, r5
 8008f92:	2100      	movs	r1, #0
 8008f94:	f7fc f836 	bl	8005004 <memset>
 8008f98:	0020      	movs	r0, r4
 8008f9a:	bd70      	pop	{r4, r5, r6, pc}

08008f9c <_free_r>:
 8008f9c:	b570      	push	{r4, r5, r6, lr}
 8008f9e:	0005      	movs	r5, r0
 8008fa0:	2900      	cmp	r1, #0
 8008fa2:	d010      	beq.n	8008fc6 <_free_r+0x2a>
 8008fa4:	1f0c      	subs	r4, r1, #4
 8008fa6:	6823      	ldr	r3, [r4, #0]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	da00      	bge.n	8008fae <_free_r+0x12>
 8008fac:	18e4      	adds	r4, r4, r3
 8008fae:	0028      	movs	r0, r5
 8008fb0:	f000 fd52 	bl	8009a58 <__malloc_lock>
 8008fb4:	4a1d      	ldr	r2, [pc, #116]	; (800902c <_free_r+0x90>)
 8008fb6:	6813      	ldr	r3, [r2, #0]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d105      	bne.n	8008fc8 <_free_r+0x2c>
 8008fbc:	6063      	str	r3, [r4, #4]
 8008fbe:	6014      	str	r4, [r2, #0]
 8008fc0:	0028      	movs	r0, r5
 8008fc2:	f000 fd51 	bl	8009a68 <__malloc_unlock>
 8008fc6:	bd70      	pop	{r4, r5, r6, pc}
 8008fc8:	42a3      	cmp	r3, r4
 8008fca:	d908      	bls.n	8008fde <_free_r+0x42>
 8008fcc:	6821      	ldr	r1, [r4, #0]
 8008fce:	1860      	adds	r0, r4, r1
 8008fd0:	4283      	cmp	r3, r0
 8008fd2:	d1f3      	bne.n	8008fbc <_free_r+0x20>
 8008fd4:	6818      	ldr	r0, [r3, #0]
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	1841      	adds	r1, r0, r1
 8008fda:	6021      	str	r1, [r4, #0]
 8008fdc:	e7ee      	b.n	8008fbc <_free_r+0x20>
 8008fde:	001a      	movs	r2, r3
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d001      	beq.n	8008fea <_free_r+0x4e>
 8008fe6:	42a3      	cmp	r3, r4
 8008fe8:	d9f9      	bls.n	8008fde <_free_r+0x42>
 8008fea:	6811      	ldr	r1, [r2, #0]
 8008fec:	1850      	adds	r0, r2, r1
 8008fee:	42a0      	cmp	r0, r4
 8008ff0:	d10b      	bne.n	800900a <_free_r+0x6e>
 8008ff2:	6820      	ldr	r0, [r4, #0]
 8008ff4:	1809      	adds	r1, r1, r0
 8008ff6:	1850      	adds	r0, r2, r1
 8008ff8:	6011      	str	r1, [r2, #0]
 8008ffa:	4283      	cmp	r3, r0
 8008ffc:	d1e0      	bne.n	8008fc0 <_free_r+0x24>
 8008ffe:	6818      	ldr	r0, [r3, #0]
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	1841      	adds	r1, r0, r1
 8009004:	6011      	str	r1, [r2, #0]
 8009006:	6053      	str	r3, [r2, #4]
 8009008:	e7da      	b.n	8008fc0 <_free_r+0x24>
 800900a:	42a0      	cmp	r0, r4
 800900c:	d902      	bls.n	8009014 <_free_r+0x78>
 800900e:	230c      	movs	r3, #12
 8009010:	602b      	str	r3, [r5, #0]
 8009012:	e7d5      	b.n	8008fc0 <_free_r+0x24>
 8009014:	6821      	ldr	r1, [r4, #0]
 8009016:	1860      	adds	r0, r4, r1
 8009018:	4283      	cmp	r3, r0
 800901a:	d103      	bne.n	8009024 <_free_r+0x88>
 800901c:	6818      	ldr	r0, [r3, #0]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	1841      	adds	r1, r0, r1
 8009022:	6021      	str	r1, [r4, #0]
 8009024:	6063      	str	r3, [r4, #4]
 8009026:	6054      	str	r4, [r2, #4]
 8009028:	e7ca      	b.n	8008fc0 <_free_r+0x24>
 800902a:	46c0      	nop			; (mov r8, r8)
 800902c:	20000208 	.word	0x20000208

08009030 <_malloc_r>:
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	2303      	movs	r3, #3
 8009034:	1ccd      	adds	r5, r1, #3
 8009036:	439d      	bics	r5, r3
 8009038:	3508      	adds	r5, #8
 800903a:	0006      	movs	r6, r0
 800903c:	2d0c      	cmp	r5, #12
 800903e:	d21f      	bcs.n	8009080 <_malloc_r+0x50>
 8009040:	250c      	movs	r5, #12
 8009042:	42a9      	cmp	r1, r5
 8009044:	d81e      	bhi.n	8009084 <_malloc_r+0x54>
 8009046:	0030      	movs	r0, r6
 8009048:	f000 fd06 	bl	8009a58 <__malloc_lock>
 800904c:	4925      	ldr	r1, [pc, #148]	; (80090e4 <_malloc_r+0xb4>)
 800904e:	680a      	ldr	r2, [r1, #0]
 8009050:	0014      	movs	r4, r2
 8009052:	2c00      	cmp	r4, #0
 8009054:	d11a      	bne.n	800908c <_malloc_r+0x5c>
 8009056:	4f24      	ldr	r7, [pc, #144]	; (80090e8 <_malloc_r+0xb8>)
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d104      	bne.n	8009068 <_malloc_r+0x38>
 800905e:	0021      	movs	r1, r4
 8009060:	0030      	movs	r0, r6
 8009062:	f000 fb0d 	bl	8009680 <_sbrk_r>
 8009066:	6038      	str	r0, [r7, #0]
 8009068:	0029      	movs	r1, r5
 800906a:	0030      	movs	r0, r6
 800906c:	f000 fb08 	bl	8009680 <_sbrk_r>
 8009070:	1c43      	adds	r3, r0, #1
 8009072:	d12b      	bne.n	80090cc <_malloc_r+0x9c>
 8009074:	230c      	movs	r3, #12
 8009076:	0030      	movs	r0, r6
 8009078:	6033      	str	r3, [r6, #0]
 800907a:	f000 fcf5 	bl	8009a68 <__malloc_unlock>
 800907e:	e003      	b.n	8009088 <_malloc_r+0x58>
 8009080:	2d00      	cmp	r5, #0
 8009082:	dade      	bge.n	8009042 <_malloc_r+0x12>
 8009084:	230c      	movs	r3, #12
 8009086:	6033      	str	r3, [r6, #0]
 8009088:	2000      	movs	r0, #0
 800908a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800908c:	6823      	ldr	r3, [r4, #0]
 800908e:	1b5b      	subs	r3, r3, r5
 8009090:	d419      	bmi.n	80090c6 <_malloc_r+0x96>
 8009092:	2b0b      	cmp	r3, #11
 8009094:	d903      	bls.n	800909e <_malloc_r+0x6e>
 8009096:	6023      	str	r3, [r4, #0]
 8009098:	18e4      	adds	r4, r4, r3
 800909a:	6025      	str	r5, [r4, #0]
 800909c:	e003      	b.n	80090a6 <_malloc_r+0x76>
 800909e:	6863      	ldr	r3, [r4, #4]
 80090a0:	42a2      	cmp	r2, r4
 80090a2:	d10e      	bne.n	80090c2 <_malloc_r+0x92>
 80090a4:	600b      	str	r3, [r1, #0]
 80090a6:	0030      	movs	r0, r6
 80090a8:	f000 fcde 	bl	8009a68 <__malloc_unlock>
 80090ac:	0020      	movs	r0, r4
 80090ae:	2207      	movs	r2, #7
 80090b0:	300b      	adds	r0, #11
 80090b2:	1d23      	adds	r3, r4, #4
 80090b4:	4390      	bics	r0, r2
 80090b6:	1ac2      	subs	r2, r0, r3
 80090b8:	4298      	cmp	r0, r3
 80090ba:	d0e6      	beq.n	800908a <_malloc_r+0x5a>
 80090bc:	1a1b      	subs	r3, r3, r0
 80090be:	50a3      	str	r3, [r4, r2]
 80090c0:	e7e3      	b.n	800908a <_malloc_r+0x5a>
 80090c2:	6053      	str	r3, [r2, #4]
 80090c4:	e7ef      	b.n	80090a6 <_malloc_r+0x76>
 80090c6:	0022      	movs	r2, r4
 80090c8:	6864      	ldr	r4, [r4, #4]
 80090ca:	e7c2      	b.n	8009052 <_malloc_r+0x22>
 80090cc:	2303      	movs	r3, #3
 80090ce:	1cc4      	adds	r4, r0, #3
 80090d0:	439c      	bics	r4, r3
 80090d2:	42a0      	cmp	r0, r4
 80090d4:	d0e1      	beq.n	800909a <_malloc_r+0x6a>
 80090d6:	1a21      	subs	r1, r4, r0
 80090d8:	0030      	movs	r0, r6
 80090da:	f000 fad1 	bl	8009680 <_sbrk_r>
 80090de:	1c43      	adds	r3, r0, #1
 80090e0:	d1db      	bne.n	800909a <_malloc_r+0x6a>
 80090e2:	e7c7      	b.n	8009074 <_malloc_r+0x44>
 80090e4:	20000208 	.word	0x20000208
 80090e8:	2000020c 	.word	0x2000020c

080090ec <__ssputs_r>:
 80090ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090ee:	688e      	ldr	r6, [r1, #8]
 80090f0:	b085      	sub	sp, #20
 80090f2:	0007      	movs	r7, r0
 80090f4:	000c      	movs	r4, r1
 80090f6:	9203      	str	r2, [sp, #12]
 80090f8:	9301      	str	r3, [sp, #4]
 80090fa:	429e      	cmp	r6, r3
 80090fc:	d83c      	bhi.n	8009178 <__ssputs_r+0x8c>
 80090fe:	2390      	movs	r3, #144	; 0x90
 8009100:	898a      	ldrh	r2, [r1, #12]
 8009102:	00db      	lsls	r3, r3, #3
 8009104:	421a      	tst	r2, r3
 8009106:	d034      	beq.n	8009172 <__ssputs_r+0x86>
 8009108:	2503      	movs	r5, #3
 800910a:	6909      	ldr	r1, [r1, #16]
 800910c:	6823      	ldr	r3, [r4, #0]
 800910e:	1a5b      	subs	r3, r3, r1
 8009110:	9302      	str	r3, [sp, #8]
 8009112:	6963      	ldr	r3, [r4, #20]
 8009114:	9802      	ldr	r0, [sp, #8]
 8009116:	435d      	muls	r5, r3
 8009118:	0feb      	lsrs	r3, r5, #31
 800911a:	195d      	adds	r5, r3, r5
 800911c:	9b01      	ldr	r3, [sp, #4]
 800911e:	106d      	asrs	r5, r5, #1
 8009120:	3301      	adds	r3, #1
 8009122:	181b      	adds	r3, r3, r0
 8009124:	42ab      	cmp	r3, r5
 8009126:	d900      	bls.n	800912a <__ssputs_r+0x3e>
 8009128:	001d      	movs	r5, r3
 800912a:	0553      	lsls	r3, r2, #21
 800912c:	d532      	bpl.n	8009194 <__ssputs_r+0xa8>
 800912e:	0029      	movs	r1, r5
 8009130:	0038      	movs	r0, r7
 8009132:	f7ff ff7d 	bl	8009030 <_malloc_r>
 8009136:	1e06      	subs	r6, r0, #0
 8009138:	d109      	bne.n	800914e <__ssputs_r+0x62>
 800913a:	230c      	movs	r3, #12
 800913c:	603b      	str	r3, [r7, #0]
 800913e:	2340      	movs	r3, #64	; 0x40
 8009140:	2001      	movs	r0, #1
 8009142:	89a2      	ldrh	r2, [r4, #12]
 8009144:	4240      	negs	r0, r0
 8009146:	4313      	orrs	r3, r2
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	b005      	add	sp, #20
 800914c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800914e:	9a02      	ldr	r2, [sp, #8]
 8009150:	6921      	ldr	r1, [r4, #16]
 8009152:	f7ff fa42 	bl	80085da <memcpy>
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	4a14      	ldr	r2, [pc, #80]	; (80091ac <__ssputs_r+0xc0>)
 800915a:	401a      	ands	r2, r3
 800915c:	2380      	movs	r3, #128	; 0x80
 800915e:	4313      	orrs	r3, r2
 8009160:	81a3      	strh	r3, [r4, #12]
 8009162:	9b02      	ldr	r3, [sp, #8]
 8009164:	6126      	str	r6, [r4, #16]
 8009166:	18f6      	adds	r6, r6, r3
 8009168:	6026      	str	r6, [r4, #0]
 800916a:	6165      	str	r5, [r4, #20]
 800916c:	9e01      	ldr	r6, [sp, #4]
 800916e:	1aed      	subs	r5, r5, r3
 8009170:	60a5      	str	r5, [r4, #8]
 8009172:	9b01      	ldr	r3, [sp, #4]
 8009174:	429e      	cmp	r6, r3
 8009176:	d900      	bls.n	800917a <__ssputs_r+0x8e>
 8009178:	9e01      	ldr	r6, [sp, #4]
 800917a:	0032      	movs	r2, r6
 800917c:	9903      	ldr	r1, [sp, #12]
 800917e:	6820      	ldr	r0, [r4, #0]
 8009180:	f000 fc56 	bl	8009a30 <memmove>
 8009184:	68a3      	ldr	r3, [r4, #8]
 8009186:	2000      	movs	r0, #0
 8009188:	1b9b      	subs	r3, r3, r6
 800918a:	60a3      	str	r3, [r4, #8]
 800918c:	6823      	ldr	r3, [r4, #0]
 800918e:	199e      	adds	r6, r3, r6
 8009190:	6026      	str	r6, [r4, #0]
 8009192:	e7da      	b.n	800914a <__ssputs_r+0x5e>
 8009194:	002a      	movs	r2, r5
 8009196:	0038      	movs	r0, r7
 8009198:	f000 fc6e 	bl	8009a78 <_realloc_r>
 800919c:	1e06      	subs	r6, r0, #0
 800919e:	d1e0      	bne.n	8009162 <__ssputs_r+0x76>
 80091a0:	0038      	movs	r0, r7
 80091a2:	6921      	ldr	r1, [r4, #16]
 80091a4:	f7ff fefa 	bl	8008f9c <_free_r>
 80091a8:	e7c7      	b.n	800913a <__ssputs_r+0x4e>
 80091aa:	46c0      	nop			; (mov r8, r8)
 80091ac:	fffffb7f 	.word	0xfffffb7f

080091b0 <_svfiprintf_r>:
 80091b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091b2:	b0a1      	sub	sp, #132	; 0x84
 80091b4:	9003      	str	r0, [sp, #12]
 80091b6:	001d      	movs	r5, r3
 80091b8:	898b      	ldrh	r3, [r1, #12]
 80091ba:	000f      	movs	r7, r1
 80091bc:	0016      	movs	r6, r2
 80091be:	061b      	lsls	r3, r3, #24
 80091c0:	d511      	bpl.n	80091e6 <_svfiprintf_r+0x36>
 80091c2:	690b      	ldr	r3, [r1, #16]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d10e      	bne.n	80091e6 <_svfiprintf_r+0x36>
 80091c8:	2140      	movs	r1, #64	; 0x40
 80091ca:	f7ff ff31 	bl	8009030 <_malloc_r>
 80091ce:	6038      	str	r0, [r7, #0]
 80091d0:	6138      	str	r0, [r7, #16]
 80091d2:	2800      	cmp	r0, #0
 80091d4:	d105      	bne.n	80091e2 <_svfiprintf_r+0x32>
 80091d6:	230c      	movs	r3, #12
 80091d8:	9a03      	ldr	r2, [sp, #12]
 80091da:	3801      	subs	r0, #1
 80091dc:	6013      	str	r3, [r2, #0]
 80091de:	b021      	add	sp, #132	; 0x84
 80091e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091e2:	2340      	movs	r3, #64	; 0x40
 80091e4:	617b      	str	r3, [r7, #20]
 80091e6:	2300      	movs	r3, #0
 80091e8:	ac08      	add	r4, sp, #32
 80091ea:	6163      	str	r3, [r4, #20]
 80091ec:	3320      	adds	r3, #32
 80091ee:	7663      	strb	r3, [r4, #25]
 80091f0:	3310      	adds	r3, #16
 80091f2:	76a3      	strb	r3, [r4, #26]
 80091f4:	9507      	str	r5, [sp, #28]
 80091f6:	0035      	movs	r5, r6
 80091f8:	782b      	ldrb	r3, [r5, #0]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d001      	beq.n	8009202 <_svfiprintf_r+0x52>
 80091fe:	2b25      	cmp	r3, #37	; 0x25
 8009200:	d147      	bne.n	8009292 <_svfiprintf_r+0xe2>
 8009202:	1bab      	subs	r3, r5, r6
 8009204:	9305      	str	r3, [sp, #20]
 8009206:	42b5      	cmp	r5, r6
 8009208:	d00c      	beq.n	8009224 <_svfiprintf_r+0x74>
 800920a:	0032      	movs	r2, r6
 800920c:	0039      	movs	r1, r7
 800920e:	9803      	ldr	r0, [sp, #12]
 8009210:	f7ff ff6c 	bl	80090ec <__ssputs_r>
 8009214:	1c43      	adds	r3, r0, #1
 8009216:	d100      	bne.n	800921a <_svfiprintf_r+0x6a>
 8009218:	e0ae      	b.n	8009378 <_svfiprintf_r+0x1c8>
 800921a:	6962      	ldr	r2, [r4, #20]
 800921c:	9b05      	ldr	r3, [sp, #20]
 800921e:	4694      	mov	ip, r2
 8009220:	4463      	add	r3, ip
 8009222:	6163      	str	r3, [r4, #20]
 8009224:	782b      	ldrb	r3, [r5, #0]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d100      	bne.n	800922c <_svfiprintf_r+0x7c>
 800922a:	e0a5      	b.n	8009378 <_svfiprintf_r+0x1c8>
 800922c:	2201      	movs	r2, #1
 800922e:	2300      	movs	r3, #0
 8009230:	4252      	negs	r2, r2
 8009232:	6062      	str	r2, [r4, #4]
 8009234:	a904      	add	r1, sp, #16
 8009236:	3254      	adds	r2, #84	; 0x54
 8009238:	1852      	adds	r2, r2, r1
 800923a:	1c6e      	adds	r6, r5, #1
 800923c:	6023      	str	r3, [r4, #0]
 800923e:	60e3      	str	r3, [r4, #12]
 8009240:	60a3      	str	r3, [r4, #8]
 8009242:	7013      	strb	r3, [r2, #0]
 8009244:	65a3      	str	r3, [r4, #88]	; 0x58
 8009246:	2205      	movs	r2, #5
 8009248:	7831      	ldrb	r1, [r6, #0]
 800924a:	4854      	ldr	r0, [pc, #336]	; (800939c <_svfiprintf_r+0x1ec>)
 800924c:	f7ff f9ba 	bl	80085c4 <memchr>
 8009250:	1c75      	adds	r5, r6, #1
 8009252:	2800      	cmp	r0, #0
 8009254:	d11f      	bne.n	8009296 <_svfiprintf_r+0xe6>
 8009256:	6822      	ldr	r2, [r4, #0]
 8009258:	06d3      	lsls	r3, r2, #27
 800925a:	d504      	bpl.n	8009266 <_svfiprintf_r+0xb6>
 800925c:	2353      	movs	r3, #83	; 0x53
 800925e:	a904      	add	r1, sp, #16
 8009260:	185b      	adds	r3, r3, r1
 8009262:	2120      	movs	r1, #32
 8009264:	7019      	strb	r1, [r3, #0]
 8009266:	0713      	lsls	r3, r2, #28
 8009268:	d504      	bpl.n	8009274 <_svfiprintf_r+0xc4>
 800926a:	2353      	movs	r3, #83	; 0x53
 800926c:	a904      	add	r1, sp, #16
 800926e:	185b      	adds	r3, r3, r1
 8009270:	212b      	movs	r1, #43	; 0x2b
 8009272:	7019      	strb	r1, [r3, #0]
 8009274:	7833      	ldrb	r3, [r6, #0]
 8009276:	2b2a      	cmp	r3, #42	; 0x2a
 8009278:	d016      	beq.n	80092a8 <_svfiprintf_r+0xf8>
 800927a:	0035      	movs	r5, r6
 800927c:	2100      	movs	r1, #0
 800927e:	200a      	movs	r0, #10
 8009280:	68e3      	ldr	r3, [r4, #12]
 8009282:	782a      	ldrb	r2, [r5, #0]
 8009284:	1c6e      	adds	r6, r5, #1
 8009286:	3a30      	subs	r2, #48	; 0x30
 8009288:	2a09      	cmp	r2, #9
 800928a:	d94e      	bls.n	800932a <_svfiprintf_r+0x17a>
 800928c:	2900      	cmp	r1, #0
 800928e:	d111      	bne.n	80092b4 <_svfiprintf_r+0x104>
 8009290:	e017      	b.n	80092c2 <_svfiprintf_r+0x112>
 8009292:	3501      	adds	r5, #1
 8009294:	e7b0      	b.n	80091f8 <_svfiprintf_r+0x48>
 8009296:	4b41      	ldr	r3, [pc, #260]	; (800939c <_svfiprintf_r+0x1ec>)
 8009298:	6822      	ldr	r2, [r4, #0]
 800929a:	1ac0      	subs	r0, r0, r3
 800929c:	2301      	movs	r3, #1
 800929e:	4083      	lsls	r3, r0
 80092a0:	4313      	orrs	r3, r2
 80092a2:	002e      	movs	r6, r5
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	e7ce      	b.n	8009246 <_svfiprintf_r+0x96>
 80092a8:	9b07      	ldr	r3, [sp, #28]
 80092aa:	1d19      	adds	r1, r3, #4
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	9107      	str	r1, [sp, #28]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	db01      	blt.n	80092b8 <_svfiprintf_r+0x108>
 80092b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80092b6:	e004      	b.n	80092c2 <_svfiprintf_r+0x112>
 80092b8:	425b      	negs	r3, r3
 80092ba:	60e3      	str	r3, [r4, #12]
 80092bc:	2302      	movs	r3, #2
 80092be:	4313      	orrs	r3, r2
 80092c0:	6023      	str	r3, [r4, #0]
 80092c2:	782b      	ldrb	r3, [r5, #0]
 80092c4:	2b2e      	cmp	r3, #46	; 0x2e
 80092c6:	d10a      	bne.n	80092de <_svfiprintf_r+0x12e>
 80092c8:	786b      	ldrb	r3, [r5, #1]
 80092ca:	2b2a      	cmp	r3, #42	; 0x2a
 80092cc:	d135      	bne.n	800933a <_svfiprintf_r+0x18a>
 80092ce:	9b07      	ldr	r3, [sp, #28]
 80092d0:	3502      	adds	r5, #2
 80092d2:	1d1a      	adds	r2, r3, #4
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	9207      	str	r2, [sp, #28]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	db2b      	blt.n	8009334 <_svfiprintf_r+0x184>
 80092dc:	9309      	str	r3, [sp, #36]	; 0x24
 80092de:	4e30      	ldr	r6, [pc, #192]	; (80093a0 <_svfiprintf_r+0x1f0>)
 80092e0:	2203      	movs	r2, #3
 80092e2:	0030      	movs	r0, r6
 80092e4:	7829      	ldrb	r1, [r5, #0]
 80092e6:	f7ff f96d 	bl	80085c4 <memchr>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	d006      	beq.n	80092fc <_svfiprintf_r+0x14c>
 80092ee:	2340      	movs	r3, #64	; 0x40
 80092f0:	1b80      	subs	r0, r0, r6
 80092f2:	4083      	lsls	r3, r0
 80092f4:	6822      	ldr	r2, [r4, #0]
 80092f6:	3501      	adds	r5, #1
 80092f8:	4313      	orrs	r3, r2
 80092fa:	6023      	str	r3, [r4, #0]
 80092fc:	7829      	ldrb	r1, [r5, #0]
 80092fe:	2206      	movs	r2, #6
 8009300:	4828      	ldr	r0, [pc, #160]	; (80093a4 <_svfiprintf_r+0x1f4>)
 8009302:	1c6e      	adds	r6, r5, #1
 8009304:	7621      	strb	r1, [r4, #24]
 8009306:	f7ff f95d 	bl	80085c4 <memchr>
 800930a:	2800      	cmp	r0, #0
 800930c:	d03c      	beq.n	8009388 <_svfiprintf_r+0x1d8>
 800930e:	4b26      	ldr	r3, [pc, #152]	; (80093a8 <_svfiprintf_r+0x1f8>)
 8009310:	2b00      	cmp	r3, #0
 8009312:	d125      	bne.n	8009360 <_svfiprintf_r+0x1b0>
 8009314:	2207      	movs	r2, #7
 8009316:	9b07      	ldr	r3, [sp, #28]
 8009318:	3307      	adds	r3, #7
 800931a:	4393      	bics	r3, r2
 800931c:	3308      	adds	r3, #8
 800931e:	9307      	str	r3, [sp, #28]
 8009320:	6963      	ldr	r3, [r4, #20]
 8009322:	9a04      	ldr	r2, [sp, #16]
 8009324:	189b      	adds	r3, r3, r2
 8009326:	6163      	str	r3, [r4, #20]
 8009328:	e765      	b.n	80091f6 <_svfiprintf_r+0x46>
 800932a:	4343      	muls	r3, r0
 800932c:	0035      	movs	r5, r6
 800932e:	2101      	movs	r1, #1
 8009330:	189b      	adds	r3, r3, r2
 8009332:	e7a6      	b.n	8009282 <_svfiprintf_r+0xd2>
 8009334:	2301      	movs	r3, #1
 8009336:	425b      	negs	r3, r3
 8009338:	e7d0      	b.n	80092dc <_svfiprintf_r+0x12c>
 800933a:	2300      	movs	r3, #0
 800933c:	200a      	movs	r0, #10
 800933e:	001a      	movs	r2, r3
 8009340:	3501      	adds	r5, #1
 8009342:	6063      	str	r3, [r4, #4]
 8009344:	7829      	ldrb	r1, [r5, #0]
 8009346:	1c6e      	adds	r6, r5, #1
 8009348:	3930      	subs	r1, #48	; 0x30
 800934a:	2909      	cmp	r1, #9
 800934c:	d903      	bls.n	8009356 <_svfiprintf_r+0x1a6>
 800934e:	2b00      	cmp	r3, #0
 8009350:	d0c5      	beq.n	80092de <_svfiprintf_r+0x12e>
 8009352:	9209      	str	r2, [sp, #36]	; 0x24
 8009354:	e7c3      	b.n	80092de <_svfiprintf_r+0x12e>
 8009356:	4342      	muls	r2, r0
 8009358:	0035      	movs	r5, r6
 800935a:	2301      	movs	r3, #1
 800935c:	1852      	adds	r2, r2, r1
 800935e:	e7f1      	b.n	8009344 <_svfiprintf_r+0x194>
 8009360:	ab07      	add	r3, sp, #28
 8009362:	9300      	str	r3, [sp, #0]
 8009364:	003a      	movs	r2, r7
 8009366:	0021      	movs	r1, r4
 8009368:	4b10      	ldr	r3, [pc, #64]	; (80093ac <_svfiprintf_r+0x1fc>)
 800936a:	9803      	ldr	r0, [sp, #12]
 800936c:	f7fb fefc 	bl	8005168 <_printf_float>
 8009370:	9004      	str	r0, [sp, #16]
 8009372:	9b04      	ldr	r3, [sp, #16]
 8009374:	3301      	adds	r3, #1
 8009376:	d1d3      	bne.n	8009320 <_svfiprintf_r+0x170>
 8009378:	89bb      	ldrh	r3, [r7, #12]
 800937a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800937c:	065b      	lsls	r3, r3, #25
 800937e:	d400      	bmi.n	8009382 <_svfiprintf_r+0x1d2>
 8009380:	e72d      	b.n	80091de <_svfiprintf_r+0x2e>
 8009382:	2001      	movs	r0, #1
 8009384:	4240      	negs	r0, r0
 8009386:	e72a      	b.n	80091de <_svfiprintf_r+0x2e>
 8009388:	ab07      	add	r3, sp, #28
 800938a:	9300      	str	r3, [sp, #0]
 800938c:	003a      	movs	r2, r7
 800938e:	0021      	movs	r1, r4
 8009390:	4b06      	ldr	r3, [pc, #24]	; (80093ac <_svfiprintf_r+0x1fc>)
 8009392:	9803      	ldr	r0, [sp, #12]
 8009394:	f7fc f9a6 	bl	80056e4 <_printf_i>
 8009398:	e7ea      	b.n	8009370 <_svfiprintf_r+0x1c0>
 800939a:	46c0      	nop			; (mov r8, r8)
 800939c:	0800a0ec 	.word	0x0800a0ec
 80093a0:	0800a0f2 	.word	0x0800a0f2
 80093a4:	0800a0f6 	.word	0x0800a0f6
 80093a8:	08005169 	.word	0x08005169
 80093ac:	080090ed 	.word	0x080090ed

080093b0 <__sfputc_r>:
 80093b0:	6893      	ldr	r3, [r2, #8]
 80093b2:	b510      	push	{r4, lr}
 80093b4:	3b01      	subs	r3, #1
 80093b6:	6093      	str	r3, [r2, #8]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	da04      	bge.n	80093c6 <__sfputc_r+0x16>
 80093bc:	6994      	ldr	r4, [r2, #24]
 80093be:	42a3      	cmp	r3, r4
 80093c0:	db07      	blt.n	80093d2 <__sfputc_r+0x22>
 80093c2:	290a      	cmp	r1, #10
 80093c4:	d005      	beq.n	80093d2 <__sfputc_r+0x22>
 80093c6:	6813      	ldr	r3, [r2, #0]
 80093c8:	1c58      	adds	r0, r3, #1
 80093ca:	6010      	str	r0, [r2, #0]
 80093cc:	7019      	strb	r1, [r3, #0]
 80093ce:	0008      	movs	r0, r1
 80093d0:	bd10      	pop	{r4, pc}
 80093d2:	f000 f9c5 	bl	8009760 <__swbuf_r>
 80093d6:	0001      	movs	r1, r0
 80093d8:	e7f9      	b.n	80093ce <__sfputc_r+0x1e>

080093da <__sfputs_r>:
 80093da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093dc:	0006      	movs	r6, r0
 80093de:	000f      	movs	r7, r1
 80093e0:	0014      	movs	r4, r2
 80093e2:	18d5      	adds	r5, r2, r3
 80093e4:	42ac      	cmp	r4, r5
 80093e6:	d101      	bne.n	80093ec <__sfputs_r+0x12>
 80093e8:	2000      	movs	r0, #0
 80093ea:	e007      	b.n	80093fc <__sfputs_r+0x22>
 80093ec:	7821      	ldrb	r1, [r4, #0]
 80093ee:	003a      	movs	r2, r7
 80093f0:	0030      	movs	r0, r6
 80093f2:	f7ff ffdd 	bl	80093b0 <__sfputc_r>
 80093f6:	3401      	adds	r4, #1
 80093f8:	1c43      	adds	r3, r0, #1
 80093fa:	d1f3      	bne.n	80093e4 <__sfputs_r+0xa>
 80093fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009400 <_vfiprintf_r>:
 8009400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009402:	b0a1      	sub	sp, #132	; 0x84
 8009404:	0006      	movs	r6, r0
 8009406:	000c      	movs	r4, r1
 8009408:	001f      	movs	r7, r3
 800940a:	9203      	str	r2, [sp, #12]
 800940c:	2800      	cmp	r0, #0
 800940e:	d004      	beq.n	800941a <_vfiprintf_r+0x1a>
 8009410:	6983      	ldr	r3, [r0, #24]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d101      	bne.n	800941a <_vfiprintf_r+0x1a>
 8009416:	f7fe fc33 	bl	8007c80 <__sinit>
 800941a:	4b8e      	ldr	r3, [pc, #568]	; (8009654 <_vfiprintf_r+0x254>)
 800941c:	429c      	cmp	r4, r3
 800941e:	d11c      	bne.n	800945a <_vfiprintf_r+0x5a>
 8009420:	6874      	ldr	r4, [r6, #4]
 8009422:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009424:	07db      	lsls	r3, r3, #31
 8009426:	d405      	bmi.n	8009434 <_vfiprintf_r+0x34>
 8009428:	89a3      	ldrh	r3, [r4, #12]
 800942a:	059b      	lsls	r3, r3, #22
 800942c:	d402      	bmi.n	8009434 <_vfiprintf_r+0x34>
 800942e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009430:	f7ff f83d 	bl	80084ae <__retarget_lock_acquire_recursive>
 8009434:	89a3      	ldrh	r3, [r4, #12]
 8009436:	071b      	lsls	r3, r3, #28
 8009438:	d502      	bpl.n	8009440 <_vfiprintf_r+0x40>
 800943a:	6923      	ldr	r3, [r4, #16]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d11d      	bne.n	800947c <_vfiprintf_r+0x7c>
 8009440:	0021      	movs	r1, r4
 8009442:	0030      	movs	r0, r6
 8009444:	f000 fa04 	bl	8009850 <__swsetup_r>
 8009448:	2800      	cmp	r0, #0
 800944a:	d017      	beq.n	800947c <_vfiprintf_r+0x7c>
 800944c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800944e:	07db      	lsls	r3, r3, #31
 8009450:	d50d      	bpl.n	800946e <_vfiprintf_r+0x6e>
 8009452:	2001      	movs	r0, #1
 8009454:	4240      	negs	r0, r0
 8009456:	b021      	add	sp, #132	; 0x84
 8009458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800945a:	4b7f      	ldr	r3, [pc, #508]	; (8009658 <_vfiprintf_r+0x258>)
 800945c:	429c      	cmp	r4, r3
 800945e:	d101      	bne.n	8009464 <_vfiprintf_r+0x64>
 8009460:	68b4      	ldr	r4, [r6, #8]
 8009462:	e7de      	b.n	8009422 <_vfiprintf_r+0x22>
 8009464:	4b7d      	ldr	r3, [pc, #500]	; (800965c <_vfiprintf_r+0x25c>)
 8009466:	429c      	cmp	r4, r3
 8009468:	d1db      	bne.n	8009422 <_vfiprintf_r+0x22>
 800946a:	68f4      	ldr	r4, [r6, #12]
 800946c:	e7d9      	b.n	8009422 <_vfiprintf_r+0x22>
 800946e:	89a3      	ldrh	r3, [r4, #12]
 8009470:	059b      	lsls	r3, r3, #22
 8009472:	d4ee      	bmi.n	8009452 <_vfiprintf_r+0x52>
 8009474:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009476:	f7ff f81b 	bl	80084b0 <__retarget_lock_release_recursive>
 800947a:	e7ea      	b.n	8009452 <_vfiprintf_r+0x52>
 800947c:	2300      	movs	r3, #0
 800947e:	ad08      	add	r5, sp, #32
 8009480:	616b      	str	r3, [r5, #20]
 8009482:	3320      	adds	r3, #32
 8009484:	766b      	strb	r3, [r5, #25]
 8009486:	3310      	adds	r3, #16
 8009488:	76ab      	strb	r3, [r5, #26]
 800948a:	9707      	str	r7, [sp, #28]
 800948c:	9f03      	ldr	r7, [sp, #12]
 800948e:	783b      	ldrb	r3, [r7, #0]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d001      	beq.n	8009498 <_vfiprintf_r+0x98>
 8009494:	2b25      	cmp	r3, #37	; 0x25
 8009496:	d14e      	bne.n	8009536 <_vfiprintf_r+0x136>
 8009498:	9b03      	ldr	r3, [sp, #12]
 800949a:	1afb      	subs	r3, r7, r3
 800949c:	9305      	str	r3, [sp, #20]
 800949e:	9b03      	ldr	r3, [sp, #12]
 80094a0:	429f      	cmp	r7, r3
 80094a2:	d00d      	beq.n	80094c0 <_vfiprintf_r+0xc0>
 80094a4:	9b05      	ldr	r3, [sp, #20]
 80094a6:	0021      	movs	r1, r4
 80094a8:	0030      	movs	r0, r6
 80094aa:	9a03      	ldr	r2, [sp, #12]
 80094ac:	f7ff ff95 	bl	80093da <__sfputs_r>
 80094b0:	1c43      	adds	r3, r0, #1
 80094b2:	d100      	bne.n	80094b6 <_vfiprintf_r+0xb6>
 80094b4:	e0b5      	b.n	8009622 <_vfiprintf_r+0x222>
 80094b6:	696a      	ldr	r2, [r5, #20]
 80094b8:	9b05      	ldr	r3, [sp, #20]
 80094ba:	4694      	mov	ip, r2
 80094bc:	4463      	add	r3, ip
 80094be:	616b      	str	r3, [r5, #20]
 80094c0:	783b      	ldrb	r3, [r7, #0]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d100      	bne.n	80094c8 <_vfiprintf_r+0xc8>
 80094c6:	e0ac      	b.n	8009622 <_vfiprintf_r+0x222>
 80094c8:	2201      	movs	r2, #1
 80094ca:	1c7b      	adds	r3, r7, #1
 80094cc:	9303      	str	r3, [sp, #12]
 80094ce:	2300      	movs	r3, #0
 80094d0:	4252      	negs	r2, r2
 80094d2:	606a      	str	r2, [r5, #4]
 80094d4:	a904      	add	r1, sp, #16
 80094d6:	3254      	adds	r2, #84	; 0x54
 80094d8:	1852      	adds	r2, r2, r1
 80094da:	602b      	str	r3, [r5, #0]
 80094dc:	60eb      	str	r3, [r5, #12]
 80094de:	60ab      	str	r3, [r5, #8]
 80094e0:	7013      	strb	r3, [r2, #0]
 80094e2:	65ab      	str	r3, [r5, #88]	; 0x58
 80094e4:	9b03      	ldr	r3, [sp, #12]
 80094e6:	2205      	movs	r2, #5
 80094e8:	7819      	ldrb	r1, [r3, #0]
 80094ea:	485d      	ldr	r0, [pc, #372]	; (8009660 <_vfiprintf_r+0x260>)
 80094ec:	f7ff f86a 	bl	80085c4 <memchr>
 80094f0:	9b03      	ldr	r3, [sp, #12]
 80094f2:	1c5f      	adds	r7, r3, #1
 80094f4:	2800      	cmp	r0, #0
 80094f6:	d120      	bne.n	800953a <_vfiprintf_r+0x13a>
 80094f8:	682a      	ldr	r2, [r5, #0]
 80094fa:	06d3      	lsls	r3, r2, #27
 80094fc:	d504      	bpl.n	8009508 <_vfiprintf_r+0x108>
 80094fe:	2353      	movs	r3, #83	; 0x53
 8009500:	a904      	add	r1, sp, #16
 8009502:	185b      	adds	r3, r3, r1
 8009504:	2120      	movs	r1, #32
 8009506:	7019      	strb	r1, [r3, #0]
 8009508:	0713      	lsls	r3, r2, #28
 800950a:	d504      	bpl.n	8009516 <_vfiprintf_r+0x116>
 800950c:	2353      	movs	r3, #83	; 0x53
 800950e:	a904      	add	r1, sp, #16
 8009510:	185b      	adds	r3, r3, r1
 8009512:	212b      	movs	r1, #43	; 0x2b
 8009514:	7019      	strb	r1, [r3, #0]
 8009516:	9b03      	ldr	r3, [sp, #12]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	2b2a      	cmp	r3, #42	; 0x2a
 800951c:	d016      	beq.n	800954c <_vfiprintf_r+0x14c>
 800951e:	2100      	movs	r1, #0
 8009520:	68eb      	ldr	r3, [r5, #12]
 8009522:	9f03      	ldr	r7, [sp, #12]
 8009524:	783a      	ldrb	r2, [r7, #0]
 8009526:	1c78      	adds	r0, r7, #1
 8009528:	3a30      	subs	r2, #48	; 0x30
 800952a:	4684      	mov	ip, r0
 800952c:	2a09      	cmp	r2, #9
 800952e:	d94f      	bls.n	80095d0 <_vfiprintf_r+0x1d0>
 8009530:	2900      	cmp	r1, #0
 8009532:	d111      	bne.n	8009558 <_vfiprintf_r+0x158>
 8009534:	e017      	b.n	8009566 <_vfiprintf_r+0x166>
 8009536:	3701      	adds	r7, #1
 8009538:	e7a9      	b.n	800948e <_vfiprintf_r+0x8e>
 800953a:	4b49      	ldr	r3, [pc, #292]	; (8009660 <_vfiprintf_r+0x260>)
 800953c:	682a      	ldr	r2, [r5, #0]
 800953e:	1ac0      	subs	r0, r0, r3
 8009540:	2301      	movs	r3, #1
 8009542:	4083      	lsls	r3, r0
 8009544:	4313      	orrs	r3, r2
 8009546:	602b      	str	r3, [r5, #0]
 8009548:	9703      	str	r7, [sp, #12]
 800954a:	e7cb      	b.n	80094e4 <_vfiprintf_r+0xe4>
 800954c:	9b07      	ldr	r3, [sp, #28]
 800954e:	1d19      	adds	r1, r3, #4
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	9107      	str	r1, [sp, #28]
 8009554:	2b00      	cmp	r3, #0
 8009556:	db01      	blt.n	800955c <_vfiprintf_r+0x15c>
 8009558:	930b      	str	r3, [sp, #44]	; 0x2c
 800955a:	e004      	b.n	8009566 <_vfiprintf_r+0x166>
 800955c:	425b      	negs	r3, r3
 800955e:	60eb      	str	r3, [r5, #12]
 8009560:	2302      	movs	r3, #2
 8009562:	4313      	orrs	r3, r2
 8009564:	602b      	str	r3, [r5, #0]
 8009566:	783b      	ldrb	r3, [r7, #0]
 8009568:	2b2e      	cmp	r3, #46	; 0x2e
 800956a:	d10a      	bne.n	8009582 <_vfiprintf_r+0x182>
 800956c:	787b      	ldrb	r3, [r7, #1]
 800956e:	2b2a      	cmp	r3, #42	; 0x2a
 8009570:	d137      	bne.n	80095e2 <_vfiprintf_r+0x1e2>
 8009572:	9b07      	ldr	r3, [sp, #28]
 8009574:	3702      	adds	r7, #2
 8009576:	1d1a      	adds	r2, r3, #4
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	9207      	str	r2, [sp, #28]
 800957c:	2b00      	cmp	r3, #0
 800957e:	db2d      	blt.n	80095dc <_vfiprintf_r+0x1dc>
 8009580:	9309      	str	r3, [sp, #36]	; 0x24
 8009582:	2203      	movs	r2, #3
 8009584:	7839      	ldrb	r1, [r7, #0]
 8009586:	4837      	ldr	r0, [pc, #220]	; (8009664 <_vfiprintf_r+0x264>)
 8009588:	f7ff f81c 	bl	80085c4 <memchr>
 800958c:	2800      	cmp	r0, #0
 800958e:	d007      	beq.n	80095a0 <_vfiprintf_r+0x1a0>
 8009590:	4b34      	ldr	r3, [pc, #208]	; (8009664 <_vfiprintf_r+0x264>)
 8009592:	682a      	ldr	r2, [r5, #0]
 8009594:	1ac0      	subs	r0, r0, r3
 8009596:	2340      	movs	r3, #64	; 0x40
 8009598:	4083      	lsls	r3, r0
 800959a:	4313      	orrs	r3, r2
 800959c:	3701      	adds	r7, #1
 800959e:	602b      	str	r3, [r5, #0]
 80095a0:	7839      	ldrb	r1, [r7, #0]
 80095a2:	1c7b      	adds	r3, r7, #1
 80095a4:	2206      	movs	r2, #6
 80095a6:	4830      	ldr	r0, [pc, #192]	; (8009668 <_vfiprintf_r+0x268>)
 80095a8:	9303      	str	r3, [sp, #12]
 80095aa:	7629      	strb	r1, [r5, #24]
 80095ac:	f7ff f80a 	bl	80085c4 <memchr>
 80095b0:	2800      	cmp	r0, #0
 80095b2:	d045      	beq.n	8009640 <_vfiprintf_r+0x240>
 80095b4:	4b2d      	ldr	r3, [pc, #180]	; (800966c <_vfiprintf_r+0x26c>)
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d127      	bne.n	800960a <_vfiprintf_r+0x20a>
 80095ba:	2207      	movs	r2, #7
 80095bc:	9b07      	ldr	r3, [sp, #28]
 80095be:	3307      	adds	r3, #7
 80095c0:	4393      	bics	r3, r2
 80095c2:	3308      	adds	r3, #8
 80095c4:	9307      	str	r3, [sp, #28]
 80095c6:	696b      	ldr	r3, [r5, #20]
 80095c8:	9a04      	ldr	r2, [sp, #16]
 80095ca:	189b      	adds	r3, r3, r2
 80095cc:	616b      	str	r3, [r5, #20]
 80095ce:	e75d      	b.n	800948c <_vfiprintf_r+0x8c>
 80095d0:	210a      	movs	r1, #10
 80095d2:	434b      	muls	r3, r1
 80095d4:	4667      	mov	r7, ip
 80095d6:	189b      	adds	r3, r3, r2
 80095d8:	3909      	subs	r1, #9
 80095da:	e7a3      	b.n	8009524 <_vfiprintf_r+0x124>
 80095dc:	2301      	movs	r3, #1
 80095de:	425b      	negs	r3, r3
 80095e0:	e7ce      	b.n	8009580 <_vfiprintf_r+0x180>
 80095e2:	2300      	movs	r3, #0
 80095e4:	001a      	movs	r2, r3
 80095e6:	3701      	adds	r7, #1
 80095e8:	606b      	str	r3, [r5, #4]
 80095ea:	7839      	ldrb	r1, [r7, #0]
 80095ec:	1c78      	adds	r0, r7, #1
 80095ee:	3930      	subs	r1, #48	; 0x30
 80095f0:	4684      	mov	ip, r0
 80095f2:	2909      	cmp	r1, #9
 80095f4:	d903      	bls.n	80095fe <_vfiprintf_r+0x1fe>
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d0c3      	beq.n	8009582 <_vfiprintf_r+0x182>
 80095fa:	9209      	str	r2, [sp, #36]	; 0x24
 80095fc:	e7c1      	b.n	8009582 <_vfiprintf_r+0x182>
 80095fe:	230a      	movs	r3, #10
 8009600:	435a      	muls	r2, r3
 8009602:	4667      	mov	r7, ip
 8009604:	1852      	adds	r2, r2, r1
 8009606:	3b09      	subs	r3, #9
 8009608:	e7ef      	b.n	80095ea <_vfiprintf_r+0x1ea>
 800960a:	ab07      	add	r3, sp, #28
 800960c:	9300      	str	r3, [sp, #0]
 800960e:	0022      	movs	r2, r4
 8009610:	0029      	movs	r1, r5
 8009612:	0030      	movs	r0, r6
 8009614:	4b16      	ldr	r3, [pc, #88]	; (8009670 <_vfiprintf_r+0x270>)
 8009616:	f7fb fda7 	bl	8005168 <_printf_float>
 800961a:	9004      	str	r0, [sp, #16]
 800961c:	9b04      	ldr	r3, [sp, #16]
 800961e:	3301      	adds	r3, #1
 8009620:	d1d1      	bne.n	80095c6 <_vfiprintf_r+0x1c6>
 8009622:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009624:	07db      	lsls	r3, r3, #31
 8009626:	d405      	bmi.n	8009634 <_vfiprintf_r+0x234>
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	059b      	lsls	r3, r3, #22
 800962c:	d402      	bmi.n	8009634 <_vfiprintf_r+0x234>
 800962e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009630:	f7fe ff3e 	bl	80084b0 <__retarget_lock_release_recursive>
 8009634:	89a3      	ldrh	r3, [r4, #12]
 8009636:	065b      	lsls	r3, r3, #25
 8009638:	d500      	bpl.n	800963c <_vfiprintf_r+0x23c>
 800963a:	e70a      	b.n	8009452 <_vfiprintf_r+0x52>
 800963c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800963e:	e70a      	b.n	8009456 <_vfiprintf_r+0x56>
 8009640:	ab07      	add	r3, sp, #28
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	0022      	movs	r2, r4
 8009646:	0029      	movs	r1, r5
 8009648:	0030      	movs	r0, r6
 800964a:	4b09      	ldr	r3, [pc, #36]	; (8009670 <_vfiprintf_r+0x270>)
 800964c:	f7fc f84a 	bl	80056e4 <_printf_i>
 8009650:	e7e3      	b.n	800961a <_vfiprintf_r+0x21a>
 8009652:	46c0      	nop			; (mov r8, r8)
 8009654:	08009ed0 	.word	0x08009ed0
 8009658:	08009ef0 	.word	0x08009ef0
 800965c:	08009eb0 	.word	0x08009eb0
 8009660:	0800a0ec 	.word	0x0800a0ec
 8009664:	0800a0f2 	.word	0x0800a0f2
 8009668:	0800a0f6 	.word	0x0800a0f6
 800966c:	08005169 	.word	0x08005169
 8009670:	080093db 	.word	0x080093db

08009674 <nan>:
 8009674:	2000      	movs	r0, #0
 8009676:	4901      	ldr	r1, [pc, #4]	; (800967c <nan+0x8>)
 8009678:	4770      	bx	lr
 800967a:	46c0      	nop			; (mov r8, r8)
 800967c:	7ff80000 	.word	0x7ff80000

08009680 <_sbrk_r>:
 8009680:	2300      	movs	r3, #0
 8009682:	b570      	push	{r4, r5, r6, lr}
 8009684:	4d06      	ldr	r5, [pc, #24]	; (80096a0 <_sbrk_r+0x20>)
 8009686:	0004      	movs	r4, r0
 8009688:	0008      	movs	r0, r1
 800968a:	602b      	str	r3, [r5, #0]
 800968c:	f7f9 fa10 	bl	8002ab0 <_sbrk>
 8009690:	1c43      	adds	r3, r0, #1
 8009692:	d103      	bne.n	800969c <_sbrk_r+0x1c>
 8009694:	682b      	ldr	r3, [r5, #0]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d000      	beq.n	800969c <_sbrk_r+0x1c>
 800969a:	6023      	str	r3, [r4, #0]
 800969c:	bd70      	pop	{r4, r5, r6, pc}
 800969e:	46c0      	nop			; (mov r8, r8)
 80096a0:	200002ec 	.word	0x200002ec

080096a4 <__sread>:
 80096a4:	b570      	push	{r4, r5, r6, lr}
 80096a6:	000c      	movs	r4, r1
 80096a8:	250e      	movs	r5, #14
 80096aa:	5f49      	ldrsh	r1, [r1, r5]
 80096ac:	f000 fa0a 	bl	8009ac4 <_read_r>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	db03      	blt.n	80096bc <__sread+0x18>
 80096b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80096b6:	181b      	adds	r3, r3, r0
 80096b8:	6563      	str	r3, [r4, #84]	; 0x54
 80096ba:	bd70      	pop	{r4, r5, r6, pc}
 80096bc:	89a3      	ldrh	r3, [r4, #12]
 80096be:	4a02      	ldr	r2, [pc, #8]	; (80096c8 <__sread+0x24>)
 80096c0:	4013      	ands	r3, r2
 80096c2:	81a3      	strh	r3, [r4, #12]
 80096c4:	e7f9      	b.n	80096ba <__sread+0x16>
 80096c6:	46c0      	nop			; (mov r8, r8)
 80096c8:	ffffefff 	.word	0xffffefff

080096cc <__swrite>:
 80096cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ce:	001f      	movs	r7, r3
 80096d0:	898b      	ldrh	r3, [r1, #12]
 80096d2:	0005      	movs	r5, r0
 80096d4:	000c      	movs	r4, r1
 80096d6:	0016      	movs	r6, r2
 80096d8:	05db      	lsls	r3, r3, #23
 80096da:	d505      	bpl.n	80096e8 <__swrite+0x1c>
 80096dc:	230e      	movs	r3, #14
 80096de:	5ec9      	ldrsh	r1, [r1, r3]
 80096e0:	2200      	movs	r2, #0
 80096e2:	2302      	movs	r3, #2
 80096e4:	f000 f990 	bl	8009a08 <_lseek_r>
 80096e8:	89a3      	ldrh	r3, [r4, #12]
 80096ea:	4a05      	ldr	r2, [pc, #20]	; (8009700 <__swrite+0x34>)
 80096ec:	0028      	movs	r0, r5
 80096ee:	4013      	ands	r3, r2
 80096f0:	81a3      	strh	r3, [r4, #12]
 80096f2:	0032      	movs	r2, r6
 80096f4:	230e      	movs	r3, #14
 80096f6:	5ee1      	ldrsh	r1, [r4, r3]
 80096f8:	003b      	movs	r3, r7
 80096fa:	f000 f895 	bl	8009828 <_write_r>
 80096fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009700:	ffffefff 	.word	0xffffefff

08009704 <__sseek>:
 8009704:	b570      	push	{r4, r5, r6, lr}
 8009706:	000c      	movs	r4, r1
 8009708:	250e      	movs	r5, #14
 800970a:	5f49      	ldrsh	r1, [r1, r5]
 800970c:	f000 f97c 	bl	8009a08 <_lseek_r>
 8009710:	89a3      	ldrh	r3, [r4, #12]
 8009712:	1c42      	adds	r2, r0, #1
 8009714:	d103      	bne.n	800971e <__sseek+0x1a>
 8009716:	4a05      	ldr	r2, [pc, #20]	; (800972c <__sseek+0x28>)
 8009718:	4013      	ands	r3, r2
 800971a:	81a3      	strh	r3, [r4, #12]
 800971c:	bd70      	pop	{r4, r5, r6, pc}
 800971e:	2280      	movs	r2, #128	; 0x80
 8009720:	0152      	lsls	r2, r2, #5
 8009722:	4313      	orrs	r3, r2
 8009724:	81a3      	strh	r3, [r4, #12]
 8009726:	6560      	str	r0, [r4, #84]	; 0x54
 8009728:	e7f8      	b.n	800971c <__sseek+0x18>
 800972a:	46c0      	nop			; (mov r8, r8)
 800972c:	ffffefff 	.word	0xffffefff

08009730 <__sclose>:
 8009730:	b510      	push	{r4, lr}
 8009732:	230e      	movs	r3, #14
 8009734:	5ec9      	ldrsh	r1, [r1, r3]
 8009736:	f000 f921 	bl	800997c <_close_r>
 800973a:	bd10      	pop	{r4, pc}

0800973c <strncmp>:
 800973c:	b530      	push	{r4, r5, lr}
 800973e:	0005      	movs	r5, r0
 8009740:	1e10      	subs	r0, r2, #0
 8009742:	d00b      	beq.n	800975c <strncmp+0x20>
 8009744:	2400      	movs	r4, #0
 8009746:	3a01      	subs	r2, #1
 8009748:	5d2b      	ldrb	r3, [r5, r4]
 800974a:	5d08      	ldrb	r0, [r1, r4]
 800974c:	4283      	cmp	r3, r0
 800974e:	d104      	bne.n	800975a <strncmp+0x1e>
 8009750:	4294      	cmp	r4, r2
 8009752:	d002      	beq.n	800975a <strncmp+0x1e>
 8009754:	3401      	adds	r4, #1
 8009756:	2b00      	cmp	r3, #0
 8009758:	d1f6      	bne.n	8009748 <strncmp+0xc>
 800975a:	1a18      	subs	r0, r3, r0
 800975c:	bd30      	pop	{r4, r5, pc}
	...

08009760 <__swbuf_r>:
 8009760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009762:	0005      	movs	r5, r0
 8009764:	000e      	movs	r6, r1
 8009766:	0014      	movs	r4, r2
 8009768:	2800      	cmp	r0, #0
 800976a:	d004      	beq.n	8009776 <__swbuf_r+0x16>
 800976c:	6983      	ldr	r3, [r0, #24]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d101      	bne.n	8009776 <__swbuf_r+0x16>
 8009772:	f7fe fa85 	bl	8007c80 <__sinit>
 8009776:	4b22      	ldr	r3, [pc, #136]	; (8009800 <__swbuf_r+0xa0>)
 8009778:	429c      	cmp	r4, r3
 800977a:	d12e      	bne.n	80097da <__swbuf_r+0x7a>
 800977c:	686c      	ldr	r4, [r5, #4]
 800977e:	69a3      	ldr	r3, [r4, #24]
 8009780:	60a3      	str	r3, [r4, #8]
 8009782:	89a3      	ldrh	r3, [r4, #12]
 8009784:	071b      	lsls	r3, r3, #28
 8009786:	d532      	bpl.n	80097ee <__swbuf_r+0x8e>
 8009788:	6923      	ldr	r3, [r4, #16]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d02f      	beq.n	80097ee <__swbuf_r+0x8e>
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	6922      	ldr	r2, [r4, #16]
 8009792:	b2f7      	uxtb	r7, r6
 8009794:	1a98      	subs	r0, r3, r2
 8009796:	6963      	ldr	r3, [r4, #20]
 8009798:	b2f6      	uxtb	r6, r6
 800979a:	4283      	cmp	r3, r0
 800979c:	dc05      	bgt.n	80097aa <__swbuf_r+0x4a>
 800979e:	0021      	movs	r1, r4
 80097a0:	0028      	movs	r0, r5
 80097a2:	f7fe f9cb 	bl	8007b3c <_fflush_r>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	d127      	bne.n	80097fa <__swbuf_r+0x9a>
 80097aa:	68a3      	ldr	r3, [r4, #8]
 80097ac:	3001      	adds	r0, #1
 80097ae:	3b01      	subs	r3, #1
 80097b0:	60a3      	str	r3, [r4, #8]
 80097b2:	6823      	ldr	r3, [r4, #0]
 80097b4:	1c5a      	adds	r2, r3, #1
 80097b6:	6022      	str	r2, [r4, #0]
 80097b8:	701f      	strb	r7, [r3, #0]
 80097ba:	6963      	ldr	r3, [r4, #20]
 80097bc:	4283      	cmp	r3, r0
 80097be:	d004      	beq.n	80097ca <__swbuf_r+0x6a>
 80097c0:	89a3      	ldrh	r3, [r4, #12]
 80097c2:	07db      	lsls	r3, r3, #31
 80097c4:	d507      	bpl.n	80097d6 <__swbuf_r+0x76>
 80097c6:	2e0a      	cmp	r6, #10
 80097c8:	d105      	bne.n	80097d6 <__swbuf_r+0x76>
 80097ca:	0021      	movs	r1, r4
 80097cc:	0028      	movs	r0, r5
 80097ce:	f7fe f9b5 	bl	8007b3c <_fflush_r>
 80097d2:	2800      	cmp	r0, #0
 80097d4:	d111      	bne.n	80097fa <__swbuf_r+0x9a>
 80097d6:	0030      	movs	r0, r6
 80097d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097da:	4b0a      	ldr	r3, [pc, #40]	; (8009804 <__swbuf_r+0xa4>)
 80097dc:	429c      	cmp	r4, r3
 80097de:	d101      	bne.n	80097e4 <__swbuf_r+0x84>
 80097e0:	68ac      	ldr	r4, [r5, #8]
 80097e2:	e7cc      	b.n	800977e <__swbuf_r+0x1e>
 80097e4:	4b08      	ldr	r3, [pc, #32]	; (8009808 <__swbuf_r+0xa8>)
 80097e6:	429c      	cmp	r4, r3
 80097e8:	d1c9      	bne.n	800977e <__swbuf_r+0x1e>
 80097ea:	68ec      	ldr	r4, [r5, #12]
 80097ec:	e7c7      	b.n	800977e <__swbuf_r+0x1e>
 80097ee:	0021      	movs	r1, r4
 80097f0:	0028      	movs	r0, r5
 80097f2:	f000 f82d 	bl	8009850 <__swsetup_r>
 80097f6:	2800      	cmp	r0, #0
 80097f8:	d0c9      	beq.n	800978e <__swbuf_r+0x2e>
 80097fa:	2601      	movs	r6, #1
 80097fc:	4276      	negs	r6, r6
 80097fe:	e7ea      	b.n	80097d6 <__swbuf_r+0x76>
 8009800:	08009ed0 	.word	0x08009ed0
 8009804:	08009ef0 	.word	0x08009ef0
 8009808:	08009eb0 	.word	0x08009eb0

0800980c <__ascii_wctomb>:
 800980c:	0003      	movs	r3, r0
 800980e:	1e08      	subs	r0, r1, #0
 8009810:	d005      	beq.n	800981e <__ascii_wctomb+0x12>
 8009812:	2aff      	cmp	r2, #255	; 0xff
 8009814:	d904      	bls.n	8009820 <__ascii_wctomb+0x14>
 8009816:	228a      	movs	r2, #138	; 0x8a
 8009818:	2001      	movs	r0, #1
 800981a:	601a      	str	r2, [r3, #0]
 800981c:	4240      	negs	r0, r0
 800981e:	4770      	bx	lr
 8009820:	2001      	movs	r0, #1
 8009822:	700a      	strb	r2, [r1, #0]
 8009824:	e7fb      	b.n	800981e <__ascii_wctomb+0x12>
	...

08009828 <_write_r>:
 8009828:	b570      	push	{r4, r5, r6, lr}
 800982a:	0004      	movs	r4, r0
 800982c:	0008      	movs	r0, r1
 800982e:	0011      	movs	r1, r2
 8009830:	001a      	movs	r2, r3
 8009832:	2300      	movs	r3, #0
 8009834:	4d05      	ldr	r5, [pc, #20]	; (800984c <_write_r+0x24>)
 8009836:	602b      	str	r3, [r5, #0]
 8009838:	f7f9 f8f2 	bl	8002a20 <_write>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d103      	bne.n	8009848 <_write_r+0x20>
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d000      	beq.n	8009848 <_write_r+0x20>
 8009846:	6023      	str	r3, [r4, #0]
 8009848:	bd70      	pop	{r4, r5, r6, pc}
 800984a:	46c0      	nop			; (mov r8, r8)
 800984c:	200002ec 	.word	0x200002ec

08009850 <__swsetup_r>:
 8009850:	4b37      	ldr	r3, [pc, #220]	; (8009930 <__swsetup_r+0xe0>)
 8009852:	b570      	push	{r4, r5, r6, lr}
 8009854:	681d      	ldr	r5, [r3, #0]
 8009856:	0006      	movs	r6, r0
 8009858:	000c      	movs	r4, r1
 800985a:	2d00      	cmp	r5, #0
 800985c:	d005      	beq.n	800986a <__swsetup_r+0x1a>
 800985e:	69ab      	ldr	r3, [r5, #24]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d102      	bne.n	800986a <__swsetup_r+0x1a>
 8009864:	0028      	movs	r0, r5
 8009866:	f7fe fa0b 	bl	8007c80 <__sinit>
 800986a:	4b32      	ldr	r3, [pc, #200]	; (8009934 <__swsetup_r+0xe4>)
 800986c:	429c      	cmp	r4, r3
 800986e:	d10f      	bne.n	8009890 <__swsetup_r+0x40>
 8009870:	686c      	ldr	r4, [r5, #4]
 8009872:	230c      	movs	r3, #12
 8009874:	5ee2      	ldrsh	r2, [r4, r3]
 8009876:	b293      	uxth	r3, r2
 8009878:	0711      	lsls	r1, r2, #28
 800987a:	d42d      	bmi.n	80098d8 <__swsetup_r+0x88>
 800987c:	06d9      	lsls	r1, r3, #27
 800987e:	d411      	bmi.n	80098a4 <__swsetup_r+0x54>
 8009880:	2309      	movs	r3, #9
 8009882:	2001      	movs	r0, #1
 8009884:	6033      	str	r3, [r6, #0]
 8009886:	3337      	adds	r3, #55	; 0x37
 8009888:	4313      	orrs	r3, r2
 800988a:	81a3      	strh	r3, [r4, #12]
 800988c:	4240      	negs	r0, r0
 800988e:	bd70      	pop	{r4, r5, r6, pc}
 8009890:	4b29      	ldr	r3, [pc, #164]	; (8009938 <__swsetup_r+0xe8>)
 8009892:	429c      	cmp	r4, r3
 8009894:	d101      	bne.n	800989a <__swsetup_r+0x4a>
 8009896:	68ac      	ldr	r4, [r5, #8]
 8009898:	e7eb      	b.n	8009872 <__swsetup_r+0x22>
 800989a:	4b28      	ldr	r3, [pc, #160]	; (800993c <__swsetup_r+0xec>)
 800989c:	429c      	cmp	r4, r3
 800989e:	d1e8      	bne.n	8009872 <__swsetup_r+0x22>
 80098a0:	68ec      	ldr	r4, [r5, #12]
 80098a2:	e7e6      	b.n	8009872 <__swsetup_r+0x22>
 80098a4:	075b      	lsls	r3, r3, #29
 80098a6:	d513      	bpl.n	80098d0 <__swsetup_r+0x80>
 80098a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098aa:	2900      	cmp	r1, #0
 80098ac:	d008      	beq.n	80098c0 <__swsetup_r+0x70>
 80098ae:	0023      	movs	r3, r4
 80098b0:	3344      	adds	r3, #68	; 0x44
 80098b2:	4299      	cmp	r1, r3
 80098b4:	d002      	beq.n	80098bc <__swsetup_r+0x6c>
 80098b6:	0030      	movs	r0, r6
 80098b8:	f7ff fb70 	bl	8008f9c <_free_r>
 80098bc:	2300      	movs	r3, #0
 80098be:	6363      	str	r3, [r4, #52]	; 0x34
 80098c0:	2224      	movs	r2, #36	; 0x24
 80098c2:	89a3      	ldrh	r3, [r4, #12]
 80098c4:	4393      	bics	r3, r2
 80098c6:	81a3      	strh	r3, [r4, #12]
 80098c8:	2300      	movs	r3, #0
 80098ca:	6063      	str	r3, [r4, #4]
 80098cc:	6923      	ldr	r3, [r4, #16]
 80098ce:	6023      	str	r3, [r4, #0]
 80098d0:	2308      	movs	r3, #8
 80098d2:	89a2      	ldrh	r2, [r4, #12]
 80098d4:	4313      	orrs	r3, r2
 80098d6:	81a3      	strh	r3, [r4, #12]
 80098d8:	6923      	ldr	r3, [r4, #16]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d10b      	bne.n	80098f6 <__swsetup_r+0xa6>
 80098de:	21a0      	movs	r1, #160	; 0xa0
 80098e0:	2280      	movs	r2, #128	; 0x80
 80098e2:	89a3      	ldrh	r3, [r4, #12]
 80098e4:	0089      	lsls	r1, r1, #2
 80098e6:	0092      	lsls	r2, r2, #2
 80098e8:	400b      	ands	r3, r1
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d003      	beq.n	80098f6 <__swsetup_r+0xa6>
 80098ee:	0021      	movs	r1, r4
 80098f0:	0030      	movs	r0, r6
 80098f2:	f7fe fe07 	bl	8008504 <__smakebuf_r>
 80098f6:	220c      	movs	r2, #12
 80098f8:	5ea3      	ldrsh	r3, [r4, r2]
 80098fa:	2001      	movs	r0, #1
 80098fc:	001a      	movs	r2, r3
 80098fe:	b299      	uxth	r1, r3
 8009900:	4002      	ands	r2, r0
 8009902:	4203      	tst	r3, r0
 8009904:	d00f      	beq.n	8009926 <__swsetup_r+0xd6>
 8009906:	2200      	movs	r2, #0
 8009908:	60a2      	str	r2, [r4, #8]
 800990a:	6962      	ldr	r2, [r4, #20]
 800990c:	4252      	negs	r2, r2
 800990e:	61a2      	str	r2, [r4, #24]
 8009910:	2000      	movs	r0, #0
 8009912:	6922      	ldr	r2, [r4, #16]
 8009914:	4282      	cmp	r2, r0
 8009916:	d1ba      	bne.n	800988e <__swsetup_r+0x3e>
 8009918:	060a      	lsls	r2, r1, #24
 800991a:	d5b8      	bpl.n	800988e <__swsetup_r+0x3e>
 800991c:	2240      	movs	r2, #64	; 0x40
 800991e:	4313      	orrs	r3, r2
 8009920:	81a3      	strh	r3, [r4, #12]
 8009922:	3801      	subs	r0, #1
 8009924:	e7b3      	b.n	800988e <__swsetup_r+0x3e>
 8009926:	0788      	lsls	r0, r1, #30
 8009928:	d400      	bmi.n	800992c <__swsetup_r+0xdc>
 800992a:	6962      	ldr	r2, [r4, #20]
 800992c:	60a2      	str	r2, [r4, #8]
 800992e:	e7ef      	b.n	8009910 <__swsetup_r+0xc0>
 8009930:	20000010 	.word	0x20000010
 8009934:	08009ed0 	.word	0x08009ed0
 8009938:	08009ef0 	.word	0x08009ef0
 800993c:	08009eb0 	.word	0x08009eb0

08009940 <__assert_func>:
 8009940:	b530      	push	{r4, r5, lr}
 8009942:	0014      	movs	r4, r2
 8009944:	001a      	movs	r2, r3
 8009946:	4b09      	ldr	r3, [pc, #36]	; (800996c <__assert_func+0x2c>)
 8009948:	0005      	movs	r5, r0
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	b085      	sub	sp, #20
 800994e:	68d8      	ldr	r0, [r3, #12]
 8009950:	4b07      	ldr	r3, [pc, #28]	; (8009970 <__assert_func+0x30>)
 8009952:	2c00      	cmp	r4, #0
 8009954:	d101      	bne.n	800995a <__assert_func+0x1a>
 8009956:	4b07      	ldr	r3, [pc, #28]	; (8009974 <__assert_func+0x34>)
 8009958:	001c      	movs	r4, r3
 800995a:	9301      	str	r3, [sp, #4]
 800995c:	9100      	str	r1, [sp, #0]
 800995e:	002b      	movs	r3, r5
 8009960:	4905      	ldr	r1, [pc, #20]	; (8009978 <__assert_func+0x38>)
 8009962:	9402      	str	r4, [sp, #8]
 8009964:	f000 f81c 	bl	80099a0 <fiprintf>
 8009968:	f000 f8c0 	bl	8009aec <abort>
 800996c:	20000010 	.word	0x20000010
 8009970:	0800a0fd 	.word	0x0800a0fd
 8009974:	0800a138 	.word	0x0800a138
 8009978:	0800a10a 	.word	0x0800a10a

0800997c <_close_r>:
 800997c:	2300      	movs	r3, #0
 800997e:	b570      	push	{r4, r5, r6, lr}
 8009980:	4d06      	ldr	r5, [pc, #24]	; (800999c <_close_r+0x20>)
 8009982:	0004      	movs	r4, r0
 8009984:	0008      	movs	r0, r1
 8009986:	602b      	str	r3, [r5, #0]
 8009988:	f7f9 f866 	bl	8002a58 <_close>
 800998c:	1c43      	adds	r3, r0, #1
 800998e:	d103      	bne.n	8009998 <_close_r+0x1c>
 8009990:	682b      	ldr	r3, [r5, #0]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d000      	beq.n	8009998 <_close_r+0x1c>
 8009996:	6023      	str	r3, [r4, #0]
 8009998:	bd70      	pop	{r4, r5, r6, pc}
 800999a:	46c0      	nop			; (mov r8, r8)
 800999c:	200002ec 	.word	0x200002ec

080099a0 <fiprintf>:
 80099a0:	b40e      	push	{r1, r2, r3}
 80099a2:	b503      	push	{r0, r1, lr}
 80099a4:	0001      	movs	r1, r0
 80099a6:	ab03      	add	r3, sp, #12
 80099a8:	4804      	ldr	r0, [pc, #16]	; (80099bc <fiprintf+0x1c>)
 80099aa:	cb04      	ldmia	r3!, {r2}
 80099ac:	6800      	ldr	r0, [r0, #0]
 80099ae:	9301      	str	r3, [sp, #4]
 80099b0:	f7ff fd26 	bl	8009400 <_vfiprintf_r>
 80099b4:	b002      	add	sp, #8
 80099b6:	bc08      	pop	{r3}
 80099b8:	b003      	add	sp, #12
 80099ba:	4718      	bx	r3
 80099bc:	20000010 	.word	0x20000010

080099c0 <_fstat_r>:
 80099c0:	2300      	movs	r3, #0
 80099c2:	b570      	push	{r4, r5, r6, lr}
 80099c4:	4d06      	ldr	r5, [pc, #24]	; (80099e0 <_fstat_r+0x20>)
 80099c6:	0004      	movs	r4, r0
 80099c8:	0008      	movs	r0, r1
 80099ca:	0011      	movs	r1, r2
 80099cc:	602b      	str	r3, [r5, #0]
 80099ce:	f7f9 f84d 	bl	8002a6c <_fstat>
 80099d2:	1c43      	adds	r3, r0, #1
 80099d4:	d103      	bne.n	80099de <_fstat_r+0x1e>
 80099d6:	682b      	ldr	r3, [r5, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d000      	beq.n	80099de <_fstat_r+0x1e>
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	bd70      	pop	{r4, r5, r6, pc}
 80099e0:	200002ec 	.word	0x200002ec

080099e4 <_isatty_r>:
 80099e4:	2300      	movs	r3, #0
 80099e6:	b570      	push	{r4, r5, r6, lr}
 80099e8:	4d06      	ldr	r5, [pc, #24]	; (8009a04 <_isatty_r+0x20>)
 80099ea:	0004      	movs	r4, r0
 80099ec:	0008      	movs	r0, r1
 80099ee:	602b      	str	r3, [r5, #0]
 80099f0:	f7f9 f84a 	bl	8002a88 <_isatty>
 80099f4:	1c43      	adds	r3, r0, #1
 80099f6:	d103      	bne.n	8009a00 <_isatty_r+0x1c>
 80099f8:	682b      	ldr	r3, [r5, #0]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d000      	beq.n	8009a00 <_isatty_r+0x1c>
 80099fe:	6023      	str	r3, [r4, #0]
 8009a00:	bd70      	pop	{r4, r5, r6, pc}
 8009a02:	46c0      	nop			; (mov r8, r8)
 8009a04:	200002ec 	.word	0x200002ec

08009a08 <_lseek_r>:
 8009a08:	b570      	push	{r4, r5, r6, lr}
 8009a0a:	0004      	movs	r4, r0
 8009a0c:	0008      	movs	r0, r1
 8009a0e:	0011      	movs	r1, r2
 8009a10:	001a      	movs	r2, r3
 8009a12:	2300      	movs	r3, #0
 8009a14:	4d05      	ldr	r5, [pc, #20]	; (8009a2c <_lseek_r+0x24>)
 8009a16:	602b      	str	r3, [r5, #0]
 8009a18:	f7f9 f83f 	bl	8002a9a <_lseek>
 8009a1c:	1c43      	adds	r3, r0, #1
 8009a1e:	d103      	bne.n	8009a28 <_lseek_r+0x20>
 8009a20:	682b      	ldr	r3, [r5, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d000      	beq.n	8009a28 <_lseek_r+0x20>
 8009a26:	6023      	str	r3, [r4, #0]
 8009a28:	bd70      	pop	{r4, r5, r6, pc}
 8009a2a:	46c0      	nop			; (mov r8, r8)
 8009a2c:	200002ec 	.word	0x200002ec

08009a30 <memmove>:
 8009a30:	b510      	push	{r4, lr}
 8009a32:	4288      	cmp	r0, r1
 8009a34:	d902      	bls.n	8009a3c <memmove+0xc>
 8009a36:	188b      	adds	r3, r1, r2
 8009a38:	4298      	cmp	r0, r3
 8009a3a:	d303      	bcc.n	8009a44 <memmove+0x14>
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	e007      	b.n	8009a50 <memmove+0x20>
 8009a40:	5c8b      	ldrb	r3, [r1, r2]
 8009a42:	5483      	strb	r3, [r0, r2]
 8009a44:	3a01      	subs	r2, #1
 8009a46:	d2fb      	bcs.n	8009a40 <memmove+0x10>
 8009a48:	bd10      	pop	{r4, pc}
 8009a4a:	5ccc      	ldrb	r4, [r1, r3]
 8009a4c:	54c4      	strb	r4, [r0, r3]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d1fa      	bne.n	8009a4a <memmove+0x1a>
 8009a54:	e7f8      	b.n	8009a48 <memmove+0x18>
	...

08009a58 <__malloc_lock>:
 8009a58:	b510      	push	{r4, lr}
 8009a5a:	4802      	ldr	r0, [pc, #8]	; (8009a64 <__malloc_lock+0xc>)
 8009a5c:	f7fe fd27 	bl	80084ae <__retarget_lock_acquire_recursive>
 8009a60:	bd10      	pop	{r4, pc}
 8009a62:	46c0      	nop			; (mov r8, r8)
 8009a64:	200002e4 	.word	0x200002e4

08009a68 <__malloc_unlock>:
 8009a68:	b510      	push	{r4, lr}
 8009a6a:	4802      	ldr	r0, [pc, #8]	; (8009a74 <__malloc_unlock+0xc>)
 8009a6c:	f7fe fd20 	bl	80084b0 <__retarget_lock_release_recursive>
 8009a70:	bd10      	pop	{r4, pc}
 8009a72:	46c0      	nop			; (mov r8, r8)
 8009a74:	200002e4 	.word	0x200002e4

08009a78 <_realloc_r>:
 8009a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7a:	0007      	movs	r7, r0
 8009a7c:	000d      	movs	r5, r1
 8009a7e:	0016      	movs	r6, r2
 8009a80:	2900      	cmp	r1, #0
 8009a82:	d105      	bne.n	8009a90 <_realloc_r+0x18>
 8009a84:	0011      	movs	r1, r2
 8009a86:	f7ff fad3 	bl	8009030 <_malloc_r>
 8009a8a:	0004      	movs	r4, r0
 8009a8c:	0020      	movs	r0, r4
 8009a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a90:	2a00      	cmp	r2, #0
 8009a92:	d103      	bne.n	8009a9c <_realloc_r+0x24>
 8009a94:	f7ff fa82 	bl	8008f9c <_free_r>
 8009a98:	0034      	movs	r4, r6
 8009a9a:	e7f7      	b.n	8009a8c <_realloc_r+0x14>
 8009a9c:	f000 f82d 	bl	8009afa <_malloc_usable_size_r>
 8009aa0:	002c      	movs	r4, r5
 8009aa2:	42b0      	cmp	r0, r6
 8009aa4:	d2f2      	bcs.n	8009a8c <_realloc_r+0x14>
 8009aa6:	0031      	movs	r1, r6
 8009aa8:	0038      	movs	r0, r7
 8009aaa:	f7ff fac1 	bl	8009030 <_malloc_r>
 8009aae:	1e04      	subs	r4, r0, #0
 8009ab0:	d0ec      	beq.n	8009a8c <_realloc_r+0x14>
 8009ab2:	0029      	movs	r1, r5
 8009ab4:	0032      	movs	r2, r6
 8009ab6:	f7fe fd90 	bl	80085da <memcpy>
 8009aba:	0029      	movs	r1, r5
 8009abc:	0038      	movs	r0, r7
 8009abe:	f7ff fa6d 	bl	8008f9c <_free_r>
 8009ac2:	e7e3      	b.n	8009a8c <_realloc_r+0x14>

08009ac4 <_read_r>:
 8009ac4:	b570      	push	{r4, r5, r6, lr}
 8009ac6:	0004      	movs	r4, r0
 8009ac8:	0008      	movs	r0, r1
 8009aca:	0011      	movs	r1, r2
 8009acc:	001a      	movs	r2, r3
 8009ace:	2300      	movs	r3, #0
 8009ad0:	4d05      	ldr	r5, [pc, #20]	; (8009ae8 <_read_r+0x24>)
 8009ad2:	602b      	str	r3, [r5, #0]
 8009ad4:	f7f8 ff87 	bl	80029e6 <_read>
 8009ad8:	1c43      	adds	r3, r0, #1
 8009ada:	d103      	bne.n	8009ae4 <_read_r+0x20>
 8009adc:	682b      	ldr	r3, [r5, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d000      	beq.n	8009ae4 <_read_r+0x20>
 8009ae2:	6023      	str	r3, [r4, #0]
 8009ae4:	bd70      	pop	{r4, r5, r6, pc}
 8009ae6:	46c0      	nop			; (mov r8, r8)
 8009ae8:	200002ec 	.word	0x200002ec

08009aec <abort>:
 8009aec:	2006      	movs	r0, #6
 8009aee:	b510      	push	{r4, lr}
 8009af0:	f000 f836 	bl	8009b60 <raise>
 8009af4:	2001      	movs	r0, #1
 8009af6:	f7f8 ff6a 	bl	80029ce <_exit>

08009afa <_malloc_usable_size_r>:
 8009afa:	1f0b      	subs	r3, r1, #4
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	1f18      	subs	r0, r3, #4
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	da01      	bge.n	8009b08 <_malloc_usable_size_r+0xe>
 8009b04:	580b      	ldr	r3, [r1, r0]
 8009b06:	18c0      	adds	r0, r0, r3
 8009b08:	4770      	bx	lr

08009b0a <_raise_r>:
 8009b0a:	b570      	push	{r4, r5, r6, lr}
 8009b0c:	0004      	movs	r4, r0
 8009b0e:	000d      	movs	r5, r1
 8009b10:	291f      	cmp	r1, #31
 8009b12:	d904      	bls.n	8009b1e <_raise_r+0x14>
 8009b14:	2316      	movs	r3, #22
 8009b16:	6003      	str	r3, [r0, #0]
 8009b18:	2001      	movs	r0, #1
 8009b1a:	4240      	negs	r0, r0
 8009b1c:	bd70      	pop	{r4, r5, r6, pc}
 8009b1e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d004      	beq.n	8009b2e <_raise_r+0x24>
 8009b24:	008a      	lsls	r2, r1, #2
 8009b26:	189b      	adds	r3, r3, r2
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	2a00      	cmp	r2, #0
 8009b2c:	d108      	bne.n	8009b40 <_raise_r+0x36>
 8009b2e:	0020      	movs	r0, r4
 8009b30:	f000 f832 	bl	8009b98 <_getpid_r>
 8009b34:	002a      	movs	r2, r5
 8009b36:	0001      	movs	r1, r0
 8009b38:	0020      	movs	r0, r4
 8009b3a:	f000 f81b 	bl	8009b74 <_kill_r>
 8009b3e:	e7ed      	b.n	8009b1c <_raise_r+0x12>
 8009b40:	2000      	movs	r0, #0
 8009b42:	2a01      	cmp	r2, #1
 8009b44:	d0ea      	beq.n	8009b1c <_raise_r+0x12>
 8009b46:	1c51      	adds	r1, r2, #1
 8009b48:	d103      	bne.n	8009b52 <_raise_r+0x48>
 8009b4a:	2316      	movs	r3, #22
 8009b4c:	3001      	adds	r0, #1
 8009b4e:	6023      	str	r3, [r4, #0]
 8009b50:	e7e4      	b.n	8009b1c <_raise_r+0x12>
 8009b52:	2400      	movs	r4, #0
 8009b54:	0028      	movs	r0, r5
 8009b56:	601c      	str	r4, [r3, #0]
 8009b58:	4790      	blx	r2
 8009b5a:	0020      	movs	r0, r4
 8009b5c:	e7de      	b.n	8009b1c <_raise_r+0x12>
	...

08009b60 <raise>:
 8009b60:	b510      	push	{r4, lr}
 8009b62:	4b03      	ldr	r3, [pc, #12]	; (8009b70 <raise+0x10>)
 8009b64:	0001      	movs	r1, r0
 8009b66:	6818      	ldr	r0, [r3, #0]
 8009b68:	f7ff ffcf 	bl	8009b0a <_raise_r>
 8009b6c:	bd10      	pop	{r4, pc}
 8009b6e:	46c0      	nop			; (mov r8, r8)
 8009b70:	20000010 	.word	0x20000010

08009b74 <_kill_r>:
 8009b74:	2300      	movs	r3, #0
 8009b76:	b570      	push	{r4, r5, r6, lr}
 8009b78:	4d06      	ldr	r5, [pc, #24]	; (8009b94 <_kill_r+0x20>)
 8009b7a:	0004      	movs	r4, r0
 8009b7c:	0008      	movs	r0, r1
 8009b7e:	0011      	movs	r1, r2
 8009b80:	602b      	str	r3, [r5, #0]
 8009b82:	f7f8 ff14 	bl	80029ae <_kill>
 8009b86:	1c43      	adds	r3, r0, #1
 8009b88:	d103      	bne.n	8009b92 <_kill_r+0x1e>
 8009b8a:	682b      	ldr	r3, [r5, #0]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d000      	beq.n	8009b92 <_kill_r+0x1e>
 8009b90:	6023      	str	r3, [r4, #0]
 8009b92:	bd70      	pop	{r4, r5, r6, pc}
 8009b94:	200002ec 	.word	0x200002ec

08009b98 <_getpid_r>:
 8009b98:	b510      	push	{r4, lr}
 8009b9a:	f7f8 ff02 	bl	80029a2 <_getpid>
 8009b9e:	bd10      	pop	{r4, pc}

08009ba0 <_init>:
 8009ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba2:	46c0      	nop			; (mov r8, r8)
 8009ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba6:	bc08      	pop	{r3}
 8009ba8:	469e      	mov	lr, r3
 8009baa:	4770      	bx	lr

08009bac <_fini>:
 8009bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bae:	46c0      	nop			; (mov r8, r8)
 8009bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bb2:	bc08      	pop	{r3}
 8009bb4:	469e      	mov	lr, r3
 8009bb6:	4770      	bx	lr
