

================================================================
== Vivado HLS Report for 'Adder2'
================================================================
* Date:           Fri Dec 21 20:36:04 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        MotionDetector2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.217|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  8371202|    3|  8371202|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- read_A  |    1|  8371200|         1|          1|          1| 1 ~ 8371200 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    115|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     302|    488|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    129|
|Register         |        -|      -|     189|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     491|    732|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Adder2_CONTROL_BUS_s_axi_U  |Adder2_CONTROL_BUS_s_axi  |        0|      0|  302|  488|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      0|  302|  488|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |differentBytes_2_fu_215_p2              |     +    |      0|  0|  39|          32|          32|
    |in1Count_3_fu_201_p2                    |     +    |      0|  0|  30|          23|           1|
    |INPUT_STREAM_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_497                        |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_195_p2                           |   icmp   |      0|  0|  18|          23|          16|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0| 115|          88|          57|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n          |   9|          2|    1|          2|
    |INPUT_STREAM_V_data_V_0_data_out  |   9|          2|   32|         64|
    |INPUT_STREAM_V_data_V_0_state     |  15|          3|    2|          6|
    |INPUT_STREAM_V_dest_V_0_state     |  15|          3|    2|          6|
    |INPUT_STREAM_V_last_V_0_data_out  |   9|          2|    1|          2|
    |INPUT_STREAM_V_last_V_0_state     |  15|          3|    2|          6|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |differentBytes_1_reg_174          |   9|          2|   32|         64|
    |differentBytes_reg_150            |   9|          2|   32|         64|
    |in1Count_1_reg_185                |   9|          2|   23|         46|
    |in1Count_reg_162                  |   9|          2|   23|         46|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 129|         27|  151|        310|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |INPUT_STREAM_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_state      |   2|   0|    2|          0|
    |INPUT_STREAM_V_dest_V_0_state      |   2|   0|    2|          0|
    |INPUT_STREAM_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |differentBytes_1_reg_174           |  32|   0|   32|          0|
    |differentBytes_reg_150             |  32|   0|   32|          0|
    |in1Count_1_reg_185                 |  23|   0|   23|          0|
    |in1Count_reg_162                   |  23|   0|   23|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 189|   0|  189|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    7|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    7|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |      CONTROL_BUS      |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |         Adder2        | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |         Adder2        | return value |
|interrupt                  | out |    1| ap_ctrl_hs |         Adder2        | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    | INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    6|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    | INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    | INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    2|    axis    | INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    | INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |  INPUT_STREAM_V_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp) | (tmp & tmp_last_V)
	2  / (tmp & !tmp_last_V)
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_a), !map !63"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_b), !map !67"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_c), !map !71"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_d), !map !75"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_e), !map !79"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_f), !map !83"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !87"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !91"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !95"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_STREAM_V_user_V), !map !99"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !103"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_V_id_V), !map !107"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_STREAM_V_dest_V), !map !111"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %searched), !map !115"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Adder2_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %searched, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:27]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:28]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %agg_result_a, i32* %agg_result_b, i32* %agg_result_c, i32* %agg_result_d, i32* %agg_result_e, i32* %agg_result_f, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:28]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:30]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %0" [MotionDetector2/main.cpp:45]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%differentBytes = phi i32 [ 0, %arrayctor.loop1.preheader ], [ %differentBytes_2, %1 ]"   --->   Operation 24 'phi' 'differentBytes' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in1Count = phi i23 [ 0, %arrayctor.loop1.preheader ], [ %in1Count_3, %1 ]"   --->   Operation 25 'phi' 'in1Count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.44ns)   --->   "%tmp = icmp ult i23 %in1Count, -17408" [MotionDetector2/main.cpp:45]   --->   Operation 26 'icmp' 'tmp' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8371200, i64 4185600)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.28ns)   --->   "%in1Count_3 = add i23 %in1Count, 1" [MotionDetector2/main.cpp:57]   --->   Operation 28 'add' 'in1Count_3' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br i1 %tmp, label %._crit_edge, label %.loopexit" [MotionDetector2/main.cpp:45]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [MotionDetector2/main.cpp:45]   --->   Operation 30 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)" [MotionDetector2/main.cpp:45]   --->   Operation 31 'specregionbegin' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:46]   --->   Operation 32 'specpipeline' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_9 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [MotionDetector2/main.cpp:47]   --->   Operation 33 'read' 'empty_9' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node differentBytes_2)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 0" [MotionDetector2/main.cpp:47]   --->   Operation 34 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 4" [MotionDetector2/main.cpp:47]   --->   Operation 35 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.55ns) (out node of the LUT)   --->   "%differentBytes_2 = add i32 %tmp_data_V, %differentBytes" [MotionDetector2/main.cpp:49]   --->   Operation 36 'add' 'differentBytes_2' <Predicate = (tmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %1" [MotionDetector2/main.cpp:60]   --->   Operation 37 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_1)" [MotionDetector2/main.cpp:66]   --->   Operation 38 'specregionend' 'empty_10' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [MotionDetector2/main.cpp:45]   --->   Operation 39 'br' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%differentBytes_1 = phi i32 [ %differentBytes, %0 ], [ %differentBytes_2, %._crit_edge ]"   --->   Operation 40 'phi' 'differentBytes_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in1Count_1 = phi i23 [ %in1Count, %0 ], [ %in1Count_3, %._crit_edge ]"   --->   Operation 41 'phi' 'in1Count_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in1Count_1_cast = zext i23 %in1Count_1 to i32" [MotionDetector2/main.cpp:69]   --->   Operation 42 'zext' 'in1Count_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_a, i32 %differentBytes_1)" [MotionDetector2/main.cpp:70]   --->   Operation 43 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 44 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_b, i32 %in1Count_1_cast)" [MotionDetector2/main.cpp:71]   --->   Operation 44 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 45 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_c, i32 2748)" [MotionDetector2/main.cpp:72]   --->   Operation 45 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 46 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_d, i32 0)" [MotionDetector2/main.cpp:73]   --->   Operation 46 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 47 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_e, i32 0)" [MotionDetector2/main.cpp:74]   --->   Operation 47 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 48 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_f, i32 1936)" [MotionDetector2/main.cpp:75]   --->   Operation 48 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [MotionDetector2/main.cpp:76]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_f]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ searched]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4       (specbitsmap      ) [ 0000]
StgValue_5       (specbitsmap      ) [ 0000]
StgValue_6       (specbitsmap      ) [ 0000]
StgValue_7       (specbitsmap      ) [ 0000]
StgValue_8       (specbitsmap      ) [ 0000]
StgValue_9       (specbitsmap      ) [ 0000]
StgValue_10      (specbitsmap      ) [ 0000]
StgValue_11      (specbitsmap      ) [ 0000]
StgValue_12      (specbitsmap      ) [ 0000]
StgValue_13      (specbitsmap      ) [ 0000]
StgValue_14      (specbitsmap      ) [ 0000]
StgValue_15      (specbitsmap      ) [ 0000]
StgValue_16      (specbitsmap      ) [ 0000]
StgValue_17      (specbitsmap      ) [ 0000]
StgValue_18      (spectopmodule    ) [ 0000]
StgValue_19      (specinterface    ) [ 0000]
StgValue_20      (specinterface    ) [ 0000]
StgValue_21      (specinterface    ) [ 0000]
StgValue_22      (specinterface    ) [ 0000]
StgValue_23      (br               ) [ 0110]
differentBytes   (phi              ) [ 0011]
in1Count         (phi              ) [ 0011]
tmp              (icmp             ) [ 0010]
empty            (speclooptripcount) [ 0000]
in1Count_3       (add              ) [ 0111]
StgValue_29      (br               ) [ 0011]
StgValue_30      (specloopname     ) [ 0000]
tmp_1            (specregionbegin  ) [ 0000]
StgValue_32      (specpipeline     ) [ 0000]
empty_9          (read             ) [ 0000]
tmp_data_V       (extractvalue     ) [ 0000]
tmp_last_V       (extractvalue     ) [ 0010]
differentBytes_2 (add              ) [ 0111]
StgValue_37      (br               ) [ 0011]
empty_10         (specregionend    ) [ 0000]
StgValue_39      (br               ) [ 0110]
differentBytes_1 (phi              ) [ 0001]
in1Count_1       (phi              ) [ 0001]
in1Count_1_cast  (zext             ) [ 0000]
StgValue_43      (write            ) [ 0000]
StgValue_44      (write            ) [ 0000]
StgValue_45      (write            ) [ 0000]
StgValue_46      (write            ) [ 0000]
StgValue_47      (write            ) [ 0000]
StgValue_48      (write            ) [ 0000]
StgValue_49      (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_d"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="agg_result_e">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_e"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_f">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_f"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="searched">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="searched"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Adder2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="empty_9_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="54" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="0" index="3" bw="4" slack="0"/>
<pin id="91" dir="0" index="4" bw="2" slack="0"/>
<pin id="92" dir="0" index="5" bw="1" slack="0"/>
<pin id="93" dir="0" index="6" bw="5" slack="0"/>
<pin id="94" dir="0" index="7" bw="6" slack="0"/>
<pin id="95" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_9/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_43_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="StgValue_44_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="23" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_45_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="13" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_46_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_47_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_48_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="differentBytes_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="differentBytes (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="differentBytes_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="differentBytes/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="in1Count_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="23" slack="1"/>
<pin id="164" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="in1Count (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="in1Count_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="23" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in1Count/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="differentBytes_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="differentBytes_1 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="differentBytes_1_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="differentBytes_1/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="in1Count_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="187" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="in1Count_1 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="in1Count_1_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="23" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="23" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in1Count_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="23" slack="0"/>
<pin id="197" dir="0" index="1" bw="23" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="in1Count_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="23" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in1Count_3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_data_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="54" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_last_V_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="54" slack="0"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="differentBytes_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="differentBytes_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="in1Count_1_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="23" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in1Count_1_cast/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="in1Count_3_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="23" slack="0"/>
<pin id="231" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="in1Count_3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="differentBytes_2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="differentBytes_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="76" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="109"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="80" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="80" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="82" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="80" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="84" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="183"><net_src comp="150" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="104" pin=2"/></net>

<net id="194"><net_src comp="162" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="166" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="166" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="86" pin="8"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="86" pin="8"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="207" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="154" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="188" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="232"><net_src comp="201" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="241"><net_src comp="215" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_a | {3 }
	Port: agg_result_b | {3 }
	Port: agg_result_c | {3 }
	Port: agg_result_d | {3 }
	Port: agg_result_e | {3 }
	Port: agg_result_f | {3 }
 - Input state : 
	Port: Adder2 : INPUT_STREAM_V_data_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_keep_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_strb_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_user_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_last_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_id_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in1Count_3 : 1
		StgValue_29 : 2
		differentBytes_2 : 1
		StgValue_37 : 1
		empty_10 : 1
	State 3
		in1Count_1_cast : 1
		StgValue_43 : 1
		StgValue_44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     in1Count_3_fu_201    |    0    |    30   |
|          |  differentBytes_2_fu_215 |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |        tmp_fu_195        |    0    |    18   |
|----------|--------------------------|---------|---------|
|   read   |    empty_9_read_fu_86    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | StgValue_43_write_fu_104 |    0    |    0    |
|          | StgValue_44_write_fu_111 |    0    |    0    |
|   write  | StgValue_45_write_fu_118 |    0    |    0    |
|          | StgValue_46_write_fu_126 |    0    |    0    |
|          | StgValue_47_write_fu_134 |    0    |    0    |
|          | StgValue_48_write_fu_142 |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|     tmp_data_V_fu_207    |    0    |    0    |
|          |     tmp_last_V_fu_211    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |  in1Count_1_cast_fu_221  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    87   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|differentBytes_1_reg_174|   32   |
|differentBytes_2_reg_238|   32   |
| differentBytes_reg_150 |   32   |
|   in1Count_1_reg_185   |   23   |
|   in1Count_3_reg_229   |   23   |
|    in1Count_reg_162    |   23   |
+------------------------+--------+
|          Total         |   165  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| differentBytes_reg_150 |  p0  |   2  |  32  |   64   ||    9    |
|    in1Count_reg_162    |  p0  |   2  |  23  |   46   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   110  ||  3.538  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   165  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   165  |   105  |
+-----------+--------+--------+--------+
