# VLSI Memory Design

This project demonstrates a basic memory design using Verilog/SystemVerilog. It includes:

- ğŸ“ `design/` â€” Memory design code (`design.sv`, etc.)
- ğŸ“ `test/` â€” Testbench files to simulate and verify the memory design

## ğŸ’» Tools Used
- EDA Playground for simulation  
- SystemVerilog as the HDL

## âœ… Features
- Basic memory block design  
- Functional verification with testbench  
- Clean modular code

## ğŸš€ How to Run
You can simulate the design using [EDA Playground](https://www.edaplayground.com/):
1. Open EDA Playground  
2. Paste the contents of `design/design.sv`  
3. Paste the contents of `test/testbench.sv`  
4. Select `SystemVerilog` + your simulator (e.g. Icarus, ModelSim)  
5. Click **Run**

## ğŸ“‚ Folder Structure
