#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 26 09:41:08 2024
# Process ID: 23252
# Current directory: D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14096 D:\Vivado\2.28\test_1\XilinxRFsoc_Sivers-mmWave\test_0.xpr
# Log file: D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/vivado.log
# Journal file: D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado/2.28/test_0' since last save.
WARNING: [Project 1-312] File not found as 'D:/Vivado/2.28/test_1/MAC/header.vh'; using path 'D:/Vivado/2.28/MAC/header.vh' instead.
WARNING: [Project 1-312] File not found as 'D:/Vivado/2.28/test_1/MAC/slotSchedule.v'; using path 'D:/Vivado/2.28/MAC/slotSchedule.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 800.469 ; gain = 204.277
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beam_scan_bs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beam_scan_bs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sim_1/new/tb_baem_scan_bs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beam_scan_bs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32b426fd1b1b4cdbac592df15f1debde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beam_scan_bs_behav xil_defaultlib.tb_beam_scan_bs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.beam_scan
Compiling module xil_defaultlib.tb_beam_scan_bs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beam_scan_bs_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim/xsim.dir/tb_beam_scan_bs_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 26 09:41:51 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beam_scan_bs_behav -key {Behavioral:sim_1:Functional:tb_beam_scan_bs} -tclbatch {tb_beam_scan_bs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beam_scan_bs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beam_scan_bs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 836.047 ; gain = 35.398
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sim_1/new/tb_baem_scan_bs.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top tb_beam_scan_ue [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beam_scan_ue' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beam_scan_ue_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sim_1/new/tb_beam_scan_ue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beam_scan_ue
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32b426fd1b1b4cdbac592df15f1debde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beam_scan_ue_behav xil_defaultlib.tb_beam_scan_ue xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.beam_scan
Compiling module xil_defaultlib.tb_beam_scan_ue
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beam_scan_ue_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim/xsim.dir/tb_beam_scan_ue_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 26 11:06:48 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beam_scan_ue_behav -key {Behavioral:sim_1:Functional:tb_beam_scan_ue} -tclbatch {tb_beam_scan_ue.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beam_scan_ue.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beam_scan_ue_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 889.719 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_beam_scan_bs [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beam_scan_bs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beam_scan_bs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_scan
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_rst is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:132]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_inc is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_rtn is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:134]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_rst is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:137]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_inc is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:140]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_inc is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:142]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_rst is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:147]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_inc is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:148]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bf_rtn is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:149]
ERROR: [VRFC 10-2865] module 'beam_scan' ignored due to previous errors [D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beam_scan_bs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beam_scan_bs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sim_1/new/tb_baem_scan_bs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beam_scan_bs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32b426fd1b1b4cdbac592df15f1debde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beam_scan_bs_behav xil_defaultlib.tb_beam_scan_bs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.beam_scan
Compiling module xil_defaultlib.tb_beam_scan_bs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beam_scan_bs_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beam_scan_bs_behav -key {Behavioral:sim_1:Functional:tb_beam_scan_bs} -tclbatch {tb_beam_scan_bs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beam_scan_bs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beam_scan_bs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 895.770 ; gain = 0.195
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beam_scan_bs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beam_scan_bs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sim_1/new/tb_baem_scan_bs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beam_scan_bs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32b426fd1b1b4cdbac592df15f1debde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beam_scan_bs_behav xil_defaultlib.tb_beam_scan_bs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.beam_scan
Compiling module xil_defaultlib.tb_beam_scan_bs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beam_scan_bs_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beam_scan_bs_behav -key {Behavioral:sim_1:Functional:tb_beam_scan_bs} -tclbatch {tb_beam_scan_bs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beam_scan_bs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beam_scan_bs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beam_scan_bs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beam_scan_bs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sim_1/new/tb_baem_scan_bs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beam_scan_bs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32b426fd1b1b4cdbac592df15f1debde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beam_scan_bs_behav xil_defaultlib.tb_beam_scan_bs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.beam_scan
Compiling module xil_defaultlib.tb_beam_scan_bs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beam_scan_bs_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beam_scan_bs_behav -key {Behavioral:sim_1:Functional:tb_beam_scan_bs} -tclbatch {tb_beam_scan_bs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beam_scan_bs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beam_scan_bs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beam_scan_bs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beam_scan_bs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sim_1/new/tb_baem_scan_bs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beam_scan_bs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32b426fd1b1b4cdbac592df15f1debde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beam_scan_bs_behav xil_defaultlib.tb_beam_scan_bs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.beam_scan
Compiling module xil_defaultlib.tb_beam_scan_bs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beam_scan_bs_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beam_scan_bs_behav -key {Behavioral:sim_1:Functional:tb_beam_scan_bs} -tclbatch {tb_beam_scan_bs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beam_scan_bs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beam_scan_bs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beam_scan_bs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beam_scan_bs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sources_1/new/beam_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beam_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.srcs/sim_1/new/tb_baem_scan_bs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beam_scan_bs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32b426fd1b1b4cdbac592df15f1debde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beam_scan_bs_behav xil_defaultlib.tb_beam_scan_bs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.beam_scan
Compiling module xil_defaultlib.tb_beam_scan_bs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beam_scan_bs_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/2.28/test_1/XilinxRFsoc_Sivers-mmWave/test_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beam_scan_bs_behav -key {Behavioral:sim_1:Functional:tb_beam_scan_bs} -tclbatch {tb_beam_scan_bs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beam_scan_bs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beam_scan_bs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 11:42:21 2024...
