set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set write_sdc_output_net_resistance        false
false
set timing_separate_clock_gating_group     true
true
set_host_options -max_cores 8
1
set PROJECT_MODULES [getenv "PROJECT_MODULES"]
/home/projects/vlsi/CEP/design/modules
set run_dir  run_dir_orig
run_dir_orig
set design fir_top
fir_top
set clkin  wb_clk_i
wb_clk_i
if {[file exist $run_dir]} {
sh rm -rf $run_dir
}
sh mkdir -p $run_dir/reports
sh mkdir -p $run_dir/netlist
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
sh rm -rf ./work
define_design_lib WORK -path ./work
1
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    
analyze -library WORK -format sverilog "     $PROJECT_MODULES/top/rtl/orpsoc-defines.v     $PROJECT_MODULES/fir/rtl/filter_fir_orig.v     $PROJECT_MODULES/fir/rtl/fir_top_orig.v "
Running PRESTO HDLC
Compiling source file /home/projects/vlsi/CEP/design/modules/top/rtl/orpsoc-defines.v
Compiling source file /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v
Compiling source file /home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v:35: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v:36: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'
Information: Using CCS timing libraries. (TIM-024)
1
elaborate $design
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c'
  Loading link library 'RGO_CSM65_25V33_LPE_50C_SS_108_297_125'
  Loading link library 'USERLIB_ccs_ss_1p08v_1p08v_125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 46 in file
        '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 66 in file
        '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine fir_top line 46 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_Out_addr_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  data_In_write_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  data_In_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  data_In_data_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fir_top line 86 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_In_write_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fir_top line 92 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dataX_reg      | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fir_top line 100 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     next_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fir_top line 106 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      xSel_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fir_top line 116 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fir_top line 128 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_out_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fir_top line 134 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dataY_reg      | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
|      ySel_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fir_top line 144 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/fir_top_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    fir_top/97    |   32   |   32    |      5       |
|   fir_top/114    |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fir_top'.
Information: Building the design 'FIR_filter'. (HDL-193)

Inferred memory devices in process
        in routine FIR_filter line 308 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inData_in_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FIR_filter line 320 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     outData_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'acm_filter_firBlock_left'. (HDL-193)

Inferred memory devices in process
        in routine acm_filter_firBlock_left line 128 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Y_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine acm_filter_firBlock_left line 155 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     firStep_reg     | Flip-flop |  320  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'acm_filter_firBlock_right'. (HDL-193)

Inferred memory devices in process
        in routine acm_filter_firBlock_right line 252 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Y_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine acm_filter_firBlock_right line 272 in file
                '/home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     firStep_reg     | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'acm_filter_firBlock_left_MultiplyBlock'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:44: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:46: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:47: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:48: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:49: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:50: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:51: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:52: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:53: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:54: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:93: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:94: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:95: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:96: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:97: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:98: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:99: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:100: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:101: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:102: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:103: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'acm_filter_firBlock_right_MultiplyBlock'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:208: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:209: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:210: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:211: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:224: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:225: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:226: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/fir/rtl/filter_fir_orig.v:227: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
1
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'fir_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
set_dont_use [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/*X0P*]
1
create_clock -name CLK  -period 4  -waveform {0 2} $clkin
1
set input_ports [remove_from_collection [all_inputs] {$clkin}]
Warning: Nothing implicitly matched '$clkin' (SEL-003)
{wb_adr_i[31] wb_adr_i[30] wb_adr_i[29] wb_adr_i[28] wb_adr_i[27] wb_adr_i[26] wb_adr_i[25] wb_adr_i[24] wb_adr_i[23] wb_adr_i[22] wb_adr_i[21] wb_adr_i[20] wb_adr_i[19] wb_adr_i[18] wb_adr_i[17] wb_adr_i[16] wb_adr_i[15] wb_adr_i[14] wb_adr_i[13] wb_adr_i[12] wb_adr_i[11] wb_adr_i[10] wb_adr_i[9] wb_adr_i[8] wb_adr_i[7] wb_adr_i[6] wb_adr_i[5] wb_adr_i[4] wb_adr_i[3] wb_adr_i[2] wb_adr_i[1] wb_adr_i[0] wb_cyc_i wb_dat_i[31] wb_dat_i[30] wb_dat_i[29] wb_dat_i[28] wb_dat_i[27] wb_dat_i[26] wb_dat_i[25] wb_dat_i[24] wb_dat_i[23] wb_dat_i[22] wb_dat_i[21] wb_dat_i[20] wb_dat_i[19] wb_dat_i[18] wb_dat_i[17] wb_dat_i[16] wb_dat_i[15] wb_dat_i[14] wb_dat_i[13] wb_dat_i[12] wb_dat_i[11] wb_dat_i[10] wb_dat_i[9] wb_dat_i[8] wb_dat_i[7] wb_dat_i[6] wb_dat_i[5] wb_dat_i[4] wb_dat_i[3] wb_dat_i[2] wb_dat_i[1] wb_dat_i[0] wb_sel_i[3] wb_sel_i[2] wb_sel_i[1] wb_sel_i[0] wb_stb_i wb_we_i coef[79] coef[78] coef[77] coef[76] coef[75] coef[74] coef[73] coef[72] coef[71] coef[70] coef[69] coef[68] coef[67] coef[66] coef[65] coef[64] coef[63] coef[62] coef[61] coef[60] coef[59] coef[58] coef[57] coef[56] coef[55] coef[54] coef[53] coef[52] coef[51] ...}
set output_ports [all_outputs]
{wb_ack_o wb_err_o wb_dat_o[31] wb_dat_o[30] wb_dat_o[29] wb_dat_o[28] wb_dat_o[27] wb_dat_o[26] wb_dat_o[25] wb_dat_o[24] wb_dat_o[23] wb_dat_o[22] wb_dat_o[21] wb_dat_o[20] wb_dat_o[19] wb_dat_o[18] wb_dat_o[17] wb_dat_o[16] wb_dat_o[15] wb_dat_o[14] wb_dat_o[13] wb_dat_o[12] wb_dat_o[11] wb_dat_o[10] wb_dat_o[9] wb_dat_o[8] wb_dat_o[7] wb_dat_o[6] wb_dat_o[5] wb_dat_o[4] wb_dat_o[3] wb_dat_o[2] wb_dat_o[1] wb_dat_o[0] int_o}
set_input_delay -max 1 [get_ports $input_ports ] -clock CLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock CLK
1
set_output_delay -max 1 [get_ports $output_ports ] -clock CLK
1
set_output_delay -min 3 [get_ports $output_ports ] -clock CLK
1
date
Tue Jul 10 11:56:07 2018
#compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -gate_clock
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================


Information: There are 122 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fir_top'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fir_top'
Information: Added key list 'DesignWare' to design 'fir_top'. (DDB-72)
 Implement Synthetic for 'fir_top'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:40   41713.9      0.12       0.3       0.0                              1.3092
    0:00:40   41752.8      0.00       0.0       0.0                              1.3117
    0:00:40   41752.8      0.00       0.0       0.0                              1.3117
    0:00:41   41747.4      0.00       0.0       0.0                              1.3097

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:45   41529.2      0.00       0.0       0.0                              1.2985
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:46   41521.3      0.00       0.0       0.0                              1.2873
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:48   41599.8      0.00       0.0       0.0                              1.3005
    0:00:48   41599.8      0.00       0.0       0.0                              1.3005
    0:00:49   41599.8      0.00       0.0       0.0                              1.3005
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:50   41568.1      0.00       0.0       0.0                              1.2971
    0:00:51   41512.7      0.00       0.0       0.0                              1.2927
    0:00:51   41517.7      0.00       0.0       0.0                              1.2929
    0:00:51   41517.7      0.00       0.0       0.0                              1.2929
    0:00:52   41509.1      0.00       0.0       0.0                              1.2922
    0:00:53   41454.4      0.00       0.0       0.0                              1.2861
    0:00:53   41454.4      0.00       0.0       0.0                              1.2861
    0:00:53   41454.4      0.00       0.0       0.0                              1.2861
    0:00:53   41454.4      0.00       0.0       0.0                              1.2861
    0:00:54   41436.0      0.00       0.0       0.0                              1.2838
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fir_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'wb_clk_i': 2712 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
date
Tue Jul 10 11:57:06 2018
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 117 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   41436.0      0.00       0.0       0.0                              1.2838
    0:00:16   41236.2      0.00       0.0       0.0                              1.2746
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fir_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'wb_clk_i': 2712 load(s), 1 driver(s)
1
date
Tue Jul 10 11:57:24 2018
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -incremental
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 117 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02   41236.2      0.00       0.0       0.0                              1.2746
    0:00:02   41236.2      0.00       0.0       0.0                              1.2746

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   41236.2      0.00       0.0       0.0                              1.2746
    0:00:03   41236.2      0.00       0.0       0.0                              1.2746
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743

  Beginning Delay Optimization
  ----------------------------
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41235.1      0.00       0.0       0.0                              1.2743
    0:00:05   41236.6      0.00       0.0       0.0                              1.2743
    0:00:05   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:06   41236.6      0.00       0.0       0.0                              1.2743
    0:00:07   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08   41236.6      0.00       0.0       0.0                              1.2743
    0:00:09   41236.6      0.00       0.0       0.0                              1.2743
    0:00:11   41233.3      0.00       0.0       0.0                              1.2737
    0:00:11   41233.3      0.00       0.0       0.0                              1.2737
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fir_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'wb_clk_i': 2712 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
mem -all -verbose
Multicore compile mem-peak:   559 Mb
Main process mem-peak:    433 Mb
Child "J1" called 1 time , mem-peak:    310 Mb
Child "J2" called 1 time , mem-peak:    296 Mb

443864
change_names -hier -rule verilog
Warning: In the design fir_top, net 'wb_err_o' is connecting multiple ports. (UCN-1)
1
write_file -hierarchy -format verilog -output "$run_dir/netlist/$design.v"
Writing verilog file '/home/projects/vlsi/CEP/design/modules/fir/synth/run_dir_orig/netlist/fir_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc "$run_dir/netlist/$design.sdc"
1
set_switching_activity -toggle_rate 5 -period 100  -static_probability 0.50 -type inputs
set_switching_activity applied to 153 selected objects
1
propagate_switching_activity
Warning: Use of propagate_switching_activity is not recommended. This feature will be obsolete in a future release. Check the man page for more information. (PWR-800)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: The derived toggle rate value (0.500000) for the clock net 'wb_clk_i' conflicts with the annotated value (0.050000). Using the annotated value. (PWR-12)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
1
report_timing -delay max  -nosplit -input -nets -cap -max_path 10 -nworst 10    > $run_dir/reports/report_timing_max.rpt
report_timing -delay min  -nosplit -input -nets -cap -max_path 10 -nworst 10    > $run_dir/reports/report_timing_min.rpt
report_constraint -all_violators -verbose  -nosplit                             > $run_dir/reports/report_constraint.rpt
check_design -nosplit                                                           > $run_dir/reports/check_design.rpt
report_design                                                                   > $run_dir/reports/report_design.rpt
report_area                                                                     > $run_dir/reports/report_area.rpt
report_timing -loop                                                             > $run_dir/reports/timing_loop.rpt
report_power -analysis_effort high                                              > $run_dir/reports/report_power.rpt
report_qor                                                                      > $run_dir/reports/report_qor.rpt
sh touch ~/$design
# 
#
#
#  compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -incremental
exit

Thank you...

