                                               32-Lane 8-Port PCIe® Gen2                                                  89HPES32H8G2
                                               System Interconnect Switch                                                          Data Sheet
                                         ®
Device Overview                                                                           • Receive equalization
   The 89HPES32H8G2 is a member of the IDT PRECISE™ family of                             • Drive strength
                                                                                    
PCI Express® switching solutions. The PES32H8G2 is a 32-lane, 8-port                    Switch Partitioning
system interconnect switch optimized for PCI Express Gen2 packet                      – IDT proprietary feature that creates logically independent
switching in high-performance applications, supporting multiple simulta-                   switches in the device
neous peer-to-peer traffic flows. Target applications include servers,                – Supports up to 8 fully independent switch partitions
storage, communications, embedded systems, and multi-host or intelli-
                                                                                      – Configurable downstream port device numbering
gent I/O based systems with inter-domain communication.
                                                                                      – Supports dynamic reconfiguration of switch partitions
Features                                                                                  • Dynamic port reconfiguration (downstream, and upstream)
     
        High Performance Non-Blocking Switch Architecture
       – 32-lane 8-port PCIe switch                                                       • Dynamic migration of ports between partitions
          • Four x8 switch ports each of which can bifurcate to two x4                    • Movable upstream port within and between switch partitions
                                                                                     Initialization / Configuration
             ports (total of eight x4 ports)
       – Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s                        – Supports Root (BIOS, OS, or driver), Serial EEPROM, or
           Gen1 operation                                                                  SMBus switch initialization
       – Delivers up to 32 GBps (256 Gbps) of switching capacity                      – Common switch configurations are supported with pin strap-
       – Supports 128 Bytes to 2 KB maximum payload size                                   ping (no external components)
       – Low latency cut-through architecture                                         – Supports in-system Serial EEPROM initialization/program-
                                                                                           ming
       – Supports one virtual channel and eight traffic classes                     
                                                                                       Quality of Service (QoS)
        Standards and Compatibility
                                                                                      – Port arbitration
       – PCI Express Base Specification 2.0 compliant
                                                                                          • Round robin
       – Implements the following optional PCI Express features
                                                                                      – Request metering
          • Advanced Error Reporting (AER) on all ports
                                                                                          • IDT proprietary feature that balances bandwidth among
          • End-to-End CRC (ECRC)
                                                                                             switch ports for maximum system throughput
          • Access Control Services (ACS)
                                                                                      – High performance switch core architecture
          • Power Budgeting Enhanced Capability
                                                                                          • Combined Input Output Queued (CIOQ) switch architecture
          • Device Serial Number Enhanced Capability                                         with large buffers
          • Sub-System ID and Sub-System Vendor ID Capability                       
                                                                                        Multicast
          • Internal Error Reporting ECN                                              – Compliant to the PCI-SIG multicast ECN
          • Multicast ECN                                                             – Supports arbitrary multicasting of Posted transactions
          • VGA and ISA enable                                                        – Supports 64 multicast groups
          • L0s and L1 ASPM                                                           – Multicast overlay mechanism support
          • ARI ECN                                                                   – ECRC regeneration support
                                                                                    
                                                                                       Clocking
        Port Configurability
                                                                                      – Supports 100 MHz and 125 MHz reference clock frequencies
       – x4 and x8 ports
                                                                                      – Flexible port clocking modes
          • Ability to merge adjacent x4 ports to create a x8 port
                                                                                          • Common clock
       – Automatic per port link width negotiation
                                                                                          • Non-common clock
           (x8 → x4 → x2 → x1)
                                                                                          • Local port clock with SSC and port reference clock input
       – Crosslink support                                                           Hot-Plug and Hot Swap
       – Automatic lane reversal
                                                                                      – Hot-plug controller on all ports
       – Autonomous and software managed link width and speed
           control                                                                        • Hot-plug supported on all downstream switch ports
                                                                                      – All ports support hot-plug using low-cost external I2C I/O
       – Per lane SerDes configuration
                                                                                           expanders
          • De-emphasis
                                     IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
                                                                         1 of 40                                               November 28, 2011


IDT 89HPES32H8G2 Data Sheet
   – Configurable presence detect supports card and cable appli-          Product Description
       cations
                                                                               Utilizing standard PCI Express interconnect, the PES32H8G2
   – GPE output pin for hot-plug event notification                       provides the most efficient fan-out solution for applications requiring
      • Enables SCI/SMI generation for legacy operating system            high throughput, low latency, and simple board layout with a minimum
         support                                                          number of board layers. It provides 32 GBps (256 Gbps) of aggregated,
   – Hot-swap capable I/O                                                 full-duplex switching capacity through 32 integrated serial lanes, using
  
    Power Management                                                      proven and robust IDT technology. Each lane provides 5 GT/s of band-
   – Supports D0, D3hot and D3 power management states                    width in both directions and is fully compliant with PCI Express Base
   – Active State Power Management (ASPM)                                 Specification, Revision 2.0.
      • Supports L0, L0s, L1, L2/L3 Ready and L3 link states                   The PES32H8G2 is based on a flexible and efficient layered archi-
      • Configurable L0s and L1 entry timers allow performance/           tecture. The PCI Express layer consists of SerDes, Physical, Data Link
         power-savings tuning                                             and Transaction layers in compliance with PCI Express Base specifica-
   – Supports PCI Express Power Budgeting Capability                      tion Revision 2.0. The PES32H8G2 can operate either as a store and
                                                                          forward or cut-through switch. It supports eight Traffic Classes (TCs)
   – SerDes power savings
                                                                          and one Virtual Channel (VC) with sophisticated resource management
      • Supports low swing / half-swing SerDes operation
                                                                          to enable efficient switching and I/O connectivity for servers, storage,
      • SerDes optionally turned-off in D3hot
                                                                          and embedded processors with limited connectivity.
      • SerDes associated with unused ports are turned-off
      • SerDes associated with unused lanes are placed in a low                The PES32H8G2 is a partitionable PCIe switch. This means that in
         power state                                                      addition to operating as a standard PCI express switch, the
  
    9 General Purpose I/O                                                 PES32H8G2 ports may be partitioned into groups that logically operate
   Reliability, Availability and Serviceability (RAS)                    as completely independent PCIe switches. Figure 2 illustrates a three
                                                                          partition PES32H8G2 configuration.
   –   ECRC support
   –   AER on all ports
   –   SECDED ECC protection on all internal RAMs
   –   End-to-end data path parity protection
   –   Checksum Serial EEPROM content protected
   –   Autonomous link reliability (preserves system operation in the
       presence of faulty links)
   – Ability to generate an interrupt (INTx or MSI) on link up/down
       transitions
  
    Test and Debug
   – On-chip link activity and status outputs available for Port 0
       (upstream port)
   – Per port link activity and status outputs available using
       external I2C I/O expander for all other ports
   – SerDes test modes
   – Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
  
    Power Supplies
   – Requires only two power supply voltages (1.0 V and 2.5 V)
       Note that a 3.3V is preferred for VDDI/O
   – No power sequencing requirements
  
    Packaged in a 23mm x 23mm 484-ball Flip Chip BGA with
    1mm ball spacing
                                                                   2 of 40                                               November 28, 2011


   IDT 89HPES32H8G2 Data Sheet
Block Diagram
    I
                                                        8-Port Switch Core / 32 Gen2 PCI Express Lanes
                                                                                                            Port
                                  Frame Buffer                           Route Table                    Arbitration                    Scheduler
              Transaction Layer                                Transaction Layer                                                                      Transaction Layer
               Data Link Layer                                   Data Link Layer                                                                       Data Link Layer
          Multiplexer / Demultiplexer                    Multiplexer / Demultiplexer                                                           Multiplexer / Demultiplexer
        Phy      Phy       Phy         Phy           Phy            Phy        Phy        Phy                                               Phy           Phy        Phy     Phy
      Logical  Logical   Logical     Logical       Logical       Logical     Logical    Logical                                           Logical      Logical     Logical Logical
       Layer    Layer     Layer       Layer         Layer          Layer      Layer      Layer                                             Layer         Layer      Layer   Layer
      SerDes   SerDes    SerDes SerDes             SerDes        SerDes      SerDes SerDes                                               SerDes        SerDes      SerDes SerDes
                   (Port 0)                                            (Port 1)                                                                               (Port 7)
                                                                            Figure 1 Internal Block Diagram
                                                      Partition 1                                         Partition 2                   Partition 3
                                                   Upstream Port                                       Upstream Port                  Upstream Port
                                                          P2P                                                 P2P                           P2P
                                                         Bridge                                              Bridge                        Bridge
                                             Partition 1 – Virtual PCI Bus                       Partition 2 – Virtual PCI Bus Partition 3 – Virtual PCI Bus
                             P2P              P2P                    P2P              P2P         P2P                    P2P    P2P                    P2P
                            Bridge           Bridge                 Bridge           Bridge      Bridge                 Bridge Bridge                 Bridge
                                                      Partition 1                                          Partition 2                  Partition 3
                                                Downstream Ports                                     Downstream Ports             Downstream Ports
                                                                Figure 2 Example of Usage of Switch Partitioning
SMBus Interface
    The PES32H8G2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES32H8G2,
allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration
register values of the PES32H8G2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is
also used by an external Hot-Plug I/O expander.
                                                                                         3 of 40                                                             November 28, 2011


   IDT 89HPES32H8G2 Data Sheet
    Each of the two SMBus interfaces contain an SMBus clock pin and an SMBus data pin. In addition, the slave SMBus has SSMBADDR1 and
SSMBADDR2 pins. As shown in Figure 3, the master and slave SMBuses may only be used in a split configuration.
                                                                              Processor         Other
                                                            Switch
                                                                               SMBus    ...    SMBus
                                                                                Master        Devices
                                                                  SSMBCLK
                                                                  SSMBDAT
                                                                  MSMBCLK
                                                                  MSMBDAT
                                                                                          Hot-Plug
                                                                               Serial
                                                                                             I/O
                                                                             EEPROM
                                                                                          Expander
                                                        Figure 3 Split SMBus Interface Configuration
    The switch’s SMBus master interface does not support SMBus arbitration. As a result, the switch’s SMBus master must be the only master in the
SMBus lines that connect to the serial EEPROM and I/O expander slaves. In the split configuration, the master and slave SMBuses operate as two
independent buses; thus, multi-master arbitration is not required.
Hot-Plug Interface
    The PES32H8G2 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the
PES32H8G2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and
configuration, whenever the state of a Hot-Plug output needs to be modified, the PES32H8G2 generates an SMBus transaction to the I/O expander
with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEX-
PINTN input pin (alternate function of GPIO) of the PES32H8G2. In response to an I/O expander interrupt, the PES32H8G2 generates an SMBus
transaction to read the state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
    The PES32H8G2 provides 9 General Purpose Input/Output (GPIO) pins that may be used by the system designer as bit I/O ports. Each GPIO pin
may be configured independently as an input or output through software control. Some GPIO pins are shared with other on-chip functions. These
alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.
                                                                          4 of 40                                          November 28, 2011


   IDT 89HPES32H8G2 Data Sheet
Pin Description
    The following tables list the functions of the pins provided on the PES32H8G2. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
                                  Signal          Type                                Name/Description
                                PE00RP[3:0]           I     PCI Express Port 0 Serial Data Receive. Differential PCI Express receive
                                PE00RN[3:0]                 pairs for port 0.
                                PE00TP[3:0]          O      PCI Express Port 0 Serial Data Transmit. Differential PCI Express trans-
                                PE00TN[3:0]                 mit pairs for port 0.
                                PE01RP[3:0]           I     PCI Express Port 1 Serial Data Receive. Differential PCI Express receive
                                PE01RN[3:0]                 pairs for port 1. When port 0 is merged with port 1, these signals become
                                                            port 0 receive pairs for lanes 4 through 7.
                                PE01TP[3:0]          O      PCI Express Port 1 Serial Data Transmit. Differential PCI Express trans-
                                PE01TN[3:0]                 mit pairs for port 1. When port 0 is merged with port 1, these signals
                                                            become port 0 transmit pairs for lanes 4 through 7.
                                PE02RP[3:0]           I     PCI Express Port 2 Serial Data Receive. Differential PCI Express receive
                                PE02RN[3:0]                 pairs for port 2.
                                PE02TP[3:0]          O      PCI Express Port 2 Serial Data Transmit. Differential PCI Express trans-
                                PE02TN[3:0]                 mit pairs for port 2.
                                PE03RP[3:0]           I     PCI Express Port 3 Serial Data Receive. Differential PCI Express receive
                                PE03RN[3:0]                 pairs for port 3. When port 2 is merged with port 3, these signals become
                                                            port 2 receive pairs for lanes 4 through 7.
                                PE03TP[3:0]          O      PCI Express Port 3 Serial Data Transmit. Differential PCI Express trans-
                                PE03TN[3:0]                 mit pairs for port 3. When port 2 is merged with port 3, these signals
                                                            become port 2 transmit pairs for lanes 4 through 7.
                                PE04RP[3:0]           I     PCI Express Port 4 Serial Data Receive. Differential PCI Express receive
                                PE04RN[3:0]                 pairs for port 4.
                                PE04TP[3:0]          O      PCI Express Port 4 Serial Data Transmit. Differential PCI Express trans-
                                PE04TN[3:0]                 mit pairs for port 4.
                                PE05RP[3:0]           I     PCI Express Port 5 Serial Data Receive. Differential PCI Express receive
                                PE05RN[3:0]                 pairs for port 5. When port 4 is merged with port 5, these signals become
                                                            port 4 receive pairs for lanes 4 through 7.
                                PE05TP[3:0]          O      PCI Express Port 5 Serial Data Transmit. Differential PCI Express trans-
                                PE05TN[3:0]                 mit pairs for port 5. When port 4 is merged with port 5, these signals
                                                            become port 4 transmit pairs for lanes 4 through 7.
                                PE06RP[3:0]           I     PCI Express Port 6 Serial Data Receive. Differential PCI Express receive
                                PE06RN[3:0]                 pairs for port 6.
                                PE06TP[3:0]          O      PCI Express Port 6 Serial Data Transmit. Differential PCI Express trans-
                                PE06TN[3:0]                 mit pairs for port 6.
                                PE07RP[3:0]           I     PCI Express Port 7 Serial Data Receive. Differential PCI Express receive
                                PE07RN[3:0]                 pairs for port 7. When port 6 is merged with port 7, these signals become
                                                            port 6 receive pairs for lanes 4 through 7.
                                PE07TP[3:0]          O      PCI Express Port 7 Serial Data Transmit. Differential PCI Express trans-
                                PE07TN[3:0]                 mit pairs for port 7. When port 6 is merged with port 7, these signals
                                                            become port 6 transmit pairs for lanes 4 through 7.
                                                             Table 1 PCI Express Interface Pins
                                                                              5 of 40                                                 November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                     Signal              Type                                 Name/Description
                    GCLKN[1:0]               I      Global Reference Clock. Differential reference clock input pair. This clock
                    GCLKP[1:0]                      is used as the reference clock by on-chip PLLs to generate the clocks
                                                    required for the system logic. The frequency of the differential reference
                                                    clock is determined by the GCLKFSEL signal.
                    P[2:0]CLKN               I      Port Reference Clock. Differential reference clock pair associated with
                    P[2:0]CLKP                      ports 0, 1, and 2.1
                                                         Table 2 Reference Clock Pins
                1.
                   Unused port clock pins should be connected to Vss on the board.
                     Signal              Type                                 Name/Description
                    MSMBCLK                I/O      Master SMBus Clock. This bidirectional signal is used to synchronize
                                                    transfers on the master SMBus.
                    MSMBDAT                I/O      Master SMBus Data. This bidirectional signal is used for data on the mas-
                                                    ter SMBus.
                SSMBADDR[2,1]                I      Slave SMBus Address. These pins determine the SMBus address to
                                                    which the slave SMBus interface responds.
                    SSMBCLK                I/O      Slave SMBus Clock. This bidirectional signal is used to synchronize trans-
                                                    fers on the slave SMBus.
                    SSMBDAT                I/O      Slave SMBus Data. This bidirectional signal is used for data on the slave
                                                    SMBus.
                                                         Table 3 SMBus Interface Pins
                     Signal              Type                                 Name/Description
                      GPIO[0]              I/O      General Purpose I/O.
                                                    This pin can be configured as a general purpose I/O pin.
                                                    Alternate function pin name: PART0PERSTN
                                                    Alternate function pin type: Input/Output
                                                    Alternate function: Assertion of this signal initiated a partition fundamental
                                                    reset in the corresponding partition.
                      GPIO[1]              I/O      General Purpose I/O.
                                                    This pin can be configured as a general purpose I/O pin.
                                                    Alternate function pin name: PART1PERSTN
                                                    Alternate function pin type: Input/Output
                                                    Alternate function: Assertion of this signal initiated a partition fundamental
                                                    reset in the corresponding partition.
                      GPIO[2]              I/O      General Purpose I/O.
                                                    This pin can be configured as a general purpose I/O pin.
                                                    Alternate function pin name: PART2PERSTN
                                                    Alternate function pin type: Input/Output
                                                    Alternate function: Assertion of this signal initiated a partition fundamental
                                                    reset in the corresponding partition.
                                                Table 4 General Purpose I/O Pins (Part 1 of 2)
                                                                     6 of 40                                                       November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                    Signal    Type                             Name/Description
                    GPIO[3]    I/O    General Purpose I/O.
                                      This pin can be configured as a general purpose I/O pin.
                                      Alternate function pin name: PART3PERSTN
                                      Alternate function pin type: Input/Output
                                      Alternate function: Assertion of this signal initiated a partition fundamental
                                      reset in the corresponding partition.
                    GPIO[4]    I/O    General Purpose I/O.
                                      This pin can be configured as a general purpose I/O pin.
                                      1st Alternate function — Reserved
                                      2nd Alternate function pin name: P0LINKUPN
                                      2nd Alternate function pin type: Output
                                      2nd Alternate function: Port 0 Link Up Status output.
                    GPIO[5]    I/O    General Purpose I/O.
                                      This pin can be configured as a general purpose I/O pin.
                                      1st Alternate function pin name: GPEN
                                      1st Alternate function pin type: Output
                                      1st Alternate function: Hot-plug general purpose even output.
                                      2nd Alternate function pin name: P0ACTIVEN
                                      2nd Alternate function pin type: Output
                                      2nd Alternate function: Port 0 Link Active Status Output.
                    GPIO[6]    I/O    General Purpose I/O.
                                      This pin can be configured as a general purpose I/O pin.
                    GPIO[7]    I/O    General Purpose I/O.
                                      This pin can be configured as a general purpose I/O pin.
                    GPIO[8]    I/O    General Purpose I/O.
                                      This pin can be configured as a general purpose I/O pin.
                                      Alternate function pin name: IOEXPINTN
                                      Alternate function pin type: Input
                                      Alternate function: IO expander interrupt.
                                   Table 4 General Purpose I/O Pins (Part 2 of 2)
                    Signal    Type                             Name/Description
                 CLKMODE[2:0]         Clock Mode. These signals determine the port clocking mode used by
                                      ports of the device.
                   GCLKFSEL      I    Global Clock Frequency Select. These signals select the frequency of
                                      the GCLKP and GCLKN signals.
                                      0x0 100 MHz
                                      0x1 125 MHz
                  P01MERGEN      I    Port 0 and 1 Merge. P01MERGEN is an active low signal. It is pulled low
                                      internally. When this pin is low, port 0 is merged with port 1 to form a single
                                      x8 port. The Serdes lanes associated with port 1 become lanes 4 through 7
                                      of port 0. When this pin is high, port 0 and port 1 are not merged, and each
                                      operates as a single x4 port.
                  P23MERGEN      I    Port 2 and 3 Merge. P23MERGEN is an active low signal. It is pulled low
                                      internally. When this pin is low, port 2 is merged with port 3 to form a single
                                      x8 port. The Serdes lanes associated with port 3 become lanes 4 through 7
                                      of port 2. When this pin is high, port 2 and port 3 are not merged, and each
                                      operates as a single x4 port.
                                         Table 5 System Pins (Part 1 of 2)
                                                       7 of 40                                                        November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                   Signal    Type                           Name/Description
                 P45MERGEN     I  Port 4 and 5 Merge. P45MERGEN is an active low signal. It is pulled low
                                  internally. When this pin is low, port 4 is merged with port 5 to form a single
                                  x8 port. The Serdes lanes associated with port 5 become lanes 4 through 7
                                  of port 4. When this pin is high, port 4 and port 5 are not merged, and each
                                  operates as a single x4 port.
                 P67MERGEN     I  Port 6 and 7 Merge. P67MERGEN is an active low signal. It is pulled low
                                  internally. When this pin is low, port 6 is merged with port 7 to form a single
                                  x8 port. The Serdes lanes associated with port 7 become lanes 4 through 7
                                  of port 6. When this pin is high, port 6 and port 7 are not merged, and each
                                  operates as a single x4 port.
                   PERSTN      I  Global Reset. Assertion of this signal resets all logic inside PES32H8G2.
                   RSTHALT     I  Reset Halt. When this signal is asserted during a PCI Express fundamental
                                  reset, PES32H8G2 executes the reset procedure and remains in a reset
                                  state with the Master and Slave SMBuses active. This allows software to
                                  read and write registers internal to the device before normal device opera-
                                  tion begins. The device exits the reset state when the RSTHALT bit is
                                  cleared in the SWCTL register by an SMBus master.
                 SWMODE[3:0]   I  Switch Mode. These configuration pins determine the PES32H8G2 switch
                                  operating mode. Note: These pins should be static and not change follow-
                                  ing the negation of PERSTN.
                                  0x0 - Single partition
                                  0x1 - Single partition with Serial EEPROM initialization
                                  0x2 through 0x7 - Reserved
                                  0x8 - Single partition with port 0 selected as the upstream port (port 2 dis-
                                        abled)
                                  0x9 - Single partition with port 2 selected as the upstream port (port 0 dis-
                                        abled)
                                  0xA - Single partition with Serial EEPROM initialization and port 0 selected
                                        as the upstream port (port 2 disabled)
                                  0xB - Single partition with Serial EEPROM initialization and port 2 selected
                                        as the upstream port (port 0 disabled)
                                  0xC - Multi-partition
                                  0xD - Multi-partition with Serial EEPROM initialization
                                  0xE - Reserved
                                  0xF - Reserved
                                     Table 5 System Pins (Part 2 of 2)
                   Signal    Type                           Name/Description
                  JTAG_TCK     I  JTAG Clock. This is an input test clock used to clock the shifting of data
                                  into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is
                                  independent of the system clock with a nominal 50% duty cycle.
                  JTAG_TDI     I  JTAG Data Input. This is the serial data input to the boundary scan logic or
                                  JTAG Controller.
                                       Table 6 Test Pins (Part 1 of 2)
                                                   8 of 40                                                        November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                    Signal     Type                                 Name/Description
                   JTAG_TDO       O     JTAG Data Output. This is the serial data shifted out from the boundary
                                        scan logic or JTAG Controller. When no data is being shifted out, this signal
                                        is tri-stated.
                   JTAG_TMS        I    JTAG Mode. The value on this signal controls the test mode select of the
                                        boundary scan logic or JTAG Controller.
                 JTAG_TRST_N       I    JTAG Reset. This active low signal asynchronously resets the boundary
                                        scan logic and JTAG TAP Controller. An external pull-up on the board is
                                        recommended to meet the JTAG specification in cases where the tester
                                        can access this signal. However, for systems running in functional mode,
                                        one of the following should occur:
                                             1) actively drive this signal low with control logic
                                             2) statically drive this signal low with an external pull-down on the board
                                               Table 6 Test Pins (Part 2 of 2)
                    Signal     Type                                 Name/Description
                   REFRES00      I/O    Port 0 External Reference Resistor. Provides a reference for the Port 0
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                   REFRES01      I/O    Port 1 External Reference Resistor. Provides a reference for the Port 1
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                   REFRES02      I/O    Port 2 External Reference Resistor. Provides a reference for the Port 2
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                   REFRES03      I/O    Port 3 External Reference Resistor. Provides a reference for the Port 3
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                   REFRES04      I/O    Port 4 External Reference Resistor. Provides a reference for the Port 4
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                   REFRES05      I/O    Port 5 External Reference Resistor. Provides a reference for the Port 5
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                   REFRES06      I/O    Port 6 External Reference Resistor. Provides a reference for the Port 6
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                   REFRES07      I/O    Port 7 External Reference Resistor. Provides a reference for the Port 7
                                        SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis-
                                        tor should be connected from this pin to ground.
                  REFRESPLL      I/O    PLL External Reference Resistor. Provides a reference for the PLL bias
                                        currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be
                                        connected from this pin to ground.
                   VDDCORE         I    Core VDD. Power supply for core logic (1.0V).
                     VDDI/O        I    I/O VDD. LVTTL I/O buffer power supply (2.5V or preferred 3.3V).
                             Table 7 Power, Ground, and SerDes Resistor Pins (Part 1 of 2)
                                                           9 of 40                                                       November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                   Signal     Type                          Name/Description
                   VDDPEA        I     PCI Express Analog Power. Serdes analog power supply (1.0V).
                  VDDPEHA        I     PCI Express Analog High Power. Serdes analog power supply (2.5V).
                  VDDPETA        I     PCI Express Transmitter Analog Voltage. Serdes transmitter analog
                                       power supply (1.0V).
                     VSS         I     Ground.
                            Table 7 Power, Ground, and SerDes Resistor Pins (Part 2 of 2)
                                                     10 of 40                                            November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
Pin Characteristics
    Note: Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to
    appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, floating
    pins can cause a slight increase in power consumption. Unused Serdes (Rx and Tx) pins should be left floating. Finally, No Connection pins
    should not be connected.
                                                                                           I/O            Internal
                   Function                 Pin Name            Type       Buffer                                             Notes
                                                                                         Type           Resistor1
              PCI Express Interface      PE00RN[3:0]               I          PCIe      Serial Link
                                         PE00RP[3:0]               I      differential2
                                         PE00TN[3:0]               O
                                         PE00TP[3:0]               O
                                         PE01RN[3:0]               I
                                         PE01RP[3:0]               I
                                         PE01TN[3:0]               O
                                         PE01TP[3:0]               O
                                         PE02RN[3:0]               I
                                         PE02RP[3:0]               I
                                         PE02TN[3:0]               O
                                         PE02TP[3:0]               O
                                         PE03RN[3:0]               I
                                         PE03RP[3:0]               I
                                         PE03TN[3:0]               O
                                         PE03TP[3:0]               O
                                         PE04RN[3:0]               I
                                         PE04RP[3:0]               I
                                         PE04TN[3:0]               O
                                         PE04TP[3:0]               O
                                         PE05RN[3:0]               I
                                         PE05RP[3:0]               I
                                         PE05TN[3:0]               O
                                         PE05TP[3:0]               O
                                         PE06RN[3:0]               I
                                         PE06RP[3:0]               I
                                         PE06TN[3:0]               O
                                         PE06TP[3:0]               O
                                         PE07RN[3:0]               I
                                         PE07RP[3:0]               I
                                         PE07TN[3:0]               O
                                         PE07TP[3:0]               O
                                                         Table 8 Pin Characteristics (Part 1 of 2)
                                                                       11 of 40                                                     November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                                                                                                     I/O          Internal
                 Function                    Pin Name                Type        Buffer                                          Notes
                                                                                                  Type          Resistor1
         PCI Express Interface            GCLKN[1:0]                     I        HCSL           Diff. Clock                 Refer to Table 9
         (cont.)                          GCLKP[1:0]                     I                          Input
                                          P[2:0]CLKN                     I
                                          P[2:0]CLKP                     I
         SMBus                            MSMBCLK                      I/O        LVTTL             STI3                     pull-up on board
                                          MSMBDAT                      I/O                           STI                     pull-up on board
                                          SSMBADDR[2,1]                  I                          Input           pull-up
                                          SSMBCLK                      I/O                           STI                     pull-up on board
                                          SSMBDAT                      I/O                           STI                     pull-up on board
         General Purpose I/O              GPIO[8:0]                    I/O        LVTTL              STI,           pull-up
                                                                                                 High Drive
         System Pins                      CLKMODE[1:0]                   I        LVTTL             Input           pull-up
                                          CLKMODE[2]                     I                                         pull-down
                                          GCLKFSEL                       I                                         pull-down
                                          P01MERGEN                      I                                         pull-down
                                          P23MERGEN                      I                                         pull-down
                                          P45MERGEN                      I                                         pull-down
                                          P67MERGEN                      I                                         pull-down
                                          PERSTN                         I                           STI
                                          RSTHALT                        I                          Input          pull-down
                                          SWMODE[3:0]                    I                                         pull-down
         EJTAG / JTAG                     JTAG_TCK                       I        LVTTL              STI            pull-up
                                          JTAG_TDI                       I                           STI            pull-up
                                          JTAG_TDO                      O
                                          JTAG_TMS                       I                           STI            pull-up
                                          JTAG_TRST_N                    I                           STI            pull-up
         SerDes Reference                 REFRES0                      I/O        Analog
         Resistors                        REFRES1                      I/O
                                          REFRES2                      I/O
                                          REFRES3                      I/O
                                          REFRES4                      I/O
                                          REFRES5                      I/O
                                          REFRES6                      I/O
                                          REFRES7                      I/O
                                          REFRESPLL                    I/O
                                                           Table 8 Pin Characteristics (Part 2 of 2)
          1. Internal resistor values under typical operating conditions are 92K Ω for pull-up and 91K Ω for pull-down.
          2.
             All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.
          3.
             Schmitt Trigger Input (STI).
                                                                             12 of 40                                                   November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
Logic Diagram — PES32H8G2
                   Global           GCLKN[2:0]
              Reference Clocks      GCLKP[2:0]
                                    GCLKFSEL
                 PCI Express         P00CLKN
                                                                                                       PCI Express
                    Switch           P00CLKP
                                                                                        PE00TP[3:0]      Switch
                 SerDes Input      PE00RP[3:0]
                                                                                        PE00TN[3:0]   SerDes Output
                    Port 0         PE00RN[3:0]
                                                                                                          Port 0
                 PCI Express         P01CLKN                                                           PCI Express
                    Switch           P01CLKP                                            PE01TP[3:0]      Switch
                 SerDes Input      PE01RP[3:0]                                          PE01TN[3:0]   SerDes Output
                    Port 1         PE01RN[3:0]                                                            Port 1
                 PCI Express         P02CLKN                                                           PCI Express
                    Switch           P02CLKP                                            PE02TP[3:0]      Switch
                 SerDes Input      PE02RP[3:0]                                          PE02TN[3:0]   SerDes Output
                    Port 2         PE02RN[3:0]                                                            Port 2
                 PCI Express
                    Switch         PE03RP[3:0]                                         ......
                 SerDes Input      PE03RN[3:0]
                    Port 3                                    PES32H8G2
                                                                                                       PCI Express
                                           ......                                       PE07TP[3:0]
                                                                                        PE07TN[3:0]
                                                                                                         Switch
                 PCI Express                                                                          SerDes Output
                    Switch         PE07RP[3:0]
                                                                                                          Port 7
                 SerDes Input      PE07RN[3:0]
                    Port 7
                                                                                 9                     General Purpose
                                                                                        GPIO[8:0]
                                                                                                             I/O
                  Master             MSMBCLK
               SMBus Interface       MSMBDAT
                                                                                        JTAG_TCK
                                 SSMBADDR[2,1]
                   Slave                                                                JTAG_TDI
               SMBus Interface       SSMBCLK
                                     SSMBDAT
                                                                                        JTAG_TDO        JTAG Pins
                                                                                        JTAG_TMS
                                                                                        JTAG_TRST_N
                                                      3
                                  CLKMODE[2:0]
                                                                                                       SerDes
                                     RSTHALT                                            REFRES[7:0]   Reference
                                      PERSTN                                            REFRESPLL
                                                      4                                               Resistors
                                  SWMODE[3:0]
                    System
                     Pins          P01MERGEN                                            VDDCORE
                                   P23MERGEN                                            VDDI/O
                                   P45MERGEN                                            VDDPEA
                                   P67MERGEN                                                          Power/Ground
                                                                                        VDDPEHA
                                                                                        VSS
                                                                                        VDDPETA
                                                    Figure 4 PES32H8G2 Logic Diagram
                                                              13 of 40                                              November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
System Clock Parameters
  Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 14.
      Parameter                             Description                           Condition              Min          Typical      Max           Unit
  RefclkFREQ                Input reference clock frequency range                                         100                       1251         MHz
  TC-RISE                   Rising edge rate                                       Differential           0.6                         4           V/ns
  TC-FALL                   Falling edge rate                                      Differential           0.6                          4          V/ns
  VIH                       Differential input high voltage                        Differential          +150                                     mV
  VIL                       Differential input low voltage                         Differential                                     -150          mV
  VCROSS                    Absolute single-ended crossing point                  Single-ended           +250                       +550          mV
                            voltage
  VCROSS-DELTA              Variation of VCROSS over all rising clock             Single-ended                                      +140          mV
                            edges
  VRB                       Ring back voltage margin                               Differential          -100                       +100          mV
  TSTABLE                   Time before VRB is allowed                             Differential           500                                      ps
  TPERIOD-AVG               Average clock period accuracy                                                -300                       2800          ppm
  TPERIOD-ABS               Absolute period, including spread-spec-                                      9.847                     10.203          ns
                            trum and jitter
  TCC-JITTER                Cycle to cycle jitter                                                                                    150           ps
  VMAX                      Absolute maximum input voltage                                                                         +1.15           V
  VMIN                      Absolute minimum input voltage                                                -0.3                                     V
  Duty Cycle                Duty cycle                                                                     40                        60            %
  Rise/Fall Matching        Single ended rising Refclk edge rate ver-                                                    20                        %
                            sus falling Refclk edge rate
  ZC-DC                     Clock source output DC impedance                                               40                         60           Ω
                                                                      Table 9 Input Clock Requirements
   1.
      The input clock frequency will be either 100 or 125 MHz depending on signal GCLKFSEL.
AC Timing Characteristics
                                                                                                     Gen 1                    Gen 2
        Parameter                                    Description                                                                               Units
                                                                                                   1
                                                                                             Min     Typ1      Max1    Min1   Typ1     Max1
    PCIe Transmit
    UI                        Unit Interval                                                  399.88   400      400.12  199.94  200      200.06    ps
    TTX-EYE                   Minimum Tx Eye Width                                            0.75                      0.75                      UI
    TTX-EYE-MEDIAN-to-        Maximum time between the jitter median and maximum                               0.125                              UI
    MAX-JITTER                deviation from the median
    TTX-RISE, TTX-FALL        TX Rise/Fall Time: 20% - 80%                                   0.125                      0.15                      UI
    TTX- IDLE-MIN             Minimum time in idle                                              20                       20                       UI
                                                           Table 10 PCIe AC Timing Characteristics (Part 1 of 2)
                                                                                   14 of 40                                              November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                                                                                                      Gen 1                            Gen 2
     Parameter                                  Description                                                                                         Units
                                                                                                  1           1         1         1
                                                                                           Min          Typ       Max       Min         Typ1 Max1
  TTX-IDLE-SET-TO-IDLE Maximum time to transition to a valid Idle after sending                                       8                         8     ns
                          an Idle ordered set
  TTX-IDLE-TO-DIFF-       Maximum time to transition from valid idle to diff data                                     8                         8     ns
  DATA
  TTX-SKEW                Transmitter data skew between any 2 lanes                                                 1.3                        1.3    ns
  TMIN-PULSED             Minimum Instantaneous Lone Pulse Width                                          NA                  0.9                     UI
  TTX-HF-DJ-DD            Transmitter Deterministic Jitter > 1.5MHz Bandwidth                             NA                                  0.15    UI
  TRF-MISMATCH            Rise/Fall Time Differential Mismatch                                            NA                                  0.1     UI
  PCIe Receive
  UI                      Unit Interval                                                    399.88         400     400.12    199.94           200.06   ps
  TRX-EYE (with jitter)   Minimum Receiver Eye Width (jitter tolerance)                       0.4                             0.4                     UI
  TRX-EYE-MEDIUM TO       Max time between jitter median & max deviation                                            0.3                               UI
  MAX JITTER
  TRX-SKEW                Lane to lane input skew                                                                    20                         8     ns
  TRX-HF-RMS              1.5 — 100 MHz RMS jitter (common clock)                                         NA                                   3.4    ps
  TRX-HF-DJ-DD            Maximum tolerable DJ by the receiver (common clock)                             NA                                   88     ps
  TRX-LF-RMS              10 KHz to 1.5 MHz RMS jitter (common clock)                                     NA                                   4.2    ps
  TRX-MIN-PULSE           Minimum receiver instantaneous eye width                                        NA                  0.6                     UI
                                                         Table 10 PCIe AC Timing Characteristics (Part 2 of 2)
   1. Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0
                                                                                                                            Timing
                                                                           Reference
                                        Signal               Symbol                            Min Max Unit                Diagram
                                                                               Edge
                                                                                                                          Reference
                                 GPIO
                                 GPIO[8:0]1                    Tpw2             None             50        —      ns
                                                               Table 11 GPIO AC Timing Characteristics
                                   1. GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if
                                   they are asynchronous.
                                   2.
                                      The values for this symbol were determined by calculation, not by testing.
                                                                                15 of 40                                                     November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                                                                                                                                     Timing
                                                              Reference
                   Signal                 Symbol                                          Min        Max             Unit           Diagram
                                                                   Edge
                                                                                                                                  Reference
           JTAG
           JTAG_TCK                        Tper_16a                 none                  50.0         —                ns         See Figure 5.
                                          Thigh_16a,                                      10.0       25.0               ns
                                           Tlow_16a
           JTAG_TMS1,                      Tsu_16b          JTAG_TCK rising                2.4         —                ns
           JTAG_TDI
                                           Thld_16b                                        1.0         —                ns
           JTAG_TDO                        Tdo_16c          JTAG_TCK falling               —           20               ns
                                           Tdz_16c2                                        —           20               ns
           JTAG_TRST_N                    Tpw_16d2                  none                  25.0         —                ns
                                                      Table 12 JTAG AC Timing Characteristics
            1.
               The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N
            changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK
            when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.
            2.
               The values for this symbol were determined by calculation, not by testing.
                                                                                               Tlow_16a
                                                                                                            Tper_16a
                                                                  Thigh_16a
                           JTAG_TCK
                                                                 Thld_16b
                                                               Tsu_16b
                            JTAG_TDI
                                                                 Thld_16b
                                                               Tsu_16b
                           JTAG_TMS
                                                                                                   Tdo_16c                       Tdz_16c
                           JTAG_TDO
                                                    Tpw_16d
                      JTAG_TRST_N
                                                         Figure 5 JTAG AC Timing Waveform
                                                                         16 of 40                                                           November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
Recommended Operating Supply Voltages
                   Symbol                         Parameter                        Minimum             Typical           Maximum              Unit
               VDDCORE            Internal logic supply                                  0.9               1.0                 1.1             V
               VDDI/O             I/O supply except for SerDes                          2.25               2.5                2.75             V
                                                                                       3.125               3.3               3.465             V
               VDDPEA   1
                                  PCI Express Analog Power                              0.95               1.0                 1.1             V
               VDDPEHA    2
                                  PCI Express Analog High Power                         2.25               2.5                2.75             V
               VDDPETA1           PCI Express Transmitter Analog Voltage                0.95               1.0                 1.1             V
               VSS                Common ground                                           0                 0                   0              V
                                                             Table 13 PES32H8G2 Operating Voltages
                1.
                   VDDPEA and VDDPETA should have no more than 25mVpeak-peak AC power supply noise superimposed on the 1.0V nominal DC value.
                2.
                   VDDPEHA should have no more than 50mVpeak-peak AC power supply noise superimposed on the 2.5V nominal DC value.
Power-Up/Power-Down Sequence
  During power supply ramp-up, VDDCORE must remain at least 1.0V below VDDI/O at all times. There are no other power-up sequence require-
ments for the various operating supply voltages.
  The power-down sequence can occur in any order.
Recommended Operating Temperature
                                                Grade                                                   Temperature
                                               Commercial                                             0°C to +70°C Ambient
                                                Industrial                                           -40°C to +85°C Ambient
                                                           Table 14 PES32H8G2 Operating Temperatures
                                                                            17 of 40                                                       November 28, 2011


  IDT 89HPES32H8G2 Data Sheet
Power Consumption
   Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 13
(and also listed below).
   Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in
Table 13 (and also listed below).
                                                                                                     PCIe
                                                       PCIe Analog          PCIe Analog
                                  Core Supply                                                    Transmitter          I/O Supply             Total
                                                          Supply            High Supply
    Number of Active                                                                                Supply
     Lanes per Port
                                  Typ      Max         Typ       Max        Typ        Max      Typ       Max        Typ       Max       Typ       Max
                                 1.0V      1.1V       1.0V       1.1V       2.5V      2.75V     1.0V      1.1V      2.5V      2.75V     Power     Power
      8/8/8/8            mA       2920     5336        1514      1826        507       514       561       603        24        29
    (Full Swing)
                        Watts     2.92      5.87       1.51      2.01       1.27       1.41     0.56      0.66       0.06      0.08      6.32      10.04
      8/8/8/8            mA       2920     5336        1302      1571        507       514       292       313        24        29
    (Half Swing)
                        Watts     2.92      5.87       1.30      1.73       1.27       1.41     0.29      0.34       0.06      0.08      5.84       9.44
                                                     Table 15 PES32H8G2 Power Consumption — 2.5V I/O
                                                                                                     PCIe
                                                       PCIe Analog          PCIe Analog
                                  Core Supply                                                    Transmitter          I/O Supply             Total
                                                          Supply            High Supply
    Number of Active                                                                                Supply
     Lanes per Port
                                  Typ      Max         Typ       Max        Typ        Max      Typ       Max        Typ       Max       Typ       Max
                                 1.0V      1.1V       1.0V       1.1V       2.5V      2.75V     1.0V      1.1V      3.3V      3.465     Power     Power
      8/8/8/8            mA       2920     5336        1514      1826        507       514       561       603        30        35
    (Full Swing)
                        Watts     2.92      5.87       1.51      2.01       1.27       1.41     0.56      0.66       0.10      0.12      6.36      10.08
      8/8/8/8            mA       2920     5336        1302      1571        507       514       292       313        30        35
    (Half Swing)
                        Watts     2.92      5.87       1.30      1.73       1.27       1.41     0.29      0.34       0.10      0.12      5.88       9.48
                                                     Table 16 PES32H8G2 Power Consumption — 3.3V I/O
         Note 1: I/O supply of 3.3V is preferred.
         Note 2: The above power consumption assumes that all ports are functioning at Gen2 (5.0 GT/S) speeds. Power consumption can be
         reduced by turning off unused ports through software or through boot EEPROM. Power savings will occur in VDDPEA, VDDPEHA, and
         VDDPETA. Power savings can be estimated as directly proportional to the number of unused ports, since the power consumption of a turned-
         off port is close to zero. For example, if 2 ports out of 8 are turned off, then the power savings for each of the above three power rails can be
         calculated quite simply as 2/8 multiplied by the power consumption indicated in the above table.
         Note 3: Using a port in Gen1 mode (2.5GT/S) results in approximately 18% power savings for each power rail: VDDPEA, VDDPEHA, and
         VDDPETA.
                                                                           18 of 40                                                November 28, 2011


  IDT 89HPES32H8G2 Data Sheet
Thermal Considerations
   This section describes thermal considerations for the PES32H8G2 (23mm2 FCBGA484 package). The data in Table 17 below contains information
that is relevant to the thermal performance of the PES32H8G2 switch.
              Symbol                             Parameter                           Value          Units                  Conditions
                TJ(max)                       Junction Temperature                     125             oC                      Maximum
                TA(max)                                                                                o
                                              Ambient Temperature                       70              C        Maximum for commercial-rated products
                                                                                        85             oC         Maximum for industrial-rated products
                                                                                                     oC/W                    Zero air flow
                                                                                       15.2
             θJA(effective)                                                            8.5           o
                               Effective Thermal Resistance, Junction-to-Ambient                       C/W                  1 m/S air flow
                                                                                       7.1           oC/W                   2 m/S air flow
                                                                                                     oC/W
                 θJB                 Thermal Resistance, Junction-to-Board              3.1
                 θJC                                                                                 oC/W
                                      Thermal Resistance, Junction-to-Case             0.15
                   P                     Power Dissipation of the Device              10.08          Watts                     Maximum
                                         Table 17 Thermal Specifications for PES32H8G2, 23x23 mm FCBGA484 Package
            Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the TJ(max) value
            specified in Table 17. Consequently, the effective junction to ambient thermal resistance (θJA) for the worst case scenario must be
            maintained below the value determined by the formula:
                    θJA = (TJ(max) - TA(max))/P
            Given that the values of TJ(max), TA(max), and P are known, the value of desired θJA becomes a known entity to the system designer. How to
            achieve the desired θJA is left up to the board or system designer, but in general, it can be achieved by adding the effects of θJC (value
            provided in Table 17), thermal resistance of the chosen adhesive (θCS), that of the heat sink (θSA), amount of airflow, and properties of the
            circuit board (number of layers and size of the board). It is strongly recommended that users perform their own thermal analysis for their own
            board and system design scenarios.
                                                                            19 of 40                                                 November 28, 2011


  IDT 89HPES32H8G2 Data Sheet
DC Electrical Characteristics
   Values based on systems running at recommended supply voltages, as shown in Table 13.
           Note: See Table 8, Pin Characteristics, for a complete I/O listing.
                                                                                                                                  Condi-
                                                                                Gen1                         Gen2        Unit
 I/O Type       Parameter                 Description                                                                              tions
                                                                     Min1       Typ1      Max1        Min1   Typ1  Max1
Serial Link    PCIe Transmit
               VTX-DIFFp-p       Differential peak-to-peak output      800                  1200       800          1200  mV
                                 voltage
               VTX-DIFFp-p-LOW   Low-Drive Differential Peak to        400                  1200       400          1200  mV
                                 Peak Output Voltage
               VTX-DE-RATIO-     De-emphasized differential output      -3                    -4       -3.0   -3.5  -4.0  dB
               3.5dB             voltage
               VTX-DE-RATIO-     De-emphasized differential output                NA                   -5.5   -6.0  -6.5  dB
               6.0dB             voltage
               VTX-DC-CM         DC Common mode voltage                  0                   3.6         0           3.6   V
               VTX-CM-ACP        RMS AC peak common mode                                      20                          mV
                                 output voltage
               VTX-CM-DC-active- Abs delta of DC common mode                                 100                     100  mV
               idle-delta        voltage between L0 and idle
               VTX-CM-DC-line-   Abs delta of DC common mode                                  25                     25   mV
               delta             voltage between D+ and D-
               VTX-Idle-DiffP    Electrical idle diff peak output                             20                      20  mV
               RLTX-DIFF         Transmitter Differential Return        10                                           10   dB   0.05 - 1.25GHz
                                 loss
                                                                                                                      8   dB    1.25 - 2.5GHz
               RLTX-CM           Transmitter Common Mode                 6                                            6   dB
                                 Return loss
               ZTX-DIFF-DC       DC Differential TX impedance           80        100        120                     120  Ω
               VTX-CM-ACpp       Peak-Peak AC Common                              NA                                100   mV
               VTX-DC-CM         Transmit Driver DC Common               0                   3.6         0           3.6   V
                                 Mode Voltage
               VTX-RCV-DETECT The amount of voltage change                                   600                    600   mV
                                 allowed during Receiver Detec-
                                 tion
               ITX-SHORT         Transmitter Short Circuit Current       0                    90                          90         mA
                                 Limit
                                                        Table 18 DC Electrical Characteristics (Part 1 of 2)
                                                                           20 of 40                                      November 28, 2011


  IDT 89HPES32H8G2 Data Sheet
                                                                                                                                                 Condi-
                                                                                       Gen1                         Gen2                Unit
 I/O Type        Parameter                  Description                                                                                           tions
                                                                          Min1         Typ1   Max1      Min1        Typ1       Max1
  Serial Link   PCIe Receive
     (cont.)
                VRX-DIFFp-p        Differential input voltage (peak-to-    175                 1200      120                     1200    mV
                                   peak)
                RLRX-DIFF          Receiver Differential Return Loss        10                                                    10     dB   0.05 - 1.25GHz
                                                                                                                                   8           1.25 - 2.5GHz
                RLRX-CM            Receiver Common Mode Return               6                                                     6     dB
                                   Loss
                ZRX-DIFF-DC        Differential input impedance (DC)        80           100    120        Refer to return loss spec     Ω
                ZRX--DC            DC common mode impedance                 40            50     60       40                       60    Ω
                ZRX-COMM-DC        Powered down input common               200k         350k                                      50k    Ω
                                   mode impedance (DC)
                ZRX-HIGH-IMP-DC-   DC input CM input impedance for                              50k                               50k    Ω
                POS                V>0 during reset or power down
                ZRX-HIGH-IMP-DC-   DC input CM input impedance for                              1.0k                             1.0k    Ω
                NEG                V<0 during reset or power down
                VRX-IDLE-DET-      Electrical idle detect threshold         65                  175       65                      175    mV
                DIFFp-p
                VRX-CM-ACp         Receiver AC common-mode peak                                 150                               150    mV  VRX-CM-ACp
                                   voltage
PCIe REFCLK
                          CIN      Input Capacitance                        1.5           —               1.5          —                 pF
Other I/Os
LOW Drive                 IOL                                               —             2.5    —        —           2.5          —     mA      VOL = 0.4v
Output
                          IOH                                               —            -5.5    —        —           -5.5         —     mA     VOH = 1.5V
High Drive                IOL                                               —            12.0    —        —          12.0          —     mA      VOL = 0.4v
Output
                          IOH                                               —           -20.0    —        —          -20.0         —     mA     VOH = 1.5V
Schmitt Trig-             VIL                                              -0.3           —      0.8     -0.3          —          0.8     V          —
ger Input
(STI)                     VIH                                               2.0           —   VDDI/O +    2.0          —       VDDI/O +   V          —
                                                                                                 0.5                              0.5
Input                     VIL                                              -0.3           —      0.8     -0.3          —          0.8     V          —
                          VIH                                               2.0           —   VDDI/O +    2.0          —       VDDI/O +   V          —
                                                                                                 0.5                              0.5
Capacitance               CIN                                               —             —      8.5      —            —          8.5    pF          —
Leakage                 Inputs                                              —             —     + 10      —            —         + 10    μA    VDDI/O (max)
                    I/OLEAK W/O                                             —             —     + 10      —            —         + 10    μA    VDDI/O (max)
                 Pull-ups/downs
                   I/OLEAK WITH                                             —             —     + 80      —            —         + 80    μA    VDDI/O (max)
                 Pull-ups/downs
                                                          Table 18 DC Electrical Characteristics (Part 2 of 2)
  1.
     Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0.
                                                                                21 of 40                                                November 28, 2011


   IDT 89HPES32H8G2 Data Sheet
Absolute Maximum Voltage Rating
                                                                                               PCIe
                                                       PCIe Analog      PCIe Analog
                                 Core Supply                                             Transmitter       I/O Supply
                                                           Supply       High Supply
                                                                                             Supply
                                        1.5V                1.5V            4.6V                1.5V           4.6V
                                                     Table 19 PES32H8G2 Absolute Maximum Voltage Rating
    Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages
in Table 13. The absolute maximum operating voltages in Table 19 are offered to provide guidelines for voltage excursions outside the recommended
voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside
the maximum range may adversely affect device functionality and reliability.
SMBus Characterization
                                                                             SMBus 2.0 Char. Data1
                                   Symbol                Parameter                                                Unit
                                                                              3V          3.3V       3.6V
                              DC Parameter for SDA Pin
                              VIL                  Input Low                  1.16         1.26       1.35           V
                              VIH                  Input High                 1.56         1.67       1.78           V
                              VOL@350uA            Output Low                  15           15         15           mV
                              IOL@0.4V                                         23           24         25           mA
                              IPullup              Current Source              —            —          —            μA
                              IIL_Leak             Input Low Leakage            0            0          0           μA
                              IIH_Leak             Input High Leakage           0            0          0           μA
                              DC Parameter for SCL Pin
                              VIL (V)              Input Low                  1.11          1.2       1.31           V
                              VIH (V)              Input High                 1.54         1.65       1.76           V
                              IIL_Leak             Input Low Leakage            0            0          0           μA
                              IIH_Leak             Input High Leakage           0            0          0           μA
                                                            Table 20 SMBus DC Characterization Data
                                1.
                                   Data at room and hot temperature.
                                                                         22 of 40                                            November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                                                                          SMBus @3.3V ±10%1
                      Symbol                    Parameter                                   Unit
                                                                            Min       Max
                  FSCL                Clock frequency                         5        600  KHz
                  TBUF                Bus free time between Stop and         3.5        —    μs
                                      Start
                  THD:STA             Start condition hold time               1         —    μs
                  TSU:STA             Start condition setup time              1         —    μs
                  TSU:STO             Stop condition setup time               1         —    μs
                  THD:DAT             Data hold time                          1         —    ns
                  TSU:DAT             Data setup time                         1         —    ns
                  TTIMEOUT            Detect clock low time out              —        74.7   ms
                  TLOW                Clock low period                       3.7        —    μs
                  THIGH               Clock high period                      3.7        —    μs
                  TF                  Clock/Data fall time                   —        72.2   ns
                  TR                  Clock/Data rise time                   —        68.3   ns
                  TPOR@10kHz          Time which a device must be            20         —    ms
                                      operational after power-on reset
                                                      Table 21 SMBus AC Timing Data
                   1.
                      Data at room and hot temperature.
                                                                 23 of 40                        November 28, 2011


  IDT 89HPES32H8G2 Data Sheet
Package Pinout — 484-BGA Signal Pinout
   The following table lists the pin numbers and signal names for the PES32H8G2 device.
 Pin         Function            Alt    Pin        Function          Alt    Pin       Function      Alt  Pin     Function      Alt
 A1      VSS                            B13    VSS                         D3     VSS                   E15  VDDPEA
 A2      VDDI/O                         B14    P02CLKN                     D4     VSS                   E16  VSS
 A3      PE03TP3                        B15    VSS                         D5     PE03RP3               E17  PE02RP1
 A4      PE03TP2                        B16    PE02TN1                     D6     PE03RN2               E18  VDDPEHA
 A5      VSS                            B17    PE02TN0                     D7     VSS                   E19  VSS
 A6      PE03TP1                        B18    VDDI/O                      D8     PE03RP1               E20  VSS
 A7      PE03TP0                        B19    MSMBCLK                     D9     VSS                   E21  PE00TN0
 A8      VSS                            B20    JTAG_TMS                    D10    PE03RP0               E22  PE00TP0
 A9      GCLKP0                         B21    SSMBCLK                     D11    REFRESPLL             F1   VSS
 A10     VSS                            B22    JTAG_TCK                    D12    VSS                   F2   VSS
 A11     PE02TP3                        C1     VSS                         D13    PE02RP3               F3   PE05RN3
 A12     PE02TP2                        C2     VDDI/O                      D14    VSS                   F4   PE05RP3
 A13     VSS                            C3     VSS                         D15    PE02RP2               F5   VDDPEHA
 A14     P02CLKP                        C4     VSS                         D16    VSS                   F6   VDDPEHA
 A15     VSS                            C5     PE03RN3                     D17    PE02RN1               F7   VDDPEHA
 A16     PE02TP1                        C6     VSS                         D18    PE02RP0               F8   VDDPEA
 A17     PE02TP0                        C7     VSS                         D19    VSS                   F9   VDDPETA
 A18     VDDI/O                         C8     PE03RN1                     D20    JTAG_TDI              F10  VDDPEA
 A19     MSMBDAT                        C9     VSS                         D21    VDDI/O                F11  VDDPEA
 A20     JTAG_TDO                       C10    PE03RN0                     D22    VDDI/O                F12  VDDPETA
 A21     CLKMODE1                       C11    VSS                         E1     VSS                   F13  VDDPETA
 A22     SSMBADDR2                      C12    VSS                         E2     VSS                   F14  VDDPEA
 B1      VSS                            C13    PE02RN3                     E3     VSS                   F15  VDDPEA
 B2      VDDI/O                         C14    VSS                         E4     VSS                   F16  VDDPEA
 B3      PE03TN3                        C15    PE02RN2                     E5     VDDPEHA               F17  VDDPEHA
 B4      PE03TN2                        C16    REFRES02                    E6     PE03RP2               F18  VDDPEHA
 B5      VSS                            C17    VSS                         E7     VDDPEA                F19  VDDPEHA
 B6      PE03TN1                        C18    PE02RN0                     E8     VDDPEA                F20  VSS
 B7      PE03TN0                        C19    PERSTN                      E9     VDDPETA               F21  PE00TN1
 B8      VSS                            C20    JTAG_TRST_N                 E10    VDDPEA                F22  PE00TP1
 B9      GCLKN0                         C21    SSMBDAT                     E11    REFRES03              G1   PE05TP3
 B10     VSS                            C22    SSMBADDR1                   E12    VDDPETA               G2   PE05TN3
 B11     PE02TN3                        D1     VSS                         E13    NC                    G3   VSS
 B12     PE02TN2                        D2     VSS                         E14    VSS                   G4   PE05RN2
                                                    Table 22 PES32H8G2 Signal Pin-Out (Part 1 of 4)
                                                                     24 of 40                                    November 28, 2011


IDT 89HPES32H8G2 Data Sheet
Pin      Function   Alt   Pin     Function         Alt    Pin        Function      Alt Pin     Function      Alt
G5   PE05RP2             H20  VSS                        K13     VSS                   M6  VDDPEA
G6   VDDPEA              H21  P01CLKN                    K14     VDDCORE               M7  VSS
G7   VSS                 H22  P01CLKP                    K15     VDDCORE               M8  VDDCORE
G8   VDDCORE             J1   VSS                        K16     VSS                   M9  VDDCORE
G9   VDDCORE             J2   VSS                        K17     VDDPETA               M10 VSS
G10  VSS                 J3   PE05RN1                    K18     REFRES01              M11 VDDCORE
G11  VDDCORE             J4   PE05RP1                    K19     PE00RP2               M12 VDDCORE
G12  VDDCORE             J5   VDDPETA                    K20     PE00RN2               M13 VSS
G13  VSS                 J6   VDDPETA                    K21     VSS                   M14 VDDCORE
G14  VDDCORE             J7   VSS                        K22     VSS                   M15 VDDCORE
G15  VDDCORE             J8   VDDCORE                    L1      PE05TP0               M16 VSS
G16  VSS                 J9   VDDCORE                    L2      PE05TN0               M17 VDDPEA
G17  VDDPEA              J10  VSS                        L3      VSS                   M18 VDDPEA
G18  VDDPEA              J11  VDDCORE                    L4      VSS                   M19 VSS
G19  PE00RP0             J12  VDDCORE                    L5      VDDPEA                M20 VSS
G20  PE00RN0             J13  VSS                        L6      VDDPEA                M21 PE00TN3
G21  VSS                 J14  VDDCORE                    L7      VSS                   M22 PE00TP3
G22  VSS                 J15  VDDCORE                    L8      VDDCORE               N1  PE04TP3
H1   PE05TP2             J16  VSS                        L9      VDDCORE               N2  PE04TN3
H2   PE05TN2             J17  VDDPETA                    L10     VSS                   N3  REFRES04
H3   REFRES05            J18  VDDPETA                    L11     VDDCORE               N4  PE04RN2
H4   VSS                 J19  REFRES00                   L12     VDDCORE               N5  PE04RP2
H5   VDDPEA              J20  NC                         L13     VSS                   N6  VDDPEA
H6   VDDPEA              J21  P00CLKN                    L14     VDDCORE               N7  VSS
H7   VSS                 J22  P00CLKP                    L15     VDDCORE               N8  VDDCORE
H8   VDDCORE             K1   PE05TP1                    L16     VSS                   N9  VDDCORE
H9   VDDCORE             K2   PE05TN1                    L17     VDDPEA                N10 VSS
H10  VSS                 K3   VSS                        L18     PE00RP3               N11 VDDCORE
H11  VDDCORE             K4   PE05RN0                    L19     PE00RN3               N12 VDDCORE
H12  VDDCORE             K5   PE05RP0                    L20     VSS                   N13 VSS
H13  VSS                 K6   VDDPETA                    L21     PE00TN2               N14 VDDCORE
H14  VDDCORE             K7   VSS                        L22     PE00TP2               N15 VDDCORE
H15  VDDCORE             K8   VDDCORE                    M1      VSS                   N16 VSS
H16  VSS                 K9   VDDCORE                    M2      VSS                   N17 VDDPEA
H17  VDDPEA              K10  VSS                        M3      PE04RN3               N18 VDDPEA
H18  PE00RP1             K11  VDDCORE                    M4      PE04RP3               N19 PE01RP0
H19  PE00RN1             K12  VDDCORE                    M5      VDDPEA                N20 PE01RN0
                                   Table 22 PES32H8G2 Signal Pin-Out (Part 2 of 4)
                                                   25 of 40                                    November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
Pin       Function   Alt   Pin     Function         Alt    Pin        Function      Alt Pin     Function      Alt
N21   VSS                 R14  VDDCORE                    U7      VDDPEA                V22 PE01TP3
N22   VSS                 R15  VDDCORE                    U8      VDDPEA                W1  VSS
P1    PE04TP2             R16  VSS                        U9      VDDPEA                W2  P23MERGEN
P2    PE04TN2             R17  VDDPETA                    U10     VDDPETA               W3  P45MERGEN
P3    VSS                 R18  VDDPETA                    U11     VDDPETA               W4  VDDI/O
P4    VSS                 R19  VSS                        U12     VDDPEA                W5  PE06RP0
P5    VDDPETA             R20  VSS                        U13     VDDPEA                W6  PE06RN1
P6    VDDPETA             R21  PE01TN1                    U14     VDDPEA                W7  REFRES06
P7    VSS                 R22  PE01TP1                    U15     VDDPETA               W8  PE06RP2
P8    VDDCORE             T1   PE04TP1                    U16     VDDPEA                W9  VSS
P9    VDDCORE             T2   PE04TN1                    U17     VDDPEHA               W10 VSS
P10   VSS                 T3   VSS                        U18     PE01RP3               W11 PE06RP3
P11   VDDCORE             T4   VSS                        U19     PE01RN3               W12 VSS
P12   VDDCORE             T5   VDDPEHA                    U20     VSS                   W13 PE07RP0
P13   VSS                 T6   VDDPEHA                    U21     PE01TN2               W14 PE07RN1
P14   VDDCORE             T7   VSS                        U22     PE01TP2               W15 VSS
P15   VDDCORE             T8   VDDCORE                    V1      VDDI/O                W16 PE07RP2
P16   VSS                 T9   VDDCORE                    V2      VDDI/O                W17 VSS
P17   VDDPEA              T10  VSS                        V3      PE04RN0               W18 VDDPEHA
P18   PE01RP1             T11  VDDCORE                    V4      PE04RP0               W19 PE07RP3
P19   PE01RN1             T12  VDDCORE                    V5      VSS                   W20 VDDI/O
P20   VSS                 T13  VSS                        V6      PE06RP1               W21 VDDI/O
P21   PE01TN0             T14  VDDCORE                    V7      VSS                   W22 VDDI/O
P22   PE01TP0             T15  VDDCORE                    V8      VDDPEA                Y1  P01MERGEN
R1    VSS                 T16  VSS                        V9      VDDPEA                Y2  P67MERGEN
R2    VSS                 T17  VDDPETA                    V10     VSS                   Y3  CLKMODE2
R3    PE04RN1             T18  VDDPETA                    V11     VDDPETA               Y4  VDDI/O
R4    PE04RP1             T19  PE01RP2                    V12     VSS                   Y5  PE06RN0
R5    VDDPETA             T20  PE01RN2                    V13     VDDPEA                Y6  VSS
R6    VDDPETA             T21  VSS                        V14     PE07RP1               Y7  VSS
R7    VSS                 T22  VSS                        V15     VDDPETA               Y8  PE06RN2
R8    VDDCORE             U1   PE04TP0                    V16     VDDPEA                Y9  VSS
R9    VDDCORE             U2   PE04TN0                    V17     VDDPEHA               Y10 VSS
R10   VSS                 U3   VSS                        V18     VDDPEHA               Y11 PE06RN3
R11   VDDCORE             U4   VSS                        V19     VSS                   Y12 VSS
R12   VDDCORE             U5   VDDPEHA                    V20     VSS                   Y13 PE07RN0
R13   VSS                 U6   VDDPEHA                    V21     PE01TN3               Y14 VSS
                                    Table 22 PES32H8G2 Signal Pin-Out (Part 3 of 4)
                                                    26 of 40                                    November 28, 2011


  IDT 89HPES32H8G2 Data Sheet
 Pin       Function   Alt  Pin         Function          Alt    Pin       Function          Alt Pin      Function      Alt
 Y15   REFRES07            AA6     PE06TN0                     AA19   VSS                       AB10 PE06TP3
 Y16   PE07RN2             AA7     PE06TN1                     AA20   GPIO_03                1  AB11 VSS
 Y17   VSS                 AA8     VSS                         AA21   GPIO_04                1  AB12 GCLKP1
 Y18   VSS                 AA9     PE06TN2                     AA22   GPIO_05                2  AB13 VSS
 Y19   PE07RN3             AA10    PE06TN3                     AB1    SWMODE1                   AB14 PE07TP0
 Y20   GPIO_06             AA11    VSS                         AB2    RSTHALT                   AB15 PE07TP1
 Y21   GPIO_07             AA12    GCLKN1                      AB3    SWMODE2                   AB16 VSS
 Y22   GPIO_08         1   AA13    VSS                         AB4    SWMODE3                   AB17 PE07TP2
 AA1   CLKMODE0            AA14    PE07TN0                     AB5    VDDI/O                    AB18 PE07TP3
 AA2   GCLKFSEL            AA15    PE07TN1                     AB6    PE06TP0                   AB19 VSS
 AA3   SWMODE0             AA16    VSS                         AB7    PE06TP1                   AB20 GPIO_00            1
 AA4   VSS                 AA17    PE07TN2                     AB8    VSS                       AB21 GPIO_01            1
 AA5   VDDI/O              AA18    PE07TN3                     AB9    PE06TP2                   AB22 GPIO_02            1
                                        Table 22 PES32H8G2 Signal Pin-Out (Part 4 of 4)
Alternate Signal Functions
                              Pin          GPIO           1st Alternate       2nd Alternate
                              AB20        GPIO_00          PART0PERSTN                  —
                              AB21        GPIO_01          PART1PERSTN                  —
                              AB22        GPIO_02          PART2PERSTN                  —
                              AA20        GPIO_03          PART3PERSTN
                              AA21        GPIO_04                —                P0LINKUPN
                              AA22        GPIO_05              GPEN               P0ACTIVEN
                              Y22         GPIO_08            IOEXPINTN                  —
                                        Table 23 PES32H8G2 Alternate Signal Functions
No Connection Pins
                                                             NC
                                                        E13      J20
                                              Table 24 PES32H8G2 No Connection
                                                         27 of 40                                        November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
Power Pins
        VDDCore   VDDCore    VDDCore     VDDI/O        VDDPEA      VDDPEA VDDPEHA VDDPETA
           G8        K11       N14           A2           E7         M5      E5      E9
           G9        K12       N15          A18           E8         M6      E18     E12
          G11        K14        P8           B2          E10         M17     F5      F9
          G12        K15        P9          B18          E15         M18     F6      F12
          G14         L8       P11          C2            F8         N6      F7      F13
          G15         L9       P12          D21          F10         N17     F17      J5
           H8        L11       P14          D22          F11         N18     F18      J6
           H9        L12       P15           V1          F14         P17     F19     J17
          H11        L14        R8           V2          F15         U7      T5      J18
          H12        L15        R9          W4           F16         U8      T6      K6
          H14         M8       R11          W20           G6         U9      U5      K17
          H15         M9       R12          W21          G17         U12     U6      P5
           J8        M11       R14          W22          G18         U13     U17     P6
           J9        M12       R15           Y4           H5         U14     V17     R5
          J11        M14        T8          AA5           H6         U16     V18     R6
          J12        M15        T9          AB5          H17         V8     W18      R17
          J14         N8       T11                        L5         V9              R18
          J15         N9       T12                        L6         V13             T17
           K8        N11       T14                       L17         V16             T18
           K9        N12       T15                                                   U10
                                                                                     U11
                                                                                     U15
                                                                                     V11
                                                                                     V15
                                     Table 25 PES32H8G2 Power Pins
                                                28 of 40                          November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
Ground Pins
               Vss           Vss       Vss             Vss      Vss Vss
                A1           D4         H4             L20      R10 W12
                A5           D7         H7             M1       R13 W15
                A8           D9        H10             M2       R16 W17
                A10          D12       H13             M7       R19  Y6
                A13          D14       H16             M10      R20  Y7
                A15          D16       H20             M13       T3  Y9
                B1           D19        J1             M16       T4 Y10
                B5           E1         J2             M19       T7 Y12
                B8           E2         J7             M20      T10 Y14
                B10          E3        J10             N7       T13 Y17
                B13          E4        J13             N10      T16 Y18
                B15          E14       J16             N13      T21 AA4
                C1           E16        K3             N16      T22 AA8
                C3           E19        K7             N21      U3  AA11
                C4           E20       K10             N22      U4  AA13
                C6            F1       K13              P3      U20 AA16
                C7            F2       K16              P4      V5  AA19
                C9           F20       K21              P7      V7  AB8
               C11           G3        K22             P10      V10 AB11
               C12           G7         L3             P13      V12 AB13
               C14           G10        L4             P16      V19 AB16
               C17           G13        L7             P20      V20 AB19
                D1           G16       L10             R1       W1
                D2           G21       L13             R2       W9
                D3           G22       L16             R7       W10
                                 Table 26 PES32H8G2 Ground Pins
                                            29 of 40                    November 28, 2011


  IDT 89HPES32H8G2 Data Sheet
Signals Listed Alphabetically
                     Signal Name      I/O Type        Location                    Signal Category
                     CLKMODE0               I             AA1                            System
                     CLKMODE1               I              A21
                     CLKMODE2               I              Y3
                     GCLKFSEL               I             AA2
                     GCLKN0                 I              B9                          PCI Express
                     GCLKN1                 I             AA12
                     GCLKP0                 I              A9
                     GCLKP1                 I             AB12
                     GPIO_00              I/O             AB20                General Purpose Input/Output
                     GPIO_01              I/O             AB21
                     GPIO_02              I/O             AB22
                     GPIO_03              I/O             AA20
                     GPIO_04              I/O             AA21
                     GPIO_05              I/O             AA22
                     GPIO_06              I/O              Y20
                     GPIO_07              I/O              Y21
                     GPIO_08              I/O              Y22
                     JTAG_TCK               I              B22                            JTAG
                     JTAG_TDI               I             D20
                     JTAG_TDO              O              A20
                     JTAG_TMS               I             B20
                     JTAG_TRST_N            I             C20
                     MSMBCLK              I/O              B19                           SMBus
                     MSMBDAT              I/O              A19
                     NO CONNECTION             Refer to Table 24 for a listing of No Connect pins.
                     P00CLKN                I              J21                         PCI Express
                     P00CLKP                I              J22
                     P01CLKN                I             H21
                     P01CLKP                I             H22
                     P02CLKN                I              B14
                     P02CLKP                I              A14
                                 Table 27 PES32H8G2 Alphabetical Signal List (Part 1 of 6)
                                                       30 of 40                                            November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                   Signal Name    I/O Type       Location                Signal Category
                   P01MERGEN           I             Y1                          System
                   P23MERGEN           I             W2
                   P45MERGEN           I             W3
                   P67MERGEN           I             Y2
                   PE00RN0             I             G20                      PCI Express
                   PE00RN1             I             H19
                   PE00RN2             I             K20
                   PE00RN3             I             L19
                   PE00RP0             I             G19
                   PE00RP1             I             H18
                   PE00RP2             I             K19
                   PE00RP3             I             L18
                   PE00TN0             O             E21
                   PE00TN1             O             F21
                   PE00TN2             O             L21
                   PE00TN3             O             M21
                   PE00TP0             O             E22
                   PE00TP1             O             F22
                   PE00TP2             O             L22
                   PE00TP3             O             M22
                   PE01RN0             I             N20
                   PE01RN1             I             P19
                   PE01RN2             I             T20
                   PE01RN3             I             U19
                   PE01RP0             I             N19
                   PE01RP1             I             P18
                   PE01RP2             I             T19
                   PE01RP3             I             U18
                   PE01TN0             O             P21
                   PE01TN1             O             R21
                   PE01TN2             O             U21
                   PE01TN3             O             V21
                   PE01TP0             O             P22
                   PE01TP1             O             R22
                   PE01TP2             O             U22
                   PE01TP3             O             V22
                             Table 27 PES32H8G2 Alphabetical Signal List (Part 2 of 6)
                                                 31 of 40                                 November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                   Signal Name    I/O Type       Location                Signal Category
                   PE02RN0             I             C18                  PCI Express (Cont.)
                   PE02RN1             I             D17
                   PE02RN2             I             C15
                   PE02RN3             I             C13
                   PE02RP0             I             D18
                   PE02RP1             I             E17
                   PE02RP2             I             D15
                   PE02RP3             I             D13
                   PE02TN0             O             B17
                   PE02TN1             O             B16
                   PE02TN2             O             B12
                   PE02TN3             O             B11
                   PE02TP0             O             A17
                   PE02TP1             O             A16
                   PE02TP2             O             A12
                   PE02TP3             O             A11
                   PE03RN0             I             C10
                   PE03RN1             I             C8
                   PE03RN2             I             D6
                   PE03RN3             I             C5
                   PE03RP0             I             D10
                   PE03RP1             I             D8
                   PE03RP2             I             E6
                   PE03RP3             I             D5
                   PE03TN0             O             B7
                   PE03TN1             O             B6
                   PE03TN2             O             B4
                   PE03TN3             O             B3
                   PE03TP0             O             A7
                   PE03TP1             O             A6
                   PE03TP2             O             A4
                   PE03TP3             O             A3
                   PE04RN0             I             V3
                   PE04RN1             I             R3
                   PE04RN2             I             N4
                   PE04RN3             I             M3
                             Table 27 PES32H8G2 Alphabetical Signal List (Part 3 of 6)
                                                 32 of 40                                     November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                   Signal Name    I/O Type       Location                Signal Category
                   PE04RP0             I             V4                   PCI Express (Cont.)
                   PE04RP1             I             R4
                   PE04RP2             I             N5
                   PE04RP3             I             M4
                   PE04TN0             O             U2
                   PE04TN1             O             T2
                   PE04TN2             O             P2
                   PE04TN3             O             N2
                   PE04TP0             O             U1
                   PE04TP1             O             T1
                   PE04TP2             O             P1
                   PE04TP3             O             N1
                   PE05RN0             I             K4
                   PE05RN1             I              J3
                   PE05RN2             I             G4
                   PE05RN3             I             F3
                   PE05RP0             I             K5
                   PE05RP1             I              J4
                   PE05RP2             I             G5
                   PE05RP3             I             F4
                   PE05TN0             O              L2
                   PE05TN1             O             K2
                   PE05TN2             O             H2
                   PE05TN3             O             G2
                   PE05TP0             O              L1
                   PE05TP1             O             K1
                   PE05TP2             O             H1
                   PE05TP3             O             G1
                   PE06RN0             I             Y5
                   PE06RN1             I             W6
                   PE06RN2             I             Y8
                   PE06RN3             I             Y11
                   PE06RP0             I             W5
                   PE06RP1             I             V6
                   PE06RP2             I             W8
                   PE06RP3             I            W11
                             Table 27 PES32H8G2 Alphabetical Signal List (Part 4 of 6)
                                                 33 of 40                                     November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                   Signal Name    I/O Type       Location                Signal Category
                   PE06TN0             O             AA6                  PCI Express (Cont.)
                   PE06TN1             O             AA7
                   PE06TN2             O             AA9
                   PE06TN3             O            AA10
                   PE06TP0             O             AB6
                   PE06TP1             O             AB7
                   PE06TP2             O             AB9
                   PE06TP3             O            AB10
                   PE07RN0              I            Y13
                   PE07RN1              I           W14
                   PE07RN2              I            Y16
                   PE07RN3              I            Y19
                   PE07RP0              I           W13
                   PE07RP1              I            V14
                   PE07RP2              I           W16
                   PE07RP3              I           W19
                   PE07TN0             O            AA14
                   PE07TN1             O            AA15
                   PE07TN2             O            AA17
                   PE07TN3             O            AA18
                   PE07TP0             O            AB14
                   PE07TP1             O            AB15
                   PE07TP2             O            AB17
                   PE07TP3             O            AB18
                   PERSTN               I            C19                         System
                   REFRES00           I/O            J19              SerDes Reference Resistors
                   REFRES01           I/O            K18
                   REFRES02           I/O            C16
                   REFRES03           I/O            E11
                   REFRES04           I/O            N3
                   REFRES05           I/O            H3
                   REFRES06           I/O            W7
                   REFRES07           I/O            Y15
                   REFRESPLL          I/O            D11
                   RSTHALT              I            AB2                         System
                             Table 27 PES32H8G2 Alphabetical Signal List (Part 5 of 6)
                                                 34 of 40                                        November 28, 2011


IDT 89HPES32H8G2 Data Sheet
                   Signal Name        I/O Type        Location                    Signal Category
                   SSMBADDR1                I             C22                            SMBus
                   SSMBADDR2                I             A22
                   SSMBCLK                I/O             B21
                   SSMBDAT                I/O             C21
                   SWMODE0                  I             AA3                            System
                   SWMODE1                  I             AB1
                   SWMODE2                  I             AB3
                   SWMODE3                  I             AB4
                   VDDCORE, VDD-               Refer to Table 25 for a listing of No Connect pins.
                   PEA, VDDIO,
                   VDDPE, VTTPE
                   VSS                         Refer to Table 26 for a listing of No Connect pins.
                                 Table 27 PES32H8G2 Alphabetical Signal List (Part 6 of 6)
                                                       35 of 40                                    November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
PES32H8G2 Pinout — Top View
              1   2   3   4   5    6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
           A                                                                               A
           B                                                                               B
           C                                                                               C
           D                                                                               D
           E                             X          X   X                                  E
            F                            X          X X                                    F
           G                                                                               G
           H                                                                               H
            J                 X X                                       X X  X             J
           K                       X                                    X                  K
           L                                                                               L
           M                                                                               M
           N                                                                               N
           P                  X X                                                          P
           R                  X X                                       X X                R
           T                                                            X X                T
           U                               X X                   X                         U
           V                                    X                X                         V
           W                                                                               W
           Y                                                                               Y
          AA                                                                              AA
          AB                                                                              AB
              1   2   3   4   5    6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
                    VDDCore (Power)         VDDPETA (Transmitter Power)      Signals
                    VDDI/O (Power)          VDDPEA (Analog Power)
                                                                           X No connect
                    Vss (Ground)            VDDPEHA (High Analog Power)
                                               36 of 40                                 November 28, 2011


IDT 89HPES32H8G2 Data Sheet
PES32H8G2 Package Drawing — 484-Pin BL484/BR484
                                             IDT
                                                  www.IDT.com
                              37 of 40                          November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
PES32H8G2 Package Drawing — Page Two
                                                  IDT
                                                    www.IDT.com
                                       38 of 40                   November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
Revision History
  January 21, 2010: Publication of Final data sheet.
  March 30, 2011: In Table 13, added VDDPETA to footnote #1.
  November 28, 2011: Added new Tables 20 and 21, SMBus Characterization and Timing.
                                                             39 of 40               November 28, 2011


 IDT 89HPES32H8G2 Data Sheet
Ordering Information
        NN            A          NNANN        AN            AA          AA              A                             Legend
                                                                                                                    A = Alpha Character
                                                                                                                    N = Numeric Character
      Product   Operating       Product    Generation Device          Package Temp Range
      Family       Voltage      Detail       Series     Revision
                                                                                            Blank      Commercial Temperature
                                                                                                       (0°C to +70°C Ambient)
                                                                                             I          Industrial Temperature
                                                                                                        (-40° C to +85° C Ambient)
                                                                                             BL         484-ball FCBGA
                                                                                             BLG        484-ball FCBGA, Green
                                                                                             ZB         ZB revision
                                                                                             ZC         ZC revision
                                                                                             G2         PCIe Gen 2
                                                                                            32H8        32-lane, 8-port
                                                                                             H         1.0V +/- 0.1V Core Voltage
                                                                                            89         Serial Switching Product
Valid Combinations
    89H32H8G2ZBBL          484-ball FCBGA package, Commercial Temperature
    89H32H8G2ZBBLG         484-ball Green FCBGA package, Commercial Temperature
    89H32H8G2ZBBLI         484-ball FCBGA package, Industrial Temperature
    89H32H8G2ZBBLGI        484-ball Green FCBGA package, Industrial Temperature
    89H32H8G2ZCBL          484-ball FCBGA package, Commercial Temperature
    89H32H8G2ZCBLG         484-ball Green FCBGA package, Commercial Temperature
    89H32H8G2ZCBLI         484-ball FCBGA package, Industrial Temperature
    89H32H8G2ZCBLGI        484-ball Green FCBGA package, Industrial Temperature
                             CORPORATE HEADQUARTERS                       for SALES:                           for Tech Support:
                             6024 Silver Creek Valley Road                800-345-7015 or 408-284-8200         email: ssdhelp@idt.com
                         ®
                             San Jose, CA 95138                           fax: 408-284-2775                    phone: 408-284-8208
                                                                          www.idt.com
                                                                 40 of 40                                              November 28, 2011


 IMPORTANT NOTICE AND DISCLAIMER
 RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
 SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
 REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
 OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
 INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
 PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
 These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
 for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
 ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
 resources are subject to change without notice. Renesas grants you permission to use these resources only for
 development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
 prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
 Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
 damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
 to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
 expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
                                                                                                               (Rev.1.0 Mar 2020)
Corporate Headquarters                                                  Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,                                          For further information on a product, technology, the most
Koto-ku, Tokyo 135-0061, Japan                                          up-to-date version of a document, or your nearest sales
www.renesas.com                                                         office, please visit:
                                                                        www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
                                                                      © 2020 Renesas Electronics Corporation. All rights reserved.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 89KTPES5T5 89KTPES24NT6AG2 89KTPES64H16G3 TSI381-RDK1 V2.0 89KTPES3T3QFN 89KTPES48H12G2
 89KTPES48H12BG2 89KTPES48H12G3 89KTPES32NT8AG2 89KTPES6T5 89H32H8G3YAHL
89H32H8G3YAHLG 89KTPES48T12G2 89H32H8G3YAHLGI8 TSI381-RDK1 V2.1 89H32H8G3YAHLI
89KTPES32H8G2 TSI381-RDK2 V1.0 89H32H8G3YAHLI8 TSI310A-RDK1 V1.0 89H32H8G3YAHLGI
89H32H8G3YAHL8 89KTPES4T4QFN 89KTPES32NT8BG2 89KTPES48H12AG2 89KTPES32T8G2
89H32H8G3YAHLG8 89KTPES34H16G2 TSI340-RDK1 89KTPES4T4 89KTPES32NT24AG2
