Analysis & Synthesis report for ariane_cyclone
Sat Sep 21 19:57:41 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Sep 21 19:57:41 2024           ;
; Quartus Prime Version       ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name               ; ariane_cyclone                              ;
; Top-level Entity Name       ; ariane                                      ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; ariane             ; ariane_cyclone     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 128         ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Sep 21 19:57:36 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ariane_cyclone -c ariane_cyclone
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 64 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file core/include/build_config_pkg.sv
    Info (12022): Found design unit 1: build_config_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/include/build_config_pkg.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file core/include/config_pkg.sv
    Info (12022): Found design unit 1: config_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/include/config_pkg.sv Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file core/include/cv64a6_mmu_config_pkg.sv
    Info (12022): Found design unit 1: cva6_config_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/include/cv64a6_mmu_config_pkg.sv Line: 10
Warning (12019): Can't analyze file -- file core/include/cv64a6_imafdc_config_pkg.sv is missing
Info (12021): Found 1 design units, including 0 entities, in source file core/include/riscv_pkg.sv
    Info (12022): Found design unit 1: riscv (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/include/riscv_pkg.sv Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file corev_apu/riscv-dbg/src/dm_pkg.sv
    Info (12022): Found design unit 1: dm (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_pkg.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file core/cvfpu/src/fpnew_pkg.sv
    Info (12022): Found design unit 1: fpnew_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_pkg.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file core/include/ariane_pkg.sv
    Info (12022): Found design unit 1: ariane_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/include/ariane_pkg.sv Line: 29
Info (12021): Found 1 design units, including 0 entities, in source file corev_apu/tb/ariane_soc_pkg.sv
    Info (12022): Found design unit 1: ariane_soc (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/ariane_soc_pkg.sv Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file vendor/pulp-platform/axi/src/axi_pkg.sv
    Info (12022): Found design unit 1: axi_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_pkg.sv Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file corev_apu/tb/ariane_axi_pkg.sv
    Info (12022): Found design unit 1: ariane_axi (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/ariane_axi_pkg.sv Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file core/include/wt_cache_pkg.sv
    Info (12022): Found design unit 1: wt_cache_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/include/wt_cache_pkg.sv Line: 23
Info (12021): Found 5 design units, including 5 entities, in source file corev_apu/tb/axi_intf.sv
    Info (12023): Found entity 1: AXI_BUS File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv Line: 19
    Info (12023): Found entity 2: AXI_BUS_ASYNC File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv Line: 107
    Info (12023): Found entity 3: AXI_LITE File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv Line: 189
    Info (12023): Found entity 4: AXI_ROUTING_RULES File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv Line: 269
    Info (12023): Found entity 5: AXI_ARBITRATION File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv Line: 293
Info (12021): Found 1 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
    Info (12022): Found design unit 1: cf_math_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file core/include/instr_tracer_pkg.sv
    Info (12022): Found design unit 1: instr_tracer_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file core/cvxif_example/include/cvxif_instr_pkg.sv
    Info (12022): Found design unit 1: cvxif_instr_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv Line: 12
Error (10170): Verilog HDL syntax error at acc_dispatcher.sv(17) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/acc_dispatcher.sv Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file core/acc_dispatcher.sv
Info (12021): Found 1 design units, including 0 entities, in source file corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv
    Info (12022): Found design unit 1: rv_plic_reg_pkg (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file common/local/util/sram.sv
    Info (12023): Found entity 1: sram File: /tools/C/eegr-463/idris.somoye/test_clone/common/local/util/sram.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv
    Info (12023): Found entity 1: rrarbiter File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv Line: 24
Error (10170): Verilog HDL syntax error at fifo_v1.sv(19) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv Line: 19
Error (10112): Ignored design unit "fifo" at fifo_v1.sv(14) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv
Error (10170): Verilog HDL syntax error at fifo_v2.sv(19) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv Line: 19
Error (10170): Verilog HDL syntax error at fifo_v2.sv(43) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv Line: 43
Error (10170): Verilog HDL syntax error at fifo_v2.sv(46) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv Line: 46
Error (10170): Verilog HDL syntax error at fifo_v2.sv(49) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv Line: 49
Error (10112): Ignored design unit "fifo_v2" at fifo_v2.sv(13) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv
Error (10170): Verilog HDL syntax error at fifo_v3.sv(17) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv Line: 17
Error (10170): Verilog HDL syntax error at fifo_v3.sv(51) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv Line: 51
Error (10170): Verilog HDL syntax error at fifo_v3.sv(54) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv Line: 54
Error (10170): Verilog HDL syntax error at fifo_v3.sv(57) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv Line: 57
Error (10112): Ignored design unit "fifo_v3" at fifo_v3.sv(13) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/fifo_v3.sv
Error (10170): Verilog HDL syntax error at shift_reg.sv(17) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/shift_reg.sv Line: 17
Error (10170): Verilog HDL syntax error at shift_reg.sv(27) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/shift_reg.sv Line: 27
Error (10170): Verilog HDL syntax error at shift_reg.sv(51) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/shift_reg.sv Line: 51
Error (10112): Ignored design unit "shift_reg" at shift_reg.sv(16) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/shift_reg.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/shift_reg.sv
Info (12021): Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
    Info (12023): Found entity 1: lfsr_8bit File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv Line: 17
Error (10170): Verilog HDL syntax error at lfsr.sv(252) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv Line: 252
Error (10170): Verilog HDL syntax error at lfsr.sv(266) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv Line: 266
Error (10149): Verilog HDL Declaration error at lfsr.sv(272): identifier "p_regs" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv Line: 272
Error (10170): Verilog HDL syntax error at lfsr.sv(280) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv Line: 280
Error (10112): Ignored design unit "lfsr" at lfsr.sv(22) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/lfsr.sv
Error (10170): Verilog HDL syntax error at lzc.sv(43) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv Line: 43
Error (10170): Verilog HDL syntax error at lzc.sv(48) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv Line: 48
Error (10170): Verilog HDL syntax error at lzc.sv(71) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv Line: 71
Error (10170): Verilog HDL syntax error at lzc.sv(84) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv Line: 84
Error (10170): Verilog HDL syntax error at lzc.sv(89) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv Line: 89
Error (10170): Verilog HDL syntax error at lzc.sv(94) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv Line: 94
Error (10170): Verilog HDL syntax error at lzc.sv(103) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv Line: 103
Error (10170): Verilog HDL syntax error at lzc.sv(110) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv Line: 110
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/lzc.sv
Info (12021): Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/exp_backoff.sv
    Info (12023): Found entity 1: exp_backoff File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/exp_backoff.sv Line: 23
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(53) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 53
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(84) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 84
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(122) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 122
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(128) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 128
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(145) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 145
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(148) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 148
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(199) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 199
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(208) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 208
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(211) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 211
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(234) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 234
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(250) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 250
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(255) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 255
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(264) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 264
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(276) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 276
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(283) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 283
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(289) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 289
Error (10170): Verilog HDL syntax error at rr_arb_tree.sv(305) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 305
Error (10112): Ignored design unit "rr_arb_tree" at rr_arb_tree.sv(47) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv Line: 47
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
Info (12021): Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/rstgen_bypass.sv
    Info (12023): Found entity 1: rstgen_bypass File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv Line: 15
Error (10170): Verilog HDL syntax error at cdc_2phase.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 20
Warning (10335): Unrecognized synthesis attribute "dont_touch" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(36) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 36
Warning (10335): Unrecognized synthesis attribute "dont_touch" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(37) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 37
Warning (10335): Unrecognized synthesis attribute "dont_touch" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(38) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 38
Error (10112): Ignored design unit "cdc_2phase" at cdc_2phase.sv(19) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 19
Error (10170): Verilog HDL syntax error at cdc_2phase.sv(69) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 69
Warning (10335): Unrecognized synthesis attribute "dont_touch" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(81) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 81
Warning (10335): Unrecognized synthesis attribute "dont_touch" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(83) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 83
Error (10112): Ignored design unit "cdc_2phase_src" at cdc_2phase.sv(68) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 68
Error (10170): Verilog HDL syntax error at cdc_2phase.sv(119) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 119
Warning (10335): Unrecognized synthesis attribute "dont_touch" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(131) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 131
Warning (10335): Unrecognized synthesis attribute "async_reg" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(132) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 132
Warning (10335): Unrecognized synthesis attribute "dont_touch" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(134) File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 134
Error (10112): Ignored design unit "cdc_2phase_dst" at cdc_2phase.sv(118) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv Line: 118
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/cdc_2phase.sv
Info (12021): Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/unread.sv
    Info (12023): Found entity 1: unread File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/unread.sv Line: 16
Error (10170): Verilog HDL syntax error at popcount.sv(21) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/popcount.sv Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/popcount.sv
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/axi_mem_if/src/axi2mem.sv
    Info (12023): Found entity 1: axi2mem File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/axi_mem_if/src/axi2mem.sv Line: 20
Info (12021): Found 6 design units, including 6 entities, in source file vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
    Info (12023): Found entity 1: cluster_clock_and2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv Line: 11
    Info (12023): Found entity 2: cluster_clock_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv Line: 25
    Info (12023): Found entity 3: cluster_clock_gating File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv Line: 38
    Info (12023): Found entity 4: cluster_clock_inverter File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv Line: 54
    Info (12023): Found entity 5: cluster_clock_mux2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv Line: 66
    Info (12023): Found entity 6: cluster_clock_xor2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv Line: 82
Info (12021): Found 7 design units, including 7 entities, in source file vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv
    Info (12023): Found entity 1: pulp_clock_and2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv Line: 11
    Info (12023): Found entity 2: pulp_clock_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv Line: 25
    Info (12023): Found entity 3: pulp_clock_gating File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv Line: 38
    Info (12023): Found entity 4: pulp_clock_inverter File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv Line: 54
    Info (12023): Found entity 5: pulp_clock_mux2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv Line: 66
    Info (12023): Found entity 6: pulp_clock_xor2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv Line: 82
    Info (12023): Found entity 7: pulp_clock_delay File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv Line: 97
Error (10170): Verilog HDL syntax error at tc_sram_wrapper.sv(21) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/common/local/util/tc_sram_wrapper.sv Line: 21
Error (10112): Ignored design unit "tc_sram_wrapper" at tc_sram_wrapper.sv(10) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/common/local/util/tc_sram_wrapper.sv Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file common/local/util/tc_sram_wrapper.sv
Error (10170): Verilog HDL syntax error at tc_sram.sv(68) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 68
Error (10170): Verilog HDL syntax error at tc_sram.sv(109) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 109
Error (10170): Verilog HDL syntax error at tc_sram.sv(118) near text: "<";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 118
Error (10170): Verilog HDL syntax error at tc_sram.sv(121) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 121
Error (10170): Verilog HDL syntax error at tc_sram.sv(137) near text: "<";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 137
Error (10149): Verilog HDL Declaration error at tc_sram.sv(145): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 145
Error (10170): Verilog HDL syntax error at tc_sram.sv(145) near text: "<";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 145
Error (10170): Verilog HDL syntax error at tc_sram.sv(156) near text: "<=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 156
Error (10170): Verilog HDL syntax error at tc_sram.sv(167) near text: "foreach";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 167
Error (10170): Verilog HDL syntax error at tc_sram.sv(167) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 167
Error (10170): Verilog HDL syntax error at tc_sram.sv(206) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 206
Error (10112): Ignored design unit "tc_sram" at tc_sram.sv(56) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv Line: 56
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv
Info (12021): Found 8 design units, including 8 entities, in source file vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv
    Info (12023): Found entity 1: tc_clk_and2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv Line: 11
    Info (12023): Found entity 2: tc_clk_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv Line: 21
    Info (12023): Found entity 3: tc_clk_gating File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv Line: 31
    Info (12023): Found entity 4: tc_clk_inverter File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv Line: 55
    Info (12023): Found entity 5: tc_clk_mux2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv Line: 74
    Info (12023): Found entity 6: tc_clk_xor2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv Line: 85
    Info (12023): Found entity 7: tc_clk_or2 File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv Line: 95
    Info (12023): Found entity 8: tc_clk_delay File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv Line: 106
Error (10170): Verilog HDL syntax error at axi_adapter.sv(24) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/axi_adapter.sv Line: 24
Error (10112): Ignored design unit "axi_adapter" at axi_adapter.sv(19) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/axi_adapter.sv Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/axi_adapter.sv
Error (10170): Verilog HDL syntax error at alu.sv(25) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 25
Error (10170): Verilog HDL syntax error at alu.sv(57) near text: "assign";  expecting "begin". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 57
Error (10170): Verilog HDL syntax error at alu.sv(86) near text: "unique";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 86
Error (10170): Verilog HDL syntax error at alu.sv(87) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 87
Error (10170): Verilog HDL syntax error at alu.sv(88) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 88
Error (10170): Verilog HDL syntax error at alu.sv(89) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 89
Error (10170): Verilog HDL syntax error at alu.sv(90) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 90
Error (10170): Verilog HDL syntax error at alu.sv(91) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 91
Error (10170): Verilog HDL syntax error at alu.sv(95) near text: "unique";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 95
Error (10170): Verilog HDL syntax error at alu.sv(96) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 96
Error (10170): Verilog HDL syntax error at alu.sv(97) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 97
Error (10170): Verilog HDL syntax error at alu.sv(98) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 98
Error (10170): Verilog HDL syntax error at alu.sv(99) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 99
Error (10644): Verilog HDL error at alu.sv(56): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 56
Error (10170): Verilog HDL syntax error at alu.sv(103) near text: "end";  expecting "endgenerate". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 103
Error (10170): Verilog HDL syntax error at alu.sv(173) near text: "generate";  expecting "endgenerate". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 173
Error (10170): Verilog HDL syntax error at alu.sv(175) near text: "assign";  expecting "begin". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 175
Error (10170): Verilog HDL syntax error at alu.sv(366) near text: "endmodule";  expecting "endgenerate". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv Line: 366
Info (12021): Found 0 design units, including 0 entities, in source file core/alu.sv
Error (10170): Verilog HDL syntax error at fpu_wrap.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv Line: 20
Error (10170): Verilog HDL syntax error at fpu_wrap.sv(47) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv Line: 47
Error (10170): Verilog HDL syntax error at fpu_wrap.sv(47) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv Line: 47
Error (10170): Verilog HDL syntax error at fpu_wrap.sv(150) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv Line: 150
Error (10170): Verilog HDL syntax error at fpu_wrap.sv(534) near text: "[". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv Line: 534
Error (10170): Verilog HDL syntax error at fpu_wrap.sv(570) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv Line: 570
Error (10112): Ignored design unit "fpu_wrap" at fpu_wrap.sv(16) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file core/fpu_wrap.sv
Error (10170): Verilog HDL syntax error at ariane.sv(19) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 19
Error (10170): Verilog HDL syntax error at ariane.sv(24) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 24
Error (10170): Verilog HDL syntax error at ariane.sv(30) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 30
Error (10170): Verilog HDL syntax error at ariane.sv(31) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 31
Error (10149): Verilog HDL Declaration error at ariane.sv(32): identifier "hartid" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 32
Error (10170): Verilog HDL syntax error at ariane.sv(32) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 32
Error (10170): Verilog HDL syntax error at ariane.sv(33) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 33
Error (10149): Verilog HDL Declaration error at ariane.sv(34): identifier "id" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 34
Error (10170): Verilog HDL syntax error at ariane.sv(34) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 34
Error (10149): Verilog HDL Declaration error at ariane.sv(35): identifier "id" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 35
Error (10170): Verilog HDL syntax error at ariane.sv(35) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 35
Error (10149): Verilog HDL Declaration error at ariane.sv(36): identifier "id" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 36
Error (10170): Verilog HDL syntax error at ariane.sv(36) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 36
Error (10170): Verilog HDL syntax error at ariane.sv(37) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 37
Error (10170): Verilog HDL syntax error at ariane.sv(38) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 38
Error (10170): Verilog HDL syntax error at ariane.sv(43) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 43
Error (10170): Verilog HDL syntax error at ariane.sv(111) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 111
Error (10170): Verilog HDL syntax error at ariane.sv(111) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 111
Error (10170): Verilog HDL syntax error at ariane.sv(141) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv Line: 141
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/src/ariane.sv
Error (10170): Verilog HDL syntax error at cva6.sv(27) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 27
Error (10170): Verilog HDL syntax error at cva6.sv(27) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 27
Error (10170): Verilog HDL syntax error at cva6.sv(28) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 28
Error (10170): Verilog HDL syntax error at cva6.sv(32) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 32
Error (10170): Verilog HDL syntax error at cva6.sv(40) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 40
Error (10170): Verilog HDL syntax error at cva6.sv(50) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 50
Error (10170): Verilog HDL syntax error at cva6.sv(58) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 58
Error (10170): Verilog HDL syntax error at cva6.sv(62) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 62
Error (10170): Verilog HDL syntax error at cva6.sv(71) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 71
Error (10149): Verilog HDL Declaration error at cva6.sv(74): identifier "valid" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 74
Error (10149): Verilog HDL Declaration error at cva6.sv(77): identifier "vaddr" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 77
Error (10170): Verilog HDL syntax error at cva6.sv(79) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 79
Error (10149): Verilog HDL Declaration error at cva6.sv(85): identifier "instruction" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 85
Error (10149): Verilog HDL Declaration error at cva6.sv(87): identifier "ex" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 87
Error (10170): Verilog HDL syntax error at cva6.sv(88) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 88
Error (10149): Verilog HDL Declaration error at cva6.sv(104): identifier "valid" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 104
Error (10149): Verilog HDL Declaration error at cva6.sv(108): identifier "ex" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 108
Error (10149): Verilog HDL Declaration error at cva6.sv(110): identifier "is_compressed" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 110
Error (10170): Verilog HDL syntax error at cva6.sv(116) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv Line: 116
Info (12021): Found 0 design units, including 0 entities, in source file core/cva6.sv
Error (10170): Verilog HDL syntax error at branch_unit.sv(17) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/branch_unit.sv Line: 17
Error (10112): Ignored design unit "branch_unit" at branch_unit.sv(15) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/branch_unit.sv Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file core/branch_unit.sv
Info (12021): Found 1 design units, including 1 entities, in source file core/compressed_decoder.sv
    Info (12023): Found entity 1: compressed_decoder File: /tools/C/eegr-463/idris.somoye/test_clone/core/compressed_decoder.sv Line: 22
Error (10170): Verilog HDL syntax error at controller.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/controller.sv Line: 20
Error (10112): Ignored design unit "controller" at controller.sv(16) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/controller.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file core/controller.sv
Error (10170): Verilog HDL syntax error at csr_buffer.sv(21) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_buffer.sv Line: 21
Error (10112): Ignored design unit "csr_buffer" at csr_buffer.sv(17) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_buffer.sv Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file core/csr_buffer.sv
Error (10170): Verilog HDL syntax error at csr_regfile.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 20
Error (10170): Verilog HDL syntax error at csr_regfile.sv(320) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 320
Error (10170): Verilog HDL syntax error at csr_regfile.sv(320) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 320
Error (10149): Verilog HDL Declaration error at csr_regfile.sv(324): identifier "vsstatus_q" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 324
Error (10170): Verilog HDL syntax error at csr_regfile.sv(324) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 324
Error (10170): Verilog HDL syntax error at csr_regfile.sv(328) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 328
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1861) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1861
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1865) near text: "||";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1865
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1865) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1865
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1879) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1879
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1885) near text: "||";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1885
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1885) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1885
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1888) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1888
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1898) near text: "||";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1898
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1898) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1898
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1898) near text: ";";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1898
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1918) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1918
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1924) near text: "||";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1924
Error (10170): Verilog HDL syntax error at csr_regfile.sv(1924) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv Line: 1924
Info (12021): Found 0 design units, including 0 entities, in source file core/csr_regfile.sv
Error (10170): Verilog HDL syntax error at decoder.sv(26) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 26
Error (10170): Verilog HDL syntax error at decoder.sv(134) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 134
Error (10170): Verilog HDL syntax error at decoder.sv(134) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 134
Error (10170): Verilog HDL syntax error at decoder.sv(156) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 156
Error (10170): Verilog HDL syntax error at decoder.sv(288) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 288
Error (10170): Verilog HDL syntax error at decoder.sv(288) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 288
Error (10170): Verilog HDL syntax error at decoder.sv(288) near text: "==";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 288
Error (10170): Verilog HDL syntax error at decoder.sv(303) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 303
Error (10170): Verilog HDL syntax error at decoder.sv(303) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 303
Error (10170): Verilog HDL syntax error at decoder.sv(312) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 312
Error (10170): Verilog HDL syntax error at decoder.sv(312) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 312
Error (10170): Verilog HDL syntax error at decoder.sv(517) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 517
Error (10170): Verilog HDL syntax error at decoder.sv(700) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 700
Error (10170): Verilog HDL syntax error at decoder.sv(701) near text: "]";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 701
Error (10170): Verilog HDL syntax error at decoder.sv(1133) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 1133
Error (10170): Verilog HDL syntax error at decoder.sv(1134) near text: "]";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 1134
Error (10170): Verilog HDL syntax error at decoder.sv(1137) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 1137
Error (10170): Verilog HDL syntax error at decoder.sv(1138) near text: "]";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 1138
Error (10170): Verilog HDL syntax error at decoder.sv(1144) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv Line: 1144
Info (12021): Found 0 design units, including 0 entities, in source file core/decoder.sv
Error (10170): Verilog HDL syntax error at ex_stage.sv(21) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 21
Error (10170): Verilog HDL syntax error at ex_stage.sv(455) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 455
Error (10170): Verilog HDL syntax error at ex_stage.sv(455) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 455
Error (10170): Verilog HDL syntax error at ex_stage.sv(458) near text: ")";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 458
Error (10170): Verilog HDL syntax error at ex_stage.sv(473) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 473
Error (10170): Verilog HDL syntax error at ex_stage.sv(476) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 476
Error (10170): Verilog HDL syntax error at ex_stage.sv(480) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 480
Error (10170): Verilog HDL syntax error at ex_stage.sv(485) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 485
Error (10170): Verilog HDL syntax error at ex_stage.sv(489) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 489
Error (10170): Verilog HDL syntax error at ex_stage.sv(491) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 491
Error (10170): Verilog HDL syntax error at ex_stage.sv(495) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 495
Error (10170): Verilog HDL syntax error at ex_stage.sv(499) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 499
Error (10170): Verilog HDL syntax error at ex_stage.sv(595) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 595
Error (10170): Verilog HDL syntax error at ex_stage.sv(595) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 595
Error (10170): Verilog HDL syntax error at ex_stage.sv(628) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 628
Error (10170): Verilog HDL syntax error at ex_stage.sv(634) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 634
Error (10170): Verilog HDL syntax error at ex_stage.sv(636) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 636
Error (10170): Verilog HDL syntax error at ex_stage.sv(649) near text: "==";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 649
Error (10170): Verilog HDL syntax error at ex_stage.sv(651) near text: "==";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv Line: 651
Info (12021): Found 0 design units, including 0 entities, in source file core/ex_stage.sv
Error (10170): Verilog HDL syntax error at btb.sv(30) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 30
Error (10170): Verilog HDL syntax error at btb.sv(71) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 71
Error (10170): Verilog HDL syntax error at btb.sv(71) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 71
Error (10170): Verilog HDL syntax error at btb.sv(75) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 75
Error (10170): Verilog HDL syntax error at btb.sv(77) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 77
Error (10170): Verilog HDL syntax error at btb.sv(90) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 90
Error (10170): Verilog HDL syntax error at btb.sv(96) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 96
Error (10170): Verilog HDL syntax error at btb.sv(122) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 122
Error (10149): Verilog HDL Declaration error at btb.sv(122): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 122
Error (10170): Verilog HDL syntax error at btb.sv(156) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 156
Error (10149): Verilog HDL Declaration error at btb.sv(156): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 156
Error (10149): Verilog HDL Declaration error at btb.sv(164): identifier "update_branch_predict" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 164
Error (10170): Verilog HDL syntax error at btb.sv(192) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 192
Error (10112): Ignored design unit "btb" at btb.sv(28) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv Line: 28
Info (12021): Found 0 design units, including 0 entities, in source file core/frontend/btb.sv
Error (10170): Verilog HDL syntax error at bht.sv(23) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 23
Error (10170): Verilog HDL syntax error at bht.sv(65) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 65
Error (10170): Verilog HDL syntax error at bht.sv(65) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 65
Error (10170): Verilog HDL syntax error at bht.sv(69) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 69
Error (10170): Verilog HDL syntax error at bht.sv(71) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 71
Error (10170): Verilog HDL syntax error at bht.sv(78) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 78
Error (10170): Verilog HDL syntax error at bht.sv(126) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 126
Error (10170): Verilog HDL syntax error at bht.sv(142) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 142
Error (10170): Verilog HDL syntax error at bht.sv(142) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 142
Error (10170): Verilog HDL syntax error at bht.sv(146) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 146
Error (10170): Verilog HDL syntax error at bht.sv(204) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 204
Error (10149): Verilog HDL Declaration error at bht.sv(204): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 204
Error (10112): Ignored design unit "bht" at bht.sv(21) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file core/frontend/bht.sv
Error (10170): Verilog HDL syntax error at ras.sv(19) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/ras.sv Line: 19
Error (10112): Ignored design unit "ras" at ras.sv(17) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/ras.sv Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file core/frontend/ras.sv
Info (12021): Found 1 design units, including 1 entities, in source file core/frontend/instr_scan.sv
    Info (12023): Found entity 1: instr_scan File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_scan.sv Line: 18
Error (10170): Verilog HDL syntax error at instr_queue.sv(50) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 50
Error (10170): Verilog HDL syntax error at instr_queue.sv(151) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 151
Error (10170): Verilog HDL syntax error at instr_queue.sv(151) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 151
Error (10170): Verilog HDL syntax error at instr_queue.sv(206) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 206
Error (10170): Verilog HDL syntax error at instr_queue.sv(211) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 211
Error (10149): Verilog HDL Declaration error at instr_queue.sv(214): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 214
Error (10170): Verilog HDL syntax error at instr_queue.sv(220) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 220
Error (10170): Verilog HDL syntax error at instr_queue.sv(220) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 220
Error (10170): Verilog HDL syntax error at instr_queue.sv(224) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 224
Error (10170): Verilog HDL syntax error at instr_queue.sv(228) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 228
Error (10170): Verilog HDL syntax error at instr_queue.sv(257) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 257
Error (10170): Verilog HDL syntax error at instr_queue.sv(257) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 257
Error (10170): Verilog HDL syntax error at instr_queue.sv(261) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 261
Error (10170): Verilog HDL syntax error at instr_queue.sv(265) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 265
Error (10170): Verilog HDL syntax error at instr_queue.sv(277) near text: "==";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 277
Error (10170): Verilog HDL syntax error at instr_queue.sv(286) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 286
Error (10170): Verilog HDL syntax error at instr_queue.sv(286) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 286
Error (10170): Verilog HDL syntax error at instr_queue.sv(301) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 301
Error (10170): Verilog HDL syntax error at instr_queue.sv(301) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv Line: 301
Info (12021): Found 0 design units, including 0 entities, in source file core/frontend/instr_queue.sv
Error (10170): Verilog HDL syntax error at frontend.sv(22) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 22
Error (10170): Verilog HDL syntax error at frontend.sv(69) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 69
Error (10170): Verilog HDL syntax error at frontend.sv(73) near text: "}";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 73
Error (10170): Verilog HDL syntax error at frontend.sv(78) near text: "}";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 78
Error (10149): Verilog HDL Declaration error at frontend.sv(82): identifier "pc" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 82
Error (10149): Verilog HDL Declaration error at frontend.sv(83): identifier "target_address" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 83
Error (10170): Verilog HDL syntax error at frontend.sv(84) near text: "}";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 84
Error (10170): Verilog HDL syntax error at frontend.sv(89) near text: "}";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 89
Error (10170): Verilog HDL syntax error at frontend.sv(117) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 117
Error (10170): Verilog HDL syntax error at frontend.sv(117) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 117
Error (10170): Verilog HDL syntax error at frontend.sv(121) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 121
Error (10170): Verilog HDL syntax error at frontend.sv(177) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 177
Error (10170): Verilog HDL syntax error at frontend.sv(177) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 177
Error (10170): Verilog HDL syntax error at frontend.sv(187) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 187
Error (10170): Verilog HDL syntax error at frontend.sv(190) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 190
Error (10170): Verilog HDL syntax error at frontend.sv(194) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 194
Error (10170): Verilog HDL syntax error at frontend.sv(207) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 207
Error (10149): Verilog HDL Declaration error at frontend.sv(207): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 207
Error (10170): Verilog HDL syntax error at frontend.sv(218) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv Line: 218
Info (12021): Found 0 design units, including 0 entities, in source file core/frontend/frontend.sv
Error (10170): Verilog HDL syntax error at id_stage.sv(18) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 18
Error (10170): Verilog HDL syntax error at id_stage.sv(25) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 25
Error (10170): Verilog HDL syntax error at id_stage.sv(118) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 118
Error (10170): Verilog HDL syntax error at id_stage.sv(118) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 118
Error (10170): Verilog HDL syntax error at id_stage.sv(133) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 133
Error (10170): Verilog HDL syntax error at id_stage.sv(152) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 152
Error (10170): Verilog HDL syntax error at id_stage.sv(156) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 156
Error (10170): Verilog HDL syntax error at id_stage.sv(178) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 178
Error (10149): Verilog HDL Declaration error at id_stage.sv(199): identifier "i_cvxif_compressed_if_driver_i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 199
Error (10170): Verilog HDL syntax error at id_stage.sv(202) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 202
Error (10170): Verilog HDL syntax error at id_stage.sv(212) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 212
Error (10170): Verilog HDL syntax error at id_stage.sv(212) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 212
Error (10170): Verilog HDL syntax error at id_stage.sv(216) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 216
Error (10170): Verilog HDL syntax error at id_stage.sv(223) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 223
Error (10149): Verilog HDL Declaration error at id_stage.sv(223): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 223
Error (10149): Verilog HDL Declaration error at id_stage.sv(267): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 267
Error (10170): Verilog HDL syntax error at id_stage.sv(272) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 272
Error (10170): Verilog HDL syntax error at id_stage.sv(274) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 274
Error (10170): Verilog HDL syntax error at id_stage.sv(280) near text: ")";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv Line: 280
Info (12021): Found 0 design units, including 0 entities, in source file core/id_stage.sv
Error (10170): Verilog HDL syntax error at instr_realign.sv(51) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 51
Error (10170): Verilog HDL syntax error at instr_realign.sv(66) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 66
Error (10170): Verilog HDL syntax error at instr_realign.sv(66) near text: "==";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 66
Error (10170): Verilog HDL syntax error at instr_realign.sv(72) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 72
Error (10170): Verilog HDL syntax error at instr_realign.sv(73) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 73
Error (10149): Verilog HDL Declaration error at instr_realign.sv(73): identifier "unaligned_instr_q" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 73
Error (10170): Verilog HDL syntax error at instr_realign.sv(74) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 74
Error (10170): Verilog HDL syntax error at instr_realign.sv(76) near text: "!=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 76
Error (10170): Verilog HDL syntax error at instr_realign.sv(78) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 78
Error (10170): Verilog HDL syntax error at instr_realign.sv(79) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 79
Error (10170): Verilog HDL syntax error at instr_realign.sv(82) near text: "||";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 82
Error (10170): Verilog HDL syntax error at instr_realign.sv(91) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 91
Error (10170): Verilog HDL syntax error at instr_realign.sv(92) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 92
Error (10759): Verilog HDL error at instr_realign.sv(92): object data_i declared in a list of port declarations cannot be redeclared within the module body File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 92
Error (10170): Verilog HDL syntax error at instr_realign.sv(92) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 92
Error (10170): Verilog HDL syntax error at instr_realign.sv(116) near text: "==";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 116
Error (10170): Verilog HDL syntax error at instr_realign.sv(123) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 123
Error (10170): Verilog HDL syntax error at instr_realign.sv(124) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 124
Error (10170): Verilog HDL syntax error at instr_realign.sv(125) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv Line: 125
Info (12021): Found 0 design units, including 0 entities, in source file core/instr_realign.sv
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(21) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 21
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(221) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 221
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(224) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 224
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(227) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 227
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(240) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 240
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(243) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 243
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(359) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 359
Error (10149): Verilog HDL Declaration error at issue_read_operands.sv(359): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 359
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(363) near text: "begin";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 363
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(364) near text: "&&";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 364
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(367) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 367
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(370) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 370
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(371) near text: "fu_busy";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 371
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(371) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 371
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(372) near text: "fu_busy";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 372
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(372) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 372
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(373) near text: "fu_busy";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 373
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(373) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 373
Error (10170): Verilog HDL syntax error at issue_read_operands.sv(374) near text: "fu_busy";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv Line: 374
Info (12021): Found 0 design units, including 0 entities, in source file core/issue_read_operands.sv
Error (10170): Verilog HDL syntax error at issue_stage.sv(21) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv Line: 21
Error (10170): Verilog HDL syntax error at issue_stage.sv(182) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv Line: 182
Error (10170): Verilog HDL syntax error at issue_stage.sv(185) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv Line: 185
Error (10112): Ignored design unit "issue_stage" at issue_stage.sv(17) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file core/issue_stage.sv
Error (10170): Verilog HDL syntax error at load_unit.sv(25) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 25
Error (10170): Verilog HDL syntax error at load_unit.sv(495) near text: "inside";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 495
Error (10170): Verilog HDL syntax error at load_unit.sv(495) near text: ",";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 495
Error (10170): Verilog HDL syntax error at load_unit.sv(495) near text: "}";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 495
Error (10170): Verilog HDL syntax error at load_unit.sv(496) near text: "inside";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 496
Error (10170): Verilog HDL syntax error at load_unit.sv(496) near text: ",";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 496
Error (10170): Verilog HDL syntax error at load_unit.sv(496) near text: "}";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 496
Error (10170): Verilog HDL syntax error at load_unit.sv(497) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 497
Error (10170): Verilog HDL syntax error at load_unit.sv(497) near text: ",";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 497
Error (10170): Verilog HDL syntax error at load_unit.sv(497) near text: "}";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 497
Error (10170): Verilog HDL syntax error at load_unit.sv(498) near text: ",";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 498
Error (10170): Verilog HDL syntax error at load_unit.sv(498) near text: "}";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 498
Error (10112): Ignored design unit "load_unit" at load_unit.sv(21) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file core/load_unit.sv
Error (10170): Verilog HDL syntax error at load_store_unit.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 20
Error (10170): Verilog HDL syntax error at load_store_unit.sv(188) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 188
Error (10170): Verilog HDL syntax error at load_store_unit.sv(188) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 188
Error (10170): Verilog HDL syntax error at load_store_unit.sv(243) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 243
Error (10170): Verilog HDL syntax error at load_store_unit.sv(243) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 243
Error (10170): Verilog HDL syntax error at load_store_unit.sv(293) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 293
Error (10170): Verilog HDL syntax error at load_store_unit.sv(298) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 298
Error (10170): Verilog HDL syntax error at load_store_unit.sv(301) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 301
Error (10170): Verilog HDL syntax error at load_store_unit.sv(333) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 333
Error (10170): Verilog HDL syntax error at load_store_unit.sv(434) near text: "[". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 434
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(439): identifier "ld_trans_id" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 439
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(439): identifier "ld_result" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 439
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(439): identifier "ld_ex" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 439
Error (10170): Verilog HDL syntax error at load_store_unit.sv(439) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 439
Error (10759): Verilog HDL error at load_store_unit.sv(440): object load_trans_id_o declared in a list of port declarations cannot be redeclared within the module body File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 440
Error (10759): Verilog HDL error at load_store_unit.sv(440): object load_result_o declared in a list of port declarations cannot be redeclared within the module body File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 440
Error (10759): Verilog HDL error at load_store_unit.sv(440): object load_exception_o declared in a list of port declarations cannot be redeclared within the module body File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 440
Error (10170): Verilog HDL syntax error at load_store_unit.sv(440) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 440
Error (10170): Verilog HDL syntax error at load_store_unit.sv(444) near text: "[". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv Line: 444
Info (12021): Found 0 design units, including 0 entities, in source file core/load_store_unit.sv
Error (10170): Verilog HDL syntax error at lsu_bypass.sv(30) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/lsu_bypass.sv Line: 30
Error (10112): Ignored design unit "lsu_bypass" at lsu_bypass.sv(26) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/lsu_bypass.sv Line: 26
Info (12021): Found 0 design units, including 0 entities, in source file core/lsu_bypass.sv
Error (10170): Verilog HDL syntax error at cva6_mmu.sv(29) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv Line: 29
Error (10170): Verilog HDL syntax error at cva6_mmu.sv(108) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv Line: 108
Error (10170): Verilog HDL syntax error at cva6_mmu.sv(120) near text: "}";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv Line: 120
Error (10170): Verilog HDL syntax error at cva6_mmu.sv(131) near text: "}";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv Line: 131
Error (10112): Ignored design unit "cva6_mmu" at cva6_mmu.sv(25) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file core/cva6_mmu/cva6_mmu.sv
Error (10170): Verilog HDL syntax error at cva6_ptw.sv(27) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv Line: 27
Error (10644): Verilog HDL error at cva6_ptw.sv(180): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv Line: 180
Error (10644): Verilog HDL error at cva6_ptw.sv(172): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv Line: 172
Error (10170): Verilog HDL syntax error at cva6_ptw.sv(610) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv Line: 610
Error (10170): Verilog HDL syntax error at cva6_ptw.sv(610) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv Line: 610
Error (10170): Verilog HDL syntax error at cva6_ptw.sv(612) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv Line: 612
Error (10112): Ignored design unit "cva6_ptw" at cva6_ptw.sv(23) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file core/cva6_mmu/cva6_ptw.sv
Error (10170): Verilog HDL syntax error at cva6_shared_tlb.sv(25) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 25
Error (10644): Verilog HDL error at cva6_shared_tlb.sv(195): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 195
Error (10170): Verilog HDL syntax error at cva6_shared_tlb.sv(203) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 203
Error (10170): Verilog HDL syntax error at cva6_shared_tlb.sv(203) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 203
Error (10170): Verilog HDL syntax error at cva6_shared_tlb.sv(458) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 458
Error (10149): Verilog HDL Declaration error at cva6_shared_tlb.sv(458): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 458
Error (10170): Verilog HDL syntax error at cva6_shared_tlb.sv(479) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 479
Error (10170): Verilog HDL syntax error at cva6_shared_tlb.sv(497) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 497
Error (10112): Ignored design unit "cva6_shared_tlb" at cva6_shared_tlb.sv(23) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file core/cva6_mmu/cva6_shared_tlb.sv
Error (10170): Verilog HDL syntax error at cva6_tlb.sv(28) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv Line: 28
Error (10170): Verilog HDL syntax error at cva6_tlb.sv(67) near text: "[";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv Line: 67
Error (10170): Verilog HDL syntax error at cva6_tlb.sv(73) near text: "[";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv Line: 73
Error (10644): Verilog HDL error at cva6_tlb.sv(118): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv Line: 118
Error (10644): Verilog HDL error at cva6_tlb.sv(100): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv Line: 100
Error (10644): Verilog HDL error at cva6_tlb.sv(138): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv Line: 138
Error (10644): Verilog HDL error at cva6_tlb.sv(99): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv Line: 99
Error (10112): Ignored design unit "cva6_tlb" at cva6_tlb.sv(24) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file core/cva6_mmu/cva6_tlb.sv
Error (10170): Verilog HDL syntax error at mult.sv(7) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv Line: 7
Error (10170): Verilog HDL syntax error at mult.sv(40) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv Line: 40
Error (10170): Verilog HDL syntax error at mult.sv(42) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv Line: 42
Error (10170): Verilog HDL syntax error at mult.sv(87) near text: "inside";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv Line: 87
Error (10170): Verilog HDL syntax error at mult.sv(89) near text: "inside";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv Line: 89
Error (10170): Verilog HDL syntax error at mult.sv(100) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv Line: 100
Error (10170): Verilog HDL syntax error at mult.sv(100) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv Line: 100
Error (10112): Ignored design unit "mult" at mult.sv(3) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file core/mult.sv
Error (10170): Verilog HDL syntax error at multiplier.sv(51) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 51
Error (10170): Verilog HDL syntax error at multiplier.sv(51) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 51
Error (10170): Verilog HDL syntax error at multiplier.sv(57) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 57
Error (10170): Verilog HDL syntax error at multiplier.sv(60) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 60
Error (10170): Verilog HDL syntax error at multiplier.sv(75) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 75
Error (10149): Verilog HDL Declaration error at multiplier.sv(75): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 75
Error (10170): Verilog HDL syntax error at multiplier.sv(95) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 95
Error (10170): Verilog HDL syntax error at multiplier.sv(140) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 140
Error (10170): Verilog HDL syntax error at multiplier.sv(140) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 140
Error (10112): Ignored design unit "multiplier" at multiplier.sv(18) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file core/multiplier.sv
Info (12021): Found 1 design units, including 1 entities, in source file core/serdiv.sv
    Info (12023): Found entity 1: serdiv File: /tools/C/eegr-463/idris.somoye/test_clone/core/serdiv.sv Line: 18
Error (10170): Verilog HDL syntax error at perf_counters.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/perf_counters.sv Line: 20
Error (10112): Ignored design unit "perf_counters" at perf_counters.sv(16) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/perf_counters.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file core/perf_counters.sv
Error (10170): Verilog HDL syntax error at ariane_regfile_ff.sv(79) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/ariane_regfile_ff.sv Line: 79
Error (10112): Ignored design unit "ariane_regfile" at ariane_regfile_ff.sv(25) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/ariane_regfile_ff.sv Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file core/ariane_regfile_ff.sv
Error (10170): Verilog HDL syntax error at scoreboard.sv(17) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 17
Error (10170): Verilog HDL syntax error at scoreboard.sv(135) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 135
Error (10149): Verilog HDL Declaration error at scoreboard.sv(139): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 139
Error (10170): Verilog HDL syntax error at scoreboard.sv(145) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 145
Error (10170): Verilog HDL syntax error at scoreboard.sv(145) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 145
Error (10170): Verilog HDL syntax error at scoreboard.sv(163) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 163
Error (10149): Verilog HDL Declaration error at scoreboard.sv(163): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 163
Error (10170): Verilog HDL syntax error at scoreboard.sv(287) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 287
Error (10170): Verilog HDL syntax error at scoreboard.sv(287) near text: "==";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 287
Error (10170): Verilog HDL syntax error at scoreboard.sv(301) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 301
Error (10170): Verilog HDL syntax error at scoreboard.sv(335) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 335
Error (10149): Verilog HDL Declaration error at scoreboard.sv(335): identifier "k" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 335
Error (10170): Verilog HDL syntax error at scoreboard.sv(355) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 355
Error (10170): Verilog HDL syntax error at scoreboard.sv(387) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 387
Error (10149): Verilog HDL Declaration error at scoreboard.sv(387): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 387
Error (10170): Verilog HDL syntax error at scoreboard.sv(399) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 399
Error (10149): Verilog HDL Declaration error at scoreboard.sv(400): identifier "k" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 400
Error (10170): Verilog HDL syntax error at scoreboard.sv(411) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 411
Error (10170): Verilog HDL syntax error at scoreboard.sv(485) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv Line: 485
Info (12021): Found 0 design units, including 0 entities, in source file core/scoreboard.sv
Error (10170): Verilog HDL syntax error at store_buffer.sv(21) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/store_buffer.sv Line: 21
Error (10112): Ignored design unit "store_buffer" at store_buffer.sv(17) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/store_buffer.sv Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file core/store_buffer.sv
Info (12021): Found 1 design units, including 1 entities, in source file core/amo_buffer.sv
    Info (12023): Found entity 1: amo_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/core/amo_buffer.sv Line: 17
Error (10170): Verilog HDL syntax error at store_unit.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv Line: 20
Error (10170): Verilog HDL syntax error at store_unit.sv(322) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv Line: 322
Error (10170): Verilog HDL syntax error at store_unit.sv(322) near text: ")";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv Line: 322
Error (10170): Verilog HDL syntax error at store_unit.sv(343) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv Line: 343
Error (10112): Ignored design unit "store_unit" at store_unit.sv(16) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file core/store_unit.sv
Error (10170): Verilog HDL syntax error at commit_stage.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 20
Error (10170): Verilog HDL syntax error at commit_stage.sv(105) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 105
Error (10170): Verilog HDL syntax error at commit_stage.sv(114) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 114
Error (10170): Verilog HDL syntax error at commit_stage.sv(114) near text: "||";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 114
Error (10170): Verilog HDL syntax error at commit_stage.sv(114) near text: "&&";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 114
Error (10170): Verilog HDL syntax error at commit_stage.sv(116) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 116
Error (10170): Verilog HDL syntax error at commit_stage.sv(193) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 193
Error (10170): Verilog HDL syntax error at commit_stage.sv(193) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 193
Error (10170): Verilog HDL syntax error at commit_stage.sv(315) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 315
Error (10170): Verilog HDL syntax error at commit_stage.sv(315) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 315
Error (10170): Verilog HDL syntax error at commit_stage.sv(317) near text: "&&";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 317
Error (10170): Verilog HDL syntax error at commit_stage.sv(322) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 322
Error (10170): Verilog HDL syntax error at commit_stage.sv(322) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 322
Error (10170): Verilog HDL syntax error at commit_stage.sv(338) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 338
Error (10170): Verilog HDL syntax error at commit_stage.sv(338) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 338
Error (10112): Ignored design unit "commit_stage" at commit_stage.sv(16) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file core/commit_stage.sv
Error (10170): Verilog HDL syntax error at wt_dcache_ctrl.sv(18) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache_ctrl.sv Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache_ctrl.sv
Error (10170): Verilog HDL syntax error at wt_dcache_mem.sv(31) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache_mem.sv Line: 31
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache_mem.sv
Error (10170): Verilog HDL syntax error at wt_dcache_missunit.sv(19) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache_missunit.sv Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache_missunit.sv
Error (10170): Verilog HDL syntax error at wt_dcache_wbuffer.sv(54) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache_wbuffer.sv Line: 54
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache_wbuffer.sv
Error (10170): Verilog HDL syntax error at wt_dcache.sv(18) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache.sv Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache.sv
Error (10170): Verilog HDL syntax error at cva6_icache.sv(30) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_icache.sv Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/cva6_icache.sv
Error (10170): Verilog HDL syntax error at cva6_icache_axi_wrapper.sv(18) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_icache_axi_wrapper.sv Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/cva6_icache_axi_wrapper.sv
Error (10170): Verilog HDL syntax error at wt_l15_adapter.sv(54) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_l15_adapter.sv Line: 54
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_l15_adapter.sv
Error (10170): Verilog HDL syntax error at wt_cache_subsystem.sv(24) near text: "import";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_cache_subsystem.sv Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_cache_subsystem.sv
Error (10170): Verilog HDL syntax error at clint.sv(25) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 25
Error (10170): Verilog HDL syntax error at clint.sv(99) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 99
Error (10170): Verilog HDL syntax error at clint.sv(100) near text: "]";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 100
Error (10170): Verilog HDL syntax error at clint.sv(104) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 104
Error (10170): Verilog HDL syntax error at clint.sv(104) near text: "]";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 104
Error (10170): Verilog HDL syntax error at clint.sv(116) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 116
Error (10170): Verilog HDL syntax error at clint.sv(138) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 138
Error (10170): Verilog HDL syntax error at clint.sv(139) near text: "]";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 139
Error (10170): Verilog HDL syntax error at clint.sv(146) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 146
Error (10170): Verilog HDL syntax error at clint.sv(146) near text: "]";  expecting ":", or ",". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 146
Error (10170): Verilog HDL syntax error at clint.sv(160) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 160
Error (10112): Ignored design unit "clint" at clint.sv(19) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 19
Error (10112): Ignored design unit "clint_sync_wedge" at clint.sv(240) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 240
Error (10112): Ignored design unit "clint_sync" at clint.sv(274) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv Line: 274
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/clint/clint.sv
Error (10170): Verilog HDL syntax error at axi_lite_interface.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/axi_lite_interface.sv Line: 20
Error (10112): Ignored design unit "axi_lite_interface" at axi_lite_interface.sv(16) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/axi_lite_interface.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/clint/axi_lite_interface.sv
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/debug_rom/debug_rom.sv
    Info (12023): Found entity 1: debug_rom File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/debug_rom/debug_rom.sv Line: 17
Error (10170): Verilog HDL syntax error at dm_csrs.sv(294) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv Line: 294
Error (10170): Verilog HDL syntax error at dm_csrs.sv(312) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv Line: 312
Error (10170): Verilog HDL syntax error at dm_csrs.sv(360) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv Line: 360
Error (10170): Verilog HDL syntax error at dm_csrs.sv(418) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv Line: 418
Error (10170): Verilog HDL syntax error at dm_csrs.sv(560) near text: "[". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv Line: 560
Error (10112): Ignored design unit "dm_csrs" at dm_csrs.sv(18) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/riscv-dbg/src/dm_csrs.sv
Error (10170): Verilog HDL syntax error at dm_mem.sv(210) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 210
Error (10170): Verilog HDL syntax error at dm_mem.sv(242) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 242
Error (10170): Verilog HDL syntax error at dm_mem.sv(259) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 259
Error (10170): Verilog HDL syntax error at dm_mem.sv(272) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 272
Error (10170): Verilog HDL syntax error at dm_mem.sv(294) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 294
Error (10170): Verilog HDL syntax error at dm_mem.sv(303) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 303
Error (10170): Verilog HDL syntax error at dm_mem.sv(309) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 309
Error (10170): Verilog HDL syntax error at dm_mem.sv(315) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 315
Error (10170): Verilog HDL syntax error at dm_mem.sv(476) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 476
Error (10112): Ignored design unit "dm_mem" at dm_mem.sv(19) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/riscv-dbg/src/dm_mem.sv
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/src/dm_top.sv
    Info (12023): Found entity 1: dm_top File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_top.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/src/dmi_cdc.sv
    Info (12023): Found entity 1: dmi_cdc File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_cdc.sv Line: 19
Error (10170): Verilog HDL syntax error at dmi_jtag.sv(164) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_jtag.sv Line: 164
Error (10170): Verilog HDL syntax error at dmi_jtag.sv(164) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_jtag.sv Line: 164
Error (10112): Ignored design unit "dmi_jtag" at dmi_jtag.sv(19) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_jtag.sv Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/riscv-dbg/src/dmi_jtag.sv
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/src/dm_sba.sv
    Info (12023): Found entity 1: dm_sba File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_sba.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/src/dmi_jtag_tap.sv
    Info (12023): Found entity 1: dmi_jtag_tap File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/openpiton/riscv_peripherals.sv
    Info (12023): Found entity 1: riscv_peripherals File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/openpiton/riscv_peripherals.sv Line: 30
Error (10170): Verilog HDL syntax error at ariane_verilog_wrap.sv(129) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/openpiton/ariane_verilog_wrap.sv Line: 129
Error (10112): Ignored design unit "ariane_verilog_wrap" at ariane_verilog_wrap.sv(16) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/openpiton/ariane_verilog_wrap.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/openpiton/ariane_verilog_wrap.sv
Error (10170): Verilog HDL syntax error at rv_plic_target.sv(44) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_target.sv Line: 44
Error (10170): Verilog HDL syntax error at rv_plic_target.sv(73) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_target.sv Line: 73
Error (10170): Verilog HDL syntax error at rv_plic_target.sv(122) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_target.sv Line: 122
Error (10112): Ignored design unit "rv_plic_target" at rv_plic_target.sv(10) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_target.sv Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/rv_plic/rtl/rv_plic_target.sv
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/rv_plic/rtl/rv_plic_gateway.sv
    Info (12023): Found entity 1: rv_plic_gateway File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_gateway.sv Line: 7
Error (10170): Verilog HDL syntax error at plic_regmap.sv(3) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_regmap.sv Line: 3
Error (10112): Ignored design unit "plic_regs" at plic_regmap.sv(2) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_regmap.sv Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/rv_plic/rtl/plic_regmap.sv
Error (10170): Verilog HDL syntax error at plic_top.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv Line: 20
Error (10170): Verilog HDL syntax error at plic_top.sv(74) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv Line: 74
Error (10170): Verilog HDL syntax error at plic_top.sv(131) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv Line: 131
Error (10149): Verilog HDL Declaration error at plic_top.sv(131): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv Line: 131
Error (10149): Verilog HDL Declaration error at plic_top.sv(135): identifier "i" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv Line: 135
Error (10112): Ignored design unit "plic_top" at plic_top.sv(15) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file corev_apu/rv_plic/rtl/plic_top.sv
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv
    Info (12023): Found entity 1: axi2apb_wrap File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi2apb/src/axi2apb.sv
    Info (12023): Found entity 1: axi2apb File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi2apb/src/axi2apb.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv
    Info (12023): Found entity 1: axi2apb_64_32 File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv
    Info (12023): Found entity 1: axi_w_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv
    Info (12023): Found entity 1: axi_b_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv
    Info (12023): Found entity 1: axi_slice_wrap File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_slice.sv
    Info (12023): Found entity 1: axi_slice File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_slice.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv
    Info (12023): Found entity 1: axi_single_slice File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv
    Info (12023): Found entity 1: axi_ar_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv
    Info (12023): Found entity 1: axi_r_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv
    Info (12023): Found entity 1: axi_aw_buffer File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/register_interface/src/apb_to_reg.sv
    Info (12023): Found entity 1: apb_to_reg File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/register_interface/src/apb_to_reg.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file corev_apu/register_interface/src/reg_intf.sv
    Info (12023): Found entity 1: REG_BUS File: /tools/C/eegr-463/idris.somoye/test_clone/corev_apu/register_interface/src/reg_intf.sv Line: 22
Error (10644): Verilog HDL error at control_mvp.sv(2344): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv Line: 2344
Error (10644): Verilog HDL error at control_mvp.sv(2342): this block requires a name File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv Line: 2342
Error (10112): Ignored design unit "control_mvp" at control_mvp.sv(43) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
Info (12021): Found 1 design units, including 0 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
    Info (12022): Found design unit 1: defs_div_sqrt_mvp (SystemVerilog) File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
    Info (12023): Found entity 1: div_sqrt_mvp_wrapper File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
    Info (12023): Found entity 1: div_sqrt_top_mvp File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
    Info (12023): Found entity 1: iteration_div_sqrt_mvp File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
    Info (12023): Found entity 1: norm_div_sqrt_mvp File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
    Info (12023): Found entity 1: nrbd_nrsc_mvp File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
    Info (12023): Found entity 1: preprocess_mvp File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv Line: 37
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 47
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 125
Error (10170): Verilog HDL syntax error at fpnew_cast_multi.sv(24) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_cast_multi.sv Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_cast_multi.sv
Error (10170): Verilog HDL syntax error at fpnew_classifier.sv(20) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_classifier.sv Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_classifier.sv
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 47
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 125
Error (10170): Verilog HDL syntax error at fpnew_divsqrt_multi.sv(23) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_divsqrt_multi.sv Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_divsqrt_multi.sv
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 47
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 125
Error (10170): Verilog HDL syntax error at fpnew_fma_multi.sv(22) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma_multi.sv Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_fma_multi.sv
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 47
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 125
Error (10170): Verilog HDL syntax error at fpnew_fma.sv(22) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma.sv Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_fma.sv
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 47
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 125
Error (10170): Verilog HDL syntax error at fpnew_noncomp.sv(22) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_noncomp.sv Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_noncomp.sv
Error (10170): Verilog HDL syntax error at fpnew_opgroup_block.sv(26) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_block.sv Line: 26
Error (10170): Verilog HDL syntax error at fpnew_opgroup_block.sv(29) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_block.sv Line: 29
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_opgroup_block.sv
Error (10170): Verilog HDL syntax error at fpnew_opgroup_fmt_slice.sv(24) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv Line: 24
Error (10170): Verilog HDL syntax error at fpnew_opgroup_fmt_slice.sv(27) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_opgroup_fmt_slice.sv
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 47
Error (10115): Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)" File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh Line: 125
Error (10170): Verilog HDL syntax error at fpnew_opgroup_multifmt_slice.sv(27) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
Info (12021): Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpnew_rounding.sv
    Info (12023): Found entity 1: fpnew_rounding File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_rounding.sv Line: 16
Error (10170): Verilog HDL syntax error at fpnew_top.sv(20) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_top.sv Line: 20
Error (10170): Verilog HDL syntax error at fpnew_top.sv(24) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_top.sv Line: 24
Error (10149): Verilog HDL Declaration error at fpnew_top.sv(24): identifier "Features" is already declared in the present scope File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_top.sv Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_top.sv
Error (10170): Verilog HDL syntax error at pmp.sv(32) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv Line: 32
Error (10170): Verilog HDL syntax error at pmp.sv(51) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv Line: 51
Error (10170): Verilog HDL syntax error at pmp.sv(76) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv Line: 76
Error (10112): Ignored design unit "pmp" at pmp.sv(15) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file core/pmp/src/pmp.sv
Info (12021): Found 1 design units, including 1 entities, in source file core/pmp/src/pmp_entry.sv
    Info (12023): Found entity 1: pmp_entry File: /tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp_entry.sv Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file common/local/util/instr_tracer.sv
Error (10170): Verilog HDL syntax error at cvxif_example_coprocessor.sv(16) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/cvxif_example_coprocessor.sv Line: 16
Error (10112): Ignored design unit "cvxif_example_coprocessor" at cvxif_example_coprocessor.sv(10) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/cvxif_example_coprocessor.sv Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file core/cvxif_example/cvxif_example_coprocessor.sv
Error (10170): Verilog HDL syntax error at instr_decoder.sv(11) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/instr_decoder.sv Line: 11
Error (10170): Verilog HDL syntax error at instr_decoder.sv(16) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/instr_decoder.sv Line: 16
Error (10170): Verilog HDL syntax error at instr_decoder.sv(43) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/instr_decoder.sv Line: 43
Error (10112): Ignored design unit "instr_decoder" at instr_decoder.sv(10) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/instr_decoder.sv Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file core/cvxif_example/instr_decoder.sv
Info (12021): Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/counter.sv
    Info (12023): Found entity 1: counter File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/counter.sv Line: 14
Error (10170): Verilog HDL syntax error at delta_counter.sv(29) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/delta_counter.sv Line: 29
Error (10170): Verilog HDL syntax error at delta_counter.sv(45) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/delta_counter.sv Line: 45
Error (10112): Ignored design unit "delta_counter" at delta_counter.sv(13) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/delta_counter.sv Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/delta_counter.sv
Error (10170): Verilog HDL syntax error at cvxif_fu.sv(18) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_fu.sv Line: 18
Error (10112): Ignored design unit "cvxif_fu" at cvxif_fu.sv(14) due to previous errors File: /tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_fu.sv Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file core/cvxif_fu.sv
Info (144001): Generated suppressed messages file /tools/C/eegr-463/idris.somoye/test_clone/output_files/ariane_cyclone.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 554 errors, 10 warnings
    Error: Peak virtual memory: 655 megabytes
    Error: Processing ended: Sat Sep 21 19:57:41 2024
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /tools/C/eegr-463/idris.somoye/test_clone/output_files/ariane_cyclone.map.smsg.


