
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078d4  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08007b2c  08007b2c  00008b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e2c  08007e2c  0000902c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007e2c  08007e2c  00008e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e34  08007e34  0000902c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e34  08007e34  00008e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e38  08007e38  00008e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08007e3c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002650  2000002c  08007e68  0000902c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000267c  08007e68  0000967c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000902c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011cb8  00000000  00000000  00009062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c91  00000000  00000000  0001ad1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  0001d9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009da  00000000  00000000  0001e6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020ba6  00000000  00000000  0001f082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012175  00000000  00000000  0003fc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c2f86  00000000  00000000  00051d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00114d23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003424  00000000  00000000  00114d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  0011818c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	2000002c 	.word	0x2000002c
 8000274:	00000000 	.word	0x00000000
 8000278:	08007b14 	.word	0x08007b14

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000030 	.word	0x20000030
 8000294:	08007b14 	.word	0x08007b14

08000298 <strcmp>:
 8000298:	f810 2b01 	ldrb.w	r2, [r0], #1
 800029c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002a0:	2a01      	cmp	r2, #1
 80002a2:	bf28      	it	cs
 80002a4:	429a      	cmpcs	r2, r3
 80002a6:	d0f7      	beq.n	8000298 <strcmp>
 80002a8:	1ad0      	subs	r0, r2, r3
 80002aa:	4770      	bx	lr

080002ac <strlen>:
 80002ac:	4603      	mov	r3, r0
 80002ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d1fb      	bne.n	80002ae <strlen+0x2>
 80002b6:	1a18      	subs	r0, r3, r0
 80002b8:	3801      	subs	r0, #1
 80002ba:	4770      	bx	lr

080002bc <__aeabi_uldivmod>:
 80002bc:	b953      	cbnz	r3, 80002d4 <__aeabi_uldivmod+0x18>
 80002be:	b94a      	cbnz	r2, 80002d4 <__aeabi_uldivmod+0x18>
 80002c0:	2900      	cmp	r1, #0
 80002c2:	bf08      	it	eq
 80002c4:	2800      	cmpeq	r0, #0
 80002c6:	bf1c      	itt	ne
 80002c8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002cc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d0:	f000 b9b0 	b.w	8000634 <__aeabi_idiv0>
 80002d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002dc:	f000 f806 	bl	80002ec <__udivmoddi4>
 80002e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e8:	b004      	add	sp, #16
 80002ea:	4770      	bx	lr

080002ec <__udivmoddi4>:
 80002ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002f0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002f2:	4688      	mov	r8, r1
 80002f4:	4604      	mov	r4, r0
 80002f6:	468e      	mov	lr, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14a      	bne.n	8000392 <__udivmoddi4+0xa6>
 80002fc:	428a      	cmp	r2, r1
 80002fe:	4617      	mov	r7, r2
 8000300:	d95f      	bls.n	80003c2 <__udivmoddi4+0xd6>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	b14e      	cbz	r6, 800031c <__udivmoddi4+0x30>
 8000308:	f1c6 0320 	rsb	r3, r6, #32
 800030c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000310:	40b7      	lsls	r7, r6
 8000312:	40b4      	lsls	r4, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	ea43 0e0e 	orr.w	lr, r3, lr
 800031c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000320:	fa1f fc87 	uxth.w	ip, r7
 8000324:	0c23      	lsrs	r3, r4, #16
 8000326:	fbbe f1f8 	udiv	r1, lr, r8
 800032a:	fb08 ee11 	mls	lr, r8, r1, lr
 800032e:	fb01 f20c 	mul.w	r2, r1, ip
 8000332:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x5e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x5c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 8154 	bhi.w	80005f0 <__udivmoddi4+0x304>
 8000348:	4601      	mov	r1, r0
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	b2a2      	uxth	r2, r4
 800034e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000352:	fb08 3310 	mls	r3, r8, r0, r3
 8000356:	fb00 fc0c 	mul.w	ip, r0, ip
 800035a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800035e:	4594      	cmp	ip, r2
 8000360:	d90b      	bls.n	800037a <__udivmoddi4+0x8e>
 8000362:	18ba      	adds	r2, r7, r2
 8000364:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000368:	bf2c      	ite	cs
 800036a:	2401      	movcs	r4, #1
 800036c:	2400      	movcc	r4, #0
 800036e:	4594      	cmp	ip, r2
 8000370:	d902      	bls.n	8000378 <__udivmoddi4+0x8c>
 8000372:	2c00      	cmp	r4, #0
 8000374:	f000 813f 	beq.w	80005f6 <__udivmoddi4+0x30a>
 8000378:	4618      	mov	r0, r3
 800037a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800037e:	eba2 020c 	sub.w	r2, r2, ip
 8000382:	2100      	movs	r1, #0
 8000384:	b11d      	cbz	r5, 800038e <__udivmoddi4+0xa2>
 8000386:	40f2      	lsrs	r2, r6
 8000388:	2300      	movs	r3, #0
 800038a:	e9c5 2300 	strd	r2, r3, [r5]
 800038e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d905      	bls.n	80003a2 <__udivmoddi4+0xb6>
 8000396:	b10d      	cbz	r5, 800039c <__udivmoddi4+0xb0>
 8000398:	e9c5 0100 	strd	r0, r1, [r5]
 800039c:	2100      	movs	r1, #0
 800039e:	4608      	mov	r0, r1
 80003a0:	e7f5      	b.n	800038e <__udivmoddi4+0xa2>
 80003a2:	fab3 f183 	clz	r1, r3
 80003a6:	2900      	cmp	r1, #0
 80003a8:	d14e      	bne.n	8000448 <__udivmoddi4+0x15c>
 80003aa:	4543      	cmp	r3, r8
 80003ac:	f0c0 8112 	bcc.w	80005d4 <__udivmoddi4+0x2e8>
 80003b0:	4282      	cmp	r2, r0
 80003b2:	f240 810f 	bls.w	80005d4 <__udivmoddi4+0x2e8>
 80003b6:	4608      	mov	r0, r1
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d0e8      	beq.n	800038e <__udivmoddi4+0xa2>
 80003bc:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c0:	e7e5      	b.n	800038e <__udivmoddi4+0xa2>
 80003c2:	2a00      	cmp	r2, #0
 80003c4:	f000 80ac 	beq.w	8000520 <__udivmoddi4+0x234>
 80003c8:	fab2 f682 	clz	r6, r2
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	f040 80bb 	bne.w	8000548 <__udivmoddi4+0x25c>
 80003d2:	1a8b      	subs	r3, r1, r2
 80003d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003d8:	b2bc      	uxth	r4, r7
 80003da:	2101      	movs	r1, #1
 80003dc:	0c02      	lsrs	r2, r0, #16
 80003de:	b280      	uxth	r0, r0
 80003e0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003ec:	fb04 f20c 	mul.w	r2, r4, ip
 80003f0:	429a      	cmp	r2, r3
 80003f2:	d90e      	bls.n	8000412 <__udivmoddi4+0x126>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003fa:	bf2c      	ite	cs
 80003fc:	f04f 0901 	movcs.w	r9, #1
 8000400:	f04f 0900 	movcc.w	r9, #0
 8000404:	429a      	cmp	r2, r3
 8000406:	d903      	bls.n	8000410 <__udivmoddi4+0x124>
 8000408:	f1b9 0f00 	cmp.w	r9, #0
 800040c:	f000 80ec 	beq.w	80005e8 <__udivmoddi4+0x2fc>
 8000410:	46c4      	mov	ip, r8
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	fbb3 f8fe 	udiv	r8, r3, lr
 8000418:	fb0e 3318 	mls	r3, lr, r8, r3
 800041c:	fb04 f408 	mul.w	r4, r4, r8
 8000420:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000424:	4294      	cmp	r4, r2
 8000426:	d90b      	bls.n	8000440 <__udivmoddi4+0x154>
 8000428:	18ba      	adds	r2, r7, r2
 800042a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800042e:	bf2c      	ite	cs
 8000430:	2001      	movcs	r0, #1
 8000432:	2000      	movcc	r0, #0
 8000434:	4294      	cmp	r4, r2
 8000436:	d902      	bls.n	800043e <__udivmoddi4+0x152>
 8000438:	2800      	cmp	r0, #0
 800043a:	f000 80d1 	beq.w	80005e0 <__udivmoddi4+0x2f4>
 800043e:	4698      	mov	r8, r3
 8000440:	1b12      	subs	r2, r2, r4
 8000442:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000446:	e79d      	b.n	8000384 <__udivmoddi4+0x98>
 8000448:	f1c1 0620 	rsb	r6, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa08 f401 	lsl.w	r4, r8, r1
 8000452:	fa00 f901 	lsl.w	r9, r0, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	fa28 f806 	lsr.w	r8, r8, r6
 800045e:	408a      	lsls	r2, r1
 8000460:	431f      	orrs	r7, r3
 8000462:	fa20 f306 	lsr.w	r3, r0, r6
 8000466:	0c38      	lsrs	r0, r7, #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa1f fc87 	uxth.w	ip, r7
 800046e:	0c1c      	lsrs	r4, r3, #16
 8000470:	fbb8 fef0 	udiv	lr, r8, r0
 8000474:	fb00 881e 	mls	r8, r0, lr, r8
 8000478:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800047c:	fb0e f80c 	mul.w	r8, lr, ip
 8000480:	45a0      	cmp	r8, r4
 8000482:	d90e      	bls.n	80004a2 <__udivmoddi4+0x1b6>
 8000484:	193c      	adds	r4, r7, r4
 8000486:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800048a:	bf2c      	ite	cs
 800048c:	f04f 0b01 	movcs.w	fp, #1
 8000490:	f04f 0b00 	movcc.w	fp, #0
 8000494:	45a0      	cmp	r8, r4
 8000496:	d903      	bls.n	80004a0 <__udivmoddi4+0x1b4>
 8000498:	f1bb 0f00 	cmp.w	fp, #0
 800049c:	f000 80b8 	beq.w	8000610 <__udivmoddi4+0x324>
 80004a0:	46d6      	mov	lr, sl
 80004a2:	eba4 0408 	sub.w	r4, r4, r8
 80004a6:	fa1f f883 	uxth.w	r8, r3
 80004aa:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ae:	fb00 4413 	mls	r4, r0, r3, r4
 80004b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d90e      	bls.n	80004dc <__udivmoddi4+0x1f0>
 80004be:	193c      	adds	r4, r7, r4
 80004c0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004c4:	bf2c      	ite	cs
 80004c6:	f04f 0801 	movcs.w	r8, #1
 80004ca:	f04f 0800 	movcc.w	r8, #0
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d903      	bls.n	80004da <__udivmoddi4+0x1ee>
 80004d2:	f1b8 0f00 	cmp.w	r8, #0
 80004d6:	f000 809f 	beq.w	8000618 <__udivmoddi4+0x32c>
 80004da:	4603      	mov	r3, r0
 80004dc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e0:	eba4 040c 	sub.w	r4, r4, ip
 80004e4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e8:	4564      	cmp	r4, ip
 80004ea:	4673      	mov	r3, lr
 80004ec:	46e0      	mov	r8, ip
 80004ee:	d302      	bcc.n	80004f6 <__udivmoddi4+0x20a>
 80004f0:	d107      	bne.n	8000502 <__udivmoddi4+0x216>
 80004f2:	45f1      	cmp	r9, lr
 80004f4:	d205      	bcs.n	8000502 <__udivmoddi4+0x216>
 80004f6:	ebbe 0302 	subs.w	r3, lr, r2
 80004fa:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004fe:	3801      	subs	r0, #1
 8000500:	46e0      	mov	r8, ip
 8000502:	b15d      	cbz	r5, 800051c <__udivmoddi4+0x230>
 8000504:	ebb9 0203 	subs.w	r2, r9, r3
 8000508:	eb64 0408 	sbc.w	r4, r4, r8
 800050c:	fa04 f606 	lsl.w	r6, r4, r6
 8000510:	fa22 f301 	lsr.w	r3, r2, r1
 8000514:	40cc      	lsrs	r4, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	e9c5 6400 	strd	r6, r4, [r5]
 800051c:	2100      	movs	r1, #0
 800051e:	e736      	b.n	800038e <__udivmoddi4+0xa2>
 8000520:	fbb1 fcf2 	udiv	ip, r1, r2
 8000524:	0c01      	lsrs	r1, r0, #16
 8000526:	4614      	mov	r4, r2
 8000528:	b280      	uxth	r0, r0
 800052a:	4696      	mov	lr, r2
 800052c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000530:	2620      	movs	r6, #32
 8000532:	4690      	mov	r8, r2
 8000534:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000538:	4610      	mov	r0, r2
 800053a:	fbb1 f1f2 	udiv	r1, r1, r2
 800053e:	eba3 0308 	sub.w	r3, r3, r8
 8000542:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000546:	e74b      	b.n	80003e0 <__udivmoddi4+0xf4>
 8000548:	40b7      	lsls	r7, r6
 800054a:	f1c6 0320 	rsb	r3, r6, #32
 800054e:	fa01 f206 	lsl.w	r2, r1, r6
 8000552:	fa21 f803 	lsr.w	r8, r1, r3
 8000556:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800055a:	fa20 f303 	lsr.w	r3, r0, r3
 800055e:	b2bc      	uxth	r4, r7
 8000560:	40b0      	lsls	r0, r6
 8000562:	4313      	orrs	r3, r2
 8000564:	0c02      	lsrs	r2, r0, #16
 8000566:	0c19      	lsrs	r1, r3, #16
 8000568:	b280      	uxth	r0, r0
 800056a:	fbb8 f9fe 	udiv	r9, r8, lr
 800056e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000572:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000576:	fb09 f804 	mul.w	r8, r9, r4
 800057a:	4588      	cmp	r8, r1
 800057c:	d951      	bls.n	8000622 <__udivmoddi4+0x336>
 800057e:	1879      	adds	r1, r7, r1
 8000580:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000584:	bf2c      	ite	cs
 8000586:	f04f 0a01 	movcs.w	sl, #1
 800058a:	f04f 0a00 	movcc.w	sl, #0
 800058e:	4588      	cmp	r8, r1
 8000590:	d902      	bls.n	8000598 <__udivmoddi4+0x2ac>
 8000592:	f1ba 0f00 	cmp.w	sl, #0
 8000596:	d031      	beq.n	80005fc <__udivmoddi4+0x310>
 8000598:	eba1 0108 	sub.w	r1, r1, r8
 800059c:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a0:	fb09 f804 	mul.w	r8, r9, r4
 80005a4:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005ae:	4543      	cmp	r3, r8
 80005b0:	d235      	bcs.n	800061e <__udivmoddi4+0x332>
 80005b2:	18fb      	adds	r3, r7, r3
 80005b4:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b8:	bf2c      	ite	cs
 80005ba:	f04f 0a01 	movcs.w	sl, #1
 80005be:	f04f 0a00 	movcc.w	sl, #0
 80005c2:	4543      	cmp	r3, r8
 80005c4:	d2bb      	bcs.n	800053e <__udivmoddi4+0x252>
 80005c6:	f1ba 0f00 	cmp.w	sl, #0
 80005ca:	d1b8      	bne.n	800053e <__udivmoddi4+0x252>
 80005cc:	f1a9 0102 	sub.w	r1, r9, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e7b4      	b.n	800053e <__udivmoddi4+0x252>
 80005d4:	1a84      	subs	r4, r0, r2
 80005d6:	eb68 0203 	sbc.w	r2, r8, r3
 80005da:	2001      	movs	r0, #1
 80005dc:	4696      	mov	lr, r2
 80005de:	e6eb      	b.n	80003b8 <__udivmoddi4+0xcc>
 80005e0:	443a      	add	r2, r7
 80005e2:	f1a8 0802 	sub.w	r8, r8, #2
 80005e6:	e72b      	b.n	8000440 <__udivmoddi4+0x154>
 80005e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005ec:	443b      	add	r3, r7
 80005ee:	e710      	b.n	8000412 <__udivmoddi4+0x126>
 80005f0:	3902      	subs	r1, #2
 80005f2:	443b      	add	r3, r7
 80005f4:	e6a9      	b.n	800034a <__udivmoddi4+0x5e>
 80005f6:	443a      	add	r2, r7
 80005f8:	3802      	subs	r0, #2
 80005fa:	e6be      	b.n	800037a <__udivmoddi4+0x8e>
 80005fc:	eba7 0808 	sub.w	r8, r7, r8
 8000600:	f1a9 0c02 	sub.w	ip, r9, #2
 8000604:	4441      	add	r1, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c9      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000610:	f1ae 0e02 	sub.w	lr, lr, #2
 8000614:	443c      	add	r4, r7
 8000616:	e744      	b.n	80004a2 <__udivmoddi4+0x1b6>
 8000618:	3b02      	subs	r3, #2
 800061a:	443c      	add	r4, r7
 800061c:	e75e      	b.n	80004dc <__udivmoddi4+0x1f0>
 800061e:	4649      	mov	r1, r9
 8000620:	e78d      	b.n	800053e <__udivmoddi4+0x252>
 8000622:	eba1 0108 	sub.w	r1, r1, r8
 8000626:	46cc      	mov	ip, r9
 8000628:	fbb1 f9fe 	udiv	r9, r1, lr
 800062c:	fb09 f804 	mul.w	r8, r9, r4
 8000630:	e7b8      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000632:	bf00      	nop

08000634 <__aeabi_idiv0>:
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800063e:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000640:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000644:	4a10      	ldr	r2, [pc, #64]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800064a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800064e:	4b0e      	ldr	r3, [pc, #56]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000650:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065c:	4b0a      	ldr	r3, [pc, #40]	@ (8000688 <MX_GPIO_Init+0x50>)
 800065e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000662:	4a09      	ldr	r2, [pc, #36]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800066c:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <MX_GPIO_Init+0x50>)
 800066e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	603b      	str	r3, [r7, #0]
 8000678:	683b      	ldr	r3, [r7, #0]

}
 800067a:	bf00      	nop
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	44020c00 	.word	0x44020c00

0800068c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000690:	f000 faa6 	bl	8000be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000694:	f000 f852 	bl	800073c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000698:	f7ff ffce 	bl	8000638 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800069c:	f000 f97c 	bl	8000998 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  IAP_Init();
 80006a0:	f006 fb2b 	bl	8006cfa <IAP_Init>
  IAP_WriteFlag(INIT_FLAG_DATA);
 80006a4:	2000      	movs	r0, #0
 80006a6:	f006 fb05 	bl	8006cb4 <IAP_WriteFlag>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  switch(IAP_ReadFlag())
 80006aa:	f006 fb15 	bl	8006cd8 <IAP_ReadFlag>
 80006ae:	4603      	mov	r3, r0
 80006b0:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d025      	beq.n	8000704 <main+0x78>
 80006b8:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80006bc:	4293      	cmp	r3, r2
 80006be:	dc35      	bgt.n	800072c <main+0xa0>
 80006c0:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d035      	beq.n	8000734 <main+0xa8>
 80006c8:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 80006cc:	4293      	cmp	r3, r2
 80006ce:	dc2d      	bgt.n	800072c <main+0xa0>
 80006d0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d023      	beq.n	8000720 <main+0x94>
 80006d8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80006dc:	4293      	cmp	r3, r2
 80006de:	dc25      	bgt.n	800072c <main+0xa0>
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00c      	beq.n	80006fe <main+0x72>
 80006e4:	f645 225a 	movw	r2, #23130	@ 0x5a5a
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d11f      	bne.n	800072c <main+0xa0>
	{
		case APPRUN_FLAG_DATA://jump to app
			if( IAP_RunApp())
 80006ec:	f006 fb0c 	bl	8006d08 <IAP_RunApp>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d020      	beq.n	8000738 <main+0xac>
				IAP_WriteFlag(INIT_FLAG_DATA);
 80006f6:	2000      	movs	r0, #0
 80006f8:	f006 fadc 	bl	8006cb4 <IAP_WriteFlag>
			break;
 80006fc:	e01c      	b.n	8000738 <main+0xac>
		case INIT_FLAG_DATA://initialze state (blank mcu)
			IAP_Main_Menu();
 80006fe:	f006 fb3d 	bl	8006d7c <IAP_Main_Menu>
			break;
 8000702:	e01a      	b.n	800073a <main+0xae>
		case UPDATE_FLAG_DATA:// download app state
			if( !IAP_Update())
 8000704:	f006 fbec 	bl	8006ee0 <IAP_Update>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d104      	bne.n	8000718 <main+0x8c>
				IAP_WriteFlag(APPRUN_FLAG_DATA);
 800070e:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 8000712:	f006 facf 	bl	8006cb4 <IAP_WriteFlag>
			else
				IAP_WriteFlag(INIT_FLAG_DATA);
			break;
 8000716:	e010      	b.n	800073a <main+0xae>
				IAP_WriteFlag(INIT_FLAG_DATA);
 8000718:	2000      	movs	r0, #0
 800071a:	f006 facb 	bl	8006cb4 <IAP_WriteFlag>
			break;
 800071e:	e00c      	b.n	800073a <main+0xae>
//					IAP_WriteFlag(APPRUN_FLAG_DATA);
//				else
//					IAP_WriteFlag(INIT_FLAG_DATA);
			break;
		case ERASE_FLAG_DATA:// erase app state
			IAP_Erase();
 8000720:	f006 fc44 	bl	8006fac <IAP_Erase>
			IAP_WriteFlag(INIT_FLAG_DATA);
 8000724:	2000      	movs	r0, #0
 8000726:	f006 fac5 	bl	8006cb4 <IAP_WriteFlag>
			break;
 800072a:	e006      	b.n	800073a <main+0xae>
		default:
			IAP_WriteFlag(INIT_FLAG_DATA);
 800072c:	2000      	movs	r0, #0
 800072e:	f006 fac1 	bl	8006cb4 <IAP_WriteFlag>
			break;
 8000732:	e002      	b.n	800073a <main+0xae>
			break;
 8000734:	bf00      	nop
 8000736:	e7b8      	b.n	80006aa <main+0x1e>
			break;
 8000738:	bf00      	nop
	  switch(IAP_ReadFlag())
 800073a:	e7b6      	b.n	80006aa <main+0x1e>

0800073c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b09c      	sub	sp, #112	@ 0x70
 8000740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000742:	f107 0320 	add.w	r3, r7, #32
 8000746:	2250      	movs	r2, #80	@ 0x50
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f007 f9a8 	bl	8007aa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000750:	f107 0308 	add.w	r3, r7, #8
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]
 8000760:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000762:	4b2f      	ldr	r3, [pc, #188]	@ (8000820 <SystemClock_Config+0xe4>)
 8000764:	691b      	ldr	r3, [r3, #16]
 8000766:	4a2e      	ldr	r2, [pc, #184]	@ (8000820 <SystemClock_Config+0xe4>)
 8000768:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800076c:	6113      	str	r3, [r2, #16]
 800076e:	4b2c      	ldr	r3, [pc, #176]	@ (8000820 <SystemClock_Config+0xe4>)
 8000770:	691b      	ldr	r3, [r3, #16]
 8000772:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800077a:	bf00      	nop
 800077c:	4b28      	ldr	r3, [pc, #160]	@ (8000820 <SystemClock_Config+0xe4>)
 800077e:	695b      	ldr	r3, [r3, #20]
 8000780:	f003 0308 	and.w	r3, r3, #8
 8000784:	2b08      	cmp	r3, #8
 8000786:	d1f9      	bne.n	800077c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_CSI;
 8000788:	2311      	movs	r3, #17
 800078a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800078c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000790:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000792:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000798:	2320      	movs	r3, #32
 800079a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800079c:	2302      	movs	r3, #2
 800079e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80007a0:	2303      	movs	r3, #3
 80007a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007a4:	2304      	movs	r3, #4
 80007a6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80007a8:	2364      	movs	r3, #100	@ 0x64
 80007aa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007b4:	2302      	movs	r3, #2
 80007b6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 80007b8:	2304      	movs	r3, #4
 80007ba:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80007bc:	2300      	movs	r3, #0
 80007be:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c4:	f107 0320 	add.w	r3, r7, #32
 80007c8:	4618      	mov	r0, r3
 80007ca:	f001 f85f 	bl	800188c <HAL_RCC_OscConfig>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007d4:	f000 f828 	bl	8000828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d8:	231f      	movs	r3, #31
 80007da:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007dc:	2303      	movs	r3, #3
 80007de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007f0:	f107 0308 	add.w	r3, r7, #8
 80007f4:	2104      	movs	r1, #4
 80007f6:	4618      	mov	r0, r3
 80007f8:	f001 fc80 	bl	80020fc <HAL_RCC_ClockConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000802:	f000 f811 	bl	8000828 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <SystemClock_Config+0xe8>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800080e:	4a05      	ldr	r2, [pc, #20]	@ (8000824 <SystemClock_Config+0xe8>)
 8000810:	f043 0320 	orr.w	r3, r3, #32
 8000814:	6013      	str	r3, [r2, #0]
}
 8000816:	bf00      	nop
 8000818:	3770      	adds	r7, #112	@ 0x70
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	44020800 	.word	0x44020800
 8000824:	40022000 	.word	0x40022000

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <Error_Handler+0x8>

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr

08000842 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000842:	b480      	push	{r7}
 8000844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000846:	bf00      	nop
 8000848:	e7fd      	b.n	8000846 <NMI_Handler+0x4>

0800084a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800084a:	b480      	push	{r7}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800084e:	bf00      	nop
 8000850:	e7fd      	b.n	800084e <HardFault_Handler+0x4>

08000852 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000856:	bf00      	nop
 8000858:	e7fd      	b.n	8000856 <MemManage_Handler+0x4>

0800085a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800085e:	bf00      	nop
 8000860:	e7fd      	b.n	800085e <BusFault_Handler+0x4>

08000862 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000866:	bf00      	nop
 8000868:	e7fd      	b.n	8000866 <UsageFault_Handler+0x4>

0800086a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr

08000886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000898:	f000 fa40 	bl	8000d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}

080008a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008a4:	4802      	ldr	r0, [pc, #8]	@ (80008b0 <USART1_IRQHandler+0x10>)
 80008a6:	f004 f92b 	bl	8004b00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000048 	.word	0x20000048

080008b4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008ba:	4b30      	ldr	r3, [pc, #192]	@ (800097c <SystemInit+0xc8>)
 80008bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008c0:	4a2e      	ldr	r2, [pc, #184]	@ (800097c <SystemInit+0xc8>)
 80008c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80008ca:	4b2d      	ldr	r3, [pc, #180]	@ (8000980 <SystemInit+0xcc>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80008d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000980 <SystemInit+0xcc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80008d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000980 <SystemInit+0xcc>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80008dc:	4b28      	ldr	r3, [pc, #160]	@ (8000980 <SystemInit+0xcc>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	4927      	ldr	r1, [pc, #156]	@ (8000980 <SystemInit+0xcc>)
 80008e2:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <SystemInit+0xd0>)
 80008e4:	4013      	ands	r3, r2
 80008e6:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80008e8:	4b25      	ldr	r3, [pc, #148]	@ (8000980 <SystemInit+0xcc>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80008ee:	4b24      	ldr	r3, [pc, #144]	@ (8000980 <SystemInit+0xcc>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80008f4:	4b22      	ldr	r3, [pc, #136]	@ (8000980 <SystemInit+0xcc>)
 80008f6:	4a24      	ldr	r2, [pc, #144]	@ (8000988 <SystemInit+0xd4>)
 80008f8:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80008fa:	4b21      	ldr	r3, [pc, #132]	@ (8000980 <SystemInit+0xcc>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000900:	4b1f      	ldr	r3, [pc, #124]	@ (8000980 <SystemInit+0xcc>)
 8000902:	4a21      	ldr	r2, [pc, #132]	@ (8000988 <SystemInit+0xd4>)
 8000904:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000906:	4b1e      	ldr	r3, [pc, #120]	@ (8000980 <SystemInit+0xcc>)
 8000908:	2200      	movs	r2, #0
 800090a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800090c:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <SystemInit+0xcc>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a1b      	ldr	r2, [pc, #108]	@ (8000980 <SystemInit+0xcc>)
 8000912:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000916:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000918:	4b19      	ldr	r3, [pc, #100]	@ (8000980 <SystemInit+0xcc>)
 800091a:	2200      	movs	r2, #0
 800091c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800091e:	4b17      	ldr	r3, [pc, #92]	@ (800097c <SystemInit+0xc8>)
 8000920:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000924:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000926:	4b19      	ldr	r3, [pc, #100]	@ (800098c <SystemInit+0xd8>)
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 800092e:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000936:	d003      	beq.n	8000940 <SystemInit+0x8c>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800093e:	d117      	bne.n	8000970 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000940:	4b12      	ldr	r3, [pc, #72]	@ (800098c <SystemInit+0xd8>)
 8000942:	69db      	ldr	r3, [r3, #28]
 8000944:	f003 0301 	and.w	r3, r3, #1
 8000948:	2b00      	cmp	r3, #0
 800094a:	d005      	beq.n	8000958 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800094c:	4b0f      	ldr	r3, [pc, #60]	@ (800098c <SystemInit+0xd8>)
 800094e:	4a10      	ldr	r2, [pc, #64]	@ (8000990 <SystemInit+0xdc>)
 8000950:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000952:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <SystemInit+0xd8>)
 8000954:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <SystemInit+0xe0>)
 8000956:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000958:	4b0c      	ldr	r3, [pc, #48]	@ (800098c <SystemInit+0xd8>)
 800095a:	69db      	ldr	r3, [r3, #28]
 800095c:	4a0b      	ldr	r2, [pc, #44]	@ (800098c <SystemInit+0xd8>)
 800095e:	f043 0302 	orr.w	r3, r3, #2
 8000962:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000964:	4b09      	ldr	r3, [pc, #36]	@ (800098c <SystemInit+0xd8>)
 8000966:	69db      	ldr	r3, [r3, #28]
 8000968:	4a08      	ldr	r2, [pc, #32]	@ (800098c <SystemInit+0xd8>)
 800096a:	f043 0301 	orr.w	r3, r3, #1
 800096e:	61d3      	str	r3, [r2, #28]
  }
}
 8000970:	bf00      	nop
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	e000ed00 	.word	0xe000ed00
 8000980:	44020c00 	.word	0x44020c00
 8000984:	fae2eae3 	.word	0xfae2eae3
 8000988:	01010280 	.word	0x01010280
 800098c:	40022000 	.word	0x40022000
 8000990:	08192a3b 	.word	0x08192a3b
 8000994:	4c5d6e7f 	.word	0x4c5d6e7f

08000998 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 800099e:	4a23      	ldr	r2, [pc, #140]	@ (8000a2c <MX_USART1_UART_Init+0x94>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009a2:	4b21      	ldr	r3, [pc, #132]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ce:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009d4:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009da:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009dc:	2200      	movs	r2, #0
 80009de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009e0:	4811      	ldr	r0, [pc, #68]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009e2:	f003 ff9f 	bl	8004924 <HAL_UART_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009ec:	f7ff ff1c 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f0:	2100      	movs	r1, #0
 80009f2:	480d      	ldr	r0, [pc, #52]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009f4:	f005 fe05 	bl	8006602 <HAL_UARTEx_SetTxFifoThreshold>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009fe:	f7ff ff13 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a02:	2100      	movs	r1, #0
 8000a04:	4808      	ldr	r0, [pc, #32]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 8000a06:	f005 fe3a 	bl	800667e <HAL_UARTEx_SetRxFifoThreshold>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a10:	f7ff ff0a 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 8000a16:	f005 fdbb 	bl	8006590 <HAL_UARTEx_DisableFifoMode>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a20:	f7ff ff02 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000048 	.word	0x20000048
 8000a2c:	40013800 	.word	0x40013800

08000a30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b0ac      	sub	sp, #176	@ 0xb0
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	2288      	movs	r2, #136	@ 0x88
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f007 f825 	bl	8007aa0 <memset>
  if(uartHandle->Instance==USART1)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a34      	ldr	r2, [pc, #208]	@ (8000b2c <HAL_UART_MspInit+0xfc>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d161      	bne.n	8000b24 <HAL_UART_MspInit+0xf4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a60:	f04f 0201 	mov.w	r2, #1
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_CSI;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000a70:	2301      	movs	r3, #1
 8000a72:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 8000a74:	2324      	movs	r3, #36	@ 0x24
 8000a76:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a80:	2302      	movs	r3, #2
 8000a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000a84:	2308      	movs	r3, #8
 8000a86:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8000a90:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 8000a96:	2301      	movs	r3, #1
 8000a98:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a9a:	f107 0310 	add.w	r3, r7, #16
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f001 fe6e 	bl	8002780 <HAL_RCCEx_PeriphCLKConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <HAL_UART_MspInit+0x7e>
    {
      Error_Handler();
 8000aaa:	f7ff febd 	bl	8000828 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aae:	4b20      	ldr	r3, [pc, #128]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ab0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aba:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000abe:	4b1c      	ldr	r3, [pc, #112]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ac0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000ac4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000acc:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ad2:	4a17      	ldr	r2, [pc, #92]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000adc:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ade:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000aea:	2306      	movs	r3, #6
 8000aec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	2302      	movs	r3, #2
 8000af2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000b02:	2308      	movs	r3, #8
 8000b04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b08:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4809      	ldr	r0, [pc, #36]	@ (8000b34 <HAL_UART_MspInit+0x104>)
 8000b10:	f000 fd5e 	bl	80015d0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b14:	2200      	movs	r2, #0
 8000b16:	2100      	movs	r1, #0
 8000b18:	203a      	movs	r0, #58	@ 0x3a
 8000b1a:	f000 f9d7 	bl	8000ecc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b1e:	203a      	movs	r0, #58	@ 0x3a
 8000b20:	f000 f9ee 	bl	8000f00 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b24:	bf00      	nop
 8000b26:	37b0      	adds	r7, #176	@ 0xb0
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40013800 	.word	0x40013800
 8000b30:	44020c00 	.word	0x44020c00
 8000b34:	42020000 	.word	0x42020000

08000b38 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 1 */
uint8_t UART1_flag=0;
extern uint8_t cmdStr[128];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	460b      	mov	r3, r1
 8000b42:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a0c      	ldr	r2, [pc, #48]	@ (8000b7c <HAL_UARTEx_RxEventCallback+0x44>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d112      	bne.n	8000b74 <HAL_UARTEx_RxEventCallback+0x3c>
	{
		uint32_t event_type = HAL_UARTEx_GetRxEventType(huart);
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f005 fe32 	bl	80067b8 <HAL_UARTEx_GetRxEventType>
 8000b54:	60f8      	str	r0, [r7, #12]
		// 
		if (event_type == HAL_UART_RXEVENT_IDLE)  //  HAL_UART_RXEVENT_TC
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	2b02      	cmp	r3, #2
 8000b5a:	d106      	bne.n	8000b6a <HAL_UARTEx_RxEventCallback+0x32>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2210      	movs	r2, #16
 8000b62:	621a      	str	r2, [r3, #32]
			UART1_flag=1;
 8000b64:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <HAL_UARTEx_RxEventCallback+0x48>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	701a      	strb	r2, [r3, #0]
		}
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, 128);
 8000b6a:	2280      	movs	r2, #128	@ 0x80
 8000b6c:	4905      	ldr	r1, [pc, #20]	@ (8000b84 <HAL_UARTEx_RxEventCallback+0x4c>)
 8000b6e:	4806      	ldr	r0, [pc, #24]	@ (8000b88 <HAL_UARTEx_RxEventCallback+0x50>)
 8000b70:	f005 fdc3 	bl	80066fa <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8000b74:	bf00      	nop
 8000b76:	3710      	adds	r7, #16
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40013800 	.word	0x40013800
 8000b80:	200000dc 	.word	0x200000dc
 8000b84:	200004f8 	.word	0x200004f8
 8000b88:	20000048 	.word	0x20000048

08000b8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000b8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bc4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b90:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b92:	e003      	b.n	8000b9c <LoopCopyDataInit>

08000b94 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b94:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b96:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b98:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b9a:	3104      	adds	r1, #4

08000b9c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b9c:	480b      	ldr	r0, [pc, #44]	@ (8000bcc <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000ba0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000ba2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ba4:	d3f6      	bcc.n	8000b94 <CopyDataInit>
	ldr	r2, =_sbss
 8000ba6:	4a0b      	ldr	r2, [pc, #44]	@ (8000bd4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000ba8:	e002      	b.n	8000bb0 <LoopFillZerobss>

08000baa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000baa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bac:	f842 3b04 	str.w	r3, [r2], #4

08000bb0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bb0:	4b09      	ldr	r3, [pc, #36]	@ (8000bd8 <LoopForever+0x16>)
	cmp	r2, r3
 8000bb2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bb4:	d3f9      	bcc.n	8000baa <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bb6:	f7ff fe7d 	bl	80008b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bba:	f006 ff79 	bl	8007ab0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bbe:	f7ff fd65 	bl	800068c <main>

08000bc2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bc2:	e7fe      	b.n	8000bc2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000bc4:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000bc8:	08007e3c 	.word	0x08007e3c
	ldr	r0, =_sdata
 8000bcc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000bd0:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8000bd4:	2000002c 	.word	0x2000002c
	ldr	r3, = _ebss
 8000bd8:	2000267c 	.word	0x2000267c

08000bdc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bdc:	e7fe      	b.n	8000bdc <ADC1_IRQHandler>
	...

08000be0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be4:	2003      	movs	r0, #3
 8000be6:	f000 f966 	bl	8000eb6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000bea:	f001 fc3f 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c24 <HAL_Init+0x44>)
 8000bf2:	6a1b      	ldr	r3, [r3, #32]
 8000bf4:	f003 030f 	and.w	r3, r3, #15
 8000bf8:	490b      	ldr	r1, [pc, #44]	@ (8000c28 <HAL_Init+0x48>)
 8000bfa:	5ccb      	ldrb	r3, [r1, r3]
 8000bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8000c00:	4a0a      	ldr	r2, [pc, #40]	@ (8000c2c <HAL_Init+0x4c>)
 8000c02:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000c04:	2004      	movs	r0, #4
 8000c06:	f000 f9ab 	bl	8000f60 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c0a:	200f      	movs	r0, #15
 8000c0c:	f000 f810 	bl	8000c30 <HAL_InitTick>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
 8000c18:	e002      	b.n	8000c20 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c1a:	f7ff fe0b 	bl	8000834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	44020c00 	.word	0x44020c00
 8000c28:	08007dec 	.word	0x08007dec
 8000c2c:	20000000 	.word	0x20000000

08000c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000c3c:	4b33      	ldr	r3, [pc, #204]	@ (8000d0c <HAL_InitTick+0xdc>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d101      	bne.n	8000c48 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000c44:	2301      	movs	r3, #1
 8000c46:	e05c      	b.n	8000d02 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000c48:	4b31      	ldr	r3, [pc, #196]	@ (8000d10 <HAL_InitTick+0xe0>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	2b04      	cmp	r3, #4
 8000c52:	d10c      	bne.n	8000c6e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000c54:	4b2f      	ldr	r3, [pc, #188]	@ (8000d14 <HAL_InitTick+0xe4>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4b2c      	ldr	r3, [pc, #176]	@ (8000d0c <HAL_InitTick+0xdc>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	e037      	b.n	8000cde <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000c6e:	f000 f9cf 	bl	8001010 <HAL_SYSTICK_GetCLKSourceConfig>
 8000c72:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	2b02      	cmp	r3, #2
 8000c78:	d023      	beq.n	8000cc2 <HAL_InitTick+0x92>
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	2b02      	cmp	r3, #2
 8000c7e:	d82d      	bhi.n	8000cdc <HAL_InitTick+0xac>
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d003      	beq.n	8000c8e <HAL_InitTick+0x5e>
 8000c86:	68bb      	ldr	r3, [r7, #8]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d00d      	beq.n	8000ca8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000c8c:	e026      	b.n	8000cdc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000c8e:	4b21      	ldr	r3, [pc, #132]	@ (8000d14 <HAL_InitTick+0xe4>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <HAL_InitTick+0xdc>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	4619      	mov	r1, r3
 8000c98:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000c9c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ca4:	60fb      	str	r3, [r7, #12]
        break;
 8000ca6:	e01a      	b.n	8000cde <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000ca8:	4b18      	ldr	r3, [pc, #96]	@ (8000d0c <HAL_InitTick+0xdc>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	461a      	mov	r2, r3
 8000cae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8000cb6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cbe:	60fb      	str	r3, [r7, #12]
        break;
 8000cc0:	e00d      	b.n	8000cde <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000cc2:	4b12      	ldr	r3, [pc, #72]	@ (8000d0c <HAL_InitTick+0xdc>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ccc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000cd0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd8:	60fb      	str	r3, [r7, #12]
        break;
 8000cda:	e000      	b.n	8000cde <HAL_InitTick+0xae>
        break;
 8000cdc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000cde:	68f8      	ldr	r0, [r7, #12]
 8000ce0:	f000 f91c 	bl	8000f1c <HAL_SYSTICK_Config>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	e009      	b.n	8000d02 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	6879      	ldr	r1, [r7, #4]
 8000cf2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cf6:	f000 f8e9 	bl	8000ecc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000cfa:	4a07      	ldr	r2, [pc, #28]	@ (8000d18 <HAL_InitTick+0xe8>)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	e000e010 	.word	0xe000e010
 8000d14:	20000000 	.word	0x20000000
 8000d18:	20000004 	.word	0x20000004

08000d1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <HAL_IncTick+0x20>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	461a      	mov	r2, r3
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_IncTick+0x24>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	4a04      	ldr	r2, [pc, #16]	@ (8000d40 <HAL_IncTick+0x24>)
 8000d2e:	6013      	str	r3, [r2, #0]
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	20000008 	.word	0x20000008
 8000d40:	200000e0 	.word	0x200000e0

08000d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  return uwTick;
 8000d48:	4b03      	ldr	r3, [pc, #12]	@ (8000d58 <HAL_GetTick+0x14>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	200000e0 	.word	0x200000e0

08000d5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f003 0307 	and.w	r3, r3, #7
 8000d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d78:	4013      	ands	r3, r2
 8000d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d8e:	4a04      	ldr	r2, [pc, #16]	@ (8000da0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	60d3      	str	r3, [r2, #12]
}
 8000d94:	bf00      	nop
 8000d96:	3714      	adds	r7, #20
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da8:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <__NVIC_GetPriorityGrouping+0x18>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	0a1b      	lsrs	r3, r3, #8
 8000dae:	f003 0307 	and.w	r3, r3, #7
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000dca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	db0b      	blt.n	8000dea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd2:	88fb      	ldrh	r3, [r7, #6]
 8000dd4:	f003 021f 	and.w	r2, r3, #31
 8000dd8:	4907      	ldr	r1, [pc, #28]	@ (8000df8 <__NVIC_EnableIRQ+0x38>)
 8000dda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dde:	095b      	lsrs	r3, r3, #5
 8000de0:	2001      	movs	r0, #1
 8000de2:	fa00 f202 	lsl.w	r2, r0, r2
 8000de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000e100 	.word	0xe000e100

08000dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	db0a      	blt.n	8000e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	490c      	ldr	r1, [pc, #48]	@ (8000e48 <__NVIC_SetPriority+0x4c>)
 8000e16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e1a:	0112      	lsls	r2, r2, #4
 8000e1c:	b2d2      	uxtb	r2, r2
 8000e1e:	440b      	add	r3, r1
 8000e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e24:	e00a      	b.n	8000e3c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4908      	ldr	r1, [pc, #32]	@ (8000e4c <__NVIC_SetPriority+0x50>)
 8000e2c:	88fb      	ldrh	r3, [r7, #6]
 8000e2e:	f003 030f 	and.w	r3, r3, #15
 8000e32:	3b04      	subs	r3, #4
 8000e34:	0112      	lsls	r2, r2, #4
 8000e36:	b2d2      	uxtb	r2, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	761a      	strb	r2, [r3, #24]
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000e100 	.word	0xe000e100
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b089      	sub	sp, #36	@ 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	f1c3 0307 	rsb	r3, r3, #7
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	bf28      	it	cs
 8000e6e:	2304      	movcs	r3, #4
 8000e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3304      	adds	r3, #4
 8000e76:	2b06      	cmp	r3, #6
 8000e78:	d902      	bls.n	8000e80 <NVIC_EncodePriority+0x30>
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3b03      	subs	r3, #3
 8000e7e:	e000      	b.n	8000e82 <NVIC_EncodePriority+0x32>
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	401a      	ands	r2, r3
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e98:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea2:	43d9      	mvns	r1, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	4313      	orrs	r3, r2
         );
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3724      	adds	r7, #36	@ 0x24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff ff4c 	bl	8000d5c <__NVIC_SetPriorityGrouping>
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000eda:	f7ff ff63 	bl	8000da4 <__NVIC_GetPriorityGrouping>
 8000ede:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	68b9      	ldr	r1, [r7, #8]
 8000ee4:	6978      	ldr	r0, [r7, #20]
 8000ee6:	f7ff ffb3 	bl	8000e50 <NVIC_EncodePriority>
 8000eea:	4602      	mov	r2, r0
 8000eec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ff82 	bl	8000dfc <__NVIC_SetPriority>
}
 8000ef8:	bf00      	nop
 8000efa:	3718      	adds	r7, #24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff56 	bl	8000dc0 <__NVIC_EnableIRQ>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f2c:	d301      	bcc.n	8000f32 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00d      	b.n	8000f4e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000f32:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <HAL_SYSTICK_Config+0x40>)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <HAL_SYSTICK_Config+0x40>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_SYSTICK_Config+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <HAL_SYSTICK_Config+0x40>)
 8000f46:	f043 0303 	orr.w	r3, r3, #3
 8000f4a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000e010 	.word	0xe000e010

08000f60 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b04      	cmp	r3, #4
 8000f6c:	d844      	bhi.n	8000ff8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f74 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f74:	08000f97 	.word	0x08000f97
 8000f78:	08000fb5 	.word	0x08000fb5
 8000f7c:	08000fd7 	.word	0x08000fd7
 8000f80:	08000ff9 	.word	0x08000ff9
 8000f84:	08000f89 	.word	0x08000f89
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000f88:	4b1f      	ldr	r3, [pc, #124]	@ (8001008 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a1e      	ldr	r2, [pc, #120]	@ (8001008 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000f8e:	f043 0304 	orr.w	r3, r3, #4
 8000f92:	6013      	str	r3, [r2, #0]
      break;
 8000f94:	e031      	b.n	8000ffa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000f96:	4b1c      	ldr	r3, [pc, #112]	@ (8001008 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8001008 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000f9c:	f023 0304 	bic.w	r3, r3, #4
 8000fa0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800100c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000fa4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000fa8:	4a18      	ldr	r2, [pc, #96]	@ (800100c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000faa:	f023 030c 	bic.w	r3, r3, #12
 8000fae:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000fb2:	e022      	b.n	8000ffa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000fb4:	4b14      	ldr	r3, [pc, #80]	@ (8001008 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a13      	ldr	r2, [pc, #76]	@ (8001008 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fba:	f023 0304 	bic.w	r3, r3, #4
 8000fbe:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000fc0:	4b12      	ldr	r3, [pc, #72]	@ (800100c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000fc2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000fc6:	f023 030c 	bic.w	r3, r3, #12
 8000fca:	4a10      	ldr	r2, [pc, #64]	@ (800100c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000fcc:	f043 0304 	orr.w	r3, r3, #4
 8000fd0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000fd4:	e011      	b.n	8000ffa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a0b      	ldr	r2, [pc, #44]	@ (8001008 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fdc:	f023 0304 	bic.w	r3, r3, #4
 8000fe0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000fe4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000fe8:	f023 030c 	bic.w	r3, r3, #12
 8000fec:	4a07      	ldr	r2, [pc, #28]	@ (800100c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000fee:	f043 0308 	orr.w	r3, r3, #8
 8000ff2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000ff6:	e000      	b.n	8000ffa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000ff8:	bf00      	nop
  }
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000e010 	.word	0xe000e010
 800100c:	44020c00 	.word	0x44020c00

08001010 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001016:	4b17      	ldr	r3, [pc, #92]	@ (8001074 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0304 	and.w	r3, r3, #4
 800101e:	2b00      	cmp	r3, #0
 8001020:	d002      	beq.n	8001028 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001022:	2304      	movs	r3, #4
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	e01e      	b.n	8001066 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001028:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800102a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800102e:	f003 030c 	and.w	r3, r3, #12
 8001032:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	2b08      	cmp	r3, #8
 8001038:	d00f      	beq.n	800105a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	2b08      	cmp	r3, #8
 800103e:	d80f      	bhi.n	8001060 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d003      	beq.n	800104e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	2b04      	cmp	r3, #4
 800104a:	d003      	beq.n	8001054 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800104c:	e008      	b.n	8001060 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
        break;
 8001052:	e008      	b.n	8001066 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001054:	2301      	movs	r3, #1
 8001056:	607b      	str	r3, [r7, #4]
        break;
 8001058:	e005      	b.n	8001066 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800105a:	2302      	movs	r3, #2
 800105c:	607b      	str	r3, [r7, #4]
        break;
 800105e:	e002      	b.n	8001066 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001060:	2300      	movs	r3, #0
 8001062:	607b      	str	r3, [r7, #4]
        break;
 8001064:	bf00      	nop
    }
  }
  return systick_source;
 8001066:	687b      	ldr	r3, [r7, #4]
}
 8001068:	4618      	mov	r0, r3
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	e000e010 	.word	0xe000e010
 8001078:	44020c00 	.word	0x44020c00

0800107c <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8001084:	f7ff fe5e 	bl	8000d44 <HAL_GetTick>
 8001088:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d101      	bne.n	8001094 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e06b      	b.n	800116c <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800109a:	b2db      	uxtb	r3, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d008      	beq.n	80010b2 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2220      	movs	r2, #32
 80010a4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e05c      	b.n	800116c <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	695a      	ldr	r2, [r3, #20]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f042 0204 	orr.w	r2, r2, #4
 80010c0:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2205      	movs	r2, #5
 80010c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80010ca:	e020      	b.n	800110e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80010cc:	f7ff fe3a 	bl	8000d44 <HAL_GetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b05      	cmp	r3, #5
 80010d8:	d919      	bls.n	800110e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010de:	f043 0210 	orr.w	r2, r3, #16
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2203      	movs	r2, #3
 80010ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80010f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80010fe:	2201      	movs	r2, #1
 8001100:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e02e      	b.n	800116c <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	691b      	ldr	r3, [r3, #16]
 8001114:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001118:	2b00      	cmp	r3, #0
 800111a:	d0d7      	beq.n	80010cc <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	695a      	ldr	r2, [r3, #20]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f042 0202 	orr.w	r2, r2, #2
 800112a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2204      	movs	r2, #4
 8001130:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800113c:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2201      	movs	r2, #1
 8001142:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800114a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800114e:	2b00      	cmp	r3, #0
 8001150:	d007      	beq.n	8001162 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001156:	2201      	movs	r2, #1
 8001158:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2200      	movs	r2, #0
 8001160:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800116a:	2300      	movs	r3, #0
}
 800116c:	4618      	mov	r0, r3
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d101      	bne.n	8001186 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e019      	b.n	80011ba <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800118c:	b2db      	uxtb	r3, r3
 800118e:	2b02      	cmp	r3, #2
 8001190:	d004      	beq.n	800119c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2220      	movs	r2, #32
 8001196:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	e00e      	b.n	80011ba <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2204      	movs	r2, #4
 80011a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	6812      	ldr	r2, [r2, #0]
 80011ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011b2:	f043 0304 	orr.w	r3, r3, #4
 80011b6:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
	...

080011c8 <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011d4:	4b19      	ldr	r3, [pc, #100]	@ (800123c <HAL_FLASH_Program+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80011da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011de:	f000 f873 	bl	80012c8 <FLASH_WaitForLastOperation>
 80011e2:	4603      	mov	r3, r0
 80011e4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80011e6:	7dfb      	ldrb	r3, [r7, #23]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d121      	bne.n	8001230 <HAL_FLASH_Program+0x68>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 80011ec:	4a13      	ldr	r2, [pc, #76]	@ (800123c <HAL_FLASH_Program+0x74>)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 80011f2:	4b13      	ldr	r3, [pc, #76]	@ (8001240 <HAL_FLASH_Program+0x78>)
 80011f4:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d104      	bne.n	800120a <HAL_FLASH_Program+0x42>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_USER_MEM_ADDRESS(FlashAddress));

      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 8001200:	6879      	ldr	r1, [r7, #4]
 8001202:	68b8      	ldr	r0, [r7, #8]
 8001204:	f000 f8ae 	bl	8001364 <FLASH_Program_QuadWord>
 8001208:	e003      	b.n	8001212 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_OTP_ADDRESS(FlashAddress));

      /* Program an OTP half-word at a specified address */
      FLASH_Program_HalfWord(FlashAddress, DataAddress);
 800120a:	6879      	ldr	r1, [r7, #4]
 800120c:	68b8      	ldr	r0, [r7, #8]
 800120e:	f000 f8e5 	bl	80013dc <FLASH_Program_HalfWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001212:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001216:	f000 f857 	bl	80012c8 <FLASH_WaitForLastOperation>
 800121a:	4603      	mov	r3, r0
 800121c:	75fb      	strb	r3, [r7, #23]
      reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
    }
#else
    /* If the program operation is completed, disable the PG */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001228:	43db      	mvns	r3, r3
 800122a:	401a      	ands	r2, r3
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	601a      	str	r2, [r3, #0]
#endif /* FLASH_SR_OBKERR */
  }
  /* return status */
  return status;
 8001230:	7dfb      	ldrb	r3, [r7, #23]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	2000000c 	.word	0x2000000c
 8001240:	40022028 	.word	0x40022028

08001244 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800124a:	2300      	movs	r3, #0
 800124c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 800124e:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <HAL_FLASH_Unlock+0x40>)
 8001250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	2b00      	cmp	r3, #0
 8001258:	d00d      	beq.n	8001276 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Control Register access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 800125a:	4b0a      	ldr	r3, [pc, #40]	@ (8001284 <HAL_FLASH_Unlock+0x40>)
 800125c:	4a0a      	ldr	r2, [pc, #40]	@ (8001288 <HAL_FLASH_Unlock+0x44>)
 800125e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8001260:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <HAL_FLASH_Unlock+0x40>)
 8001262:	4a0a      	ldr	r2, [pc, #40]	@ (800128c <HAL_FLASH_Unlock+0x48>)
 8001264:	605a      	str	r2, [r3, #4]

    /* Verify Flash CR is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 8001266:	4b07      	ldr	r3, [pc, #28]	@ (8001284 <HAL_FLASH_Unlock+0x40>)
 8001268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8001276:	79fb      	ldrb	r3, [r7, #7]
}
 8001278:	4618      	mov	r0, r3
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	40022000 	.word	0x40022000
 8001288:	45670123 	.word	0x45670123
 800128c:	cdef89ab 	.word	0xcdef89ab

08001290 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001296:	2300      	movs	r3, #0
 8001298:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Control Register access */
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 800129a:	4b0a      	ldr	r3, [pc, #40]	@ (80012c4 <HAL_FLASH_Lock+0x34>)
 800129c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800129e:	4a09      	ldr	r2, [pc, #36]	@ (80012c4 <HAL_FLASH_Lock+0x34>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 80012a6:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <HAL_FLASH_Lock+0x34>)
 80012a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_FLASH_Lock+0x26>
  {
    status = HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 80012b6:	79fb      	ldrb	r3, [r7, #7]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	40022000 	.word	0x40022000

080012c8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 80012d0:	f7ff fd38 	bl	8000d44 <HAL_GetTick>
 80012d4:	6178      	str	r0, [r7, #20]

  /* Access to SR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
#else
  reg_sr = &(FLASH_NS->NSSR);
 80012d6:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <FLASH_WaitForLastOperation+0x90>)
 80012d8:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80012da:	e010      	b.n	80012fe <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80012e2:	d00c      	beq.n	80012fe <FLASH_WaitForLastOperation+0x36>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80012e4:	f7ff fd2e 	bl	8000d44 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d302      	bcc.n	80012fa <FLASH_WaitForLastOperation+0x32>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d101      	bne.n	80012fe <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e027      	b.n	800134e <FLASH_WaitForLastOperation+0x86>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 030b 	and.w	r3, r3, #11
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1e8      	bne.n	80012dc <FLASH_WaitForLastOperation+0x14>

  /* Access to CCR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_ccr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCCR) : &(FLASH_NS->NSCCR);
#else
  reg_ccr = &(FLASH_NS->NSCCR);
 800130a:	4b14      	ldr	r3, [pc, #80]	@ (800135c <FLASH_WaitForLastOperation+0x94>)
 800130c:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 031e 	and.w	r3, r3, #10354688	@ 0x9e0000
 8001316:	60bb      	str	r3, [r7, #8]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d00c      	beq.n	8001338 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800131e:	4b10      	ldr	r3, [pc, #64]	@ (8001360 <FLASH_WaitForLastOperation+0x98>)
 8001320:	685a      	ldr	r2, [r3, #4]
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	4313      	orrs	r3, r2
 8001326:	4a0e      	ldr	r2, [pc, #56]	@ (8001360 <FLASH_WaitForLastOperation+0x98>)
 8001328:	6053      	str	r3, [r2, #4]

    /* Clear error flags */
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	f403 021e 	and.w	r2, r3, #10354688	@ 0x9e0000
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSCCR = FLASH_FLAG_OPTCHANGEERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e00a      	b.n	800134e <FLASH_WaitForLastOperation+0x86>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d003      	beq.n	800134c <FLASH_WaitForLastOperation+0x84>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800134a:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3718      	adds	r7, #24
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40022020 	.word	0x40022020
 800135c:	40022030 	.word	0x40022030
 8001360:	2000000c 	.word	0x2000000c

08001364 <FLASH_Program_QuadWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 8001364:	b480      	push	{r7}
 8001366:	b08b      	sub	sp, #44	@ 0x2c
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 800136e:	2304      	movs	r3, #4
 8001370:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)FlashAddress;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	61fb      	str	r3, [r7, #28]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 800137c:	4b16      	ldr	r3, [pc, #88]	@ (80013d8 <FLASH_Program_QuadWord+0x74>)
 800137e:	61bb      	str	r3, [r7, #24]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f043 0202 	orr.w	r2, r3, #2
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800138c:	f3ef 8310 	mrs	r3, PRIMASK
 8001390:	613b      	str	r3, [r7, #16]
  return(result);
 8001392:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8001394:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001396:	b672      	cpsid	i
}
 8001398:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	6a3b      	ldr	r3, [r7, #32]
 80013a0:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80013a2:	6a3b      	ldr	r3, [r7, #32]
 80013a4:	3304      	adds	r3, #4
 80013a6:	623b      	str	r3, [r7, #32]
    src_addr++;
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	3304      	adds	r3, #4
 80013ac:	61fb      	str	r3, [r7, #28]
    index--;
 80013ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013b2:	3b01      	subs	r3, #1
 80013b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 80013b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1ec      	bne.n	800139a <FLASH_Program_QuadWord+0x36>
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f383 8810 	msr	PRIMASK, r3
}
 80013ca:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80013cc:	bf00      	nop
 80013ce:	372c      	adds	r7, #44	@ 0x2c
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	40022028 	.word	0x40022028

080013dc <FLASH_Program_HalfWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
void FLASH_Program_HalfWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80013e6:	4b09      	ldr	r3, [pc, #36]	@ (800140c <FLASH_Program_HalfWord+0x30>)
 80013e8:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f043 0202 	orr.w	r2, r3, #2
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	601a      	str	r2, [r3, #0]

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	8812      	ldrh	r2, [r2, #0]
 80013fc:	b292      	uxth	r2, r2
 80013fe:	801a      	strh	r2, [r3, #0]
}
 8001400:	bf00      	nop
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	40022028 	.word	0x40022028

08001410 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800141a:	4b33      	ldr	r3, [pc, #204]	@ (80014e8 <HAL_FLASHEx_Erase+0xd8>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d101      	bne.n	8001426 <HAL_FLASHEx_Erase+0x16>
 8001422:	2302      	movs	r3, #2
 8001424:	e05c      	b.n	80014e0 <HAL_FLASHEx_Erase+0xd0>
 8001426:	4b30      	ldr	r3, [pc, #192]	@ (80014e8 <HAL_FLASHEx_Erase+0xd8>)
 8001428:	2201      	movs	r2, #1
 800142a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800142c:	4b2e      	ldr	r3, [pc, #184]	@ (80014e8 <HAL_FLASHEx_Erase+0xd8>)
 800142e:	2200      	movs	r2, #0
 8001430:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001432:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001436:	f7ff ff47 	bl	80012c8 <FLASH_WaitForLastOperation>
 800143a:	4603      	mov	r3, r0
 800143c:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800143e:	7dfb      	ldrb	r3, [r7, #23]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d149      	bne.n	80014d8 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a27      	ldr	r2, [pc, #156]	@ (80014e8 <HAL_FLASHEx_Erase+0xd8>)
 800144a:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 800144c:	4b27      	ldr	r3, [pc, #156]	@ (80014ec <HAL_FLASHEx_Erase+0xdc>)
 800144e:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001458:	f248 0208 	movw	r2, #32776	@ 0x8008
 800145c:	4293      	cmp	r3, r2
 800145e:	d10b      	bne.n	8001478 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	4618      	mov	r0, r3
 8001466:	f000 f843 	bl	80014f0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800146a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800146e:	f7ff ff2b 	bl	80012c8 <FLASH_WaitForLastOperation>
 8001472:	4603      	mov	r3, r0
 8001474:	75fb      	strb	r3, [r7, #23]
 8001476:	e025      	b.n	80014c4 <HAL_FLASHEx_Erase+0xb4>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800147e:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	e015      	b.n	80014b4 <HAL_FLASHEx_Erase+0xa4>
           sector_index++)
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	4619      	mov	r1, r3
 800148e:	6938      	ldr	r0, [r7, #16]
 8001490:	f000 f866 	bl	8001560 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001494:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001498:	f7ff ff16 	bl	80012c8 <FLASH_WaitForLastOperation>
 800149c:	4603      	mov	r3, r0
 800149e:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 80014a0:	7dfb      	ldrb	r3, [r7, #23]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d003      	beq.n	80014ae <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	601a      	str	r2, [r3, #0]
          break;
 80014ac:	e00a      	b.n	80014c4 <HAL_FLASHEx_Erase+0xb4>
           sector_index++)
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	3301      	adds	r3, #1
 80014b2:	613b      	str	r3, [r7, #16]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68da      	ldr	r2, [r3, #12]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	4413      	add	r3, r2
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d3e1      	bcc.n	8001488 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80014d0:	43db      	mvns	r3, r3
 80014d2:	401a      	ands	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80014d8:	4b03      	ldr	r3, [pc, #12]	@ (80014e8 <HAL_FLASHEx_Erase+0xd8>)
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]

  return status;
 80014de:	7dfb      	ldrb	r3, [r7, #23]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	2000000c 	.word	0x2000000c
 80014ec:	40022028 	.word	0x40022028

080014f0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80014f8:	4b18      	ldr	r3, [pc, #96]	@ (800155c <FLASH_MassErase+0x6c>)
 80014fa:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f003 0303 	and.w	r3, r3, #3
 8001502:	2b03      	cmp	r3, #3
 8001504:	d108      	bne.n	8001518 <FLASH_MassErase+0x28>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800150e:	f043 0320 	orr.w	r3, r3, #32
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	6013      	str	r3, [r2, #0]
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
    }
  }
}
 8001516:	e01b      	b.n	8001550 <FLASH_MassErase+0x60>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	2b00      	cmp	r3, #0
 8001520:	d009      	beq.n	8001536 <FLASH_MassErase+0x46>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800152a:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800152e:	f043 0228 	orr.w	r2, r3, #40	@ 0x28
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	601a      	str	r2, [r3, #0]
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f003 0302 	and.w	r3, r3, #2
 800153c:	2b00      	cmp	r3, #0
 800153e:	d007      	beq.n	8001550 <FLASH_MassErase+0x60>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001548:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	40022028 	.word	0x40022028

08001560 <FLASH_Erase_Sector>:
  *            @arg FLASH_BANK_1: Sector in bank 1 to be erased
  *            @arg FLASH_BANK_2: Sector in bank 2 to be erased
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 800156a:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <FLASH_Erase_Sector+0x6c>)
 800156c:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	f003 0301 	and.w	r3, r3, #1
 8001574:	2b00      	cmp	r3, #0
 8001576:	d011      	beq.n	800159c <FLASH_Erase_Sector+0x3c>
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001580:	f423 53fe 	bic.w	r3, r3, #8128	@ 0x1fc0
 8001584:	68fa      	ldr	r2, [r7, #12]
 8001586:	6013      	str	r3, [r2, #0]

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	019b      	lsls	r3, r3, #6
 8001590:	4313      	orrs	r3, r2
 8001592:	f043 0224 	orr.w	r2, r3, #36	@ 0x24
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	601a      	str	r2, [r3, #0]
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
}
 800159a:	e010      	b.n	80015be <FLASH_Erase_Sector+0x5e>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f423 52fe 	bic.w	r2, r3, #8128	@ 0x1fc0
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	601a      	str	r2, [r3, #0]
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	019b      	lsls	r3, r3, #6
 80015b0:	4313      	orrs	r3, r2
 80015b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80015b6:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	6013      	str	r3, [r2, #0]
}
 80015be:	bf00      	nop
 80015c0:	3714      	adds	r7, #20
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40022028 	.word	0x40022028

080015d0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b087      	sub	sp, #28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80015de:	e142      	b.n	8001866 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	2101      	movs	r1, #1
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	fa01 f303 	lsl.w	r3, r1, r3
 80015ec:	4013      	ands	r3, r2
 80015ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f000 8134 	beq.w	8001860 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d003      	beq.n	8001608 <HAL_GPIO_Init+0x38>
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	2b12      	cmp	r3, #18
 8001606:	d125      	bne.n	8001654 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	08da      	lsrs	r2, r3, #3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3208      	adds	r2, #8
 8001610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001614:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	f003 0307 	and.w	r3, r3, #7
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	220f      	movs	r2, #15
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	43db      	mvns	r3, r3
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	4013      	ands	r3, r2
 800162a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	691b      	ldr	r3, [r3, #16]
 8001630:	f003 020f 	and.w	r2, r3, #15
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	697a      	ldr	r2, [r7, #20]
 8001642:	4313      	orrs	r3, r2
 8001644:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	08da      	lsrs	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3208      	adds	r2, #8
 800164e:	6979      	ldr	r1, [r7, #20]
 8001650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	2203      	movs	r2, #3
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	43db      	mvns	r3, r3
 8001666:	697a      	ldr	r2, [r7, #20]
 8001668:	4013      	ands	r3, r2
 800166a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0203 	and.w	r2, r3, #3
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	697a      	ldr	r2, [r7, #20]
 800167e:	4313      	orrs	r3, r2
 8001680:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d00b      	beq.n	80016a8 <HAL_GPIO_Init+0xd8>
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d007      	beq.n	80016a8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800169c:	2b11      	cmp	r3, #17
 800169e:	d003      	beq.n	80016a8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2b12      	cmp	r3, #18
 80016a6:	d130      	bne.n	800170a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	2203      	movs	r2, #3
 80016b4:	fa02 f303 	lsl.w	r3, r2, r3
 80016b8:	43db      	mvns	r3, r3
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	4013      	ands	r3, r2
 80016be:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	68da      	ldr	r2, [r3, #12]
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	697a      	ldr	r2, [r7, #20]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	697a      	ldr	r2, [r7, #20]
 80016d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016de:	2201      	movs	r2, #1
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	4013      	ands	r3, r2
 80016ec:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	091b      	lsrs	r3, r3, #4
 80016f4:	f003 0201 	and.w	r2, r3, #1
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	4313      	orrs	r3, r2
 8001702:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	697a      	ldr	r2, [r7, #20]
 8001708:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f003 0303 	and.w	r3, r3, #3
 8001712:	2b03      	cmp	r3, #3
 8001714:	d109      	bne.n	800172a <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800171e:	2b03      	cmp	r3, #3
 8001720:	d11b      	bne.n	800175a <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d017      	beq.n	800175a <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	2203      	movs	r2, #3
 8001736:	fa02 f303 	lsl.w	r3, r2, r3
 800173a:	43db      	mvns	r3, r3
 800173c:	697a      	ldr	r2, [r7, #20]
 800173e:	4013      	ands	r3, r2
 8001740:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	689a      	ldr	r2, [r3, #8]
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	4313      	orrs	r3, r2
 8001752:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	697a      	ldr	r2, [r7, #20]
 8001758:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d07c      	beq.n	8001860 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001766:	4a47      	ldr	r2, [pc, #284]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	089b      	lsrs	r3, r3, #2
 800176c:	3318      	adds	r3, #24
 800176e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001772:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	f003 0303 	and.w	r3, r3, #3
 800177a:	00db      	lsls	r3, r3, #3
 800177c:	220f      	movs	r2, #15
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	43db      	mvns	r3, r3
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	4013      	ands	r3, r2
 8001788:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	0a9a      	lsrs	r2, r3, #10
 800178e:	4b3e      	ldr	r3, [pc, #248]	@ (8001888 <HAL_GPIO_Init+0x2b8>)
 8001790:	4013      	ands	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	f002 0203 	and.w	r2, r2, #3
 8001798:	00d2      	lsls	r2, r2, #3
 800179a:	4093      	lsls	r3, r2
 800179c:	697a      	ldr	r2, [r7, #20]
 800179e:	4313      	orrs	r3, r2
 80017a0:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80017a2:	4938      	ldr	r1, [pc, #224]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	089b      	lsrs	r3, r3, #2
 80017a8:	3318      	adds	r3, #24
 80017aa:	697a      	ldr	r2, [r7, #20]
 80017ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80017b0:	4b34      	ldr	r3, [pc, #208]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	697a      	ldr	r2, [r7, #20]
 80017bc:	4013      	ands	r3, r2
 80017be:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d003      	beq.n	80017d4 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80017d4:	4a2b      	ldr	r2, [pc, #172]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80017da:	4b2a      	ldr	r3, [pc, #168]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	43db      	mvns	r3, r3
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	4013      	ands	r3, r2
 80017e8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80017f6:	697a      	ldr	r2, [r7, #20]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80017fe:	4a21      	ldr	r2, [pc, #132]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001804:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 8001806:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800180a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	43db      	mvns	r3, r3
 8001810:	697a      	ldr	r2, [r7, #20]
 8001812:	4013      	ands	r3, r2
 8001814:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8001822:	697a      	ldr	r2, [r7, #20]
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4313      	orrs	r3, r2
 8001828:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800182a:	4a16      	ldr	r2, [pc, #88]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001832:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 8001834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001838:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	43db      	mvns	r3, r3
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	4013      	ands	r3, r2
 8001842:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	4313      	orrs	r3, r2
 8001856:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001858:	4a0a      	ldr	r2, [pc, #40]	@ (8001884 <HAL_GPIO_Init+0x2b4>)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	3301      	adds	r3, #1
 8001864:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	fa22 f303 	lsr.w	r3, r2, r3
 8001870:	2b00      	cmp	r3, #0
 8001872:	f47f aeb5 	bne.w	80015e0 <HAL_GPIO_Init+0x10>
  }
}
 8001876:	bf00      	nop
 8001878:	bf00      	nop
 800187a:	371c      	adds	r7, #28
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	44022000 	.word	0x44022000
 8001888:	002f7f7f 	.word	0x002f7f7f

0800188c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d102      	bne.n	80018a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	f000 bc28 	b.w	80020f0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018a0:	4b94      	ldr	r3, [pc, #592]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80018a2:	69db      	ldr	r3, [r3, #28]
 80018a4:	f003 0318 	and.w	r3, r3, #24
 80018a8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80018aa:	4b92      	ldr	r3, [pc, #584]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80018ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0310 	and.w	r3, r3, #16
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d05b      	beq.n	8001978 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	2b08      	cmp	r3, #8
 80018c4:	d005      	beq.n	80018d2 <HAL_RCC_OscConfig+0x46>
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	2b18      	cmp	r3, #24
 80018ca:	d114      	bne.n	80018f6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d111      	bne.n	80018f6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d102      	bne.n	80018e0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	f000 bc08 	b.w	80020f0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80018e0:	4b84      	ldr	r3, [pc, #528]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80018e2:	699b      	ldr	r3, [r3, #24]
 80018e4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a1b      	ldr	r3, [r3, #32]
 80018ec:	041b      	lsls	r3, r3, #16
 80018ee:	4981      	ldr	r1, [pc, #516]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80018f4:	e040      	b.n	8001978 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d023      	beq.n	8001946 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80018fe:	4b7d      	ldr	r3, [pc, #500]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a7c      	ldr	r2, [pc, #496]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001904:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001908:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800190a:	f7ff fa1b 	bl	8000d44 <HAL_GetTick>
 800190e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001910:	e008      	b.n	8001924 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001912:	f7ff fa17 	bl	8000d44 <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b02      	cmp	r3, #2
 800191e:	d901      	bls.n	8001924 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e3e5      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001924:	4b73      	ldr	r3, [pc, #460]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800192c:	2b00      	cmp	r3, #0
 800192e:	d0f0      	beq.n	8001912 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001930:	4b70      	ldr	r3, [pc, #448]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	041b      	lsls	r3, r3, #16
 800193e:	496d      	ldr	r1, [pc, #436]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001940:	4313      	orrs	r3, r2
 8001942:	618b      	str	r3, [r1, #24]
 8001944:	e018      	b.n	8001978 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001946:	4b6b      	ldr	r3, [pc, #428]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a6a      	ldr	r2, [pc, #424]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 800194c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001952:	f7ff f9f7 	bl	8000d44 <HAL_GetTick>
 8001956:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800195a:	f7ff f9f3 	bl	8000d44 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e3c1      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800196c:	4b61      	ldr	r3, [pc, #388]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001974:	2b00      	cmp	r3, #0
 8001976:	d1f0      	bne.n	800195a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	2b00      	cmp	r3, #0
 8001982:	f000 80a0 	beq.w	8001ac6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	2b10      	cmp	r3, #16
 800198a:	d005      	beq.n	8001998 <HAL_RCC_OscConfig+0x10c>
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	2b18      	cmp	r3, #24
 8001990:	d109      	bne.n	80019a6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	2b03      	cmp	r3, #3
 8001996:	d106      	bne.n	80019a6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	f040 8092 	bne.w	8001ac6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e3a4      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019ae:	d106      	bne.n	80019be <HAL_RCC_OscConfig+0x132>
 80019b0:	4b50      	ldr	r3, [pc, #320]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a4f      	ldr	r2, [pc, #316]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	e058      	b.n	8001a70 <HAL_RCC_OscConfig+0x1e4>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d112      	bne.n	80019ec <HAL_RCC_OscConfig+0x160>
 80019c6:	4b4b      	ldr	r3, [pc, #300]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a4a      	ldr	r2, [pc, #296]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	4b48      	ldr	r3, [pc, #288]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a47      	ldr	r2, [pc, #284]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019d8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	4b45      	ldr	r3, [pc, #276]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a44      	ldr	r2, [pc, #272]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	e041      	b.n	8001a70 <HAL_RCC_OscConfig+0x1e4>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019f4:	d112      	bne.n	8001a1c <HAL_RCC_OscConfig+0x190>
 80019f6:	4b3f      	ldr	r3, [pc, #252]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a3e      	ldr	r2, [pc, #248]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 80019fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	4b3c      	ldr	r3, [pc, #240]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a3b      	ldr	r2, [pc, #236]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a08:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	4b39      	ldr	r3, [pc, #228]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a38      	ldr	r2, [pc, #224]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a18:	6013      	str	r3, [r2, #0]
 8001a1a:	e029      	b.n	8001a70 <HAL_RCC_OscConfig+0x1e4>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001a24:	d112      	bne.n	8001a4c <HAL_RCC_OscConfig+0x1c0>
 8001a26:	4b33      	ldr	r3, [pc, #204]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a32      	ldr	r2, [pc, #200]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a30:	6013      	str	r3, [r2, #0]
 8001a32:	4b30      	ldr	r3, [pc, #192]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a2f      	ldr	r2, [pc, #188]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a38:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a2c      	ldr	r2, [pc, #176]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	e011      	b.n	8001a70 <HAL_RCC_OscConfig+0x1e4>
 8001a4c:	4b29      	ldr	r3, [pc, #164]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a28      	ldr	r2, [pc, #160]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a56:	6013      	str	r3, [r2, #0]
 8001a58:	4b26      	ldr	r3, [pc, #152]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a25      	ldr	r2, [pc, #148]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a62:	6013      	str	r3, [r2, #0]
 8001a64:	4b23      	ldr	r3, [pc, #140]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a22      	ldr	r2, [pc, #136]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a6a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001a6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d013      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a78:	f7ff f964 	bl	8000d44 <HAL_GetTick>
 8001a7c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001a80:	f7ff f960 	bl	8000d44 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b64      	cmp	r3, #100	@ 0x64
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e32e      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a92:	4b18      	ldr	r3, [pc, #96]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d0f0      	beq.n	8001a80 <HAL_RCC_OscConfig+0x1f4>
 8001a9e:	e012      	b.n	8001ac6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa0:	f7ff f950 	bl	8000d44 <HAL_GetTick>
 8001aa4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001aa8:	f7ff f94c 	bl	8000d44 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b64      	cmp	r3, #100	@ 0x64
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e31a      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <HAL_RCC_OscConfig+0x268>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 809a 	beq.w	8001c08 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d005      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x25a>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	2b18      	cmp	r3, #24
 8001ade:	d149      	bne.n	8001b74 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d146      	bne.n	8001b74 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d104      	bne.n	8001af8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e2fe      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
 8001af2:	bf00      	nop
 8001af4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d11c      	bne.n	8001b38 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001afe:	4b9a      	ldr	r3, [pc, #616]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0218 	and.w	r2, r3, #24
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	691b      	ldr	r3, [r3, #16]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d014      	beq.n	8001b38 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001b0e:	4b96      	ldr	r3, [pc, #600]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f023 0218 	bic.w	r2, r3, #24
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	4993      	ldr	r1, [pc, #588]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001b20:	f000 fdd0 	bl	80026c4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b24:	4b91      	ldr	r3, [pc, #580]	@ (8001d6c <HAL_RCC_OscConfig+0x4e0>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff f881 	bl	8000c30 <HAL_InitTick>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e2db      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b38:	f7ff f904 	bl	8000d44 <HAL_GetTick>
 8001b3c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001b40:	f7ff f900 	bl	8000d44 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e2ce      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b52:	4b85      	ldr	r3, [pc, #532]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d0f0      	beq.n	8001b40 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001b5e:	4b82      	ldr	r3, [pc, #520]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	041b      	lsls	r3, r3, #16
 8001b6c:	497e      	ldr	r1, [pc, #504]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001b72:	e049      	b.n	8001c08 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d02c      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001b7c:	4b7a      	ldr	r3, [pc, #488]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f023 0218 	bic.w	r2, r3, #24
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	4977      	ldr	r1, [pc, #476]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001b8e:	4b76      	ldr	r3, [pc, #472]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a75      	ldr	r2, [pc, #468]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b9a:	f7ff f8d3 	bl	8000d44 <HAL_GetTick>
 8001b9e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001ba2:	f7ff f8cf 	bl	8000d44 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e29d      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bb4:	4b6c      	ldr	r3, [pc, #432]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0302 	and.w	r3, r3, #2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d0f0      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001bc0:	4b69      	ldr	r3, [pc, #420]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001bc2:	691b      	ldr	r3, [r3, #16]
 8001bc4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	041b      	lsls	r3, r3, #16
 8001bce:	4966      	ldr	r1, [pc, #408]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	610b      	str	r3, [r1, #16]
 8001bd4:	e018      	b.n	8001c08 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd6:	4b64      	ldr	r3, [pc, #400]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a63      	ldr	r2, [pc, #396]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001bdc:	f023 0301 	bic.w	r3, r3, #1
 8001be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be2:	f7ff f8af 	bl	8000d44 <HAL_GetTick>
 8001be6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001bea:	f7ff f8ab 	bl	8000d44 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e279      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bfc:	4b5a      	ldr	r3, [pc, #360]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1f0      	bne.n	8001bea <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0308 	and.w	r3, r3, #8
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d03c      	beq.n	8001c8e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d01c      	beq.n	8001c56 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c1c:	4b52      	ldr	r3, [pc, #328]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001c1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c22:	4a51      	ldr	r2, [pc, #324]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001c24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001c28:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c2c:	f7ff f88a 	bl	8000d44 <HAL_GetTick>
 8001c30:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001c34:	f7ff f886 	bl	8000d44 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e254      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001c46:	4b48      	ldr	r3, [pc, #288]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001c48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0ef      	beq.n	8001c34 <HAL_RCC_OscConfig+0x3a8>
 8001c54:	e01b      	b.n	8001c8e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c56:	4b44      	ldr	r3, [pc, #272]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001c58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c5c:	4a42      	ldr	r2, [pc, #264]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001c5e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001c62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c66:	f7ff f86d 	bl	8000d44 <HAL_GetTick>
 8001c6a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001c6c:	e008      	b.n	8001c80 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001c6e:	f7ff f869 	bl	8000d44 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e237      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001c80:	4b39      	ldr	r3, [pc, #228]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001c82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1ef      	bne.n	8001c6e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0304 	and.w	r3, r3, #4
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 80d2 	beq.w	8001e40 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001c9c:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <HAL_RCC_OscConfig+0x4e4>)
 8001c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d118      	bne.n	8001cda <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001ca8:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <HAL_RCC_OscConfig+0x4e4>)
 8001caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cac:	4a30      	ldr	r2, [pc, #192]	@ (8001d70 <HAL_RCC_OscConfig+0x4e4>)
 8001cae:	f043 0301 	orr.w	r3, r3, #1
 8001cb2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cb4:	f7ff f846 	bl	8000d44 <HAL_GetTick>
 8001cb8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cbc:	f7ff f842 	bl	8000d44 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e210      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001cce:	4b28      	ldr	r3, [pc, #160]	@ (8001d70 <HAL_RCC_OscConfig+0x4e4>)
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f0      	beq.n	8001cbc <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d108      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x468>
 8001ce2:	4b21      	ldr	r3, [pc, #132]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001ce4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001cf2:	e074      	b.n	8001dde <HAL_RCC_OscConfig+0x552>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d118      	bne.n	8001d2e <HAL_RCC_OscConfig+0x4a2>
 8001cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001cfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d02:	4a19      	ldr	r2, [pc, #100]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d04:	f023 0301 	bic.w	r3, r3, #1
 8001d08:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d0c:	4b16      	ldr	r3, [pc, #88]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d12:	4a15      	ldr	r2, [pc, #84]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d1c:	4b12      	ldr	r3, [pc, #72]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d22:	4a11      	ldr	r2, [pc, #68]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d24:	f023 0304 	bic.w	r3, r3, #4
 8001d28:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d2c:	e057      	b.n	8001dde <HAL_RCC_OscConfig+0x552>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	2b05      	cmp	r3, #5
 8001d34:	d11e      	bne.n	8001d74 <HAL_RCC_OscConfig+0x4e8>
 8001d36:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d3e:	f043 0304 	orr.w	r3, r3, #4
 8001d42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d46:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d4c:	4a06      	ldr	r2, [pc, #24]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d56:	4b04      	ldr	r3, [pc, #16]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d5c:	4a02      	ldr	r2, [pc, #8]	@ (8001d68 <HAL_RCC_OscConfig+0x4dc>)
 8001d5e:	f043 0301 	orr.w	r3, r3, #1
 8001d62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d66:	e03a      	b.n	8001dde <HAL_RCC_OscConfig+0x552>
 8001d68:	44020c00 	.word	0x44020c00
 8001d6c:	20000004 	.word	0x20000004
 8001d70:	44020800 	.word	0x44020800
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b85      	cmp	r3, #133	@ 0x85
 8001d7a:	d118      	bne.n	8001dae <HAL_RCC_OscConfig+0x522>
 8001d7c:	4ba2      	ldr	r3, [pc, #648]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001d7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d82:	4aa1      	ldr	r2, [pc, #644]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001d84:	f043 0304 	orr.w	r3, r3, #4
 8001d88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d8c:	4b9e      	ldr	r3, [pc, #632]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001d8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d92:	4a9d      	ldr	r2, [pc, #628]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001d94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d9c:	4b9a      	ldr	r3, [pc, #616]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001d9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001da2:	4a99      	ldr	r2, [pc, #612]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dac:	e017      	b.n	8001dde <HAL_RCC_OscConfig+0x552>
 8001dae:	4b96      	ldr	r3, [pc, #600]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001db0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001db4:	4a94      	ldr	r2, [pc, #592]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001db6:	f023 0301 	bic.w	r3, r3, #1
 8001dba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dbe:	4b92      	ldr	r3, [pc, #584]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001dc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dc4:	4a90      	ldr	r2, [pc, #576]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001dc6:	f023 0304 	bic.w	r3, r3, #4
 8001dca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dce:	4b8e      	ldr	r3, [pc, #568]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001dd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dd4:	4a8c      	ldr	r2, [pc, #560]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001dd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001dda:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d016      	beq.n	8001e14 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de6:	f7fe ffad 	bl	8000d44 <HAL_GetTick>
 8001dea:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dec:	e00a      	b.n	8001e04 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dee:	f7fe ffa9 	bl	8000d44 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e175      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e04:	4b80      	ldr	r3, [pc, #512]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001e06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d0ed      	beq.n	8001dee <HAL_RCC_OscConfig+0x562>
 8001e12:	e015      	b.n	8001e40 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e14:	f7fe ff96 	bl	8000d44 <HAL_GetTick>
 8001e18:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e1a:	e00a      	b.n	8001e32 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e1c:	f7fe ff92 	bl	8000d44 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e15e      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e32:	4b75      	ldr	r3, [pc, #468]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001e34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d1ed      	bne.n	8001e1c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0320 	and.w	r3, r3, #32
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d036      	beq.n	8001eba <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d019      	beq.n	8001e88 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e54:	4b6c      	ldr	r3, [pc, #432]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a6b      	ldr	r2, [pc, #428]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001e5a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e5e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e60:	f7fe ff70 	bl	8000d44 <HAL_GetTick>
 8001e64:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001e68:	f7fe ff6c 	bl	8000d44 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e13a      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001e7a:	4b63      	ldr	r3, [pc, #396]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0f0      	beq.n	8001e68 <HAL_RCC_OscConfig+0x5dc>
 8001e86:	e018      	b.n	8001eba <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e88:	4b5f      	ldr	r3, [pc, #380]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a5e      	ldr	r2, [pc, #376]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001e8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e94:	f7fe ff56 	bl	8000d44 <HAL_GetTick>
 8001e98:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001e9c:	f7fe ff52 	bl	8000d44 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e120      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001eae:	4b56      	ldr	r3, [pc, #344]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f0      	bne.n	8001e9c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f000 8115 	beq.w	80020ee <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	2b18      	cmp	r3, #24
 8001ec8:	f000 80af 	beq.w	800202a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	f040 8086 	bne.w	8001fe2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001ed6:	4b4c      	ldr	r3, [pc, #304]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a4b      	ldr	r2, [pc, #300]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001edc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ee0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee2:	f7fe ff2f 	bl	8000d44 <HAL_GetTick>
 8001ee6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001eea:	f7fe ff2b 	bl	8000d44 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e0f9      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001efc:	4b42      	ldr	r3, [pc, #264]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1f0      	bne.n	8001eea <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001f08:	4b3f      	ldr	r3, [pc, #252]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001f10:	f023 0303 	bic.w	r3, r3, #3
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001f1c:	0212      	lsls	r2, r2, #8
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	4939      	ldr	r1, [pc, #228]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	628b      	str	r3, [r1, #40]	@ 0x28
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f34:	3b01      	subs	r3, #1
 8001f36:	025b      	lsls	r3, r3, #9
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f40:	3b01      	subs	r3, #1
 8001f42:	041b      	lsls	r3, r3, #16
 8001f44:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001f48:	431a      	orrs	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	061b      	lsls	r3, r3, #24
 8001f52:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001f56:	492c      	ldr	r1, [pc, #176]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f60:	4a29      	ldr	r2, [pc, #164]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f62:	f023 0310 	bic.w	r3, r3, #16
 8001f66:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6c:	4a26      	ldr	r2, [pc, #152]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001f72:	4b25      	ldr	r3, [pc, #148]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f76:	4a24      	ldr	r2, [pc, #144]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f78:	f043 0310 	orr.w	r3, r3, #16
 8001f7c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001f7e:	4b22      	ldr	r3, [pc, #136]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f82:	f023 020c 	bic.w	r2, r3, #12
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8a:	491f      	ldr	r1, [pc, #124]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001f90:	4b1d      	ldr	r3, [pc, #116]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f94:	f023 0220 	bic.w	r2, r3, #32
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f9c:	491a      	ldr	r1, [pc, #104]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001fa2:	4b19      	ldr	r3, [pc, #100]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa6:	4a18      	ldr	r2, [pc, #96]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fac:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001fae:	4b16      	ldr	r3, [pc, #88]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a15      	ldr	r2, [pc, #84]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001fb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fba:	f7fe fec3 	bl	8000d44 <HAL_GetTick>
 8001fbe:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001fc2:	f7fe febf 	bl	8000d44 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e08d      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x736>
 8001fe0:	e085      	b.n	80020ee <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001fe2:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a08      	ldr	r2, [pc, #32]	@ (8002008 <HAL_RCC_OscConfig+0x77c>)
 8001fe8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fee:	f7fe fea9 	bl	8000d44 <HAL_GetTick>
 8001ff2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ff4:	e00a      	b.n	800200c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001ff6:	f7fe fea5 	bl	8000d44 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d903      	bls.n	800200c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e073      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
 8002008:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800200c:	4b3a      	ldr	r3, [pc, #232]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1ee      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002018:	4b37      	ldr	r3, [pc, #220]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 800201a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800201c:	4a36      	ldr	r2, [pc, #216]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 800201e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002022:	f023 0303 	bic.w	r3, r3, #3
 8002026:	6293      	str	r3, [r2, #40]	@ 0x28
 8002028:	e061      	b.n	80020ee <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800202a:	4b33      	ldr	r3, [pc, #204]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 800202c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800202e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002030:	4b31      	ldr	r3, [pc, #196]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 8002032:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002034:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203a:	2b01      	cmp	r3, #1
 800203c:	d031      	beq.n	80020a2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	f003 0203 	and.w	r2, r3, #3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002048:	429a      	cmp	r2, r3
 800204a:	d12a      	bne.n	80020a2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	0a1b      	lsrs	r3, r3, #8
 8002050:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002058:	429a      	cmp	r2, r3
 800205a:	d122      	bne.n	80020a2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002066:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002068:	429a      	cmp	r2, r3
 800206a:	d11a      	bne.n	80020a2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	0a5b      	lsrs	r3, r3, #9
 8002070:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002078:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800207a:	429a      	cmp	r2, r3
 800207c:	d111      	bne.n	80020a2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	0c1b      	lsrs	r3, r3, #16
 8002082:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800208a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800208c:	429a      	cmp	r2, r3
 800208e:	d108      	bne.n	80020a2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	0e1b      	lsrs	r3, r3, #24
 8002094:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800209e:	429a      	cmp	r2, r3
 80020a0:	d001      	beq.n	80020a6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e024      	b.n	80020f0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80020a6:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 80020a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020aa:	08db      	lsrs	r3, r3, #3
 80020ac:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d01a      	beq.n	80020ee <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80020b8:	4b0f      	ldr	r3, [pc, #60]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 80020ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020bc:	4a0e      	ldr	r2, [pc, #56]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 80020be:	f023 0310 	bic.w	r3, r3, #16
 80020c2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7fe fe3e 	bl	8000d44 <HAL_GetTick>
 80020c8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80020ca:	bf00      	nop
 80020cc:	f7fe fe3a 	bl	8000d44 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d0f9      	beq.n	80020cc <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020dc:	4a06      	ldr	r2, [pc, #24]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80020e2:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 80020e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e6:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <HAL_RCC_OscConfig+0x86c>)
 80020e8:	f043 0310 	orr.w	r3, r3, #16
 80020ec:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	44020c00 	.word	0x44020c00

080020fc <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e19e      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002110:	4b83      	ldr	r3, [pc, #524]	@ (8002320 <HAL_RCC_ClockConfig+0x224>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 030f 	and.w	r3, r3, #15
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d910      	bls.n	8002140 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211e:	4b80      	ldr	r3, [pc, #512]	@ (8002320 <HAL_RCC_ClockConfig+0x224>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 020f 	bic.w	r2, r3, #15
 8002126:	497e      	ldr	r1, [pc, #504]	@ (8002320 <HAL_RCC_ClockConfig+0x224>)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	4313      	orrs	r3, r2
 800212c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800212e:	4b7c      	ldr	r3, [pc, #496]	@ (8002320 <HAL_RCC_ClockConfig+0x224>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	429a      	cmp	r2, r3
 800213a:	d001      	beq.n	8002140 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e186      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0310 	and.w	r3, r3, #16
 8002148:	2b00      	cmp	r3, #0
 800214a:	d012      	beq.n	8002172 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	695a      	ldr	r2, [r3, #20]
 8002150:	4b74      	ldr	r3, [pc, #464]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	0a1b      	lsrs	r3, r3, #8
 8002156:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800215a:	429a      	cmp	r2, r3
 800215c:	d909      	bls.n	8002172 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800215e:	4b71      	ldr	r3, [pc, #452]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	695b      	ldr	r3, [r3, #20]
 800216a:	021b      	lsls	r3, r3, #8
 800216c:	496d      	ldr	r1, [pc, #436]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 800216e:	4313      	orrs	r3, r2
 8002170:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0308 	and.w	r3, r3, #8
 800217a:	2b00      	cmp	r3, #0
 800217c:	d012      	beq.n	80021a4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691a      	ldr	r2, [r3, #16]
 8002182:	4b68      	ldr	r3, [pc, #416]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	091b      	lsrs	r3, r3, #4
 8002188:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800218c:	429a      	cmp	r2, r3
 800218e:	d909      	bls.n	80021a4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002190:	4b64      	ldr	r3, [pc, #400]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002192:	6a1b      	ldr	r3, [r3, #32]
 8002194:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	011b      	lsls	r3, r3, #4
 800219e:	4961      	ldr	r1, [pc, #388]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d010      	beq.n	80021d2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	4b5b      	ldr	r3, [pc, #364]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021bc:	429a      	cmp	r2, r3
 80021be:	d908      	bls.n	80021d2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80021c0:	4b58      	ldr	r3, [pc, #352]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	4955      	ldr	r1, [pc, #340]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d010      	beq.n	8002200 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689a      	ldr	r2, [r3, #8]
 80021e2:	4b50      	ldr	r3, [pc, #320]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80021e4:	6a1b      	ldr	r3, [r3, #32]
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d908      	bls.n	8002200 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80021ee:	4b4d      	ldr	r3, [pc, #308]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	f023 020f 	bic.w	r2, r3, #15
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	494a      	ldr	r1, [pc, #296]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 8093 	beq.w	8002334 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b03      	cmp	r3, #3
 8002214:	d107      	bne.n	8002226 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002216:	4b43      	ldr	r3, [pc, #268]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d121      	bne.n	8002266 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e113      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d107      	bne.n	800223e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800222e:	4b3d      	ldr	r3, [pc, #244]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d115      	bne.n	8002266 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e107      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d107      	bne.n	8002256 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002246:	4b37      	ldr	r3, [pc, #220]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800224e:	2b00      	cmp	r3, #0
 8002250:	d109      	bne.n	8002266 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e0fb      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002256:	4b33      	ldr	r3, [pc, #204]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e0f3      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002266:	4b2f      	ldr	r3, [pc, #188]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	f023 0203 	bic.w	r2, r3, #3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	492c      	ldr	r1, [pc, #176]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 8002274:	4313      	orrs	r3, r2
 8002276:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002278:	f7fe fd64 	bl	8000d44 <HAL_GetTick>
 800227c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b03      	cmp	r3, #3
 8002284:	d112      	bne.n	80022ac <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002286:	e00a      	b.n	800229e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002288:	f7fe fd5c 	bl	8000d44 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002296:	4293      	cmp	r3, r2
 8002298:	d901      	bls.n	800229e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e0d7      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800229e:	4b21      	ldr	r3, [pc, #132]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f003 0318 	and.w	r3, r3, #24
 80022a6:	2b18      	cmp	r3, #24
 80022a8:	d1ee      	bne.n	8002288 <HAL_RCC_ClockConfig+0x18c>
 80022aa:	e043      	b.n	8002334 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d112      	bne.n	80022da <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022b4:	e00a      	b.n	80022cc <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80022b6:	f7fe fd45 	bl	8000d44 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e0c0      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022cc:	4b15      	ldr	r3, [pc, #84]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	f003 0318 	and.w	r3, r3, #24
 80022d4:	2b10      	cmp	r3, #16
 80022d6:	d1ee      	bne.n	80022b6 <HAL_RCC_ClockConfig+0x1ba>
 80022d8:	e02c      	b.n	8002334 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d122      	bne.n	8002328 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80022e2:	e00a      	b.n	80022fa <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80022e4:	f7fe fd2e 	bl	8000d44 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e0a9      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80022fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002324 <HAL_RCC_ClockConfig+0x228>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	f003 0318 	and.w	r3, r3, #24
 8002302:	2b08      	cmp	r3, #8
 8002304:	d1ee      	bne.n	80022e4 <HAL_RCC_ClockConfig+0x1e8>
 8002306:	e015      	b.n	8002334 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002308:	f7fe fd1c 	bl	8000d44 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002316:	4293      	cmp	r3, r2
 8002318:	d906      	bls.n	8002328 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e097      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
 800231e:	bf00      	nop
 8002320:	40022000 	.word	0x40022000
 8002324:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002328:	4b4b      	ldr	r3, [pc, #300]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 800232a:	69db      	ldr	r3, [r3, #28]
 800232c:	f003 0318 	and.w	r3, r3, #24
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1e9      	bne.n	8002308 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0302 	and.w	r3, r3, #2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d010      	beq.n	8002362 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	4b44      	ldr	r3, [pc, #272]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	f003 030f 	and.w	r3, r3, #15
 800234c:	429a      	cmp	r2, r3
 800234e:	d208      	bcs.n	8002362 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002350:	4b41      	ldr	r3, [pc, #260]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 8002352:	6a1b      	ldr	r3, [r3, #32]
 8002354:	f023 020f 	bic.w	r2, r3, #15
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	493e      	ldr	r1, [pc, #248]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 800235e:	4313      	orrs	r3, r2
 8002360:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002362:	4b3e      	ldr	r3, [pc, #248]	@ (800245c <HAL_RCC_ClockConfig+0x360>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 030f 	and.w	r3, r3, #15
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	429a      	cmp	r2, r3
 800236e:	d210      	bcs.n	8002392 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002370:	4b3a      	ldr	r3, [pc, #232]	@ (800245c <HAL_RCC_ClockConfig+0x360>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f023 020f 	bic.w	r2, r3, #15
 8002378:	4938      	ldr	r1, [pc, #224]	@ (800245c <HAL_RCC_ClockConfig+0x360>)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	4313      	orrs	r3, r2
 800237e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002380:	4b36      	ldr	r3, [pc, #216]	@ (800245c <HAL_RCC_ClockConfig+0x360>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 030f 	and.w	r3, r3, #15
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d001      	beq.n	8002392 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e05d      	b.n	800244e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0304 	and.w	r3, r3, #4
 800239a:	2b00      	cmp	r3, #0
 800239c:	d010      	beq.n	80023c0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68da      	ldr	r2, [r3, #12]
 80023a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d208      	bcs.n	80023c0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80023ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	4927      	ldr	r1, [pc, #156]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0308 	and.w	r3, r3, #8
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d012      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691a      	ldr	r2, [r3, #16]
 80023d0:	4b21      	ldr	r3, [pc, #132]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	091b      	lsrs	r3, r3, #4
 80023d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023da:	429a      	cmp	r2, r3
 80023dc:	d209      	bcs.n	80023f2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80023de:	4b1e      	ldr	r3, [pc, #120]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 80023e0:	6a1b      	ldr	r3, [r3, #32]
 80023e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	011b      	lsls	r3, r3, #4
 80023ec:	491a      	ldr	r1, [pc, #104]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0310 	and.w	r3, r3, #16
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d012      	beq.n	8002424 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	695a      	ldr	r2, [r3, #20]
 8002402:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	0a1b      	lsrs	r3, r3, #8
 8002408:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800240c:	429a      	cmp	r2, r3
 800240e:	d209      	bcs.n	8002424 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002410:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	695b      	ldr	r3, [r3, #20]
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	490e      	ldr	r1, [pc, #56]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 8002420:	4313      	orrs	r3, r2
 8002422:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002424:	f000 f822 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8002428:	4602      	mov	r2, r0
 800242a:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <HAL_RCC_ClockConfig+0x35c>)
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	f003 030f 	and.w	r3, r3, #15
 8002432:	490b      	ldr	r1, [pc, #44]	@ (8002460 <HAL_RCC_ClockConfig+0x364>)
 8002434:	5ccb      	ldrb	r3, [r1, r3]
 8002436:	fa22 f303 	lsr.w	r3, r2, r3
 800243a:	4a0a      	ldr	r2, [pc, #40]	@ (8002464 <HAL_RCC_ClockConfig+0x368>)
 800243c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800243e:	4b0a      	ldr	r3, [pc, #40]	@ (8002468 <HAL_RCC_ClockConfig+0x36c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe fbf4 	bl	8000c30 <HAL_InitTick>
 8002448:	4603      	mov	r3, r0
 800244a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800244c:	7afb      	ldrb	r3, [r7, #11]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	44020c00 	.word	0x44020c00
 800245c:	40022000 	.word	0x40022000
 8002460:	08007dec 	.word	0x08007dec
 8002464:	20000000 	.word	0x20000000
 8002468:	20000004 	.word	0x20000004

0800246c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800246c:	b480      	push	{r7}
 800246e:	b089      	sub	sp, #36	@ 0x24
 8002470:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002472:	4b8c      	ldr	r3, [pc, #560]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	f003 0318 	and.w	r3, r3, #24
 800247a:	2b08      	cmp	r3, #8
 800247c:	d102      	bne.n	8002484 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800247e:	4b8a      	ldr	r3, [pc, #552]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002480:	61fb      	str	r3, [r7, #28]
 8002482:	e107      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002484:	4b87      	ldr	r3, [pc, #540]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002486:	69db      	ldr	r3, [r3, #28]
 8002488:	f003 0318 	and.w	r3, r3, #24
 800248c:	2b00      	cmp	r3, #0
 800248e:	d112      	bne.n	80024b6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002490:	4b84      	ldr	r3, [pc, #528]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0320 	and.w	r3, r3, #32
 8002498:	2b00      	cmp	r3, #0
 800249a:	d009      	beq.n	80024b0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800249c:	4b81      	ldr	r3, [pc, #516]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	08db      	lsrs	r3, r3, #3
 80024a2:	f003 0303 	and.w	r3, r3, #3
 80024a6:	4a81      	ldr	r2, [pc, #516]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x240>)
 80024a8:	fa22 f303 	lsr.w	r3, r2, r3
 80024ac:	61fb      	str	r3, [r7, #28]
 80024ae:	e0f1      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80024b0:	4b7e      	ldr	r3, [pc, #504]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x240>)
 80024b2:	61fb      	str	r3, [r7, #28]
 80024b4:	e0ee      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024b6:	4b7b      	ldr	r3, [pc, #492]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	f003 0318 	and.w	r3, r3, #24
 80024be:	2b10      	cmp	r3, #16
 80024c0:	d102      	bne.n	80024c8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024c2:	4b7b      	ldr	r3, [pc, #492]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x244>)
 80024c4:	61fb      	str	r3, [r7, #28]
 80024c6:	e0e5      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024c8:	4b76      	ldr	r3, [pc, #472]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	f003 0318 	and.w	r3, r3, #24
 80024d0:	2b18      	cmp	r3, #24
 80024d2:	f040 80dd 	bne.w	8002690 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80024d6:	4b73      	ldr	r3, [pc, #460]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80024d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80024e0:	4b70      	ldr	r3, [pc, #448]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80024e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e4:	0a1b      	lsrs	r3, r3, #8
 80024e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024ea:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80024ec:	4b6d      	ldr	r3, [pc, #436]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80024ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f0:	091b      	lsrs	r3, r3, #4
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80024f8:	4b6a      	ldr	r3, [pc, #424]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80024fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80024fc:	08db      	lsrs	r3, r3, #3
 80024fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	fb02 f303 	mul.w	r3, r2, r3
 8002508:	ee07 3a90 	vmov	s15, r3
 800250c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002510:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 80b7 	beq.w	800268a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d003      	beq.n	800252a <HAL_RCC_GetSysClockFreq+0xbe>
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	2b03      	cmp	r3, #3
 8002526:	d056      	beq.n	80025d6 <HAL_RCC_GetSysClockFreq+0x16a>
 8002528:	e077      	b.n	800261a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800252a:	4b5e      	ldr	r3, [pc, #376]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0320 	and.w	r3, r3, #32
 8002532:	2b00      	cmp	r3, #0
 8002534:	d02d      	beq.n	8002592 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002536:	4b5b      	ldr	r3, [pc, #364]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	08db      	lsrs	r3, r3, #3
 800253c:	f003 0303 	and.w	r3, r3, #3
 8002540:	4a5a      	ldr	r2, [pc, #360]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x240>)
 8002542:	fa22 f303 	lsr.w	r3, r2, r3
 8002546:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	ee07 3a90 	vmov	s15, r3
 800254e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	ee07 3a90 	vmov	s15, r3
 8002558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800255c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002560:	4b50      	ldr	r3, [pc, #320]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002564:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002568:	ee07 3a90 	vmov	s15, r3
 800256c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002570:	ed97 6a02 	vldr	s12, [r7, #8]
 8002574:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80026b4 <HAL_RCC_GetSysClockFreq+0x248>
 8002578:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800257c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002580:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002584:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800258c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002590:	e065      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	ee07 3a90 	vmov	s15, r3
 8002598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800259c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80026b8 <HAL_RCC_GetSysClockFreq+0x24c>
 80025a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025a4:	4b3f      	ldr	r3, [pc, #252]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80025a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ac:	ee07 3a90 	vmov	s15, r3
 80025b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80025b4:	ed97 6a02 	vldr	s12, [r7, #8]
 80025b8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80026b4 <HAL_RCC_GetSysClockFreq+0x248>
 80025bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80025c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80025c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80025cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025d0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80025d4:	e043      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	ee07 3a90 	vmov	s15, r3
 80025dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025e0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80026bc <HAL_RCC_GetSysClockFreq+0x250>
 80025e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025e8:	4b2e      	ldr	r3, [pc, #184]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80025ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025f0:	ee07 3a90 	vmov	s15, r3
 80025f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80025f8:	ed97 6a02 	vldr	s12, [r7, #8]
 80025fc:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80026b4 <HAL_RCC_GetSysClockFreq+0x248>
 8002600:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002604:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002608:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800260c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002614:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002618:	e021      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	ee07 3a90 	vmov	s15, r3
 8002620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002624:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80026c0 <HAL_RCC_GetSysClockFreq+0x254>
 8002628:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800262c:	4b1d      	ldr	r3, [pc, #116]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 800262e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002634:	ee07 3a90 	vmov	s15, r3
 8002638:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800263c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002640:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80026b4 <HAL_RCC_GetSysClockFreq+0x248>
 8002644:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002648:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800264c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002650:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002654:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002658:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800265c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800265e:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002662:	0a5b      	lsrs	r3, r3, #9
 8002664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002668:	3301      	adds	r3, #1
 800266a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	ee07 3a90 	vmov	s15, r3
 8002672:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002676:	edd7 6a06 	vldr	s13, [r7, #24]
 800267a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800267e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002682:	ee17 3a90 	vmov	r3, s15
 8002686:	61fb      	str	r3, [r7, #28]
 8002688:	e004      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	61fb      	str	r3, [r7, #28]
 800268e:	e001      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002690:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x240>)
 8002692:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002694:	69fb      	ldr	r3, [r7, #28]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3724      	adds	r7, #36	@ 0x24
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	44020c00 	.word	0x44020c00
 80026a8:	003d0900 	.word	0x003d0900
 80026ac:	03d09000 	.word	0x03d09000
 80026b0:	007a1200 	.word	0x007a1200
 80026b4:	46000000 	.word	0x46000000
 80026b8:	4c742400 	.word	0x4c742400
 80026bc:	4af42400 	.word	0x4af42400
 80026c0:	4a742400 	.word	0x4a742400

080026c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80026c8:	f7ff fed0 	bl	800246c <HAL_RCC_GetSysClockFreq>
 80026cc:	4602      	mov	r2, r0
 80026ce:	4b08      	ldr	r3, [pc, #32]	@ (80026f0 <HAL_RCC_GetHCLKFreq+0x2c>)
 80026d0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80026d2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80026d6:	4907      	ldr	r1, [pc, #28]	@ (80026f4 <HAL_RCC_GetHCLKFreq+0x30>)
 80026d8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80026da:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80026de:	fa22 f303 	lsr.w	r3, r2, r3
 80026e2:	4a05      	ldr	r2, [pc, #20]	@ (80026f8 <HAL_RCC_GetHCLKFreq+0x34>)
 80026e4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80026e6:	4b04      	ldr	r3, [pc, #16]	@ (80026f8 <HAL_RCC_GetHCLKFreq+0x34>)
 80026e8:	681b      	ldr	r3, [r3, #0]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	44020c00 	.word	0x44020c00
 80026f4:	08007dec 	.word	0x08007dec
 80026f8:	20000000 	.word	0x20000000

080026fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8002700:	f7ff ffe0 	bl	80026c4 <HAL_RCC_GetHCLKFreq>
 8002704:	4602      	mov	r2, r0
 8002706:	4b06      	ldr	r3, [pc, #24]	@ (8002720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	4904      	ldr	r1, [pc, #16]	@ (8002724 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002712:	5ccb      	ldrb	r3, [r1, r3]
 8002714:	f003 031f 	and.w	r3, r3, #31
 8002718:	fa22 f303 	lsr.w	r3, r2, r3
}
 800271c:	4618      	mov	r0, r3
 800271e:	bd80      	pop	{r7, pc}
 8002720:	44020c00 	.word	0x44020c00
 8002724:	08007dfc 	.word	0x08007dfc

08002728 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800272c:	f7ff ffca 	bl	80026c4 <HAL_RCC_GetHCLKFreq>
 8002730:	4602      	mov	r2, r0
 8002732:	4b06      	ldr	r3, [pc, #24]	@ (800274c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	0a1b      	lsrs	r3, r3, #8
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	4904      	ldr	r1, [pc, #16]	@ (8002750 <HAL_RCC_GetPCLK2Freq+0x28>)
 800273e:	5ccb      	ldrb	r3, [r1, r3]
 8002740:	f003 031f 	and.w	r3, r3, #31
 8002744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002748:	4618      	mov	r0, r3
 800274a:	bd80      	pop	{r7, pc}
 800274c:	44020c00 	.word	0x44020c00
 8002750:	08007dfc 	.word	0x08007dfc

08002754 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002758:	f7ff ffb4 	bl	80026c4 <HAL_RCC_GetHCLKFreq>
 800275c:	4602      	mov	r2, r0
 800275e:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	0b1b      	lsrs	r3, r3, #12
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	4904      	ldr	r1, [pc, #16]	@ (800277c <HAL_RCC_GetPCLK3Freq+0x28>)
 800276a:	5ccb      	ldrb	r3, [r1, r3]
 800276c:	f003 031f 	and.w	r3, r3, #31
 8002770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002774:	4618      	mov	r0, r3
 8002776:	bd80      	pop	{r7, pc}
 8002778:	44020c00 	.word	0x44020c00
 800277c:	08007dfc 	.word	0x08007dfc

08002780 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002784:	b0aa      	sub	sp, #168	@ 0xa8
 8002786:	af00      	add	r7, sp, #0
 8002788:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800278c:	2300      	movs	r3, #0
 800278e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002792:	2300      	movs	r3, #0
 8002794:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002798:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800279c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a0:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80027a4:	2500      	movs	r5, #0
 80027a6:	ea54 0305 	orrs.w	r3, r4, r5
 80027aa:	d00b      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80027ac:	4bb8      	ldr	r3, [pc, #736]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80027ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027b2:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80027b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027bc:	4ab4      	ldr	r2, [pc, #720]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80027be:	430b      	orrs	r3, r1
 80027c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027cc:	f002 0801 	and.w	r8, r2, #1
 80027d0:	f04f 0900 	mov.w	r9, #0
 80027d4:	ea58 0309 	orrs.w	r3, r8, r9
 80027d8:	d038      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80027da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027e0:	2b05      	cmp	r3, #5
 80027e2:	d819      	bhi.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80027e4:	a201      	add	r2, pc, #4	@ (adr r2, 80027ec <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80027e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ea:	bf00      	nop
 80027ec:	08002821 	.word	0x08002821
 80027f0:	08002805 	.word	0x08002805
 80027f4:	08002819 	.word	0x08002819
 80027f8:	08002821 	.word	0x08002821
 80027fc:	08002821 	.word	0x08002821
 8002800:	08002821 	.word	0x08002821
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002804:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002808:	3308      	adds	r3, #8
 800280a:	4618      	mov	r0, r3
 800280c:	f001 fff2 	bl	80047f4 <RCCEx_PLL2_Config>
 8002810:	4603      	mov	r3, r0
 8002812:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8002816:	e004      	b.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800281e:	e000      	b.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8002820:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002822:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d10c      	bne.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800282a:	4b99      	ldr	r3, [pc, #612]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800282c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002830:	f023 0107 	bic.w	r1, r3, #7
 8002834:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800283a:	4a95      	ldr	r2, [pc, #596]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800283c:	430b      	orrs	r3, r1
 800283e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002842:	e003      	b.n	800284c <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002844:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002848:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800284c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002854:	f002 0a02 	and.w	sl, r2, #2
 8002858:	f04f 0b00 	mov.w	fp, #0
 800285c:	ea5a 030b 	orrs.w	r3, sl, fp
 8002860:	d03c      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8002862:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002868:	2b28      	cmp	r3, #40	@ 0x28
 800286a:	d01b      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x124>
 800286c:	2b28      	cmp	r3, #40	@ 0x28
 800286e:	d815      	bhi.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002870:	2b20      	cmp	r3, #32
 8002872:	d019      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8002874:	2b20      	cmp	r3, #32
 8002876:	d811      	bhi.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002878:	2b18      	cmp	r3, #24
 800287a:	d017      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
 800287c:	2b18      	cmp	r3, #24
 800287e:	d80d      	bhi.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002880:	2b00      	cmp	r3, #0
 8002882:	d015      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002884:	2b08      	cmp	r3, #8
 8002886:	d109      	bne.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002888:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800288c:	3308      	adds	r3, #8
 800288e:	4618      	mov	r0, r3
 8002890:	f001 ffb0 	bl	80047f4 <RCCEx_PLL2_Config>
 8002894:	4603      	mov	r3, r0
 8002896:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 800289a:	e00a      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80028a2:	e006      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80028a4:	bf00      	nop
 80028a6:	e004      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80028a8:	bf00      	nop
 80028aa:	e002      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80028ac:	bf00      	nop
 80028ae:	e000      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80028b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028b2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10c      	bne.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80028ba:	4b75      	ldr	r3, [pc, #468]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80028c0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80028c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ca:	4a71      	ldr	r2, [pc, #452]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028cc:	430b      	orrs	r3, r1
 80028ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80028d2:	e003      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028d4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80028d8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e4:	f002 0304 	and.w	r3, r2, #4
 80028e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80028ec:	2300      	movs	r3, #0
 80028ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80028f2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80028f6:	460b      	mov	r3, r1
 80028f8:	4313      	orrs	r3, r2
 80028fa:	d040      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80028fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002902:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002906:	d01e      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8002908:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800290c:	d817      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800290e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002912:	d01a      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8002914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002918:	d811      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800291a:	2bc0      	cmp	r3, #192	@ 0xc0
 800291c:	d017      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800291e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002920:	d80d      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002922:	2b00      	cmp	r3, #0
 8002924:	d015      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8002926:	2b40      	cmp	r3, #64	@ 0x40
 8002928:	d109      	bne.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800292a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800292e:	3308      	adds	r3, #8
 8002930:	4618      	mov	r0, r3
 8002932:	f001 ff5f 	bl	80047f4 <RCCEx_PLL2_Config>
 8002936:	4603      	mov	r3, r0
 8002938:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 800293c:	e00a      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002944:	e006      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002946:	bf00      	nop
 8002948:	e004      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800294a:	bf00      	nop
 800294c:	e002      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800294e:	bf00      	nop
 8002950:	e000      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002952:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002954:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002958:	2b00      	cmp	r3, #0
 800295a:	d10c      	bne.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800295c:	4b4c      	ldr	r3, [pc, #304]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800295e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002962:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002966:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800296a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800296c:	4a48      	ldr	r2, [pc, #288]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800296e:	430b      	orrs	r3, r1
 8002970:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002974:	e003      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002976:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800297a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800297e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002986:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800298a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800298e:	2300      	movs	r3, #0
 8002990:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002994:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8002998:	460b      	mov	r3, r1
 800299a:	4313      	orrs	r3, r2
 800299c:	d043      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800299e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80029a8:	d021      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80029aa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80029ae:	d81a      	bhi.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 80029b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80029b4:	d01d      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80029b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80029ba:	d814      	bhi.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 80029bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80029c0:	d019      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x276>
 80029c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80029c6:	d80e      	bhi.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d016      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x27a>
 80029cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029d0:	d109      	bne.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80029d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029d6:	3308      	adds	r3, #8
 80029d8:	4618      	mov	r0, r3
 80029da:	f001 ff0b 	bl	80047f4 <RCCEx_PLL2_Config>
 80029de:	4603      	mov	r3, r0
 80029e0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80029e4:	e00a      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80029ec:	e006      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80029ee:	bf00      	nop
 80029f0:	e004      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80029f2:	bf00      	nop
 80029f4:	e002      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80029f6:	bf00      	nop
 80029f8:	e000      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80029fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029fc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d10c      	bne.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002a04:	4b22      	ldr	r3, [pc, #136]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a0a:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002a0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a14:	4a1e      	ldr	r2, [pc, #120]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a16:	430b      	orrs	r3, r1
 8002a18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a1c:	e003      	b.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a1e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002a22:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002a32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a34:	2300      	movs	r3, #0
 8002a36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a38:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	d03e      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8002a42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a48:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a4c:	d01b      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x306>
 8002a4e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a52:	d814      	bhi.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002a54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a58:	d017      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8002a5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a5e:	d80e      	bhi.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d017      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a68:	d109      	bne.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002a6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a6e:	3308      	adds	r3, #8
 8002a70:	4618      	mov	r0, r3
 8002a72:	f001 febf 	bl	80047f4 <RCCEx_PLL2_Config>
 8002a76:	4603      	mov	r3, r0
 8002a78:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8002a7c:	e00b      	b.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002a84:	e007      	b.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002a86:	bf00      	nop
 8002a88:	e005      	b.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002a8a:	bf00      	nop
 8002a8c:	e003      	b.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x316>
 8002a8e:	bf00      	nop
 8002a90:	44020c00 	.word	0x44020c00
        break;
 8002a94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a96:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10c      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002a9e:	4ba5      	ldr	r3, [pc, #660]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002aa0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002aa4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002aa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aae:	4aa1      	ldr	r2, [pc, #644]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002ab0:	430b      	orrs	r3, r1
 8002ab2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002ab6:	e003      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ab8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002abc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ac0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002acc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ace:	2300      	movs	r3, #0
 8002ad0:	677b      	str	r3, [r7, #116]	@ 0x74
 8002ad2:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	d03b      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8002adc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ae0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ae2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ae6:	d01b      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8002ae8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002aec:	d814      	bhi.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002aee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002af2:	d017      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8002af4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002af8:	d80e      	bhi.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d014      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002afe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002b02:	d109      	bne.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b08:	3308      	adds	r3, #8
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f001 fe72 	bl	80047f4 <RCCEx_PLL2_Config>
 8002b10:	4603      	mov	r3, r0
 8002b12:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8002b16:	e008      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002b1e:	e004      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002b20:	bf00      	nop
 8002b22:	e002      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002b24:	bf00      	nop
 8002b26:	e000      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002b28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b2a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10c      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002b32:	4b80      	ldr	r3, [pc, #512]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b34:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002b38:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002b3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b42:	4a7c      	ldr	r2, [pc, #496]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b44:	430b      	orrs	r3, r1
 8002b46:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002b4a:	e003      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b4c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002b50:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002b54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b5c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8002b60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b62:	2300      	movs	r3, #0
 8002b64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b66:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	d033      	beq.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8002b70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b7a:	d015      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002b7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b80:	d80e      	bhi.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d012      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002b86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b8a:	d109      	bne.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b90:	3308      	adds	r3, #8
 8002b92:	4618      	mov	r0, r3
 8002b94:	f001 fe2e 	bl	80047f4 <RCCEx_PLL2_Config>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8002b9e:	e006      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002ba6:	e002      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002ba8:	bf00      	nop
 8002baa:	e000      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002bac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10c      	bne.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8002bb6:	4b5f      	ldr	r3, [pc, #380]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002bb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002bbc:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8002bc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc6:	4a5b      	ldr	r2, [pc, #364]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002bc8:	430b      	orrs	r3, r1
 8002bca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002bce:	e003      	b.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002bd4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8002bd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be0:	2100      	movs	r1, #0
 8002be2:	6639      	str	r1, [r7, #96]	@ 0x60
 8002be4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002bea:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	d033      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8002bf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bfe:	d015      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8002c00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c04:	d80e      	bhi.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d012      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002c0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c0e:	d109      	bne.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c14:	3308      	adds	r3, #8
 8002c16:	4618      	mov	r0, r3
 8002c18:	f001 fdec 	bl	80047f4 <RCCEx_PLL2_Config>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8002c22:	e006      	b.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002c2a:	e002      	b.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8002c2c:	bf00      	nop
 8002c2e:	e000      	b.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8002c30:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002c32:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d10c      	bne.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8002c3a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002c3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002c40:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002c44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c4a:	4a3a      	ldr	r2, [pc, #232]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002c4c:	430b      	orrs	r3, r1
 8002c4e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002c52:	e003      	b.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c54:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c58:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002c5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c64:	2100      	movs	r1, #0
 8002c66:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002c68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c6e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002c72:	460b      	mov	r3, r1
 8002c74:	4313      	orrs	r3, r2
 8002c76:	d00e      	beq.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8002c78:	4b2e      	ldr	r3, [pc, #184]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	4a2d      	ldr	r2, [pc, #180]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002c7e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002c82:	61d3      	str	r3, [r2, #28]
 8002c84:	4b2b      	ldr	r3, [pc, #172]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002c86:	69d9      	ldr	r1, [r3, #28]
 8002c88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c90:	4a28      	ldr	r2, [pc, #160]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002c92:	430b      	orrs	r3, r1
 8002c94:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002c96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8002ca2:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ca8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8002cac:	460b      	mov	r3, r1
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	d046      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8002cb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002cbc:	d021      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8002cbe:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002cc2:	d81a      	bhi.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cc8:	d01d      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8002cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cce:	d814      	bhi.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002cd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cd4:	d019      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8002cd6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cda:	d80e      	bhi.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d016      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8002ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ce4:	d109      	bne.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ce6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cea:	3308      	adds	r3, #8
 8002cec:	4618      	mov	r0, r3
 8002cee:	f001 fd81 	bl	80047f4 <RCCEx_PLL2_Config>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8002cf8:	e00a      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002d00:	e006      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002d02:	bf00      	nop
 8002d04:	e004      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002d06:	bf00      	nop
 8002d08:	e002      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002d0a:	bf00      	nop
 8002d0c:	e000      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002d0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d10f      	bne.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002d18:	4b06      	ldr	r3, [pc, #24]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002d1a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002d1e:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002d22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d28:	4a02      	ldr	r2, [pc, #8]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002d2a:	430b      	orrs	r3, r1
 8002d2c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002d30:	e006      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002d32:	bf00      	nop
 8002d34:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d38:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d3c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002d40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d48:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8002d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d4e:	2300      	movs	r3, #0
 8002d50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d52:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8002d56:	460b      	mov	r3, r1
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	d043      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8002d5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d62:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002d66:	d021      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8002d68:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002d6c:	d81a      	bhi.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002d6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d72:	d01d      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8002d74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d78:	d814      	bhi.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002d7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002d7e:	d019      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8002d80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002d84:	d80e      	bhi.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d016      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8002d8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d8e:	d109      	bne.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d94:	3308      	adds	r3, #8
 8002d96:	4618      	mov	r0, r3
 8002d98:	f001 fd2c 	bl	80047f4 <RCCEx_PLL2_Config>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8002da2:	e00a      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002daa:	e006      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002dac:	bf00      	nop
 8002dae:	e004      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002db0:	bf00      	nop
 8002db2:	e002      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002db4:	bf00      	nop
 8002db6:	e000      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002db8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dba:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10c      	bne.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002dc2:	4bb6      	ldr	r3, [pc, #728]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002dc4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002dc8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002dcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd2:	4ab2      	ldr	r2, [pc, #712]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002dda:	e003      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ddc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002de0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002de4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dec:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8002df0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002df2:	2300      	movs	r3, #0
 8002df4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002df6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	d030      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8002e00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e06:	2b05      	cmp	r3, #5
 8002e08:	d80f      	bhi.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8002e0a:	2b03      	cmp	r3, #3
 8002e0c:	d211      	bcs.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d911      	bls.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d109      	bne.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e1a:	3308      	adds	r3, #8
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f001 fce9 	bl	80047f4 <RCCEx_PLL2_Config>
 8002e22:	4603      	mov	r3, r0
 8002e24:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e28:	e006      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e30:	e002      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8002e32:	bf00      	nop
 8002e34:	e000      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8002e36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e38:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10c      	bne.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8002e40:	4b96      	ldr	r3, [pc, #600]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e46:	f023 0107 	bic.w	r1, r3, #7
 8002e4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e50:	4a92      	ldr	r2, [pc, #584]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e52:	430b      	orrs	r3, r1
 8002e54:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002e58:	e003      	b.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e5a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e5e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8002e62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e74:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002e78:	460b      	mov	r3, r1
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	d022      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8002e7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d005      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8002e88:	2b08      	cmp	r3, #8
 8002e8a:	d005      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e92:	e002      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8002e94:	bf00      	nop
 8002e96:	e000      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8002e98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e9a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d10c      	bne.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8002ea2:	4b7e      	ldr	r3, [pc, #504]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ea4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ea8:	f023 0108 	bic.w	r1, r3, #8
 8002eac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002eb0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002eb2:	4a7a      	ldr	r2, [pc, #488]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002eba:	e003      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ebc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ec0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ec4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ecc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002ed0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ed6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002eda:	460b      	mov	r3, r1
 8002edc:	4313      	orrs	r3, r2
 8002ede:	f000 80b0 	beq.w	8003042 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002ee2:	4b6f      	ldr	r3, [pc, #444]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee6:	4a6e      	ldr	r2, [pc, #440]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002eee:	f7fd ff29 	bl	8000d44 <HAL_GetTick>
 8002ef2:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002ef6:	e00b      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ef8:	f7fd ff24 	bl	8000d44 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d903      	bls.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002f0e:	e005      	b.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002f10:	4b63      	ldr	r3, [pc, #396]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0ed      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8002f1c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f040 808a 	bne.w	800303a <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f26:	4b5d      	ldr	r3, [pc, #372]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002f34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d022      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x802>
 8002f3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f42:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d01b      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f4a:	4b54      	ldr	r3, [pc, #336]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f58:	4b50      	ldr	r3, [pc, #320]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f5e:	4a4f      	ldr	r2, [pc, #316]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f64:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f68:	4b4c      	ldr	r3, [pc, #304]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f6e:	4a4b      	ldr	r2, [pc, #300]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f74:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f78:	4a48      	ldr	r2, [pc, #288]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f7e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d019      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7fd fed9 	bl	8000d44 <HAL_GetTick>
 8002f92:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f96:	e00d      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f98:	f7fd fed4 	bl	8000d44 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d903      	bls.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8002fb2:	e006      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fb4:	4b39      	ldr	r3, [pc, #228]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002fb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0ea      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8002fc2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d132      	bne.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002fca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002fd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fd8:	d10f      	bne.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8002fda:	4b30      	ldr	r3, [pc, #192]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002fe2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fe6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002fe8:	091b      	lsrs	r3, r3, #4
 8002fea:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002fee:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002ff2:	4a2a      	ldr	r2, [pc, #168]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ff4:	430b      	orrs	r3, r1
 8002ff6:	61d3      	str	r3, [r2, #28]
 8002ff8:	e005      	b.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8002ffa:	4b28      	ldr	r3, [pc, #160]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	4a27      	ldr	r2, [pc, #156]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003000:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003004:	61d3      	str	r3, [r2, #28]
 8003006:	4b25      	ldr	r3, [pc, #148]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003008:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800300c:	4a23      	ldr	r2, [pc, #140]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800300e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003012:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003016:	4b21      	ldr	r3, [pc, #132]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003018:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800301c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003020:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003022:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003026:	4a1d      	ldr	r2, [pc, #116]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003028:	430b      	orrs	r3, r1
 800302a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800302e:	e008      	b.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003030:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003034:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003038:	e003      	b.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800303a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800303e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003042:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800304a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800304e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003050:	2300      	movs	r3, #0
 8003052:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003054:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003058:	460b      	mov	r3, r1
 800305a:	4313      	orrs	r3, r2
 800305c:	d038      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800305e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003064:	2b30      	cmp	r3, #48	@ 0x30
 8003066:	d014      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003068:	2b30      	cmp	r3, #48	@ 0x30
 800306a:	d80e      	bhi.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800306c:	2b20      	cmp	r3, #32
 800306e:	d012      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003070:	2b20      	cmp	r3, #32
 8003072:	d80a      	bhi.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003074:	2b00      	cmp	r3, #0
 8003076:	d015      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003078:	2b10      	cmp	r3, #16
 800307a:	d106      	bne.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800307c:	4b07      	ldr	r3, [pc, #28]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	4a06      	ldr	r2, [pc, #24]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003082:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003086:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003088:	e00d      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003090:	e009      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003092:	bf00      	nop
 8003094:	e007      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003096:	bf00      	nop
 8003098:	e005      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x926>
 800309a:	bf00      	nop
 800309c:	44020c00 	.word	0x44020c00
 80030a0:	44020800 	.word	0x44020800
        break;
 80030a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030a6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10c      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80030ae:	4bb5      	ldr	r3, [pc, #724]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80030b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80030b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80030b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030be:	49b1      	ldr	r1, [pc, #708]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80030c6:	e003      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030cc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80030d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80030dc:	623b      	str	r3, [r7, #32]
 80030de:	2300      	movs	r3, #0
 80030e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030e2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80030e6:	460b      	mov	r3, r1
 80030e8:	4313      	orrs	r3, r2
 80030ea:	d03c      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80030ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d81d      	bhi.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 80030f6:	a201      	add	r2, pc, #4	@ (adr r2, 80030fc <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80030f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fc:	08003111 	.word	0x08003111
 8003100:	0800311f 	.word	0x0800311f
 8003104:	08003133 	.word	0x08003133
 8003108:	0800313b 	.word	0x0800313b
 800310c:	0800313b 	.word	0x0800313b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003110:	4b9c      	ldr	r3, [pc, #624]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003114:	4a9b      	ldr	r2, [pc, #620]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800311a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800311c:	e00e      	b.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800311e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003122:	3308      	adds	r3, #8
 8003124:	4618      	mov	r0, r3
 8003126:	f001 fb65 	bl	80047f4 <RCCEx_PLL2_Config>
 800312a:	4603      	mov	r3, r0
 800312c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003130:	e004      	b.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003138:	e000      	b.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 800313a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800313c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10c      	bne.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003144:	4b8f      	ldr	r3, [pc, #572]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800314a:	f023 0207 	bic.w	r2, r3, #7
 800314e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003152:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003154:	498b      	ldr	r1, [pc, #556]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003156:	4313      	orrs	r3, r2
 8003158:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800315c:	e003      	b.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800315e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003162:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003166:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800316a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800316e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003172:	61bb      	str	r3, [r7, #24]
 8003174:	2300      	movs	r3, #0
 8003176:	61fb      	str	r3, [r7, #28]
 8003178:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800317c:	460b      	mov	r3, r1
 800317e:	4313      	orrs	r3, r2
 8003180:	d03c      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003182:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003188:	2b20      	cmp	r3, #32
 800318a:	d01f      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800318c:	2b20      	cmp	r3, #32
 800318e:	d819      	bhi.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003190:	2b18      	cmp	r3, #24
 8003192:	d01d      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003194:	2b18      	cmp	r3, #24
 8003196:	d815      	bhi.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003198:	2b00      	cmp	r3, #0
 800319a:	d002      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 800319c:	2b08      	cmp	r3, #8
 800319e:	d007      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80031a0:	e010      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031a2:	4b78      	ldr	r3, [pc, #480]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80031a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a6:	4a77      	ldr	r2, [pc, #476]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80031a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031ac:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80031ae:	e010      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031b4:	3308      	adds	r3, #8
 80031b6:	4618      	mov	r0, r3
 80031b8:	f001 fb1c 	bl	80047f4 <RCCEx_PLL2_Config>
 80031bc:	4603      	mov	r3, r0
 80031be:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80031c2:	e006      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80031ca:	e002      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80031cc:	bf00      	nop
 80031ce:	e000      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80031d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031d2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80031da:	4b6a      	ldr	r3, [pc, #424]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80031dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031e0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80031e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ea:	4966      	ldr	r1, [pc, #408]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80031f2:	e003      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031f4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031f8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80031fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003204:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003208:	613b      	str	r3, [r7, #16]
 800320a:	2300      	movs	r3, #0
 800320c:	617b      	str	r3, [r7, #20]
 800320e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003212:	460b      	mov	r3, r1
 8003214:	4313      	orrs	r3, r2
 8003216:	d03e      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003218:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800321c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800321e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003222:	d020      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8003224:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003228:	d819      	bhi.n	800325e <HAL_RCCEx_PeriphCLKConfig+0xade>
 800322a:	2bc0      	cmp	r3, #192	@ 0xc0
 800322c:	d01d      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800322e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003230:	d815      	bhi.n	800325e <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003232:	2b00      	cmp	r3, #0
 8003234:	d002      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8003236:	2b40      	cmp	r3, #64	@ 0x40
 8003238:	d007      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0xaca>
 800323a:	e010      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800323c:	4b51      	ldr	r3, [pc, #324]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800323e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003240:	4a50      	ldr	r2, [pc, #320]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003242:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003246:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003248:	e010      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800324a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800324e:	3308      	adds	r3, #8
 8003250:	4618      	mov	r0, r3
 8003252:	f001 facf 	bl	80047f4 <RCCEx_PLL2_Config>
 8003256:	4603      	mov	r3, r0
 8003258:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800325c:	e006      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003264:	e002      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003266:	bf00      	nop
 8003268:	e000      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800326a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800326c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003270:	2b00      	cmp	r3, #0
 8003272:	d10c      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003274:	4b43      	ldr	r3, [pc, #268]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003276:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800327a:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 800327e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003282:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003284:	493f      	ldr	r1, [pc, #252]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800328c:	e003      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800328e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003292:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003296:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329e:	2100      	movs	r1, #0
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	f003 0304 	and.w	r3, r3, #4
 80032a6:	60fb      	str	r3, [r7, #12]
 80032a8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80032ac:	460b      	mov	r3, r1
 80032ae:	4313      	orrs	r3, r2
 80032b0:	d038      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80032b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032bc:	d00e      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80032be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032c2:	d815      	bhi.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d017      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80032c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032cc:	d110      	bne.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032ce:	4b2d      	ldr	r3, [pc, #180]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80032d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80032d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032d8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80032da:	e00e      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032e0:	3308      	adds	r3, #8
 80032e2:	4618      	mov	r0, r3
 80032e4:	f001 fa86 	bl	80047f4 <RCCEx_PLL2_Config>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80032ee:	e004      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80032f6:	e000      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 80032f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032fa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10c      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8003302:	4b20      	ldr	r3, [pc, #128]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003304:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003308:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800330c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003312:	491c      	ldr	r1, [pc, #112]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003314:	4313      	orrs	r3, r2
 8003316:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800331a:	e003      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800331c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003320:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003324:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332c:	2100      	movs	r1, #0
 800332e:	6039      	str	r1, [r7, #0]
 8003330:	f003 0310 	and.w	r3, r3, #16
 8003334:	607b      	str	r3, [r7, #4]
 8003336:	e9d7 1200 	ldrd	r1, r2, [r7]
 800333a:	460b      	mov	r3, r1
 800333c:	4313      	orrs	r3, r2
 800333e:	d039      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003340:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003344:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003346:	2b30      	cmp	r3, #48	@ 0x30
 8003348:	d01e      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800334a:	2b30      	cmp	r3, #48	@ 0x30
 800334c:	d815      	bhi.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 800334e:	2b10      	cmp	r3, #16
 8003350:	d002      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8003352:	2b20      	cmp	r3, #32
 8003354:	d007      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8003356:	e010      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003358:	4b0a      	ldr	r3, [pc, #40]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800335a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335c:	4a09      	ldr	r2, [pc, #36]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800335e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003362:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003364:	e011      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003366:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800336a:	3308      	adds	r3, #8
 800336c:	4618      	mov	r0, r3
 800336e:	f001 fa41 	bl	80047f4 <RCCEx_PLL2_Config>
 8003372:	4603      	mov	r3, r0
 8003374:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003378:	e007      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003380:	e003      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8003382:	bf00      	nop
 8003384:	44020c00 	.word	0x44020c00
        break;
 8003388:	bf00      	nop
    }

    if (ret == HAL_OK)
 800338a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10c      	bne.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8003392:	4b0c      	ldr	r3, [pc, #48]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003394:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003398:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800339c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033a2:	4908      	ldr	r1, [pc, #32]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80033aa:	e003      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033b0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80033b4:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	37a8      	adds	r7, #168	@ 0xa8
 80033bc:	46bd      	mov	sp, r7
 80033be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033c2:	bf00      	nop
 80033c4:	44020c00 	.word	0x44020c00

080033c8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b08b      	sub	sp, #44	@ 0x2c
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80033d0:	4bae      	ldr	r3, [pc, #696]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80033d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033d8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80033da:	4bac      	ldr	r3, [pc, #688]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80033dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80033e4:	4ba9      	ldr	r3, [pc, #676]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80033e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e8:	0a1b      	lsrs	r3, r3, #8
 80033ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033ee:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80033f0:	4ba6      	ldr	r3, [pc, #664]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	091b      	lsrs	r3, r3, #4
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80033fc:	4ba3      	ldr	r3, [pc, #652]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80033fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003400:	08db      	lsrs	r3, r3, #3
 8003402:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	fb02 f303 	mul.w	r3, r2, r3
 800340c:	ee07 3a90 	vmov	s15, r3
 8003410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003414:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 8126 	beq.w	800366c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	2b03      	cmp	r3, #3
 8003424:	d053      	beq.n	80034ce <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	2b03      	cmp	r3, #3
 800342a:	d86f      	bhi.n	800350c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d003      	beq.n	800343a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2b02      	cmp	r3, #2
 8003436:	d02b      	beq.n	8003490 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003438:	e068      	b.n	800350c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800343a:	4b94      	ldr	r3, [pc, #592]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	08db      	lsrs	r3, r3, #3
 8003440:	f003 0303 	and.w	r3, r3, #3
 8003444:	4a92      	ldr	r2, [pc, #584]	@ (8003690 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003446:	fa22 f303 	lsr.w	r3, r2, r3
 800344a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	ee07 3a90 	vmov	s15, r3
 8003452:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	ee07 3a90 	vmov	s15, r3
 800345c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003460:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	ee07 3a90 	vmov	s15, r3
 800346a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800346e:	ed97 6a04 	vldr	s12, [r7, #16]
 8003472:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8003694 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800347a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800347e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800348a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800348e:	e068      	b.n	8003562 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	ee07 3a90 	vmov	s15, r3
 8003496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8003698 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800349e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034a2:	6a3b      	ldr	r3, [r7, #32]
 80034a4:	ee07 3a90 	vmov	s15, r3
 80034a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034ac:	ed97 6a04 	vldr	s12, [r7, #16]
 80034b0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003694 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80034b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80034cc:	e049      	b.n	8003562 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	ee07 3a90 	vmov	s15, r3
 80034d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034d8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800369c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80034dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034e0:	6a3b      	ldr	r3, [r7, #32]
 80034e2:	ee07 3a90 	vmov	s15, r3
 80034e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034ea:	ed97 6a04 	vldr	s12, [r7, #16]
 80034ee:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8003694 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80034f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003506:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800350a:	e02a      	b.n	8003562 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800350c:	4b5f      	ldr	r3, [pc, #380]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	08db      	lsrs	r3, r3, #3
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	4a5e      	ldr	r2, [pc, #376]	@ (8003690 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003518:	fa22 f303 	lsr.w	r3, r2, r3
 800351c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	ee07 3a90 	vmov	s15, r3
 8003524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	ee07 3a90 	vmov	s15, r3
 800352e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003536:	6a3b      	ldr	r3, [r7, #32]
 8003538:	ee07 3a90 	vmov	s15, r3
 800353c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003540:	ed97 6a04 	vldr	s12, [r7, #16]
 8003544:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8003694 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003548:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800354c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003550:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003554:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003558:	ee67 7a27 	vmul.f32	s15, s14, s15
 800355c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003560:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003562:	4b4a      	ldr	r3, [pc, #296]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800356a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800356e:	d121      	bne.n	80035b4 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003570:	4b46      	ldr	r3, [pc, #280]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003574:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d017      	beq.n	80035ac <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800357c:	4b43      	ldr	r3, [pc, #268]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800357e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003580:	0a5b      	lsrs	r3, r3, #9
 8003582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003586:	ee07 3a90 	vmov	s15, r3
 800358a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800358e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003592:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003596:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800359a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800359e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035a2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	e006      	b.n	80035ba <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	e002      	b.n	80035ba <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80035ba:	4b34      	ldr	r3, [pc, #208]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80035c6:	d121      	bne.n	800360c <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80035c8:	4b30      	ldr	r3, [pc, #192]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80035ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d017      	beq.n	8003604 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80035d4:	4b2d      	ldr	r3, [pc, #180]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80035d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035d8:	0c1b      	lsrs	r3, r3, #16
 80035da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035de:	ee07 3a90 	vmov	s15, r3
 80035e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80035e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80035ea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80035ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80035f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035fa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	605a      	str	r2, [r3, #4]
 8003602:	e006      	b.n	8003612 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	605a      	str	r2, [r3, #4]
 800360a:	e002      	b.n	8003612 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003612:	4b1e      	ldr	r3, [pc, #120]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800361a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800361e:	d121      	bne.n	8003664 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003620:	4b1a      	ldr	r3, [pc, #104]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003624:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d017      	beq.n	800365c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800362c:	4b17      	ldr	r3, [pc, #92]	@ (800368c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800362e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003630:	0e1b      	lsrs	r3, r3, #24
 8003632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003636:	ee07 3a90 	vmov	s15, r3
 800363a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800363e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003642:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003646:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800364a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800364e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003652:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800365a:	e010      	b.n	800367e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	609a      	str	r2, [r3, #8]
}
 8003662:	e00c      	b.n	800367e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
}
 800366a:	e008      	b.n	800367e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	609a      	str	r2, [r3, #8]
}
 800367e:	bf00      	nop
 8003680:	372c      	adds	r7, #44	@ 0x2c
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	44020c00 	.word	0x44020c00
 8003690:	03d09000 	.word	0x03d09000
 8003694:	46000000 	.word	0x46000000
 8003698:	4a742400 	.word	0x4a742400
 800369c:	4af42400 	.word	0x4af42400

080036a0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b08b      	sub	sp, #44	@ 0x2c
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80036a8:	4bae      	ldr	r3, [pc, #696]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80036aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036b0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80036b2:	4bac      	ldr	r3, [pc, #688]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80036b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b6:	f003 0303 	and.w	r3, r3, #3
 80036ba:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80036bc:	4ba9      	ldr	r3, [pc, #676]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80036be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c0:	0a1b      	lsrs	r3, r3, #8
 80036c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036c6:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80036c8:	4ba6      	ldr	r3, [pc, #664]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80036ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036cc:	091b      	lsrs	r3, r3, #4
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80036d4:	4ba3      	ldr	r3, [pc, #652]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80036d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d8:	08db      	lsrs	r3, r3, #3
 80036da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	fb02 f303 	mul.w	r3, r2, r3
 80036e4:	ee07 3a90 	vmov	s15, r3
 80036e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036ec:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 8126 	beq.w	8003944 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d053      	beq.n	80037a6 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	2b03      	cmp	r3, #3
 8003702:	d86f      	bhi.n	80037e4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d003      	beq.n	8003712 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	2b02      	cmp	r3, #2
 800370e:	d02b      	beq.n	8003768 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8003710:	e068      	b.n	80037e4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003712:	4b94      	ldr	r3, [pc, #592]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	08db      	lsrs	r3, r3, #3
 8003718:	f003 0303 	and.w	r3, r3, #3
 800371c:	4a92      	ldr	r2, [pc, #584]	@ (8003968 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800371e:	fa22 f303 	lsr.w	r3, r2, r3
 8003722:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	ee07 3a90 	vmov	s15, r3
 800372a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	ee07 3a90 	vmov	s15, r3
 8003734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	ee07 3a90 	vmov	s15, r3
 8003742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003746:	ed97 6a04 	vldr	s12, [r7, #16]
 800374a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800396c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800374e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800375a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800375e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003762:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003766:	e068      	b.n	800383a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	ee07 3a90 	vmov	s15, r3
 800376e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003772:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8003970 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8003776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800377a:	6a3b      	ldr	r3, [r7, #32]
 800377c:	ee07 3a90 	vmov	s15, r3
 8003780:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003784:	ed97 6a04 	vldr	s12, [r7, #16]
 8003788:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800396c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800378c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003790:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003794:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003798:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800379c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80037a4:	e049      	b.n	800383a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	ee07 3a90 	vmov	s15, r3
 80037ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037b0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003974 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80037b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	ee07 3a90 	vmov	s15, r3
 80037be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037c2:	ed97 6a04 	vldr	s12, [r7, #16]
 80037c6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800396c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80037ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80037e2:	e02a      	b.n	800383a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80037e4:	4b5f      	ldr	r3, [pc, #380]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	08db      	lsrs	r3, r3, #3
 80037ea:	f003 0303 	and.w	r3, r3, #3
 80037ee:	4a5e      	ldr	r2, [pc, #376]	@ (8003968 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80037f0:	fa22 f303 	lsr.w	r3, r2, r3
 80037f4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	ee07 3a90 	vmov	s15, r3
 80037fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	ee07 3a90 	vmov	s15, r3
 8003806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800380a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	ee07 3a90 	vmov	s15, r3
 8003814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003818:	ed97 6a04 	vldr	s12, [r7, #16]
 800381c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800396c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003820:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003824:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003828:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800382c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003834:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003838:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800383a:	4b4a      	ldr	r3, [pc, #296]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003842:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003846:	d121      	bne.n	800388c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8003848:	4b46      	ldr	r3, [pc, #280]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800384a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d017      	beq.n	8003884 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003854:	4b43      	ldr	r3, [pc, #268]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003858:	0a5b      	lsrs	r3, r3, #9
 800385a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800385e:	ee07 3a90 	vmov	s15, r3
 8003862:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8003866:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800386a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800386e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003876:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800387a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	e006      	b.n	8003892 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	e002      	b.n	8003892 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003892:	4b34      	ldr	r3, [pc, #208]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800389a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800389e:	d121      	bne.n	80038e4 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80038a0:	4b30      	ldr	r3, [pc, #192]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80038a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d017      	beq.n	80038dc <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80038ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80038ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b0:	0c1b      	lsrs	r3, r3, #16
 80038b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038b6:	ee07 3a90 	vmov	s15, r3
 80038ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80038be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038c2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80038c6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80038ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038d2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	605a      	str	r2, [r3, #4]
 80038da:	e006      	b.n	80038ea <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	605a      	str	r2, [r3, #4]
 80038e2:	e002      	b.n	80038ea <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80038ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038f6:	d121      	bne.n	800393c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80038f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80038fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d017      	beq.n	8003934 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003904:	4b17      	ldr	r3, [pc, #92]	@ (8003964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003908:	0e1b      	lsrs	r3, r3, #24
 800390a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800390e:	ee07 3a90 	vmov	s15, r3
 8003912:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8003916:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800391a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800391e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003922:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800392a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003932:	e010      	b.n	8003956 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	609a      	str	r2, [r3, #8]
}
 800393a:	e00c      	b.n	8003956 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	609a      	str	r2, [r3, #8]
}
 8003942:	e008      	b.n	8003956 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	609a      	str	r2, [r3, #8]
}
 8003956:	bf00      	nop
 8003958:	372c      	adds	r7, #44	@ 0x2c
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	44020c00 	.word	0x44020c00
 8003968:	03d09000 	.word	0x03d09000
 800396c:	46000000 	.word	0x46000000
 8003970:	4a742400 	.word	0x4a742400
 8003974:	4af42400 	.word	0x4af42400

08003978 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08c      	sub	sp, #48	@ 0x30
 800397c:	af00      	add	r7, sp, #0
 800397e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8003982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003986:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800398a:	430b      	orrs	r3, r1
 800398c:	d14b      	bne.n	8003a26 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800398e:	4bc4      	ldr	r3, [pc, #784]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003990:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003998:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800399a:	4bc1      	ldr	r3, [pc, #772]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800399c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d108      	bne.n	80039ba <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80039a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039ae:	d104      	bne.n	80039ba <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80039b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039b6:	f000 bf14 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80039ba:	4bb9      	ldr	r3, [pc, #740]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80039bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039c8:	d108      	bne.n	80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80039ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039d0:	d104      	bne.n	80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80039d2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80039d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039d8:	f000 bf03 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80039dc:	4bb0      	ldr	r3, [pc, #704]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039e8:	d119      	bne.n	8003a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80039ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039f0:	d115      	bne.n	8003a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80039f2:	4bab      	ldr	r3, [pc, #684]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80039fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039fe:	d30a      	bcc.n	8003a16 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8003a00:	4ba7      	ldr	r3, [pc, #668]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003a02:	69db      	ldr	r3, [r3, #28]
 8003a04:	0a1b      	lsrs	r3, r3, #8
 8003a06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a0a:	4aa6      	ldr	r2, [pc, #664]	@ (8003ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8003a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003a12:	f000 bee6 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8003a16:	2300      	movs	r3, #0
 8003a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003a1a:	f000 bee2 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a22:	f000 bede 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8003a26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a2a:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8003a2e:	ea52 0301 	orrs.w	r3, r2, r1
 8003a32:	f000 838e 	beq.w	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8003a36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a3a:	2a01      	cmp	r2, #1
 8003a3c:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8003a40:	f080 86cc 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a48:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8003a4c:	ea52 0301 	orrs.w	r3, r2, r1
 8003a50:	f000 82aa 	beq.w	8003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8003a54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a58:	2a01      	cmp	r2, #1
 8003a5a:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8003a5e:	f080 86bd 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a66:	f1a3 0110 	sub.w	r1, r3, #16
 8003a6a:	ea52 0301 	orrs.w	r3, r2, r1
 8003a6e:	f000 8681 	beq.w	8004774 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8003a72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a76:	2a01      	cmp	r2, #1
 8003a78:	f173 0310 	sbcs.w	r3, r3, #16
 8003a7c:	f080 86ae 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a84:	1f19      	subs	r1, r3, #4
 8003a86:	ea52 0301 	orrs.w	r3, r2, r1
 8003a8a:	f000 84b1 	beq.w	80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8003a8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a92:	2a01      	cmp	r2, #1
 8003a94:	f173 0304 	sbcs.w	r3, r3, #4
 8003a98:	f080 86a0 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aa0:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8003aa4:	430b      	orrs	r3, r1
 8003aa6:	f000 85aa 	beq.w	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8003aaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aae:	497e      	ldr	r1, [pc, #504]	@ (8003ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8003ab0:	428a      	cmp	r2, r1
 8003ab2:	f173 0300 	sbcs.w	r3, r3, #0
 8003ab6:	f080 8691 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003aba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003abe:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8003ac2:	430b      	orrs	r3, r1
 8003ac4:	f000 8532 	beq.w	800452c <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8003ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003acc:	4977      	ldr	r1, [pc, #476]	@ (8003cac <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8003ace:	428a      	cmp	r2, r1
 8003ad0:	f173 0300 	sbcs.w	r3, r3, #0
 8003ad4:	f080 8682 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003ad8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003adc:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8003ae0:	430b      	orrs	r3, r1
 8003ae2:	f000 84bc 	beq.w	800445e <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8003ae6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aea:	4971      	ldr	r1, [pc, #452]	@ (8003cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8003aec:	428a      	cmp	r2, r1
 8003aee:	f173 0300 	sbcs.w	r3, r3, #0
 8003af2:	f080 8673 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003af6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003afa:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8003afe:	430b      	orrs	r3, r1
 8003b00:	f000 85f2 	beq.w	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8003b04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b08:	496a      	ldr	r1, [pc, #424]	@ (8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8003b0a:	428a      	cmp	r2, r1
 8003b0c:	f173 0300 	sbcs.w	r3, r3, #0
 8003b10:	f080 8664 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003b14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b18:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8003b1c:	430b      	orrs	r3, r1
 8003b1e:	f000 81e5 	beq.w	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003b22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b26:	4964      	ldr	r1, [pc, #400]	@ (8003cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8003b28:	428a      	cmp	r2, r1
 8003b2a:	f173 0300 	sbcs.w	r3, r3, #0
 8003b2e:	f080 8655 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003b32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b36:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8003b3a:	430b      	orrs	r3, r1
 8003b3c:	f000 83cc 	beq.w	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8003b40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b44:	495d      	ldr	r1, [pc, #372]	@ (8003cbc <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8003b46:	428a      	cmp	r2, r1
 8003b48:	f173 0300 	sbcs.w	r3, r3, #0
 8003b4c:	f080 8646 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003b50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b54:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	f000 8331 	beq.w	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8003b5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b62:	4957      	ldr	r1, [pc, #348]	@ (8003cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8003b64:	428a      	cmp	r2, r1
 8003b66:	f173 0300 	sbcs.w	r3, r3, #0
 8003b6a:	f080 8637 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003b6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b72:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8003b76:	430b      	orrs	r3, r1
 8003b78:	f000 82bb 	beq.w	80040f2 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8003b7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b80:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8003b84:	f173 0300 	sbcs.w	r3, r3, #0
 8003b88:	f080 8628 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003b8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b90:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8003b94:	430b      	orrs	r3, r1
 8003b96:	f000 826d 	beq.w	8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8003b9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b9e:	f244 0101 	movw	r1, #16385	@ 0x4001
 8003ba2:	428a      	cmp	r2, r1
 8003ba4:	f173 0300 	sbcs.w	r3, r3, #0
 8003ba8:	f080 8618 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003bac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bb0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	f000 821e 	beq.w	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8003bba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bbe:	f242 0101 	movw	r1, #8193	@ 0x2001
 8003bc2:	428a      	cmp	r2, r1
 8003bc4:	f173 0300 	sbcs.w	r3, r3, #0
 8003bc8:	f080 8608 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003bcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bd0:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8003bd4:	430b      	orrs	r3, r1
 8003bd6:	f000 8137 	beq.w	8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8003bda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bde:	f241 0101 	movw	r1, #4097	@ 0x1001
 8003be2:	428a      	cmp	r2, r1
 8003be4:	f173 0300 	sbcs.w	r3, r3, #0
 8003be8:	f080 85f8 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003bec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bf0:	1f11      	subs	r1, r2, #4
 8003bf2:	430b      	orrs	r3, r1
 8003bf4:	f000 80d2 	beq.w	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8003bf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bfc:	2a05      	cmp	r2, #5
 8003bfe:	f173 0300 	sbcs.w	r3, r3, #0
 8003c02:	f080 85eb 	bcs.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c0a:	1e51      	subs	r1, r2, #1
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	d006      	beq.n	8003c1e <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8003c10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c14:	1e91      	subs	r1, r2, #2
 8003c16:	430b      	orrs	r3, r1
 8003c18:	d06c      	beq.n	8003cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8003c1a:	f000 bddf 	b.w	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003c1e:	4b20      	ldr	r3, [pc, #128]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003c20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c24:	f003 0307 	and.w	r3, r3, #7
 8003c28:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d104      	bne.n	8003c3a <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8003c30:	f7fe fd7a 	bl	8002728 <HAL_RCC_GetPCLK2Freq>
 8003c34:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003c36:	f000 bdd4 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8003c3a:	4b19      	ldr	r3, [pc, #100]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c46:	d10a      	bne.n	8003c5e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8003c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d107      	bne.n	8003c5e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003c4e:	f107 030c 	add.w	r3, r7, #12
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7ff fd24 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c5c:	e048      	b.n	8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8003c5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d10c      	bne.n	8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8003c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c6c:	2b03      	cmp	r3, #3
 8003c6e:	d109      	bne.n	8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003c70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	08db      	lsrs	r3, r3, #3
 8003c76:	f003 0303 	and.w	r3, r3, #3
 8003c7a:	4a12      	ldr	r2, [pc, #72]	@ (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c82:	e035      	b.n	8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8003c84:	4b06      	ldr	r3, [pc, #24]	@ (8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c90:	d11c      	bne.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d119      	bne.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8003c98:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8003c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c9c:	e028      	b.n	8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8003c9e:	bf00      	nop
 8003ca0:	44020c00 	.word	0x44020c00
 8003ca4:	007a1200 	.word	0x007a1200
 8003ca8:	20000001 	.word	0x20000001
 8003cac:	10000001 	.word	0x10000001
 8003cb0:	08000001 	.word	0x08000001
 8003cb4:	04000001 	.word	0x04000001
 8003cb8:	00200001 	.word	0x00200001
 8003cbc:	00040001 	.word	0x00040001
 8003cc0:	00020001 	.word	0x00020001
 8003cc4:	03d09000 	.word	0x03d09000
 8003cc8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003ccc:	4b9f      	ldr	r3, [pc, #636]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003cce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d106      	bne.n	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8003cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cdc:	2b05      	cmp	r3, #5
 8003cde:	d103      	bne.n	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8003ce0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ce6:	e003      	b.n	8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003cec:	f000 bd79 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003cf0:	f000 bd77 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003cf4:	4b95      	ldr	r3, [pc, #596]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003cf6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003cfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cfe:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d104      	bne.n	8003d10 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d06:	f7fe fcf9 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8003d0a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8003d0c:	f000 bd69 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8003d10:	4b8e      	ldr	r3, [pc, #568]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d1c:	d10a      	bne.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8003d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d107      	bne.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003d24:	f107 030c 	add.w	r3, r7, #12
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff fcb9 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d32:	e031      	b.n	8003d98 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8003d34:	4b85      	ldr	r3, [pc, #532]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d10c      	bne.n	8003d5a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8003d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d42:	2b18      	cmp	r3, #24
 8003d44:	d109      	bne.n	8003d5a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003d46:	4b81      	ldr	r3, [pc, #516]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	08db      	lsrs	r3, r3, #3
 8003d4c:	f003 0303 	and.w	r3, r3, #3
 8003d50:	4a7f      	ldr	r2, [pc, #508]	@ (8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003d52:	fa22 f303 	lsr.w	r3, r2, r3
 8003d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d58:	e01e      	b.n	8003d98 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8003d5a:	4b7c      	ldr	r3, [pc, #496]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d66:	d105      	bne.n	8003d74 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8003d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d6a:	2b20      	cmp	r3, #32
 8003d6c:	d102      	bne.n	8003d74 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8003d6e:	4b79      	ldr	r3, [pc, #484]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d72:	e011      	b.n	8003d98 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8003d74:	4b75      	ldr	r3, [pc, #468]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d106      	bne.n	8003d90 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8003d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d84:	2b28      	cmp	r3, #40	@ 0x28
 8003d86:	d103      	bne.n	8003d90 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8003d88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d8e:	e003      	b.n	8003d98 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003d94:	f000 bd25 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003d98:	f000 bd23 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003d9c:	4b6b      	ldr	r3, [pc, #428]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003da2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8003da6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8003da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d104      	bne.n	8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003dae:	f7fe fca5 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8003db2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8003db4:	f000 bd15 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8003db8:	4b64      	ldr	r3, [pc, #400]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dc4:	d10a      	bne.n	8003ddc <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8003dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc8:	2b40      	cmp	r3, #64	@ 0x40
 8003dca:	d107      	bne.n	8003ddc <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003dcc:	f107 030c 	add.w	r3, r7, #12
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7ff fc65 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dda:	e033      	b.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8003ddc:	4b5b      	ldr	r3, [pc, #364]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d10c      	bne.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8003de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dea:	2bc0      	cmp	r3, #192	@ 0xc0
 8003dec:	d109      	bne.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003dee:	4b57      	ldr	r3, [pc, #348]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	08db      	lsrs	r3, r3, #3
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	4a55      	ldr	r2, [pc, #340]	@ (8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8003dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e00:	e020      	b.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8003e02:	4b52      	ldr	r3, [pc, #328]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e0e:	d106      	bne.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8003e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e16:	d102      	bne.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8003e18:	4b4e      	ldr	r3, [pc, #312]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e1c:	e012      	b.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8003e1e:	4b4b      	ldr	r3, [pc, #300]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003e20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d107      	bne.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8003e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e2e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003e32:	d103      	bne.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8003e34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e3a:	e003      	b.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003e40:	f000 bccf 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003e44:	f000 bccd 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003e48:	4b40      	ldr	r3, [pc, #256]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e4e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8003e52:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8003e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d104      	bne.n	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8003e5a:	f7fe fc7b 	bl	8002754 <HAL_RCC_GetPCLK3Freq>
 8003e5e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003e60:	f000 bcbf 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8003e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e6a:	d108      	bne.n	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003e6c:	f107 030c 	add.w	r3, r7, #12
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7ff fc15 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003e7a:	f000 bcb2 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8003e7e:	4b33      	ldr	r3, [pc, #204]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d10d      	bne.n	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8003e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e90:	d109      	bne.n	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003e92:	4b2e      	ldr	r3, [pc, #184]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	08db      	lsrs	r3, r3, #3
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	4a2c      	ldr	r2, [pc, #176]	@ (8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ea4:	e020      	b.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8003ea6:	4b29      	ldr	r3, [pc, #164]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003eae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eb2:	d106      	bne.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8003eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003eba:	d102      	bne.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8003ebc:	4b25      	ldr	r3, [pc, #148]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ec0:	e012      	b.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8003ec2:	4b22      	ldr	r3, [pc, #136]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003ec4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d107      	bne.n	8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8003ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003ed6:	d103      	bne.n	8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8003ed8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ede:	e003      	b.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003ee4:	f000 bc7d 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003ee8:	f000 bc7b 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8003eec:	4b17      	ldr	r3, [pc, #92]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003eee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ef2:	f003 0307 	and.w	r3, r3, #7
 8003ef6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8003ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d104      	bne.n	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8003efe:	f7fe fbe1 	bl	80026c4 <HAL_RCC_GetHCLKFreq>
 8003f02:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8003f04:	f000 bc6d 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8003f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d104      	bne.n	8003f18 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f0e:	f7fe faad 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8003f12:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8003f14:	f000 bc65 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8003f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d108      	bne.n	8003f30 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003f1e:	f107 030c 	add.w	r3, r7, #12
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff fbbc 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003f2c:	f000 bc59 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8003f30:	4b06      	ldr	r3, [pc, #24]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f3c:	d10e      	bne.n	8003f5c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8003f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f40:	2b03      	cmp	r3, #3
 8003f42:	d10b      	bne.n	8003f5c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8003f44:	4b04      	ldr	r3, [pc, #16]	@ (8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8003f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f48:	e02c      	b.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8003f4a:	bf00      	nop
 8003f4c:	44020c00 	.word	0x44020c00
 8003f50:	03d09000 	.word	0x03d09000
 8003f54:	003d0900 	.word	0x003d0900
 8003f58:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8003f5c:	4b95      	ldr	r3, [pc, #596]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d10c      	bne.n	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8003f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d109      	bne.n	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f6e:	4b91      	ldr	r3, [pc, #580]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	08db      	lsrs	r3, r3, #3
 8003f74:	f003 0303 	and.w	r3, r3, #3
 8003f78:	4a8f      	ldr	r2, [pc, #572]	@ (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8003f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f80:	e010      	b.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8003f82:	4b8c      	ldr	r3, [pc, #560]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f8e:	d105      	bne.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8003f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f92:	2b05      	cmp	r3, #5
 8003f94:	d102      	bne.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8003f96:	4b89      	ldr	r3, [pc, #548]	@ (80041bc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8003f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f9a:	e003      	b.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003fa0:	f000 bc1f 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003fa4:	f000 bc1d 	b.w	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8003fa8:	4b82      	ldr	r3, [pc, #520]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003faa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003fae:	f003 0308 	and.w	r3, r3, #8
 8003fb2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8003fb4:	4b7f      	ldr	r3, [pc, #508]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003fb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d106      	bne.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8003fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d103      	bne.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8003fc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fce:	e011      	b.n	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8003fd0:	4b78      	ldr	r3, [pc, #480]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003fd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fde:	d106      	bne.n	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8003fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe2:	2b08      	cmp	r3, #8
 8003fe4:	d103      	bne.n	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8003fe6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fec:	e002      	b.n	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8003ff2:	e3f6      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003ff4:	e3f5      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003ff6:	4b6f      	ldr	r3, [pc, #444]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003ff8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003ffc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004000:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004004:	2b00      	cmp	r3, #0
 8004006:	d103      	bne.n	8004010 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004008:	f7fe fb78 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 800400c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800400e:	e3e8      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004012:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004016:	d107      	bne.n	8004028 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004018:	f107 030c 	add.w	r3, r7, #12
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff fb3f 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004026:	e3dc      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004028:	4b62      	ldr	r3, [pc, #392]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b02      	cmp	r3, #2
 8004032:	d10d      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004036:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800403a:	d109      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800403c:	4b5d      	ldr	r3, [pc, #372]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	08db      	lsrs	r3, r3, #3
 8004042:	f003 0303 	and.w	r3, r3, #3
 8004046:	4a5c      	ldr	r2, [pc, #368]	@ (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004048:	fa22 f303 	lsr.w	r3, r2, r3
 800404c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800404e:	e010      	b.n	8004072 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004050:	4b58      	ldr	r3, [pc, #352]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800405c:	d106      	bne.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 800405e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004060:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004064:	d102      	bne.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8004066:	4b55      	ldr	r3, [pc, #340]	@ (80041bc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800406a:	e002      	b.n	8004072 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004070:	e3b7      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004072:	e3b6      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004074:	4b4f      	ldr	r3, [pc, #316]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004076:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800407a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800407e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004082:	2b00      	cmp	r3, #0
 8004084:	d103      	bne.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004086:	f7fe fb39 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 800408a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800408c:	e3a9      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 800408e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004090:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004094:	d107      	bne.n	80040a6 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004096:	f107 030c 	add.w	r3, r7, #12
 800409a:	4618      	mov	r0, r3
 800409c:	f7ff fb00 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80040a4:	e39d      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80040a6:	4b43      	ldr	r3, [pc, #268]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d10d      	bne.n	80040ce <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80040b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80040b8:	d109      	bne.n	80040ce <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80040ba:	4b3e      	ldr	r3, [pc, #248]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	08db      	lsrs	r3, r3, #3
 80040c0:	f003 0303 	and.w	r3, r3, #3
 80040c4:	4a3c      	ldr	r2, [pc, #240]	@ (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80040c6:	fa22 f303 	lsr.w	r3, r2, r3
 80040ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040cc:	e010      	b.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80040ce:	4b39      	ldr	r3, [pc, #228]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040da:	d106      	bne.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80040dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040de:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80040e2:	d102      	bne.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80040e4:	4b35      	ldr	r3, [pc, #212]	@ (80041bc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80040e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040e8:	e002      	b.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80040ee:	e378      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80040f0:	e377      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80040f2:	4b30      	ldr	r3, [pc, #192]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80040f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80040f8:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80040fc:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80040fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004100:	2b00      	cmp	r3, #0
 8004102:	d103      	bne.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004104:	f7fe fafa 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8004108:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800410a:	e36a      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 800410c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004112:	d107      	bne.n	8004124 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004114:	f107 030c 	add.w	r3, r7, #12
 8004118:	4618      	mov	r0, r3
 800411a:	f7ff fac1 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004122:	e35e      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004124:	4b23      	ldr	r3, [pc, #140]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b02      	cmp	r3, #2
 800412e:	d10d      	bne.n	800414c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004132:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004136:	d109      	bne.n	800414c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004138:	4b1e      	ldr	r3, [pc, #120]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	08db      	lsrs	r3, r3, #3
 800413e:	f003 0303 	and.w	r3, r3, #3
 8004142:	4a1d      	ldr	r2, [pc, #116]	@ (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004144:	fa22 f303 	lsr.w	r3, r2, r3
 8004148:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800414a:	e34a      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 800414c:	2300      	movs	r3, #0
 800414e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004150:	e347      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8004152:	4b18      	ldr	r3, [pc, #96]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004154:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004158:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800415c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 800415e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004160:	2b00      	cmp	r3, #0
 8004162:	d103      	bne.n	800416c <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004164:	f7fe faf6 	bl	8002754 <HAL_RCC_GetPCLK3Freq>
 8004168:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800416a:	e33a      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 800416c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004172:	d107      	bne.n	8004184 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004174:	f107 030c 	add.w	r3, r7, #12
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff fa91 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004182:	e32e      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004184:	4b0b      	ldr	r3, [pc, #44]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b02      	cmp	r3, #2
 800418e:	d10d      	bne.n	80041ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8004190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004192:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004196:	d109      	bne.n	80041ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004198:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	08db      	lsrs	r3, r3, #3
 800419e:	f003 0303 	and.w	r3, r3, #3
 80041a2:	4a05      	ldr	r2, [pc, #20]	@ (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80041a4:	fa22 f303 	lsr.w	r3, r2, r3
 80041a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80041aa:	e31a      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80041b0:	e317      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80041b2:	bf00      	nop
 80041b4:	44020c00 	.word	0x44020c00
 80041b8:	03d09000 	.word	0x03d09000
 80041bc:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80041c0:	4b9b      	ldr	r3, [pc, #620]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80041c2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80041c6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80041ca:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80041cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ce:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80041d2:	d044      	beq.n	800425e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80041d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80041da:	d879      	bhi.n	80042d0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80041dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041e2:	d02d      	beq.n	8004240 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80041e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ea:	d871      	bhi.n	80042d0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80041ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041f2:	d017      	beq.n	8004224 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80041f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041fa:	d869      	bhi.n	80042d0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80041fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d004      	beq.n	800420c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8004202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004204:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004208:	d004      	beq.n	8004214 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800420a:	e061      	b.n	80042d0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800420c:	f7fe faa2 	bl	8002754 <HAL_RCC_GetPCLK3Freq>
 8004210:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004212:	e060      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004214:	f107 030c 	add.w	r3, r7, #12
 8004218:	4618      	mov	r0, r3
 800421a:	f7ff fa41 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004222:	e058      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004224:	4b82      	ldr	r3, [pc, #520]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004226:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b02      	cmp	r3, #2
 8004230:	d103      	bne.n	800423a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8004232:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004236:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004238:	e04d      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800423a:	2300      	movs	r3, #0
 800423c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800423e:	e04a      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004240:	4b7b      	ldr	r3, [pc, #492]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004242:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004246:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800424a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800424e:	d103      	bne.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8004250:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004254:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004256:	e03e      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800425c:	e03b      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800425e:	4b74      	ldr	r3, [pc, #464]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004260:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004264:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004268:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800426a:	4b71      	ldr	r3, [pc, #452]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0302 	and.w	r3, r3, #2
 8004272:	2b02      	cmp	r3, #2
 8004274:	d10c      	bne.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8004276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004278:	2b00      	cmp	r3, #0
 800427a:	d109      	bne.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800427c:	4b6c      	ldr	r3, [pc, #432]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	08db      	lsrs	r3, r3, #3
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	4a6b      	ldr	r2, [pc, #428]	@ (8004434 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004288:	fa22 f303 	lsr.w	r3, r2, r3
 800428c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800428e:	e01e      	b.n	80042ce <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004290:	4b67      	ldr	r3, [pc, #412]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004298:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800429c:	d106      	bne.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800429e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042a4:	d102      	bne.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80042a6:	4b64      	ldr	r3, [pc, #400]	@ (8004438 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80042a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042aa:	e010      	b.n	80042ce <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80042ac:	4b60      	ldr	r3, [pc, #384]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042b8:	d106      	bne.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80042ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042c0:	d102      	bne.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80042c2:	4b5e      	ldr	r3, [pc, #376]	@ (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80042c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042c6:	e002      	b.n	80042ce <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80042c8:	2300      	movs	r3, #0
 80042ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80042cc:	e003      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80042ce:	e002      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80042d0:	2300      	movs	r3, #0
 80042d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80042d4:	bf00      	nop
          }
        }
        break;
 80042d6:	e284      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80042d8:	4b55      	ldr	r3, [pc, #340]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80042de:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80042e2:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80042e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80042ea:	d044      	beq.n	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80042ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80042f2:	d879      	bhi.n	80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80042f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042fa:	d02d      	beq.n	8004358 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80042fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004302:	d871      	bhi.n	80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004306:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800430a:	d017      	beq.n	800433c <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800430c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004312:	d869      	bhi.n	80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004316:	2b00      	cmp	r3, #0
 8004318:	d004      	beq.n	8004324 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 800431a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004320:	d004      	beq.n	800432c <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8004322:	e061      	b.n	80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8004324:	f7fe f9ea 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8004328:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800432a:	e060      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800432c:	f107 030c 	add.w	r3, r7, #12
 8004330:	4618      	mov	r0, r3
 8004332:	f7ff f9b5 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800433a:	e058      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800433c:	4b3c      	ldr	r3, [pc, #240]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800433e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b02      	cmp	r3, #2
 8004348:	d103      	bne.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 800434a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800434e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004350:	e04d      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004352:	2300      	movs	r3, #0
 8004354:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004356:	e04a      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004358:	4b35      	ldr	r3, [pc, #212]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800435a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800435e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004362:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004366:	d103      	bne.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8004368:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800436c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800436e:	e03e      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004370:	2300      	movs	r3, #0
 8004372:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004374:	e03b      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004376:	4b2e      	ldr	r3, [pc, #184]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004378:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800437c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004380:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004382:	4b2b      	ldr	r3, [pc, #172]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b02      	cmp	r3, #2
 800438c:	d10c      	bne.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 800438e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004390:	2b00      	cmp	r3, #0
 8004392:	d109      	bne.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004394:	4b26      	ldr	r3, [pc, #152]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	08db      	lsrs	r3, r3, #3
 800439a:	f003 0303 	and.w	r3, r3, #3
 800439e:	4a25      	ldr	r2, [pc, #148]	@ (8004434 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80043a0:	fa22 f303 	lsr.w	r3, r2, r3
 80043a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043a6:	e01e      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80043a8:	4b21      	ldr	r3, [pc, #132]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043b4:	d106      	bne.n	80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043bc:	d102      	bne.n	80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80043be:	4b1e      	ldr	r3, [pc, #120]	@ (8004438 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80043c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043c2:	e010      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80043c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043d0:	d106      	bne.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80043d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80043d8:	d102      	bne.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80043da:	4b18      	ldr	r3, [pc, #96]	@ (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80043dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043de:	e002      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80043e0:	2300      	movs	r3, #0
 80043e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80043e4:	e003      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80043e6:	e002      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80043ec:	bf00      	nop
          }
        }
        break;
 80043ee:	e1f8      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80043f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80043f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043fa:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80043fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004404:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004408:	d105      	bne.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 800440a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440c:	2b00      	cmp	r3, #0
 800440e:	d102      	bne.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8004410:	4b0a      	ldr	r3, [pc, #40]	@ (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004412:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8004414:	e1e5      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8004416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004418:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800441c:	d110      	bne.n	8004440 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800441e:	f107 0318 	add.w	r3, r7, #24
 8004422:	4618      	mov	r0, r3
 8004424:	f7fe ffd0 	bl	80033c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800442c:	e1d9      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800442e:	bf00      	nop
 8004430:	44020c00 	.word	0x44020c00
 8004434:	03d09000 	.word	0x03d09000
 8004438:	003d0900 	.word	0x003d0900
 800443c:	007a1200 	.word	0x007a1200
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8004440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004442:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004446:	d107      	bne.n	8004458 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004448:	f107 030c 	add.w	r3, r7, #12
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff f927 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004456:	e1c4      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004458:	2300      	movs	r3, #0
 800445a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800445c:	e1c1      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800445e:	4b9d      	ldr	r3, [pc, #628]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800446a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800446c:	2b04      	cmp	r3, #4
 800446e:	d859      	bhi.n	8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8004470:	a201      	add	r2, pc, #4	@ (adr r2, 8004478 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004476:	bf00      	nop
 8004478:	0800448d 	.word	0x0800448d
 800447c:	0800449d 	.word	0x0800449d
 8004480:	08004525 	.word	0x08004525
 8004484:	080044ad 	.word	0x080044ad
 8004488:	080044b3 	.word	0x080044b3
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800448c:	f107 0318 	add.w	r3, r7, #24
 8004490:	4618      	mov	r0, r3
 8004492:	f7fe ff99 	bl	80033c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800449a:	e046      	b.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800449c:	f107 030c 	add.w	r3, r7, #12
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7ff f8fd 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80044aa:	e03e      	b.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80044ac:	4b8a      	ldr	r3, [pc, #552]	@ (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80044ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80044b0:	e03b      	b.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80044b2:	4b88      	ldr	r3, [pc, #544]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80044b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044b8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80044bc:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80044be:	4b85      	ldr	r3, [pc, #532]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d10c      	bne.n	80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80044ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d109      	bne.n	80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80044d0:	4b80      	ldr	r3, [pc, #512]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	08db      	lsrs	r3, r3, #3
 80044d6:	f003 0303 	and.w	r3, r3, #3
 80044da:	4a80      	ldr	r2, [pc, #512]	@ (80046dc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80044dc:	fa22 f303 	lsr.w	r3, r2, r3
 80044e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044e2:	e01e      	b.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80044e4:	4b7b      	ldr	r3, [pc, #492]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044f0:	d106      	bne.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 80044f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044f8:	d102      	bne.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80044fa:	4b79      	ldr	r3, [pc, #484]	@ (80046e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80044fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044fe:	e010      	b.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004500:	4b74      	ldr	r3, [pc, #464]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004508:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800450c:	d106      	bne.n	800451c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 800450e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004510:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004514:	d102      	bne.n	800451c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004516:	4b73      	ldr	r3, [pc, #460]	@ (80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800451a:	e002      	b.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004520:	e003      	b.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8004522:	e002      	b.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8004524:	2300      	movs	r3, #0
 8004526:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004528:	bf00      	nop
          }
        }
        break;
 800452a:	e15a      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800452c:	4b69      	ldr	r3, [pc, #420]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800452e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004532:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004536:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8004538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800453a:	2b20      	cmp	r3, #32
 800453c:	d022      	beq.n	8004584 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 800453e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004540:	2b20      	cmp	r3, #32
 8004542:	d858      	bhi.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004546:	2b18      	cmp	r3, #24
 8004548:	d019      	beq.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800454a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454c:	2b18      	cmp	r3, #24
 800454e:	d852      	bhi.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004552:	2b00      	cmp	r3, #0
 8004554:	d003      	beq.n	800455e <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8004556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004558:	2b08      	cmp	r3, #8
 800455a:	d008      	beq.n	800456e <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 800455c:	e04b      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800455e:	f107 0318 	add.w	r3, r7, #24
 8004562:	4618      	mov	r0, r3
 8004564:	f7fe ff30 	bl	80033c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800456c:	e046      	b.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800456e:	f107 030c 	add.w	r3, r7, #12
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff f894 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800457c:	e03e      	b.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800457e:	4b56      	ldr	r3, [pc, #344]	@ (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004580:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004582:	e03b      	b.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004584:	4b53      	ldr	r3, [pc, #332]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004586:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800458a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800458e:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004590:	4b50      	ldr	r3, [pc, #320]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b02      	cmp	r3, #2
 800459a:	d10c      	bne.n	80045b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800459c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d109      	bne.n	80045b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80045a2:	4b4c      	ldr	r3, [pc, #304]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	08db      	lsrs	r3, r3, #3
 80045a8:	f003 0303 	and.w	r3, r3, #3
 80045ac:	4a4b      	ldr	r2, [pc, #300]	@ (80046dc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80045ae:	fa22 f303 	lsr.w	r3, r2, r3
 80045b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045b4:	e01e      	b.n	80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80045b6:	4b47      	ldr	r3, [pc, #284]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045c2:	d106      	bne.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80045c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ca:	d102      	bne.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80045cc:	4b44      	ldr	r3, [pc, #272]	@ (80046e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80045ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045d0:	e010      	b.n	80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80045d2:	4b40      	ldr	r3, [pc, #256]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045de:	d106      	bne.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80045e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045e6:	d102      	bne.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80045e8:	4b3e      	ldr	r3, [pc, #248]	@ (80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80045ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045ec:	e002      	b.n	80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80045ee:	2300      	movs	r3, #0
 80045f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80045f2:	e003      	b.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80045f4:	e002      	b.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80045f6:	2300      	movs	r3, #0
 80045f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80045fa:	bf00      	nop
          }
        }
        break;
 80045fc:	e0f1      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80045fe:	4b35      	ldr	r3, [pc, #212]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004600:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004604:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004608:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800460a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004610:	d023      	beq.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8004612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004614:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004618:	d858      	bhi.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800461a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461c:	2bc0      	cmp	r3, #192	@ 0xc0
 800461e:	d019      	beq.n	8004654 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8004620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004622:	2bc0      	cmp	r3, #192	@ 0xc0
 8004624:	d852      	bhi.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8004626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 800462c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462e:	2b40      	cmp	r3, #64	@ 0x40
 8004630:	d008      	beq.n	8004644 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8004632:	e04b      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004634:	f107 0318 	add.w	r3, r7, #24
 8004638:	4618      	mov	r0, r3
 800463a:	f7fe fec5 	bl	80033c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004642:	e046      	b.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004644:	f107 030c 	add.w	r3, r7, #12
 8004648:	4618      	mov	r0, r3
 800464a:	f7ff f829 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004652:	e03e      	b.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004654:	4b20      	ldr	r3, [pc, #128]	@ (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004656:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004658:	e03b      	b.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800465a:	4b1e      	ldr	r3, [pc, #120]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800465c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004660:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004664:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004666:	4b1b      	ldr	r3, [pc, #108]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b02      	cmp	r3, #2
 8004670:	d10c      	bne.n	800468c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	2b00      	cmp	r3, #0
 8004676:	d109      	bne.n	800468c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004678:	4b16      	ldr	r3, [pc, #88]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	08db      	lsrs	r3, r3, #3
 800467e:	f003 0303 	and.w	r3, r3, #3
 8004682:	4a16      	ldr	r2, [pc, #88]	@ (80046dc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004684:	fa22 f303 	lsr.w	r3, r2, r3
 8004688:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800468a:	e01e      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800468c:	4b11      	ldr	r3, [pc, #68]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004698:	d106      	bne.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800469a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046a0:	d102      	bne.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80046a2:	4b0f      	ldr	r3, [pc, #60]	@ (80046e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80046a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046a6:	e010      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80046a8:	4b0a      	ldr	r3, [pc, #40]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046b4:	d106      	bne.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 80046b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046bc:	d102      	bne.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80046be:	4b09      	ldr	r3, [pc, #36]	@ (80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80046c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046c2:	e002      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80046c4:	2300      	movs	r3, #0
 80046c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80046c8:	e003      	b.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80046ca:	e002      	b.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80046d0:	bf00      	nop
          }
        }
        break;
 80046d2:	e086      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80046d4:	44020c00 	.word	0x44020c00
 80046d8:	00bb8000 	.word	0x00bb8000
 80046dc:	03d09000 	.word	0x03d09000
 80046e0:	003d0900 	.word	0x003d0900
 80046e4:	007a1200 	.word	0x007a1200
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80046e8:	4b40      	ldr	r3, [pc, #256]	@ (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80046ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046ee:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80046f2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80046f4:	4b3d      	ldr	r3, [pc, #244]	@ (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004700:	d105      	bne.n	800470e <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8004702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004704:	2b00      	cmp	r3, #0
 8004706:	d102      	bne.n	800470e <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8004708:	4b39      	ldr	r3, [pc, #228]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 800470a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800470c:	e031      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800470e:	4b37      	ldr	r3, [pc, #220]	@ (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004716:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800471a:	d10a      	bne.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 800471c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800471e:	2b10      	cmp	r3, #16
 8004720:	d107      	bne.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004722:	f107 0318 	add.w	r3, r7, #24
 8004726:	4618      	mov	r0, r3
 8004728:	f7fe fe4e 	bl	80033c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004730:	e01f      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8004732:	4b2e      	ldr	r3, [pc, #184]	@ (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	2b02      	cmp	r3, #2
 800473e:	d106      	bne.n	800474e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8004740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004742:	2b20      	cmp	r3, #32
 8004744:	d103      	bne.n	800474e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8004746:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800474a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800474c:	e011      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800474e:	4b27      	ldr	r3, [pc, #156]	@ (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004750:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004754:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004758:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800475c:	d106      	bne.n	800476c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 800475e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004760:	2b30      	cmp	r3, #48	@ 0x30
 8004762:	d103      	bne.n	800476c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8004764:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004768:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800476a:	e002      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800476c:	2300      	movs	r3, #0
 800476e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004770:	e037      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004772:	e036      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8004774:	4b1d      	ldr	r3, [pc, #116]	@ (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004776:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800477a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800477e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8004780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004782:	2b10      	cmp	r3, #16
 8004784:	d107      	bne.n	8004796 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004786:	f107 0318 	add.w	r3, r7, #24
 800478a:	4618      	mov	r0, r3
 800478c:	f7fe fe1c 	bl	80033c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8004794:	e025      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8004796:	4b15      	ldr	r3, [pc, #84]	@ (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800479e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047a2:	d10a      	bne.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 80047a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a6:	2b20      	cmp	r3, #32
 80047a8:	d107      	bne.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80047aa:	f107 030c 	add.w	r3, r7, #12
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7fe ff76 	bl	80036a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047b8:	e00f      	b.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80047ba:	4b0c      	ldr	r3, [pc, #48]	@ (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047c6:	d105      	bne.n	80047d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 80047c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ca:	2b30      	cmp	r3, #48	@ 0x30
 80047cc:	d102      	bne.n	80047d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 80047ce:	4b08      	ldr	r3, [pc, #32]	@ (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80047d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047d2:	e002      	b.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 80047d8:	e003      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80047da:	e002      	b.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 80047dc:	2300      	movs	r3, #0
 80047de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80047e0:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80047e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3730      	adds	r7, #48	@ 0x30
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	44020c00 	.word	0x44020c00
 80047f0:	02dc6c00 	.word	0x02dc6c00

080047f4 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80047fc:	4b48      	ldr	r3, [pc, #288]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a47      	ldr	r2, [pc, #284]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 8004802:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004806:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004808:	f7fc fa9c 	bl	8000d44 <HAL_GetTick>
 800480c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800480e:	e008      	b.n	8004822 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004810:	f7fc fa98 	bl	8000d44 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d901      	bls.n	8004822 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e07a      	b.n	8004918 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004822:	4b3f      	ldr	r3, [pc, #252]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1f0      	bne.n	8004810 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800482e:	4b3c      	ldr	r3, [pc, #240]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 8004830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004832:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004836:	f023 0303 	bic.w	r3, r3, #3
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	6811      	ldr	r1, [r2, #0]
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	6852      	ldr	r2, [r2, #4]
 8004842:	0212      	lsls	r2, r2, #8
 8004844:	430a      	orrs	r2, r1
 8004846:	4936      	ldr	r1, [pc, #216]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 8004848:	4313      	orrs	r3, r2
 800484a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	3b01      	subs	r3, #1
 8004852:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	3b01      	subs	r3, #1
 800485c:	025b      	lsls	r3, r3, #9
 800485e:	b29b      	uxth	r3, r3
 8004860:	431a      	orrs	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	3b01      	subs	r3, #1
 8004868:	041b      	lsls	r3, r3, #16
 800486a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	3b01      	subs	r3, #1
 8004876:	061b      	lsls	r3, r3, #24
 8004878:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800487c:	4928      	ldr	r1, [pc, #160]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 800487e:	4313      	orrs	r3, r2
 8004880:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8004882:	4b27      	ldr	r3, [pc, #156]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 8004884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004886:	f023 020c 	bic.w	r2, r3, #12
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	4924      	ldr	r1, [pc, #144]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 8004890:	4313      	orrs	r3, r2
 8004892:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8004894:	4b22      	ldr	r3, [pc, #136]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 8004896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004898:	f023 0220 	bic.w	r2, r3, #32
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	491f      	ldr	r1, [pc, #124]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80048a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ae:	491c      	ldr	r1, [pc, #112]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80048b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b8:	4a19      	ldr	r2, [pc, #100]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048ba:	f023 0310 	bic.w	r3, r3, #16
 80048be:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80048c0:	4b17      	ldr	r3, [pc, #92]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048c8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6a12      	ldr	r2, [r2, #32]
 80048d0:	00d2      	lsls	r2, r2, #3
 80048d2:	4913      	ldr	r1, [pc, #76]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80048d8:	4b11      	ldr	r3, [pc, #68]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048dc:	4a10      	ldr	r2, [pc, #64]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048de:	f043 0310 	orr.w	r3, r3, #16
 80048e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80048e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 80048ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80048ee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80048f0:	f7fc fa28 	bl	8000d44 <HAL_GetTick>
 80048f4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80048f6:	e008      	b.n	800490a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80048f8:	f7fc fa24 	bl	8000d44 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d901      	bls.n	800490a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e006      	b.n	8004918 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800490a:	4b05      	ldr	r3, [pc, #20]	@ (8004920 <RCCEx_PLL2_Config+0x12c>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d0f0      	beq.n	80048f8 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8004916:	2300      	movs	r3, #0

}
 8004918:	4618      	mov	r0, r3
 800491a:	3710      	adds	r7, #16
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	44020c00 	.word	0x44020c00

08004924 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e042      	b.n	80049bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493c:	2b00      	cmp	r3, #0
 800493e:	d106      	bne.n	800494e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f7fc f871 	bl	8000a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2224      	movs	r2, #36	@ 0x24
 8004952:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 0201 	bic.w	r2, r2, #1
 8004964:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 fd50 	bl	8005414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 fbcf 	bl	8005118 <UART_SetConfig>
 800497a:	4603      	mov	r3, r0
 800497c:	2b01      	cmp	r3, #1
 800497e:	d101      	bne.n	8004984 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e01b      	b.n	80049bc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004992:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0201 	orr.w	r2, r2, #1
 80049b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f000 fdcf 	bl	8005558 <UART_CheckIdleState>
 80049ba:	4603      	mov	r3, r0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3708      	adds	r7, #8
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b08a      	sub	sp, #40	@ 0x28
 80049c8:	af02      	add	r7, sp, #8
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	603b      	str	r3, [r7, #0]
 80049d0:	4613      	mov	r3, r2
 80049d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049da:	2b20      	cmp	r3, #32
 80049dc:	f040 808b 	bne.w	8004af6 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d002      	beq.n	80049ec <HAL_UART_Transmit+0x28>
 80049e6:	88fb      	ldrh	r3, [r7, #6]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e083      	b.n	8004af8 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049fa:	2b80      	cmp	r3, #128	@ 0x80
 80049fc:	d107      	bne.n	8004a0e <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a0c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2221      	movs	r2, #33	@ 0x21
 8004a1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a1e:	f7fc f991 	bl	8000d44 <HAL_GetTick>
 8004a22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	88fa      	ldrh	r2, [r7, #6]
 8004a28:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	88fa      	ldrh	r2, [r7, #6]
 8004a30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3c:	d108      	bne.n	8004a50 <HAL_UART_Transmit+0x8c>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d104      	bne.n	8004a50 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8004a46:	2300      	movs	r3, #0
 8004a48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	61bb      	str	r3, [r7, #24]
 8004a4e:	e003      	b.n	8004a58 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a54:	2300      	movs	r3, #0
 8004a56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a58:	e030      	b.n	8004abc <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	2200      	movs	r2, #0
 8004a62:	2180      	movs	r1, #128	@ 0x80
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 fe21 	bl	80056ac <UART_WaitOnFlagUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e03d      	b.n	8004af8 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10b      	bne.n	8004a9a <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	881b      	ldrh	r3, [r3, #0]
 8004a86:	461a      	mov	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a90:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	3302      	adds	r3, #2
 8004a96:	61bb      	str	r3, [r7, #24]
 8004a98:	e007      	b.n	8004aaa <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	781a      	ldrb	r2, [r3, #0]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1c8      	bne.n	8004a5a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2140      	movs	r1, #64	@ 0x40
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 fdea 	bl	80056ac <UART_WaitOnFlagUntilTimeout>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d005      	beq.n	8004aea <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e006      	b.n	8004af8 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2220      	movs	r2, #32
 8004aee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004af2:	2300      	movs	r3, #0
 8004af4:	e000      	b.n	8004af8 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8004af6:	2302      	movs	r3, #2
  }
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3720      	adds	r7, #32
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b0ae      	sub	sp, #184	@ 0xb8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004b26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b2a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004b2e:	4013      	ands	r3, r2
 8004b30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8004b34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d11b      	bne.n	8004b74 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004b3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004b40:	f003 0320 	and.w	r3, r3, #32
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d015      	beq.n	8004b74 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004b48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b4c:	f003 0320 	and.w	r3, r3, #32
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d105      	bne.n	8004b60 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004b54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d009      	beq.n	8004b74 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 82ac 	beq.w	80050c2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	4798      	blx	r3
      }
      return;
 8004b72:	e2a6      	b.n	80050c2 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004b74:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 80fd 	beq.w	8004d78 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004b7e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004b82:	4b7a      	ldr	r3, [pc, #488]	@ (8004d6c <HAL_UART_IRQHandler+0x26c>)
 8004b84:	4013      	ands	r3, r2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d106      	bne.n	8004b98 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004b8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b8e:	4b78      	ldr	r3, [pc, #480]	@ (8004d70 <HAL_UART_IRQHandler+0x270>)
 8004b90:	4013      	ands	r3, r2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 80f0 	beq.w	8004d78 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d011      	beq.n	8004bc8 <HAL_UART_IRQHandler+0xc8>
 8004ba4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00b      	beq.n	8004bc8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bbe:	f043 0201 	orr.w	r2, r3, #1
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004bc8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004bcc:	f003 0302 	and.w	r3, r3, #2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d011      	beq.n	8004bf8 <HAL_UART_IRQHandler+0xf8>
 8004bd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00b      	beq.n	8004bf8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2202      	movs	r2, #2
 8004be6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bee:	f043 0204 	orr.w	r2, r3, #4
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004bf8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004bfc:	f003 0304 	and.w	r3, r3, #4
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d011      	beq.n	8004c28 <HAL_UART_IRQHandler+0x128>
 8004c04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00b      	beq.n	8004c28 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2204      	movs	r2, #4
 8004c16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c1e:	f043 0202 	orr.w	r2, r3, #2
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004c28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c2c:	f003 0308 	and.w	r3, r3, #8
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d017      	beq.n	8004c64 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004c34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d105      	bne.n	8004c4c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004c40:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c44:	4b49      	ldr	r3, [pc, #292]	@ (8004d6c <HAL_UART_IRQHandler+0x26c>)
 8004c46:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d00b      	beq.n	8004c64 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2208      	movs	r2, #8
 8004c52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c5a:	f043 0208 	orr.w	r2, r3, #8
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004c64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d012      	beq.n	8004c96 <HAL_UART_IRQHandler+0x196>
 8004c70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00c      	beq.n	8004c96 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c8c:	f043 0220 	orr.w	r2, r3, #32
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f000 8212 	beq.w	80050c6 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004ca2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ca6:	f003 0320 	and.w	r3, r3, #32
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d013      	beq.n	8004cd6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004cae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004cb2:	f003 0320 	and.w	r3, r3, #32
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d105      	bne.n	8004cc6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004cba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d007      	beq.n	8004cd6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d003      	beq.n	8004cd6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cdc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cea:	2b40      	cmp	r3, #64	@ 0x40
 8004cec:	d005      	beq.n	8004cfa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004cee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004cf2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d02e      	beq.n	8004d58 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 fe66 	bl	80059cc <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d0a:	2b40      	cmp	r3, #64	@ 0x40
 8004d0c:	d120      	bne.n	8004d50 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d017      	beq.n	8004d48 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d1e:	4a15      	ldr	r2, [pc, #84]	@ (8004d74 <HAL_UART_IRQHandler+0x274>)
 8004d20:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7fc fa23 	bl	8001174 <HAL_DMA_Abort_IT>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d019      	beq.n	8004d68 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004d42:	4610      	mov	r0, r2
 8004d44:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d46:	e00f      	b.n	8004d68 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 f9db 	bl	8005104 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d4e:	e00b      	b.n	8004d68 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f9d7 	bl	8005104 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d56:	e007      	b.n	8004d68 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f9d3 	bl	8005104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004d66:	e1ae      	b.n	80050c6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d68:	bf00      	nop
    return;
 8004d6a:	e1ac      	b.n	80050c6 <HAL_UART_IRQHandler+0x5c6>
 8004d6c:	10000001 	.word	0x10000001
 8004d70:	04000120 	.word	0x04000120
 8004d74:	08005a99 	.word	0x08005a99

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	f040 8142 	bne.w	8005006 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d86:	f003 0310 	and.w	r3, r3, #16
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	f000 813b 	beq.w	8005006 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004d94:	f003 0310 	and.w	r3, r3, #16
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f000 8134 	beq.w	8005006 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2210      	movs	r2, #16
 8004da4:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db0:	2b40      	cmp	r3, #64	@ 0x40
 8004db2:	f040 80aa 	bne.w	8004f0a <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dc0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 8004dc4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 8084 	beq.w	8004ed6 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004dd4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d27c      	bcs.n	8004ed6 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8004de2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dee:	2b81      	cmp	r3, #129	@ 0x81
 8004df0:	d060      	beq.n	8004eb4 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004dfa:	e853 3f00 	ldrex	r3, [r3]
 8004dfe:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e02:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	461a      	mov	r2, r3
 8004e10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e18:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e1c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e20:	e841 2300 	strex	r3, r2, [r1]
 8004e24:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e2      	bne.n	8004df2 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3308      	adds	r3, #8
 8004e32:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e36:	e853 3f00 	ldrex	r3, [r3]
 8004e3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e3e:	f023 0301 	bic.w	r3, r3, #1
 8004e42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3308      	adds	r3, #8
 8004e4c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004e50:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e52:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e54:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004e56:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e58:	e841 2300 	strex	r3, r2, [r1]
 8004e5c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004e5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1e3      	bne.n	8004e2c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e7a:	e853 3f00 	ldrex	r3, [r3]
 8004e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e82:	f023 0310 	bic.w	r3, r3, #16
 8004e86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e96:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e9c:	e841 2300 	strex	r3, r2, [r1]
 8004ea0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ea2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d1e4      	bne.n	8004e72 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fc f8e4 	bl	800107c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	4619      	mov	r1, r3
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7fb fe32 	bl	8000b38 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004ed4:	e0f9      	b.n	80050ca <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004edc:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	f040 80f2 	bne.w	80050ca <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eee:	2b81      	cmp	r3, #129	@ 0x81
 8004ef0:	f040 80eb 	bne.w	80050ca <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004f00:	4619      	mov	r1, r3
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7fb fe18 	bl	8000b38 <HAL_UARTEx_RxEventCallback>
      return;
 8004f08:	e0df      	b.n	80050ca <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	f000 80d1 	beq.w	80050ce <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 8004f2c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f000 80cc 	beq.w	80050ce <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f3e:	e853 3f00 	ldrex	r3, [r3]
 8004f42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	461a      	mov	r2, r3
 8004f54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f5a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f60:	e841 2300 	strex	r3, r2, [r1]
 8004f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1e4      	bne.n	8004f36 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	3308      	adds	r3, #8
 8004f72:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f76:	e853 3f00 	ldrex	r3, [r3]
 8004f7a:	623b      	str	r3, [r7, #32]
   return(result);
 8004f7c:	6a3b      	ldr	r3, [r7, #32]
 8004f7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f82:	f023 0301 	bic.w	r3, r3, #1
 8004f86:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	3308      	adds	r3, #8
 8004f90:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004f94:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f9c:	e841 2300 	strex	r3, r2, [r1]
 8004fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d1e1      	bne.n	8004f6c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	e853 3f00 	ldrex	r3, [r3]
 8004fc8:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f023 0310 	bic.w	r3, r3, #16
 8004fd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	461a      	mov	r2, r3
 8004fda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fde:	61fb      	str	r3, [r7, #28]
 8004fe0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe2:	69b9      	ldr	r1, [r7, #24]
 8004fe4:	69fa      	ldr	r2, [r7, #28]
 8004fe6:	e841 2300 	strex	r3, r2, [r1]
 8004fea:	617b      	str	r3, [r7, #20]
   return(result);
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1e4      	bne.n	8004fbc <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2202      	movs	r2, #2
 8004ff6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ff8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7fb fd9a 	bl	8000b38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005004:	e063      	b.n	80050ce <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005006:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800500a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00e      	beq.n	8005030 <HAL_UART_IRQHandler+0x530>
 8005012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005016:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d008      	beq.n	8005030 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005026:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f001 fa93 	bl	8006554 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800502e:	e051      	b.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005030:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005034:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005038:	2b00      	cmp	r3, #0
 800503a:	d014      	beq.n	8005066 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800503c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005044:	2b00      	cmp	r3, #0
 8005046:	d105      	bne.n	8005054 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005048:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800504c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005058:	2b00      	cmp	r3, #0
 800505a:	d03a      	beq.n	80050d2 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	4798      	blx	r3
    }
    return;
 8005064:	e035      	b.n	80050d2 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005066:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800506a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506e:	2b00      	cmp	r3, #0
 8005070:	d009      	beq.n	8005086 <HAL_UART_IRQHandler+0x586>
 8005072:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800507a:	2b00      	cmp	r3, #0
 800507c:	d003      	beq.n	8005086 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 fd1c 	bl	8005abc <UART_EndTransmit_IT>
    return;
 8005084:	e026      	b.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005086:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800508a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d009      	beq.n	80050a6 <HAL_UART_IRQHandler+0x5a6>
 8005092:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005096:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f001 fa6c 	bl	800657c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80050a4:	e016      	b.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80050a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80050aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d010      	beq.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
 80050b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	da0c      	bge.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f001 fa54 	bl	8006568 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80050c0:	e008      	b.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80050c2:	bf00      	nop
 80050c4:	e006      	b.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
    return;
 80050c6:	bf00      	nop
 80050c8:	e004      	b.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80050ca:	bf00      	nop
 80050cc:	e002      	b.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80050ce:	bf00      	nop
 80050d0:	e000      	b.n	80050d4 <HAL_UART_IRQHandler+0x5d4>
    return;
 80050d2:	bf00      	nop
  }
}
 80050d4:	37b8      	adds	r7, #184	@ 0xb8
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop

080050dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005118:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800511c:	b094      	sub	sp, #80	@ 0x50
 800511e:	af00      	add	r7, sp, #0
 8005120:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005122:	2300      	movs	r3, #0
 8005124:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800512a:	689a      	ldr	r2, [r3, #8]
 800512c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	431a      	orrs	r2, r3
 8005132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	431a      	orrs	r2, r3
 8005138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800513a:	69db      	ldr	r3, [r3, #28]
 800513c:	4313      	orrs	r3, r2
 800513e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	498a      	ldr	r1, [pc, #552]	@ (8005370 <UART_SetConfig+0x258>)
 8005148:	4019      	ands	r1, r3
 800514a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005150:	430b      	orrs	r3, r1
 8005152:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800515e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005160:	68d9      	ldr	r1, [r3, #12]
 8005162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	ea40 0301 	orr.w	r3, r0, r1
 800516a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800516c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	4b7f      	ldr	r3, [pc, #508]	@ (8005374 <UART_SetConfig+0x25c>)
 8005178:	429a      	cmp	r2, r3
 800517a:	d004      	beq.n	8005186 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800517c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800517e:	6a1a      	ldr	r2, [r3, #32]
 8005180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005182:	4313      	orrs	r3, r2
 8005184:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8005190:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8005194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800519a:	430b      	orrs	r3, r1
 800519c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800519e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a4:	f023 000f 	bic.w	r0, r3, #15
 80051a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051aa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80051ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	ea40 0301 	orr.w	r3, r0, r1
 80051b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	4b6f      	ldr	r3, [pc, #444]	@ (8005378 <UART_SetConfig+0x260>)
 80051bc:	429a      	cmp	r2, r3
 80051be:	d102      	bne.n	80051c6 <UART_SetConfig+0xae>
 80051c0:	2301      	movs	r3, #1
 80051c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051c4:	e01a      	b.n	80051fc <UART_SetConfig+0xe4>
 80051c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	4b6c      	ldr	r3, [pc, #432]	@ (800537c <UART_SetConfig+0x264>)
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d102      	bne.n	80051d6 <UART_SetConfig+0xbe>
 80051d0:	2302      	movs	r3, #2
 80051d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051d4:	e012      	b.n	80051fc <UART_SetConfig+0xe4>
 80051d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	4b69      	ldr	r3, [pc, #420]	@ (8005380 <UART_SetConfig+0x268>)
 80051dc:	429a      	cmp	r2, r3
 80051de:	d102      	bne.n	80051e6 <UART_SetConfig+0xce>
 80051e0:	2304      	movs	r3, #4
 80051e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051e4:	e00a      	b.n	80051fc <UART_SetConfig+0xe4>
 80051e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	4b62      	ldr	r3, [pc, #392]	@ (8005374 <UART_SetConfig+0x25c>)
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d103      	bne.n	80051f8 <UART_SetConfig+0xe0>
 80051f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051f6:	e001      	b.n	80051fc <UART_SetConfig+0xe4>
 80051f8:	2300      	movs	r3, #0
 80051fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	4b5c      	ldr	r3, [pc, #368]	@ (8005374 <UART_SetConfig+0x25c>)
 8005202:	429a      	cmp	r2, r3
 8005204:	d171      	bne.n	80052ea <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005206:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005208:	2200      	movs	r2, #0
 800520a:	623b      	str	r3, [r7, #32]
 800520c:	627a      	str	r2, [r7, #36]	@ 0x24
 800520e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005212:	f7fe fbb1 	bl	8003978 <HAL_RCCEx_GetPeriphCLKFreq>
 8005216:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8005218:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800521a:	2b00      	cmp	r3, #0
 800521c:	f000 80e2 	beq.w	80053e4 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	4a57      	ldr	r2, [pc, #348]	@ (8005384 <UART_SetConfig+0x26c>)
 8005226:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800522a:	461a      	mov	r2, r3
 800522c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800522e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005232:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005236:	685a      	ldr	r2, [r3, #4]
 8005238:	4613      	mov	r3, r2
 800523a:	005b      	lsls	r3, r3, #1
 800523c:	4413      	add	r3, r2
 800523e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005240:	429a      	cmp	r2, r3
 8005242:	d305      	bcc.n	8005250 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800524a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800524c:	429a      	cmp	r2, r3
 800524e:	d903      	bls.n	8005258 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005256:	e0c5      	b.n	80053e4 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005258:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800525a:	2200      	movs	r2, #0
 800525c:	61bb      	str	r3, [r7, #24]
 800525e:	61fa      	str	r2, [r7, #28]
 8005260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005264:	4a47      	ldr	r2, [pc, #284]	@ (8005384 <UART_SetConfig+0x26c>)
 8005266:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800526a:	b29b      	uxth	r3, r3
 800526c:	2200      	movs	r2, #0
 800526e:	613b      	str	r3, [r7, #16]
 8005270:	617a      	str	r2, [r7, #20]
 8005272:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005276:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800527a:	f7fb f81f 	bl	80002bc <__aeabi_uldivmod>
 800527e:	4602      	mov	r2, r0
 8005280:	460b      	mov	r3, r1
 8005282:	4610      	mov	r0, r2
 8005284:	4619      	mov	r1, r3
 8005286:	f04f 0200 	mov.w	r2, #0
 800528a:	f04f 0300 	mov.w	r3, #0
 800528e:	020b      	lsls	r3, r1, #8
 8005290:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005294:	0202      	lsls	r2, r0, #8
 8005296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005298:	6849      	ldr	r1, [r1, #4]
 800529a:	0849      	lsrs	r1, r1, #1
 800529c:	2000      	movs	r0, #0
 800529e:	460c      	mov	r4, r1
 80052a0:	4605      	mov	r5, r0
 80052a2:	eb12 0804 	adds.w	r8, r2, r4
 80052a6:	eb43 0905 	adc.w	r9, r3, r5
 80052aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	60bb      	str	r3, [r7, #8]
 80052b2:	60fa      	str	r2, [r7, #12]
 80052b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052b8:	4640      	mov	r0, r8
 80052ba:	4649      	mov	r1, r9
 80052bc:	f7fa fffe 	bl	80002bc <__aeabi_uldivmod>
 80052c0:	4602      	mov	r2, r0
 80052c2:	460b      	mov	r3, r1
 80052c4:	4613      	mov	r3, r2
 80052c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052ce:	d308      	bcc.n	80052e2 <UART_SetConfig+0x1ca>
 80052d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052d6:	d204      	bcs.n	80052e2 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 80052d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80052de:	60da      	str	r2, [r3, #12]
 80052e0:	e080      	b.n	80053e4 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80052e8:	e07c      	b.n	80053e4 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052f2:	d149      	bne.n	8005388 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80052f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052f6:	2200      	movs	r2, #0
 80052f8:	603b      	str	r3, [r7, #0]
 80052fa:	607a      	str	r2, [r7, #4]
 80052fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005300:	f7fe fb3a 	bl	8003978 <HAL_RCCEx_GetPeriphCLKFreq>
 8005304:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005308:	2b00      	cmp	r3, #0
 800530a:	d06b      	beq.n	80053e4 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800530c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005310:	4a1c      	ldr	r2, [pc, #112]	@ (8005384 <UART_SetConfig+0x26c>)
 8005312:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005316:	461a      	mov	r2, r3
 8005318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800531a:	fbb3 f3f2 	udiv	r3, r3, r2
 800531e:	005a      	lsls	r2, r3, #1
 8005320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	085b      	lsrs	r3, r3, #1
 8005326:	441a      	add	r2, r3
 8005328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005330:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005334:	2b0f      	cmp	r3, #15
 8005336:	d916      	bls.n	8005366 <UART_SetConfig+0x24e>
 8005338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800533a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800533e:	d212      	bcs.n	8005366 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005342:	b29b      	uxth	r3, r3
 8005344:	f023 030f 	bic.w	r3, r3, #15
 8005348:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800534a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800534c:	085b      	lsrs	r3, r3, #1
 800534e:	b29b      	uxth	r3, r3
 8005350:	f003 0307 	and.w	r3, r3, #7
 8005354:	b29a      	uxth	r2, r3
 8005356:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005358:	4313      	orrs	r3, r2
 800535a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800535c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005362:	60da      	str	r2, [r3, #12]
 8005364:	e03e      	b.n	80053e4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800536c:	e03a      	b.n	80053e4 <UART_SetConfig+0x2cc>
 800536e:	bf00      	nop
 8005370:	cfff69f3 	.word	0xcfff69f3
 8005374:	44002400 	.word	0x44002400
 8005378:	40013800 	.word	0x40013800
 800537c:	40004400 	.word	0x40004400
 8005380:	40004800 	.word	0x40004800
 8005384:	08007e04 	.word	0x08007e04
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005388:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800538a:	2200      	movs	r2, #0
 800538c:	469a      	mov	sl, r3
 800538e:	4693      	mov	fp, r2
 8005390:	4650      	mov	r0, sl
 8005392:	4659      	mov	r1, fp
 8005394:	f7fe faf0 	bl	8003978 <HAL_RCCEx_GetPeriphCLKFreq>
 8005398:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800539a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800539c:	2b00      	cmp	r3, #0
 800539e:	d021      	beq.n	80053e4 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005410 <UART_SetConfig+0x2f8>)
 80053a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053aa:	461a      	mov	r2, r3
 80053ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80053b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	085b      	lsrs	r3, r3, #1
 80053b8:	441a      	add	r2, r3
 80053ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053c6:	2b0f      	cmp	r3, #15
 80053c8:	d909      	bls.n	80053de <UART_SetConfig+0x2c6>
 80053ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053d0:	d205      	bcs.n	80053de <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60da      	str	r2, [r3, #12]
 80053dc:	e002      	b.n	80053e4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80053e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053e6:	2201      	movs	r2, #1
 80053e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80053ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ee:	2201      	movs	r2, #1
 80053f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053f6:	2200      	movs	r2, #0
 80053f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80053fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053fc:	2200      	movs	r2, #0
 80053fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005400:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8005404:	4618      	mov	r0, r3
 8005406:	3750      	adds	r7, #80	@ 0x50
 8005408:	46bd      	mov	sp, r7
 800540a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800540e:	bf00      	nop
 8005410:	08007e04 	.word	0x08007e04

08005414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005420:	f003 0308 	and.w	r3, r3, #8
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00a      	beq.n	800543e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00a      	beq.n	8005460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a8:	f003 0310 	and.w	r3, r3, #16
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	430a      	orrs	r2, r1
 80054e6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01a      	beq.n	800552a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005512:	d10a      	bne.n	800552a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	605a      	str	r2, [r3, #4]
  }
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b098      	sub	sp, #96	@ 0x60
 800555c:	af02      	add	r7, sp, #8
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005568:	f7fb fbec 	bl	8000d44 <HAL_GetTick>
 800556c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0308 	and.w	r3, r3, #8
 8005578:	2b08      	cmp	r3, #8
 800557a:	d12f      	bne.n	80055dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800557c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005584:	2200      	movs	r2, #0
 8005586:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f88e 	bl	80056ac <UART_WaitOnFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d022      	beq.n	80055dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559e:	e853 3f00 	ldrex	r3, [r3]
 80055a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	461a      	mov	r2, r3
 80055b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80055b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e6      	bne.n	8005596 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e063      	b.n	80056a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0304 	and.w	r3, r3, #4
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d149      	bne.n	800567e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055ea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055ee:	9300      	str	r3, [sp, #0]
 80055f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055f2:	2200      	movs	r2, #0
 80055f4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 f857 	bl	80056ac <UART_WaitOnFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d03c      	beq.n	800567e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560c:	e853 3f00 	ldrex	r3, [r3]
 8005610:	623b      	str	r3, [r7, #32]
   return(result);
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005618:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	461a      	mov	r2, r3
 8005620:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005622:	633b      	str	r3, [r7, #48]	@ 0x30
 8005624:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005628:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1e6      	bne.n	8005604 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3308      	adds	r3, #8
 800563c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	e853 3f00 	ldrex	r3, [r3]
 8005644:	60fb      	str	r3, [r7, #12]
   return(result);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f023 0301 	bic.w	r3, r3, #1
 800564c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	3308      	adds	r3, #8
 8005654:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005656:	61fa      	str	r2, [r7, #28]
 8005658:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565a:	69b9      	ldr	r1, [r7, #24]
 800565c:	69fa      	ldr	r2, [r7, #28]
 800565e:	e841 2300 	strex	r3, r2, [r1]
 8005662:	617b      	str	r3, [r7, #20]
   return(result);
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1e5      	bne.n	8005636 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2220      	movs	r2, #32
 800566e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e012      	b.n	80056a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2220      	movs	r2, #32
 8005682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2220      	movs	r2, #32
 800568a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3758      	adds	r7, #88	@ 0x58
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	603b      	str	r3, [r7, #0]
 80056b8:	4613      	mov	r3, r2
 80056ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056bc:	e04f      	b.n	800575e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056c4:	d04b      	beq.n	800575e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056c6:	f7fb fb3d 	bl	8000d44 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d302      	bcc.n	80056dc <UART_WaitOnFlagUntilTimeout+0x30>
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e04e      	b.n	800577e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0304 	and.w	r3, r3, #4
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d037      	beq.n	800575e <UART_WaitOnFlagUntilTimeout+0xb2>
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	2b80      	cmp	r3, #128	@ 0x80
 80056f2:	d034      	beq.n	800575e <UART_WaitOnFlagUntilTimeout+0xb2>
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	2b40      	cmp	r3, #64	@ 0x40
 80056f8:	d031      	beq.n	800575e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	f003 0308 	and.w	r3, r3, #8
 8005704:	2b08      	cmp	r3, #8
 8005706:	d110      	bne.n	800572a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2208      	movs	r2, #8
 800570e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f95b 	bl	80059cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2208      	movs	r2, #8
 800571a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e029      	b.n	800577e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005734:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005738:	d111      	bne.n	800575e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005742:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f000 f941 	bl	80059cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2220      	movs	r2, #32
 800574e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e00f      	b.n	800577e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	69da      	ldr	r2, [r3, #28]
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	4013      	ands	r3, r2
 8005768:	68ba      	ldr	r2, [r7, #8]
 800576a:	429a      	cmp	r2, r3
 800576c:	bf0c      	ite	eq
 800576e:	2301      	moveq	r3, #1
 8005770:	2300      	movne	r3, #0
 8005772:	b2db      	uxtb	r3, r3
 8005774:	461a      	mov	r2, r3
 8005776:	79fb      	ldrb	r3, [r7, #7]
 8005778:	429a      	cmp	r2, r3
 800577a:	d0a0      	beq.n	80056be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
	...

08005788 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005788:	b480      	push	{r7}
 800578a:	b0a3      	sub	sp, #140	@ 0x8c
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	4613      	mov	r3, r2
 8005794:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	88fa      	ldrh	r2, [r7, #6]
 80057a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	88fa      	ldrh	r2, [r7, #6]
 80057a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ba:	d10e      	bne.n	80057da <UART_Start_Receive_IT+0x52>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d105      	bne.n	80057d0 <UART_Start_Receive_IT+0x48>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80057ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80057ce:	e02d      	b.n	800582c <UART_Start_Receive_IT+0xa4>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	22ff      	movs	r2, #255	@ 0xff
 80057d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80057d8:	e028      	b.n	800582c <UART_Start_Receive_IT+0xa4>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10d      	bne.n	80057fe <UART_Start_Receive_IT+0x76>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d104      	bne.n	80057f4 <UART_Start_Receive_IT+0x6c>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	22ff      	movs	r2, #255	@ 0xff
 80057ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80057f2:	e01b      	b.n	800582c <UART_Start_Receive_IT+0xa4>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	227f      	movs	r2, #127	@ 0x7f
 80057f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80057fc:	e016      	b.n	800582c <UART_Start_Receive_IT+0xa4>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005806:	d10d      	bne.n	8005824 <UART_Start_Receive_IT+0x9c>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d104      	bne.n	800581a <UART_Start_Receive_IT+0x92>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	227f      	movs	r2, #127	@ 0x7f
 8005814:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005818:	e008      	b.n	800582c <UART_Start_Receive_IT+0xa4>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	223f      	movs	r2, #63	@ 0x3f
 800581e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005822:	e003      	b.n	800582c <UART_Start_Receive_IT+0xa4>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2222      	movs	r2, #34	@ 0x22
 8005838:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3308      	adds	r3, #8
 8005842:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005844:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005846:	e853 3f00 	ldrex	r3, [r3]
 800584a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800584c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	3308      	adds	r3, #8
 800585c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005860:	673a      	str	r2, [r7, #112]	@ 0x70
 8005862:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005864:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005866:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005868:	e841 2300 	strex	r3, r2, [r1]
 800586c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800586e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1e3      	bne.n	800583c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005878:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800587c:	d14f      	bne.n	800591e <UART_Start_Receive_IT+0x196>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005884:	88fa      	ldrh	r2, [r7, #6]
 8005886:	429a      	cmp	r2, r3
 8005888:	d349      	bcc.n	800591e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005892:	d107      	bne.n	80058a4 <UART_Start_Receive_IT+0x11c>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d103      	bne.n	80058a4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	4a47      	ldr	r2, [pc, #284]	@ (80059bc <UART_Start_Receive_IT+0x234>)
 80058a0:	675a      	str	r2, [r3, #116]	@ 0x74
 80058a2:	e002      	b.n	80058aa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	4a46      	ldr	r2, [pc, #280]	@ (80059c0 <UART_Start_Receive_IT+0x238>)
 80058a8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d01a      	beq.n	80058e8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058ba:	e853 3f00 	ldrex	r3, [r3]
 80058be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80058c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	461a      	mov	r2, r3
 80058d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80058d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058d6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80058da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80058dc:	e841 2300 	strex	r3, r2, [r1]
 80058e0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80058e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1e4      	bne.n	80058b2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	3308      	adds	r3, #8
 80058ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058f2:	e853 3f00 	ldrex	r3, [r3]
 80058f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	3308      	adds	r3, #8
 8005906:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005908:	64ba      	str	r2, [r7, #72]	@ 0x48
 800590a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800590e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005910:	e841 2300 	strex	r3, r2, [r1]
 8005914:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e5      	bne.n	80058e8 <UART_Start_Receive_IT+0x160>
 800591c:	e046      	b.n	80059ac <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005926:	d107      	bne.n	8005938 <UART_Start_Receive_IT+0x1b0>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	691b      	ldr	r3, [r3, #16]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d103      	bne.n	8005938 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	4a24      	ldr	r2, [pc, #144]	@ (80059c4 <UART_Start_Receive_IT+0x23c>)
 8005934:	675a      	str	r2, [r3, #116]	@ 0x74
 8005936:	e002      	b.n	800593e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	4a23      	ldr	r2, [pc, #140]	@ (80059c8 <UART_Start_Receive_IT+0x240>)
 800593c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d019      	beq.n	800597a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594e:	e853 3f00 	ldrex	r3, [r3]
 8005952:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005956:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800595a:	677b      	str	r3, [r7, #116]	@ 0x74
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	461a      	mov	r2, r3
 8005962:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005964:	637b      	str	r3, [r7, #52]	@ 0x34
 8005966:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800596a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e6      	bne.n	8005946 <UART_Start_Receive_IT+0x1be>
 8005978:	e018      	b.n	80059ac <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	e853 3f00 	ldrex	r3, [r3]
 8005986:	613b      	str	r3, [r7, #16]
   return(result);
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	f043 0320 	orr.w	r3, r3, #32
 800598e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	461a      	mov	r2, r3
 8005996:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005998:	623b      	str	r3, [r7, #32]
 800599a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599c:	69f9      	ldr	r1, [r7, #28]
 800599e:	6a3a      	ldr	r2, [r7, #32]
 80059a0:	e841 2300 	strex	r3, r2, [r1]
 80059a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e6      	bne.n	800597a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	378c      	adds	r7, #140	@ 0x8c
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	080061e9 	.word	0x080061e9
 80059c0:	08005e85 	.word	0x08005e85
 80059c4:	08005ccd 	.word	0x08005ccd
 80059c8:	08005b15 	.word	0x08005b15

080059cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b095      	sub	sp, #84	@ 0x54
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059dc:	e853 3f00 	ldrex	r3, [r3]
 80059e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	461a      	mov	r2, r3
 80059f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80059f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059fa:	e841 2300 	strex	r3, r2, [r1]
 80059fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d1e6      	bne.n	80059d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	3308      	adds	r3, #8
 8005a0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	e853 3f00 	ldrex	r3, [r3]
 8005a14:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a1c:	f023 0301 	bic.w	r3, r3, #1
 8005a20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	3308      	adds	r3, #8
 8005a28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a32:	e841 2300 	strex	r3, r2, [r1]
 8005a36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1e3      	bne.n	8005a06 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d118      	bne.n	8005a78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	e853 3f00 	ldrex	r3, [r3]
 8005a52:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	f023 0310 	bic.w	r3, r3, #16
 8005a5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	461a      	mov	r2, r3
 8005a62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a64:	61bb      	str	r3, [r7, #24]
 8005a66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a68:	6979      	ldr	r1, [r7, #20]
 8005a6a:	69ba      	ldr	r2, [r7, #24]
 8005a6c:	e841 2300 	strex	r3, r2, [r1]
 8005a70:	613b      	str	r3, [r7, #16]
   return(result);
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1e6      	bne.n	8005a46 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005a8c:	bf00      	nop
 8005a8e:	3754      	adds	r7, #84	@ 0x54
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f7ff fb28 	bl	8005104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ab4:	bf00      	nop
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b088      	sub	sp, #32
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	e853 3f00 	ldrex	r3, [r3]
 8005ad0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ad8:	61fb      	str	r3, [r7, #28]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	61bb      	str	r3, [r7, #24]
 8005ae4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae6:	6979      	ldr	r1, [r7, #20]
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	e841 2300 	strex	r3, r2, [r1]
 8005aee:	613b      	str	r3, [r7, #16]
   return(result);
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1e6      	bne.n	8005ac4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f7ff fae9 	bl	80050dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b0a:	bf00      	nop
 8005b0c:	3720      	adds	r7, #32
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
	...

08005b14 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b09c      	sub	sp, #112	@ 0x70
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005b22:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b2c:	2b22      	cmp	r3, #34	@ 0x22
 8005b2e:	f040 80be 	bne.w	8005cae <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b38:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005b3c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005b40:	b2d9      	uxtb	r1, r3
 8005b42:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005b46:	b2da      	uxtb	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b4c:	400a      	ands	r2, r1
 8005b4e:	b2d2      	uxtb	r2, r2
 8005b50:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b56:	1c5a      	adds	r2, r3, #1
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	3b01      	subs	r3, #1
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f040 80a1 	bne.w	8005cbe <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b84:	e853 3f00 	ldrex	r3, [r3]
 8005b88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	461a      	mov	r2, r3
 8005b98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ba0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ba2:	e841 2300 	strex	r3, r2, [r1]
 8005ba6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1e6      	bne.n	8005b7c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	3308      	adds	r3, #8
 8005bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb8:	e853 3f00 	ldrex	r3, [r3]
 8005bbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc0:	f023 0301 	bic.w	r3, r3, #1
 8005bc4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	3308      	adds	r3, #8
 8005bcc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005bce:	647a      	str	r2, [r7, #68]	@ 0x44
 8005bd0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bd6:	e841 2300 	strex	r3, r2, [r1]
 8005bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1e5      	bne.n	8005bae <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2220      	movs	r2, #32
 8005be6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a33      	ldr	r2, [pc, #204]	@ (8005cc8 <UART_RxISR_8BIT+0x1b4>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d01f      	beq.n	8005c40 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d018      	beq.n	8005c40 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c16:	e853 3f00 	ldrex	r3, [r3]
 8005c1a:	623b      	str	r3, [r7, #32]
   return(result);
 8005c1c:	6a3b      	ldr	r3, [r7, #32]
 8005c1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c22:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	461a      	mov	r2, r3
 8005c2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c34:	e841 2300 	strex	r3, r2, [r1]
 8005c38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1e6      	bne.n	8005c0e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d12e      	bne.n	8005ca6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	e853 3f00 	ldrex	r3, [r3]
 8005c5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0310 	bic.w	r3, r3, #16
 8005c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	461a      	mov	r2, r3
 8005c6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c6c:	61fb      	str	r3, [r7, #28]
 8005c6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c70:	69b9      	ldr	r1, [r7, #24]
 8005c72:	69fa      	ldr	r2, [r7, #28]
 8005c74:	e841 2300 	strex	r3, r2, [r1]
 8005c78:	617b      	str	r3, [r7, #20]
   return(result);
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1e6      	bne.n	8005c4e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	f003 0310 	and.w	r3, r3, #16
 8005c8a:	2b10      	cmp	r3, #16
 8005c8c:	d103      	bne.n	8005c96 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2210      	movs	r2, #16
 8005c94:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7fa ff4a 	bl	8000b38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ca4:	e00b      	b.n	8005cbe <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7ff fa22 	bl	80050f0 <HAL_UART_RxCpltCallback>
}
 8005cac:	e007      	b.n	8005cbe <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	699a      	ldr	r2, [r3, #24]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f042 0208 	orr.w	r2, r2, #8
 8005cbc:	619a      	str	r2, [r3, #24]
}
 8005cbe:	bf00      	nop
 8005cc0:	3770      	adds	r7, #112	@ 0x70
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	44002400 	.word	0x44002400

08005ccc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b09c      	sub	sp, #112	@ 0x70
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005cda:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ce4:	2b22      	cmp	r3, #34	@ 0x22
 8005ce6:	f040 80be 	bne.w	8005e66 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005cfa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005cfe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005d02:	4013      	ands	r3, r2
 8005d04:	b29a      	uxth	r2, r3
 8005d06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d08:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0e:	1c9a      	adds	r2, r3, #2
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	b29a      	uxth	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f040 80a1 	bne.w	8005e76 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d3c:	e853 3f00 	ldrex	r3, [r3]
 8005d40:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005d42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d48:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d52:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d54:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d56:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d58:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005d5a:	e841 2300 	strex	r3, r2, [r1]
 8005d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1e6      	bne.n	8005d34 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	3308      	adds	r3, #8
 8005d6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d70:	e853 3f00 	ldrex	r3, [r3]
 8005d74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d78:	f023 0301 	bic.w	r3, r3, #1
 8005d7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	3308      	adds	r3, #8
 8005d84:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005d86:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d8e:	e841 2300 	strex	r3, r2, [r1]
 8005d92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1e5      	bne.n	8005d66 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a33      	ldr	r2, [pc, #204]	@ (8005e80 <UART_RxISR_16BIT+0x1b4>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d01f      	beq.n	8005df8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d018      	beq.n	8005df8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	e853 3f00 	ldrex	r3, [r3]
 8005dd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005dda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	461a      	mov	r2, r3
 8005de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005de6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dec:	e841 2300 	strex	r3, r2, [r1]
 8005df0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e6      	bne.n	8005dc6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d12e      	bne.n	8005e5e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	e853 3f00 	ldrex	r3, [r3]
 8005e12:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f023 0310 	bic.w	r3, r3, #16
 8005e1a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	461a      	mov	r2, r3
 8005e22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e24:	61bb      	str	r3, [r7, #24]
 8005e26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e28:	6979      	ldr	r1, [r7, #20]
 8005e2a:	69ba      	ldr	r2, [r7, #24]
 8005e2c:	e841 2300 	strex	r3, r2, [r1]
 8005e30:	613b      	str	r3, [r7, #16]
   return(result);
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1e6      	bne.n	8005e06 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	f003 0310 	and.w	r3, r3, #16
 8005e42:	2b10      	cmp	r3, #16
 8005e44:	d103      	bne.n	8005e4e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2210      	movs	r2, #16
 8005e4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e54:	4619      	mov	r1, r3
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fa fe6e 	bl	8000b38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e5c:	e00b      	b.n	8005e76 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7ff f946 	bl	80050f0 <HAL_UART_RxCpltCallback>
}
 8005e64:	e007      	b.n	8005e76 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	699a      	ldr	r2, [r3, #24]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f042 0208 	orr.w	r2, r2, #8
 8005e74:	619a      	str	r2, [r3, #24]
}
 8005e76:	bf00      	nop
 8005e78:	3770      	adds	r7, #112	@ 0x70
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop
 8005e80:	44002400 	.word	0x44002400

08005e84 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b0ac      	sub	sp, #176	@ 0xb0
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005e92:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69db      	ldr	r3, [r3, #28]
 8005e9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005eba:	2b22      	cmp	r3, #34	@ 0x22
 8005ebc:	f040 8183 	bne.w	80061c6 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005ec6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005eca:	e126      	b.n	800611a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005ed6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005eda:	b2d9      	uxtb	r1, r3
 8005edc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ee6:	400a      	ands	r2, r1
 8005ee8:	b2d2      	uxtb	r2, r2
 8005eea:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ef0:	1c5a      	adds	r2, r3, #1
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	3b01      	subs	r3, #1
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	69db      	ldr	r3, [r3, #28]
 8005f0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f16:	f003 0307 	and.w	r3, r3, #7
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d053      	beq.n	8005fc6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d011      	beq.n	8005f4e <UART_RxISR_8BIT_FIFOEN+0xca>
 8005f2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00b      	beq.n	8005f4e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f44:	f043 0201 	orr.w	r2, r3, #1
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f52:	f003 0302 	and.w	r3, r3, #2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d011      	beq.n	8005f7e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005f5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00b      	beq.n	8005f7e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f74:	f043 0204 	orr.w	r2, r3, #4
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f82:	f003 0304 	and.w	r3, r3, #4
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d011      	beq.n	8005fae <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005f8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00b      	beq.n	8005fae <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	2204      	movs	r2, #4
 8005f9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fa4:	f043 0202 	orr.w	r2, r3, #2
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d006      	beq.n	8005fc6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f7ff f8a3 	bl	8005104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f040 80a3 	bne.w	800611a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005fdc:	e853 3f00 	ldrex	r3, [r3]
 8005fe0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8005fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fe8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ff6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ff8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8005ffc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005ffe:	e841 2300 	strex	r3, r2, [r1]
 8006002:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006004:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1e4      	bne.n	8005fd4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3308      	adds	r3, #8
 8006010:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006012:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006014:	e853 3f00 	ldrex	r3, [r3]
 8006018:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800601a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800601c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006020:	f023 0301 	bic.w	r3, r3, #1
 8006024:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3308      	adds	r3, #8
 800602e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006032:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006034:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006036:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006038:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800603a:	e841 2300 	strex	r3, r2, [r1]
 800603e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006040:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1e1      	bne.n	800600a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2220      	movs	r2, #32
 800604a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a60      	ldr	r2, [pc, #384]	@ (80061e0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d021      	beq.n	80060a8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d01a      	beq.n	80060a8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006078:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800607a:	e853 3f00 	ldrex	r3, [r3]
 800607e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006080:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006082:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006086:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	461a      	mov	r2, r3
 8006090:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006094:	657b      	str	r3, [r7, #84]	@ 0x54
 8006096:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006098:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800609a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800609c:	e841 2300 	strex	r3, r2, [r1]
 80060a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80060a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d1e4      	bne.n	8006072 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d130      	bne.n	8006112 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060be:	e853 3f00 	ldrex	r3, [r3]
 80060c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c6:	f023 0310 	bic.w	r3, r3, #16
 80060ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	461a      	mov	r2, r3
 80060d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80060da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80060de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060e0:	e841 2300 	strex	r3, r2, [r1]
 80060e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1e4      	bne.n	80060b6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	69db      	ldr	r3, [r3, #28]
 80060f2:	f003 0310 	and.w	r3, r3, #16
 80060f6:	2b10      	cmp	r3, #16
 80060f8:	d103      	bne.n	8006102 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2210      	movs	r2, #16
 8006100:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006108:	4619      	mov	r1, r3
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7fa fd14 	bl	8000b38 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006110:	e00e      	b.n	8006130 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7fe ffec 	bl	80050f0 <HAL_UART_RxCpltCallback>
        break;
 8006118:	e00a      	b.n	8006130 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800611a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800611e:	2b00      	cmp	r3, #0
 8006120:	d006      	beq.n	8006130 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8006122:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	f47f aece 	bne.w	8005ecc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006136:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800613a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800613e:	2b00      	cmp	r3, #0
 8006140:	d049      	beq.n	80061d6 <UART_RxISR_8BIT_FIFOEN+0x352>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006148:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800614c:	429a      	cmp	r2, r3
 800614e:	d242      	bcs.n	80061d6 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	3308      	adds	r3, #8
 8006156:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	e853 3f00 	ldrex	r3, [r3]
 800615e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006166:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3308      	adds	r3, #8
 8006170:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006174:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006176:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006178:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800617a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800617c:	e841 2300 	strex	r3, r2, [r1]
 8006180:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1e3      	bne.n	8006150 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a16      	ldr	r2, [pc, #88]	@ (80061e4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800618c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	e853 3f00 	ldrex	r3, [r3]
 800619a:	60bb      	str	r3, [r7, #8]
   return(result);
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f043 0320 	orr.w	r3, r3, #32
 80061a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	461a      	mov	r2, r3
 80061ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80061b0:	61bb      	str	r3, [r7, #24]
 80061b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b4:	6979      	ldr	r1, [r7, #20]
 80061b6:	69ba      	ldr	r2, [r7, #24]
 80061b8:	e841 2300 	strex	r3, r2, [r1]
 80061bc:	613b      	str	r3, [r7, #16]
   return(result);
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1e4      	bne.n	800618e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80061c4:	e007      	b.n	80061d6 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	699a      	ldr	r2, [r3, #24]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f042 0208 	orr.w	r2, r2, #8
 80061d4:	619a      	str	r2, [r3, #24]
}
 80061d6:	bf00      	nop
 80061d8:	37b0      	adds	r7, #176	@ 0xb0
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	bf00      	nop
 80061e0:	44002400 	.word	0x44002400
 80061e4:	08005b15 	.word	0x08005b15

080061e8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b0ae      	sub	sp, #184	@ 0xb8
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80061f6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	69db      	ldr	r3, [r3, #28]
 8006200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800621e:	2b22      	cmp	r3, #34	@ 0x22
 8006220:	f040 8187 	bne.w	8006532 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800622a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800622e:	e12a      	b.n	8006486 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006236:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800623e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006242:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006246:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800624a:	4013      	ands	r3, r2
 800624c:	b29a      	uxth	r2, r3
 800624e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006252:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006258:	1c9a      	adds	r2, r3, #2
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006264:	b29b      	uxth	r3, r3
 8006266:	3b01      	subs	r3, #1
 8006268:	b29a      	uxth	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	69db      	ldr	r3, [r3, #28]
 8006276:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800627a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800627e:	f003 0307 	and.w	r3, r3, #7
 8006282:	2b00      	cmp	r3, #0
 8006284:	d053      	beq.n	800632e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006286:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	d011      	beq.n	80062b6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8006292:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00b      	beq.n	80062b6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2201      	movs	r2, #1
 80062a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ac:	f043 0201 	orr.w	r2, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062ba:	f003 0302 	and.w	r3, r3, #2
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d011      	beq.n	80062e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80062c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00b      	beq.n	80062e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2202      	movs	r2, #2
 80062d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062dc:	f043 0204 	orr.w	r2, r3, #4
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062ea:	f003 0304 	and.w	r3, r3, #4
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d011      	beq.n	8006316 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80062f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00b      	beq.n	8006316 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	2204      	movs	r2, #4
 8006304:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800630c:	f043 0202 	orr.w	r2, r3, #2
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800631c:	2b00      	cmp	r3, #0
 800631e:	d006      	beq.n	800632e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f7fe feef 	bl	8005104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006334:	b29b      	uxth	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	f040 80a5 	bne.w	8006486 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800634a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800634c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006350:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	461a      	mov	r2, r3
 800635a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800635e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006362:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006364:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006366:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006370:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1e2      	bne.n	800633c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	3308      	adds	r3, #8
 800637c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006380:	e853 3f00 	ldrex	r3, [r3]
 8006384:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006388:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800638c:	f023 0301 	bic.w	r3, r3, #1
 8006390:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	3308      	adds	r3, #8
 800639a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800639e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80063a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80063a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80063a6:	e841 2300 	strex	r3, r2, [r1]
 80063aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80063ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1e1      	bne.n	8006376 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2220      	movs	r2, #32
 80063b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a60      	ldr	r2, [pc, #384]	@ (800654c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d021      	beq.n	8006414 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d01a      	beq.n	8006414 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063e6:	e853 3f00 	ldrex	r3, [r3]
 80063ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80063ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	461a      	mov	r2, r3
 80063fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006400:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006402:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006404:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006406:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006408:	e841 2300 	strex	r3, r2, [r1]
 800640c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800640e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1e4      	bne.n	80063de <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006418:	2b01      	cmp	r3, #1
 800641a:	d130      	bne.n	800647e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800642a:	e853 3f00 	ldrex	r3, [r3]
 800642e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006432:	f023 0310 	bic.w	r3, r3, #16
 8006436:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	461a      	mov	r2, r3
 8006440:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006444:	647b      	str	r3, [r7, #68]	@ 0x44
 8006446:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006448:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800644a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800644c:	e841 2300 	strex	r3, r2, [r1]
 8006450:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1e4      	bne.n	8006422 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	69db      	ldr	r3, [r3, #28]
 800645e:	f003 0310 	and.w	r3, r3, #16
 8006462:	2b10      	cmp	r3, #16
 8006464:	d103      	bne.n	800646e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2210      	movs	r2, #16
 800646c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006474:	4619      	mov	r1, r3
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7fa fb5e 	bl	8000b38 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800647c:	e00e      	b.n	800649c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f7fe fe36 	bl	80050f0 <HAL_UART_RxCpltCallback>
        break;
 8006484:	e00a      	b.n	800649c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006486:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800648a:	2b00      	cmp	r3, #0
 800648c:	d006      	beq.n	800649c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800648e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006492:	f003 0320 	and.w	r3, r3, #32
 8006496:	2b00      	cmp	r3, #0
 8006498:	f47f aeca 	bne.w	8006230 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064a2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80064a6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d049      	beq.n	8006542 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80064b4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d242      	bcs.n	8006542 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	3308      	adds	r3, #8
 80064c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c6:	e853 3f00 	ldrex	r3, [r3]
 80064ca:	623b      	str	r3, [r7, #32]
   return(result);
 80064cc:	6a3b      	ldr	r3, [r7, #32]
 80064ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3308      	adds	r3, #8
 80064dc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80064e0:	633a      	str	r2, [r7, #48]	@ 0x30
 80064e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064e8:	e841 2300 	strex	r3, r2, [r1]
 80064ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1e3      	bne.n	80064bc <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a16      	ldr	r2, [pc, #88]	@ (8006550 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80064f8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	e853 3f00 	ldrex	r3, [r3]
 8006506:	60fb      	str	r3, [r7, #12]
   return(result);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f043 0320 	orr.w	r3, r3, #32
 800650e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	461a      	mov	r2, r3
 8006518:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800651c:	61fb      	str	r3, [r7, #28]
 800651e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006520:	69b9      	ldr	r1, [r7, #24]
 8006522:	69fa      	ldr	r2, [r7, #28]
 8006524:	e841 2300 	strex	r3, r2, [r1]
 8006528:	617b      	str	r3, [r7, #20]
   return(result);
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e4      	bne.n	80064fa <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006530:	e007      	b.n	8006542 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	699a      	ldr	r2, [r3, #24]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f042 0208 	orr.w	r2, r2, #8
 8006540:	619a      	str	r2, [r3, #24]
}
 8006542:	bf00      	nop
 8006544:	37b8      	adds	r7, #184	@ 0xb8
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	44002400 	.word	0x44002400
 8006550:	08005ccd 	.word	0x08005ccd

08006554 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800655c:	bf00      	nop
 800655e:	370c      	adds	r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d101      	bne.n	80065a6 <HAL_UARTEx_DisableFifoMode+0x16>
 80065a2:	2302      	movs	r3, #2
 80065a4:	e027      	b.n	80065f6 <HAL_UARTEx_DisableFifoMode+0x66>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2224      	movs	r2, #36	@ 0x24
 80065b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f022 0201 	bic.w	r2, r2, #1
 80065cc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80065d4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2220      	movs	r2, #32
 80065e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr

08006602 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b084      	sub	sp, #16
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
 800660a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006612:	2b01      	cmp	r3, #1
 8006614:	d101      	bne.n	800661a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006616:	2302      	movs	r3, #2
 8006618:	e02d      	b.n	8006676 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2201      	movs	r2, #1
 800661e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2224      	movs	r2, #36	@ 0x24
 8006626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 0201 	bic.w	r2, r2, #1
 8006640:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	683a      	ldr	r2, [r7, #0]
 8006652:	430a      	orrs	r2, r1
 8006654:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 f8ba 	bl	80067d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2220      	movs	r2, #32
 8006668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3710      	adds	r7, #16
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}

0800667e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800667e:	b580      	push	{r7, lr}
 8006680:	b084      	sub	sp, #16
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
 8006686:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800668e:	2b01      	cmp	r3, #1
 8006690:	d101      	bne.n	8006696 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006692:	2302      	movs	r3, #2
 8006694:	e02d      	b.n	80066f2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2224      	movs	r2, #36	@ 0x24
 80066a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f022 0201 	bic.w	r2, r2, #1
 80066bc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 f87c 	bl	80067d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2220      	movs	r2, #32
 80066e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066fa:	b580      	push	{r7, lr}
 80066fc:	b08c      	sub	sp, #48	@ 0x30
 80066fe:	af00      	add	r7, sp, #0
 8006700:	60f8      	str	r0, [r7, #12]
 8006702:	60b9      	str	r1, [r7, #8]
 8006704:	4613      	mov	r3, r2
 8006706:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006708:	2300      	movs	r3, #0
 800670a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006714:	2b20      	cmp	r3, #32
 8006716:	d14a      	bne.n	80067ae <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d002      	beq.n	8006724 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800671e:	88fb      	ldrh	r3, [r7, #6]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d101      	bne.n	8006728 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e043      	b.n	80067b0 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006732:	2b40      	cmp	r3, #64	@ 0x40
 8006734:	d107      	bne.n	8006746 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689a      	ldr	r2, [r3, #8]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006744:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2201      	movs	r2, #1
 800674a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8006752:	88fb      	ldrh	r3, [r7, #6]
 8006754:	461a      	mov	r2, r3
 8006756:	68b9      	ldr	r1, [r7, #8]
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	f7ff f815 	bl	8005788 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006762:	2b01      	cmp	r3, #1
 8006764:	d11d      	bne.n	80067a2 <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	2210      	movs	r2, #16
 800676c:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	e853 3f00 	ldrex	r3, [r3]
 800677a:	617b      	str	r3, [r7, #20]
   return(result);
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f043 0310 	orr.w	r3, r3, #16
 8006782:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	461a      	mov	r2, r3
 800678a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800678c:	627b      	str	r3, [r7, #36]	@ 0x24
 800678e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006790:	6a39      	ldr	r1, [r7, #32]
 8006792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006794:	e841 2300 	strex	r3, r2, [r1]
 8006798:	61fb      	str	r3, [r7, #28]
   return(result);
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1e6      	bne.n	800676e <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 80067a0:	e002      	b.n	80067a8 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80067a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80067ac:	e000      	b.n	80067b0 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80067ae:	2302      	movs	r3, #2
  }
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3730      	adds	r7, #48	@ 0x30
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b085      	sub	sp, #20
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d108      	bne.n	80067f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80067f0:	e031      	b.n	8006856 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80067f2:	2308      	movs	r3, #8
 80067f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80067f6:	2308      	movs	r3, #8
 80067f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	0e5b      	lsrs	r3, r3, #25
 8006802:	b2db      	uxtb	r3, r3
 8006804:	f003 0307 	and.w	r3, r3, #7
 8006808:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	0f5b      	lsrs	r3, r3, #29
 8006812:	b2db      	uxtb	r3, r3
 8006814:	f003 0307 	and.w	r3, r3, #7
 8006818:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800681a:	7bbb      	ldrb	r3, [r7, #14]
 800681c:	7b3a      	ldrb	r2, [r7, #12]
 800681e:	4911      	ldr	r1, [pc, #68]	@ (8006864 <UARTEx_SetNbDataToProcess+0x94>)
 8006820:	5c8a      	ldrb	r2, [r1, r2]
 8006822:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006826:	7b3a      	ldrb	r2, [r7, #12]
 8006828:	490f      	ldr	r1, [pc, #60]	@ (8006868 <UARTEx_SetNbDataToProcess+0x98>)
 800682a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800682c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006830:	b29a      	uxth	r2, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006838:	7bfb      	ldrb	r3, [r7, #15]
 800683a:	7b7a      	ldrb	r2, [r7, #13]
 800683c:	4909      	ldr	r1, [pc, #36]	@ (8006864 <UARTEx_SetNbDataToProcess+0x94>)
 800683e:	5c8a      	ldrb	r2, [r1, r2]
 8006840:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006844:	7b7a      	ldrb	r2, [r7, #13]
 8006846:	4908      	ldr	r1, [pc, #32]	@ (8006868 <UARTEx_SetNbDataToProcess+0x98>)
 8006848:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800684a:	fb93 f3f2 	sdiv	r3, r3, r2
 800684e:	b29a      	uxth	r2, r3
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006856:	bf00      	nop
 8006858:	3714      	adds	r7, #20
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	08007e1c 	.word	0x08007e1c
 8006868:	08007e24 	.word	0x08007e24

0800686c <Int2Str>:
  * @param  str: The string
  * @param  intnum: The intger to be converted
  * @retval None
  */
void Int2Str(uint8_t* str, int32_t intnum)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
	uint32_t i, Div = 1000000000, j = 0, Status = 0;
 8006876:	4b26      	ldr	r3, [pc, #152]	@ (8006910 <Int2Str+0xa4>)
 8006878:	613b      	str	r3, [r7, #16]
 800687a:	2300      	movs	r3, #0
 800687c:	60fb      	str	r3, [r7, #12]
 800687e:	2300      	movs	r3, #0
 8006880:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < 10; i++)
 8006882:	2300      	movs	r3, #0
 8006884:	617b      	str	r3, [r7, #20]
 8006886:	e038      	b.n	80068fa <Int2Str+0x8e>
	{
		str[j++] = (intnum / Div) + 48;
 8006888:	683a      	ldr	r2, [r7, #0]
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006890:	b2da      	uxtb	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	1c59      	adds	r1, r3, #1
 8006896:	60f9      	str	r1, [r7, #12]
 8006898:	6879      	ldr	r1, [r7, #4]
 800689a:	440b      	add	r3, r1
 800689c:	3230      	adds	r2, #48	@ 0x30
 800689e:	b2d2      	uxtb	r2, r2
 80068a0:	701a      	strb	r2, [r3, #0]

		intnum = intnum % Div;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	693a      	ldr	r2, [r7, #16]
 80068a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80068aa:	6939      	ldr	r1, [r7, #16]
 80068ac:	fb01 f202 	mul.w	r2, r1, r2
 80068b0:	1a9b      	subs	r3, r3, r2
 80068b2:	603b      	str	r3, [r7, #0]
		Div /= 10;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	4a17      	ldr	r2, [pc, #92]	@ (8006914 <Int2Str+0xa8>)
 80068b8:	fba2 2303 	umull	r2, r3, r2, r3
 80068bc:	08db      	lsrs	r3, r3, #3
 80068be:	613b      	str	r3, [r7, #16]
		if ((str[j-1] == '0') & (Status == 0))
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	3b01      	subs	r3, #1
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	4413      	add	r3, r2
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	2b30      	cmp	r3, #48	@ 0x30
 80068cc:	bf0c      	ite	eq
 80068ce:	2301      	moveq	r3, #1
 80068d0:	2300      	movne	r3, #0
 80068d2:	b2da      	uxtb	r2, r3
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	bf0c      	ite	eq
 80068da:	2301      	moveq	r3, #1
 80068dc:	2300      	movne	r3, #0
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	4013      	ands	r3, r2
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d002      	beq.n	80068ee <Int2Str+0x82>
		{
			j = 0;
 80068e8:	2300      	movs	r3, #0
 80068ea:	60fb      	str	r3, [r7, #12]
 80068ec:	e002      	b.n	80068f4 <Int2Str+0x88>
		}
		else
		{
			Status++;
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	3301      	adds	r3, #1
 80068f2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 10; i++)
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	3301      	adds	r3, #1
 80068f8:	617b      	str	r3, [r7, #20]
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	2b09      	cmp	r3, #9
 80068fe:	d9c3      	bls.n	8006888 <Int2Str+0x1c>
		}
	}
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	371c      	adds	r7, #28
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	3b9aca00 	.word	0x3b9aca00
 8006914:	cccccccd 	.word	0xcccccccd

08006918 <Str2Int>:
  * @param  intnum: The intger value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *inputstr, int32_t *intnum)
{
 8006918:	b480      	push	{r7}
 800691a:	b087      	sub	sp, #28
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
	uint32_t i = 0, res = 0;
 8006922:	2300      	movs	r3, #0
 8006924:	617b      	str	r3, [r7, #20]
 8006926:	2300      	movs	r3, #0
 8006928:	613b      	str	r3, [r7, #16]
	uint32_t val = 0;
 800692a:	2300      	movs	r3, #0
 800692c:	60fb      	str	r3, [r7, #12]

	if (inputstr[0] == '0' && (inputstr[1] == 'x' || inputstr[1] == 'X'))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	2b30      	cmp	r3, #48	@ 0x30
 8006934:	f040 8081 	bne.w	8006a3a <Str2Int+0x122>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	3301      	adds	r3, #1
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	2b78      	cmp	r3, #120	@ 0x78
 8006940:	d004      	beq.n	800694c <Str2Int+0x34>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	3301      	adds	r3, #1
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	2b58      	cmp	r3, #88	@ 0x58
 800694a:	d176      	bne.n	8006a3a <Str2Int+0x122>
	{
		if (inputstr[2] == '\0')
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	3302      	adds	r3, #2
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d101      	bne.n	800695a <Str2Int+0x42>
		{
			return 0;
 8006956:	2300      	movs	r3, #0
 8006958:	e0d7      	b.n	8006b0a <Str2Int+0x1f2>
		}
		for (i = 2; i < 11; i++)
 800695a:	2302      	movs	r3, #2
 800695c:	617b      	str	r3, [r7, #20]
 800695e:	e063      	b.n	8006a28 <Str2Int+0x110>
		{
			if (inputstr[i] == '\0')
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	4413      	add	r3, r2
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d105      	bne.n	8006978 <Str2Int+0x60>
			{
				*intnum = val;
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	601a      	str	r2, [r3, #0]
				/* return 1; */
				res = 1;
 8006972:	2301      	movs	r3, #1
 8006974:	613b      	str	r3, [r7, #16]
				break;
 8006976:	e05a      	b.n	8006a2e <Str2Int+0x116>
			}
			if (ISVALIDHEX(inputstr[i]))
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	4413      	add	r3, r2
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	2b40      	cmp	r3, #64	@ 0x40
 8006982:	d905      	bls.n	8006990 <Str2Int+0x78>
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	4413      	add	r3, r2
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	2b46      	cmp	r3, #70	@ 0x46
 800698e:	d917      	bls.n	80069c0 <Str2Int+0xa8>
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	4413      	add	r3, r2
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	2b60      	cmp	r3, #96	@ 0x60
 800699a:	d905      	bls.n	80069a8 <Str2Int+0x90>
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	4413      	add	r3, r2
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	2b66      	cmp	r3, #102	@ 0x66
 80069a6:	d90b      	bls.n	80069c0 <Str2Int+0xa8>
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	4413      	add	r3, r2
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80069b2:	d933      	bls.n	8006a1c <Str2Int+0x104>
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	4413      	add	r3, r2
 80069ba:	781b      	ldrb	r3, [r3, #0]
 80069bc:	2b39      	cmp	r3, #57	@ 0x39
 80069be:	d82d      	bhi.n	8006a1c <Str2Int+0x104>
			{
				val = (val << 4) + CONVERTHEX(inputstr[i]);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	011b      	lsls	r3, r3, #4
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	440a      	add	r2, r1
 80069ca:	7812      	ldrb	r2, [r2, #0]
 80069cc:	2a2f      	cmp	r2, #47	@ 0x2f
 80069ce:	d90b      	bls.n	80069e8 <Str2Int+0xd0>
 80069d0:	6879      	ldr	r1, [r7, #4]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	440a      	add	r2, r1
 80069d6:	7812      	ldrb	r2, [r2, #0]
 80069d8:	2a39      	cmp	r2, #57	@ 0x39
 80069da:	d805      	bhi.n	80069e8 <Str2Int+0xd0>
 80069dc:	6879      	ldr	r1, [r7, #4]
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	440a      	add	r2, r1
 80069e2:	7812      	ldrb	r2, [r2, #0]
 80069e4:	3a30      	subs	r2, #48	@ 0x30
 80069e6:	e016      	b.n	8006a16 <Str2Int+0xfe>
 80069e8:	6879      	ldr	r1, [r7, #4]
 80069ea:	697a      	ldr	r2, [r7, #20]
 80069ec:	440a      	add	r2, r1
 80069ee:	7812      	ldrb	r2, [r2, #0]
 80069f0:	2a40      	cmp	r2, #64	@ 0x40
 80069f2:	d90b      	bls.n	8006a0c <Str2Int+0xf4>
 80069f4:	6879      	ldr	r1, [r7, #4]
 80069f6:	697a      	ldr	r2, [r7, #20]
 80069f8:	440a      	add	r2, r1
 80069fa:	7812      	ldrb	r2, [r2, #0]
 80069fc:	2a46      	cmp	r2, #70	@ 0x46
 80069fe:	d805      	bhi.n	8006a0c <Str2Int+0xf4>
 8006a00:	6879      	ldr	r1, [r7, #4]
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	440a      	add	r2, r1
 8006a06:	7812      	ldrb	r2, [r2, #0]
 8006a08:	3a37      	subs	r2, #55	@ 0x37
 8006a0a:	e004      	b.n	8006a16 <Str2Int+0xfe>
 8006a0c:	6879      	ldr	r1, [r7, #4]
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	440a      	add	r2, r1
 8006a12:	7812      	ldrb	r2, [r2, #0]
 8006a14:	3a57      	subs	r2, #87	@ 0x57
 8006a16:	4413      	add	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	e002      	b.n	8006a22 <Str2Int+0x10a>
			}
			else
			{
				/* return 0, Invalid input */
				res = 0;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	613b      	str	r3, [r7, #16]
				break;
 8006a20:	e005      	b.n	8006a2e <Str2Int+0x116>
		for (i = 2; i < 11; i++)
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	3301      	adds	r3, #1
 8006a26:	617b      	str	r3, [r7, #20]
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	2b0a      	cmp	r3, #10
 8006a2c:	d998      	bls.n	8006960 <Str2Int+0x48>
			}
		}
		/* over 8 digit hex --invalid */
		if (i >= 11)
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	2b0a      	cmp	r3, #10
 8006a32:	d969      	bls.n	8006b08 <Str2Int+0x1f0>
		{
			res = 0;
 8006a34:	2300      	movs	r3, #0
 8006a36:	613b      	str	r3, [r7, #16]
		if (i >= 11)
 8006a38:	e066      	b.n	8006b08 <Str2Int+0x1f0>
		}
	}
	else /* max 10-digit decimal input */
	{
		for (i = 0;i < 11;i++)
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	617b      	str	r3, [r7, #20]
 8006a3e:	e05b      	b.n	8006af8 <Str2Int+0x1e0>
		{
			if (inputstr[i] == '\0')
 8006a40:	687a      	ldr	r2, [r7, #4]
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	4413      	add	r3, r2
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d105      	bne.n	8006a58 <Str2Int+0x140>
			{
				*intnum = val;
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	601a      	str	r2, [r3, #0]
				/* return 1 */
				res = 1;
 8006a52:	2301      	movs	r3, #1
 8006a54:	613b      	str	r3, [r7, #16]
				break;
 8006a56:	e052      	b.n	8006afe <Str2Int+0x1e6>
			}
			else if ((inputstr[i] == 'k' || inputstr[i] == 'K') && (i > 0))
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	2b6b      	cmp	r3, #107	@ 0x6b
 8006a62:	d005      	beq.n	8006a70 <Str2Int+0x158>
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	4413      	add	r3, r2
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	2b4b      	cmp	r3, #75	@ 0x4b
 8006a6e:	d10b      	bne.n	8006a88 <Str2Int+0x170>
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d008      	beq.n	8006a88 <Str2Int+0x170>
			{
				val = val << 10;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	029b      	lsls	r3, r3, #10
 8006a7a:	60fb      	str	r3, [r7, #12]
				*intnum = val;
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	601a      	str	r2, [r3, #0]
				res = 1;
 8006a82:	2301      	movs	r3, #1
 8006a84:	613b      	str	r3, [r7, #16]
				break;
 8006a86:	e03a      	b.n	8006afe <Str2Int+0x1e6>
			}
			else if ((inputstr[i] == 'm' || inputstr[i] == 'M') && (i > 0))
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	2b6d      	cmp	r3, #109	@ 0x6d
 8006a92:	d005      	beq.n	8006aa0 <Str2Int+0x188>
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	4413      	add	r3, r2
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	2b4d      	cmp	r3, #77	@ 0x4d
 8006a9e:	d10b      	bne.n	8006ab8 <Str2Int+0x1a0>
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d008      	beq.n	8006ab8 <Str2Int+0x1a0>
			{
				val = val << 20;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	051b      	lsls	r3, r3, #20
 8006aaa:	60fb      	str	r3, [r7, #12]
				*intnum = val;
 8006aac:	68fa      	ldr	r2, [r7, #12]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	601a      	str	r2, [r3, #0]
				res = 1;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	613b      	str	r3, [r7, #16]
				break;
 8006ab6:	e022      	b.n	8006afe <Str2Int+0x1e6>
			}
			else if (ISVALIDDEC(inputstr[i]))
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	4413      	add	r3, r2
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	2b2f      	cmp	r3, #47	@ 0x2f
 8006ac2:	d916      	bls.n	8006af2 <Str2Int+0x1da>
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	4413      	add	r3, r2
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	2b39      	cmp	r3, #57	@ 0x39
 8006ace:	d810      	bhi.n	8006af2 <Str2Int+0x1da>
			{
				val = val * 10 + CONVERTDEC(inputstr[i]);
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	4413      	add	r3, r2
 8006ad8:	005b      	lsls	r3, r3, #1
 8006ada:	4619      	mov	r1, r3
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	440b      	add	r3, r1
 8006ae6:	3b30      	subs	r3, #48	@ 0x30
 8006ae8:	60fb      	str	r3, [r7, #12]
		for (i = 0;i < 11;i++)
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	3301      	adds	r3, #1
 8006aee:	617b      	str	r3, [r7, #20]
 8006af0:	e002      	b.n	8006af8 <Str2Int+0x1e0>
			}
			else
			{
				/* return 0, Invalid input */
				res = 0;
 8006af2:	2300      	movs	r3, #0
 8006af4:	613b      	str	r3, [r7, #16]
				break;
 8006af6:	e002      	b.n	8006afe <Str2Int+0x1e6>
		for (i = 0;i < 11;i++)
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	2b0a      	cmp	r3, #10
 8006afc:	d9a0      	bls.n	8006a40 <Str2Int+0x128>
			}
		}
		/* Over 10 digit decimal --invalid */
		if (i >= 11)
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	2b0a      	cmp	r3, #10
 8006b02:	d901      	bls.n	8006b08 <Str2Int+0x1f0>
		{
			res = 0;
 8006b04:	2300      	movs	r3, #0
 8006b06:	613b      	str	r3, [r7, #16]
		}
	}

	return res;
 8006b08:	693b      	ldr	r3, [r7, #16]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	371c      	adds	r7, #28
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
	...

08006b18 <SerialKeyPressed>:
  * @param  key: The key pressed
  * @retval 1: Correct
  *         0: Error
  */
uint32_t SerialKeyPressed(uint8_t *key)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
	// Non-blocking: poll RXNE flag and read RDR directly
	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE) != RESET)
 8006b20:	4b0d      	ldr	r3, [pc, #52]	@ (8006b58 <SerialKeyPressed+0x40>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	69db      	ldr	r3, [r3, #28]
 8006b26:	f003 0320 	and.w	r3, r3, #32
 8006b2a:	2b20      	cmp	r3, #32
 8006b2c:	d101      	bne.n	8006b32 <SerialKeyPressed+0x1a>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e000      	b.n	8006b34 <SerialKeyPressed+0x1c>
 8006b32:	2300      	movs	r3, #0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d007      	beq.n	8006b48 <SerialKeyPressed+0x30>
	{
		*key = (uint8_t)(huart1.Instance->RDR & 0xFF);
 8006b38:	4b07      	ldr	r3, [pc, #28]	@ (8006b58 <SerialKeyPressed+0x40>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3e:	b2da      	uxtb	r2, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	701a      	strb	r2, [r3, #0]
		return 1;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e000      	b.n	8006b4a <SerialKeyPressed+0x32>
	}
	return 0;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	20000048 	.word	0x20000048

08006b5c <SerialPutChar>:
  * @brief  Print a character on the HyperTerminal
  * @param  c: The character to be printed
  * @retval None
  */
void SerialPutChar(uint8_t c)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	4603      	mov	r3, r0
 8006b64:	71fb      	strb	r3, [r7, #7]
	// EVAL_COM1->TDR = c;
	// while ((EVAL_COM1->ISR & USART_ISR_TXE) == RESET)
	// {
	// }
	HAL_UART_Transmit(&huart1, &c, 1, HAL_MAX_DELAY);
 8006b66:	1df9      	adds	r1, r7, #7
 8006b68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	4803      	ldr	r0, [pc, #12]	@ (8006b7c <SerialPutChar+0x20>)
 8006b70:	f7fd ff28 	bl	80049c4 <HAL_UART_Transmit>
}
 8006b74:	bf00      	nop
 8006b76:	3708      	adds	r7, #8
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	20000048 	.word	0x20000048

08006b80 <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  s: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *s)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
	// while (*s != '\0')
	// {
	// 	SerialPutChar(*s);
	// 	s++;
	// }
	HAL_UART_Transmit(&huart1, s, strlen((const char*)s), HAL_MAX_DELAY);
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f7f9 fb8f 	bl	80002ac <strlen>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b96:	6879      	ldr	r1, [r7, #4]
 8006b98:	4803      	ldr	r0, [pc, #12]	@ (8006ba8 <Serial_PutString+0x28>)
 8006b9a:	f7fd ff13 	bl	80049c4 <HAL_UART_Transmit>
#endif
}
 8006b9e:	bf00      	nop
 8006ba0:	3708      	adds	r7, #8
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	20000048 	.word	0x20000048

08006bac <FLASH_PagesMask>:
  * @brief  Calculate the number of pages
  * @param  Size: The image size
  * @retval The number of pages
  */
uint32_t FLASH_PagesMask(__IO uint32_t Size)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
	uint32_t pagenumber = 0x0;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	60fb      	str	r3, [r7, #12]
	uint32_t size = Size;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	60bb      	str	r3, [r7, #8]

	if ((size % PAGE_SIZE) != 0)
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d004      	beq.n	8006bd0 <FLASH_PagesMask+0x24>
	{
		pagenumber = (size / PAGE_SIZE) + 1;
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	0b5b      	lsrs	r3, r3, #13
 8006bca:	3301      	adds	r3, #1
 8006bcc:	60fb      	str	r3, [r7, #12]
 8006bce:	e002      	b.n	8006bd6 <FLASH_PagesMask+0x2a>
	}
	else
	{
		pagenumber = size / PAGE_SIZE;
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	0b5b      	lsrs	r3, r3, #13
 8006bd4:	60fb      	str	r3, [r7, #12]
	}
	return pagenumber;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3714      	adds	r7, #20
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <EraseSomePages>:

uint8_t EraseSomePages(__IO uint32_t size, uint8_t outPutCont)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b08a      	sub	sp, #40	@ 0x28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	460b      	mov	r3, r1
 8006bee:	70fb      	strb	r3, [r7, #3]
	uint32_t EraseCounter = 0x0;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t NbrOfSector = 0;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	623b      	str	r3, [r7, #32]
	uint8_t erase_cont[3] = {0};
 8006bf8:	f107 031c 	add.w	r3, r7, #28
 8006bfc:	2100      	movs	r1, #0
 8006bfe:	460a      	mov	r2, r1
 8006c00:	801a      	strh	r2, [r3, #0]
 8006c02:	460a      	mov	r2, r1
 8006c04:	709a      	strb	r2, [r3, #2]
	HAL_StatusTypeDef status = HAL_OK;
 8006c06:	2300      	movs	r3, #0
 8006c08:	77fb      	strb	r3, [r7, #31]
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SectorError = 0;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	60bb      	str	r3, [r7, #8]
	
	NbrOfSector = FLASH_PagesMask(size);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7ff ffcb 	bl	8006bac <FLASH_PagesMask>
 8006c16:	6238      	str	r0, [r7, #32]

	/* Erase the FLASH sectors */
	HAL_FLASH_Unlock();
 8006c18:	f7fa fb14 	bl	8001244 <HAL_FLASH_Unlock>
	
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8006c1c:	2304      	movs	r3, #4
 8006c1e:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.Banks = FLASH_BANK_1;
 8006c20:	2301      	movs	r3, #1
 8006c22:	613b      	str	r3, [r7, #16]
	EraseInitStruct.Sector = (ApplicationAddress - FLASH_BASE) / PAGE_SIZE;
 8006c24:	2305      	movs	r3, #5
 8006c26:	617b      	str	r3, [r7, #20]
	EraseInitStruct.NbSectors = NbrOfSector;
 8006c28:	6a3b      	ldr	r3, [r7, #32]
 8006c2a:	61bb      	str	r3, [r7, #24]
	
	status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8006c2c:	f107 0208 	add.w	r2, r7, #8
 8006c30:	f107 030c 	add.w	r3, r7, #12
 8006c34:	4611      	mov	r1, r2
 8006c36:	4618      	mov	r0, r3
 8006c38:	f7fa fbea 	bl	8001410 <HAL_FLASHEx_Erase>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	77fb      	strb	r3, [r7, #31]
	
	if(status == HAL_OK)
 8006c40:	7ffb      	ldrb	r3, [r7, #31]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d11d      	bne.n	8006c82 <EraseSomePages+0x9e>
	{
		for (EraseCounter = 0; EraseCounter < NbrOfSector; EraseCounter++)
 8006c46:	2300      	movs	r3, #0
 8006c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c4a:	e016      	b.n	8006c7a <EraseSomePages+0x96>
		{
			if(outPutCont == 1)
 8006c4c:	78fb      	ldrb	r3, [r7, #3]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d110      	bne.n	8006c74 <EraseSomePages+0x90>
			{
				Int2Str(erase_cont, EraseCounter + 1);
 8006c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c54:	3301      	adds	r3, #1
 8006c56:	461a      	mov	r2, r3
 8006c58:	f107 031c 	add.w	r3, r7, #28
 8006c5c:	4611      	mov	r1, r2
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f7ff fe04 	bl	800686c <Int2Str>
				SerialPutString(erase_cont);
 8006c64:	f107 031c 	add.w	r3, r7, #28
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f7ff ff89 	bl	8006b80 <Serial_PutString>
				SerialPutString("@");
 8006c6e:	480b      	ldr	r0, [pc, #44]	@ (8006c9c <EraseSomePages+0xb8>)
 8006c70:	f7ff ff86 	bl	8006b80 <Serial_PutString>
		for (EraseCounter = 0; EraseCounter < NbrOfSector; EraseCounter++)
 8006c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c76:	3301      	adds	r3, #1
 8006c78:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c7c:	6a3b      	ldr	r3, [r7, #32]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d3e4      	bcc.n	8006c4c <EraseSomePages+0x68>
			}
		}
	}
	
	HAL_FLASH_Lock();
 8006c82:	f7fa fb05 	bl	8001290 <HAL_FLASH_Lock>
	
	if(status != HAL_OK)
 8006c86:	7ffb      	ldrb	r3, [r7, #31]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d001      	beq.n	8006c90 <EraseSomePages+0xac>
	{
		return 0;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	e000      	b.n	8006c92 <EraseSomePages+0xae>
	}
	return 1;
 8006c90:	2301      	movs	r3, #1
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3728      	adds	r7, #40	@ 0x28
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	08007b70 	.word	0x08007b70

08006ca0 <FLASH_DisableWriteProtectionPages>:


/************************************************************************/

static void FLASH_DisableWriteProtectionPages(void)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	af00      	add	r7, sp, #0
	SerialPutString("Write protection control is not supported in this implementation.\r\n");
 8006ca4:	4802      	ldr	r0, [pc, #8]	@ (8006cb0 <FLASH_DisableWriteProtectionPages+0x10>)
 8006ca6:	f7ff ff6b 	bl	8006b80 <Serial_PutString>
}
 8006caa:	bf00      	nop
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	08007b74 	.word	0x08007b74

08006cb4 <IAP_WriteFlag>:


/************************************************************************/
void IAP_WriteFlag(uint16_t flag)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	80fb      	strh	r3, [r7, #6]
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
 8006cbe:	1dbb      	adds	r3, r7, #6
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	4803      	ldr	r0, [pc, #12]	@ (8006cd4 <IAP_WriteFlag+0x20>)
 8006cc6:	f000 fa8d 	bl	80071e4 <STMFLASH_Write>
#else 
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
#endif 	
}
 8006cca:	bf00      	nop
 8006ccc:	3708      	adds	r7, #8
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	08008000 	.word	0x08008000

08006cd8 <IAP_ReadFlag>:

/************************************************************************/
uint16_t IAP_ReadFlag(void)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	af00      	add	r7, sp, #0
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
 8006cdc:	4802      	ldr	r0, [pc, #8]	@ (8006ce8 <IAP_ReadFlag+0x10>)
 8006cde:	f000 f991 	bl	8007004 <STMFLASH_ReadHalfWord>
 8006ce2:	4603      	mov	r3, r0
#else
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
#endif 	
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	08008000 	.word	0x08008000

08006cec <IAP_UART_Init>:


/************************************************************************/
void IAP_UART_Init(void)
{
 8006cec:	b480      	push	{r7}
 8006cee:	af00      	add	r7, sp, #0
    // USART initialization is handled by MX_USART1_UART_Init() in main.c
}
 8006cf0:	bf00      	nop
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr

08006cfa <IAP_Init>:

void IAP_Init(void)
{
 8006cfa:	b580      	push	{r7, lr}
 8006cfc:	af00      	add	r7, sp, #0
    IAP_UART_Init();
 8006cfe:	f7ff fff5 	bl	8006cec <IAP_UART_Init>
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
#endif
}
 8006d02:	bf00      	nop
 8006d04:	bd80      	pop	{r7, pc}
	...

08006d08 <IAP_RunApp>:
/************************************************************************/
int8_t IAP_RunApp(void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
	if (((*(__IO uint32_t*)ApplicationAddress) & 0x2FFE0000 ) == 0x20000000)
 8006d0e:	4b14      	ldr	r3, [pc, #80]	@ (8006d60 <IAP_RunApp+0x58>)
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	4b14      	ldr	r3, [pc, #80]	@ (8006d64 <IAP_RunApp+0x5c>)
 8006d14:	4013      	ands	r3, r2
 8006d16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d1a:	d117      	bne.n	8006d4c <IAP_RunApp+0x44>
	{   
		SerialPutString("\r\n Run to app.\r\n");
 8006d1c:	4812      	ldr	r0, [pc, #72]	@ (8006d68 <IAP_RunApp+0x60>)
 8006d1e:	f7ff ff2f 	bl	8006b80 <Serial_PutString>
		JumpAddress = *(__IO uint32_t*) (ApplicationAddress + 4);
 8006d22:	4b12      	ldr	r3, [pc, #72]	@ (8006d6c <IAP_RunApp+0x64>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a12      	ldr	r2, [pc, #72]	@ (8006d70 <IAP_RunApp+0x68>)
 8006d28:	6013      	str	r3, [r2, #0]
		Jump_To_Application = (pFunction) JumpAddress;
 8006d2a:	4b11      	ldr	r3, [pc, #68]	@ (8006d70 <IAP_RunApp+0x68>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	461a      	mov	r2, r3
 8006d30:	4b10      	ldr	r3, [pc, #64]	@ (8006d74 <IAP_RunApp+0x6c>)
 8006d32:	601a      	str	r2, [r3, #0]
		__set_MSP(*(__IO uint32_t*) ApplicationAddress);
 8006d34:	4b0a      	ldr	r3, [pc, #40]	@ (8006d60 <IAP_RunApp+0x58>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f383 8808 	msr	MSP, r3
}
 8006d40:	bf00      	nop
		Jump_To_Application();
 8006d42:	4b0c      	ldr	r3, [pc, #48]	@ (8006d74 <IAP_RunApp+0x6c>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4798      	blx	r3
		return 0;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	e004      	b.n	8006d56 <IAP_RunApp+0x4e>
	}
	else
	{
		SerialPutString("\r\n Run to app error.\r\n");
 8006d4c:	480a      	ldr	r0, [pc, #40]	@ (8006d78 <IAP_RunApp+0x70>)
 8006d4e:	f7ff ff17 	bl	8006b80 <Serial_PutString>
		return -1;
 8006d52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3708      	adds	r7, #8
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	0800a000 	.word	0x0800a000
 8006d64:	2ffe0000 	.word	0x2ffe0000
 8006d68:	08007bb8 	.word	0x08007bb8
 8006d6c:	0800a004 	.word	0x0800a004
 8006d70:	200000e8 	.word	0x200000e8
 8006d74:	200000e4 	.word	0x200000e4
 8006d78:	08007bcc 	.word	0x08007bcc

08006d7c <IAP_Main_Menu>:
/************************************************************************/
extern uint8_t UART1_flag;
extern UART_HandleTypeDef huart1;
uint8_t cmdStr[CMD_STRING_SIZE] = {0};
void IAP_Main_Menu(void)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	af00      	add	r7, sp, #0

	BlockNbr = (FlashDestination - 0x08000000) >> 12;
 8006d80:	4b41      	ldr	r3, [pc, #260]	@ (8006e88 <IAP_Main_Menu+0x10c>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8006d88:	0b1b      	lsrs	r3, r3, #12
 8006d8a:	4a40      	ldr	r2, [pc, #256]	@ (8006e8c <IAP_Main_Menu+0x110>)
 8006d8c:	6013      	str	r3, [r2, #0]
	
	// UserMemoryMask calculation for STM32H503CBT6
	UserMemoryMask = 0;
 8006d8e:	4b40      	ldr	r3, [pc, #256]	@ (8006e90 <IAP_Main_Menu+0x114>)
 8006d90:	2200      	movs	r2, #0
 8006d92:	601a      	str	r2, [r3, #0]
	
	// Flash protection is not supported in this implementation
	FlashProtection = 0;
 8006d94:	4b3f      	ldr	r3, [pc, #252]	@ (8006e94 <IAP_Main_Menu+0x118>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]
	// 
	SerialPutString("\r\n IAP Main Menu (V 0.2.0)\r\n");
 8006d9a:	483f      	ldr	r0, [pc, #252]	@ (8006e98 <IAP_Main_Menu+0x11c>)
 8006d9c:	f7ff fef0 	bl	8006b80 <Serial_PutString>
	SerialPutString(" update\r\n");
 8006da0:	483e      	ldr	r0, [pc, #248]	@ (8006e9c <IAP_Main_Menu+0x120>)
 8006da2:	f7ff feed 	bl	8006b80 <Serial_PutString>
	SerialPutString(" upload\r\n");
 8006da6:	483e      	ldr	r0, [pc, #248]	@ (8006ea0 <IAP_Main_Menu+0x124>)
 8006da8:	f7ff feea 	bl	8006b80 <Serial_PutString>
	SerialPutString(" erase\r\n");
 8006dac:	483d      	ldr	r0, [pc, #244]	@ (8006ea4 <IAP_Main_Menu+0x128>)
 8006dae:	f7ff fee7 	bl	8006b80 <Serial_PutString>
	SerialPutString(" menu\r\n");
 8006db2:	483d      	ldr	r0, [pc, #244]	@ (8006ea8 <IAP_Main_Menu+0x12c>)
 8006db4:	f7ff fee4 	bl	8006b80 <Serial_PutString>
	SerialPutString(" runapp\r\n");
 8006db8:	483c      	ldr	r0, [pc, #240]	@ (8006eac <IAP_Main_Menu+0x130>)
 8006dba:	f7ff fee1 	bl	8006b80 <Serial_PutString>
	if(FlashProtection != 0)//There is write protected
 8006dbe:	4b35      	ldr	r3, [pc, #212]	@ (8006e94 <IAP_Main_Menu+0x118>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d002      	beq.n	8006dcc <IAP_Main_Menu+0x50>
	{
		SerialPutString(" diswp\r\n");
 8006dc6:	483a      	ldr	r0, [pc, #232]	@ (8006eb0 <IAP_Main_Menu+0x134>)
 8006dc8:	f7ff feda 	bl	8006b80 <Serial_PutString>
	}
	SerialPutString(" cmd> ");
 8006dcc:	4839      	ldr	r0, [pc, #228]	@ (8006eb4 <IAP_Main_Menu+0x138>)
 8006dce:	f7ff fed7 	bl	8006b80 <Serial_PutString>
	while (1)
	{

//		GetInputString(cmdStr);
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 8006dd2:	2280      	movs	r2, #128	@ 0x80
 8006dd4:	4938      	ldr	r1, [pc, #224]	@ (8006eb8 <IAP_Main_Menu+0x13c>)
 8006dd6:	4839      	ldr	r0, [pc, #228]	@ (8006ebc <IAP_Main_Menu+0x140>)
 8006dd8:	f7ff fc8f 	bl	80066fa <HAL_UARTEx_ReceiveToIdle_IT>
		if(UART1_flag){
 8006ddc:	4b38      	ldr	r3, [pc, #224]	@ (8006ec0 <IAP_Main_Menu+0x144>)
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d0f6      	beq.n	8006dd2 <IAP_Main_Menu+0x56>
			UART1_flag=0;
 8006de4:	4b36      	ldr	r3, [pc, #216]	@ (8006ec0 <IAP_Main_Menu+0x144>)
 8006de6:	2200      	movs	r2, #0
 8006de8:	701a      	strb	r2, [r3, #0]
			if(strcmp((char *)cmdStr, CMD_UPDATE_STR) == 0)
 8006dea:	4936      	ldr	r1, [pc, #216]	@ (8006ec4 <IAP_Main_Menu+0x148>)
 8006dec:	4832      	ldr	r0, [pc, #200]	@ (8006eb8 <IAP_Main_Menu+0x13c>)
 8006dee:	f7f9 fa53 	bl	8000298 <strcmp>
 8006df2:	4603      	mov	r3, r0
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d104      	bne.n	8006e02 <IAP_Main_Menu+0x86>
			{
				IAP_WriteFlag(UPDATE_FLAG_DATA);
 8006df8:	f64e 60ee 	movw	r0, #61166	@ 0xeeee
 8006dfc:	f7ff ff5a 	bl	8006cb4 <IAP_WriteFlag>
				return;
 8006e00:	e041      	b.n	8006e86 <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_UPLOAD_STR) == 0)
 8006e02:	4931      	ldr	r1, [pc, #196]	@ (8006ec8 <IAP_Main_Menu+0x14c>)
 8006e04:	482c      	ldr	r0, [pc, #176]	@ (8006eb8 <IAP_Main_Menu+0x13c>)
 8006e06:	f7f9 fa47 	bl	8000298 <strcmp>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d104      	bne.n	8006e1a <IAP_Main_Menu+0x9e>
			{
				IAP_WriteFlag(UPLOAD_FLAG_DATA);
 8006e10:	f64d 50dd 	movw	r0, #56797	@ 0xdddd
 8006e14:	f7ff ff4e 	bl	8006cb4 <IAP_WriteFlag>
				return;
 8006e18:	e035      	b.n	8006e86 <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_ERASE_STR) == 0)
 8006e1a:	492c      	ldr	r1, [pc, #176]	@ (8006ecc <IAP_Main_Menu+0x150>)
 8006e1c:	4826      	ldr	r0, [pc, #152]	@ (8006eb8 <IAP_Main_Menu+0x13c>)
 8006e1e:	f7f9 fa3b 	bl	8000298 <strcmp>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d104      	bne.n	8006e32 <IAP_Main_Menu+0xb6>
			{
				IAP_WriteFlag(ERASE_FLAG_DATA);
 8006e28:	f64c 40cc 	movw	r0, #52428	@ 0xcccc
 8006e2c:	f7ff ff42 	bl	8006cb4 <IAP_WriteFlag>
				return;
 8006e30:	e029      	b.n	8006e86 <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_MENU_STR) == 0)
 8006e32:	4927      	ldr	r1, [pc, #156]	@ (8006ed0 <IAP_Main_Menu+0x154>)
 8006e34:	4820      	ldr	r0, [pc, #128]	@ (8006eb8 <IAP_Main_Menu+0x13c>)
 8006e36:	f7f9 fa2f 	bl	8000298 <strcmp>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d103      	bne.n	8006e48 <IAP_Main_Menu+0xcc>
			{
				IAP_WriteFlag(INIT_FLAG_DATA);
 8006e40:	2000      	movs	r0, #0
 8006e42:	f7ff ff37 	bl	8006cb4 <IAP_WriteFlag>
 8006e46:	e018      	b.n	8006e7a <IAP_Main_Menu+0xfe>
			}
			else if(strcmp((char *)cmdStr, CMD_RUNAPP_STR) == 0)
 8006e48:	4922      	ldr	r1, [pc, #136]	@ (8006ed4 <IAP_Main_Menu+0x158>)
 8006e4a:	481b      	ldr	r0, [pc, #108]	@ (8006eb8 <IAP_Main_Menu+0x13c>)
 8006e4c:	f7f9 fa24 	bl	8000298 <strcmp>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d104      	bne.n	8006e60 <IAP_Main_Menu+0xe4>
			{
				IAP_WriteFlag(APPRUN_FLAG_DATA);
 8006e56:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 8006e5a:	f7ff ff2b 	bl	8006cb4 <IAP_WriteFlag>
				return;
 8006e5e:	e012      	b.n	8006e86 <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_DISWP_STR) == 0)
 8006e60:	491d      	ldr	r1, [pc, #116]	@ (8006ed8 <IAP_Main_Menu+0x15c>)
 8006e62:	4815      	ldr	r0, [pc, #84]	@ (8006eb8 <IAP_Main_Menu+0x13c>)
 8006e64:	f7f9 fa18 	bl	8000298 <strcmp>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d102      	bne.n	8006e74 <IAP_Main_Menu+0xf8>
			{
				FLASH_DisableWriteProtectionPages();
 8006e6e:	f7ff ff17 	bl	8006ca0 <FLASH_DisableWriteProtectionPages>
 8006e72:	e002      	b.n	8006e7a <IAP_Main_Menu+0xfe>
			}
			else
			{
				SerialPutString(" Invalid CMD !\r\n");
 8006e74:	4819      	ldr	r0, [pc, #100]	@ (8006edc <IAP_Main_Menu+0x160>)
 8006e76:	f7ff fe83 	bl	8006b80 <Serial_PutString>
			}
			memset(cmdStr,0,CMD_STRING_SIZE);
 8006e7a:	2280      	movs	r2, #128	@ 0x80
 8006e7c:	2100      	movs	r1, #0
 8006e7e:	480e      	ldr	r0, [pc, #56]	@ (8006eb8 <IAP_Main_Menu+0x13c>)
 8006e80:	f000 fe0e 	bl	8007aa0 <memset>
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 8006e84:	e7a5      	b.n	8006dd2 <IAP_Main_Menu+0x56>
		}
	}
}
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	20000028 	.word	0x20000028
 8006e8c:	200000ec 	.word	0x200000ec
 8006e90:	200000f0 	.word	0x200000f0
 8006e94:	200000f4 	.word	0x200000f4
 8006e98:	08007be4 	.word	0x08007be4
 8006e9c:	08007c04 	.word	0x08007c04
 8006ea0:	08007c10 	.word	0x08007c10
 8006ea4:	08007c1c 	.word	0x08007c1c
 8006ea8:	08007c28 	.word	0x08007c28
 8006eac:	08007c30 	.word	0x08007c30
 8006eb0:	08007c3c 	.word	0x08007c3c
 8006eb4:	08007c48 	.word	0x08007c48
 8006eb8:	200004f8 	.word	0x200004f8
 8006ebc:	20000048 	.word	0x20000048
 8006ec0:	200000dc 	.word	0x200000dc
 8006ec4:	08007c50 	.word	0x08007c50
 8006ec8:	08007c58 	.word	0x08007c58
 8006ecc:	08007c60 	.word	0x08007c60
 8006ed0:	08007c68 	.word	0x08007c68
 8006ed4:	08007c70 	.word	0x08007c70
 8006ed8:	08007c78 	.word	0x08007c78
 8006edc:	08007c80 	.word	0x08007c80

08006ee0 <IAP_Update>:


/************************************************************************/
int8_t IAP_Update(void)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
	uint8_t Number[10] = "";
 8006ee6:	463b      	mov	r3, r7
 8006ee8:	2200      	movs	r2, #0
 8006eea:	601a      	str	r2, [r3, #0]
 8006eec:	605a      	str	r2, [r3, #4]
 8006eee:	811a      	strh	r2, [r3, #8]
	int32_t Size = 0;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60fb      	str	r3, [r7, #12]
	Size = Ymodem_Receive(&tab_1024[0]);
 8006ef4:	4823      	ldr	r0, [pc, #140]	@ (8006f84 <IAP_Update+0xa4>)
 8006ef6:	f000 fbf9 	bl	80076ec <Ymodem_Receive>
 8006efa:	60f8      	str	r0, [r7, #12]
	if (Size > 0)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	dd19      	ble.n	8006f36 <IAP_Update+0x56>
	{
		SerialPutString("\r\n Update Over!\r\n");
 8006f02:	4821      	ldr	r0, [pc, #132]	@ (8006f88 <IAP_Update+0xa8>)
 8006f04:	f7ff fe3c 	bl	8006b80 <Serial_PutString>
		SerialPutString(" Name: ");
 8006f08:	4820      	ldr	r0, [pc, #128]	@ (8006f8c <IAP_Update+0xac>)
 8006f0a:	f7ff fe39 	bl	8006b80 <Serial_PutString>
		SerialPutString(file_name);
 8006f0e:	4820      	ldr	r0, [pc, #128]	@ (8006f90 <IAP_Update+0xb0>)
 8006f10:	f7ff fe36 	bl	8006b80 <Serial_PutString>
		Int2Str(Number, Size);
 8006f14:	463b      	mov	r3, r7
 8006f16:	68f9      	ldr	r1, [r7, #12]
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7ff fca7 	bl	800686c <Int2Str>
		SerialPutString("\r\n Size: ");
 8006f1e:	481d      	ldr	r0, [pc, #116]	@ (8006f94 <IAP_Update+0xb4>)
 8006f20:	f7ff fe2e 	bl	8006b80 <Serial_PutString>
		SerialPutString(Number);
 8006f24:	463b      	mov	r3, r7
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7ff fe2a 	bl	8006b80 <Serial_PutString>
		SerialPutString(" Bytes.\r\n");
 8006f2c:	481a      	ldr	r0, [pc, #104]	@ (8006f98 <IAP_Update+0xb8>)
 8006f2e:	f7ff fe27 	bl	8006b80 <Serial_PutString>
		return 0;
 8006f32:	2300      	movs	r3, #0
 8006f34:	e022      	b.n	8006f7c <IAP_Update+0x9c>
	}
	else if (Size == -1)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f3c:	d105      	bne.n	8006f4a <IAP_Update+0x6a>
	{
		SerialPutString("\r\n Image Too Big!\r\n");
 8006f3e:	4817      	ldr	r0, [pc, #92]	@ (8006f9c <IAP_Update+0xbc>)
 8006f40:	f7ff fe1e 	bl	8006b80 <Serial_PutString>
		return -1;
 8006f44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f48:	e018      	b.n	8006f7c <IAP_Update+0x9c>
	}
	else if (Size == -2)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f113 0f02 	cmn.w	r3, #2
 8006f50:	d105      	bne.n	8006f5e <IAP_Update+0x7e>
	{
		SerialPutString("\r\n Update failed!\r\n");
 8006f52:	4813      	ldr	r0, [pc, #76]	@ (8006fa0 <IAP_Update+0xc0>)
 8006f54:	f7ff fe14 	bl	8006b80 <Serial_PutString>
		return -2;
 8006f58:	f06f 0301 	mvn.w	r3, #1
 8006f5c:	e00e      	b.n	8006f7c <IAP_Update+0x9c>
	}
	else if (Size == -3)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f113 0f03 	cmn.w	r3, #3
 8006f64:	d105      	bne.n	8006f72 <IAP_Update+0x92>
	{
		SerialPutString("\r\n Aborted by user.\r\n");
 8006f66:	480f      	ldr	r0, [pc, #60]	@ (8006fa4 <IAP_Update+0xc4>)
 8006f68:	f7ff fe0a 	bl	8006b80 <Serial_PutString>
		return -3;
 8006f6c:	f06f 0302 	mvn.w	r3, #2
 8006f70:	e004      	b.n	8006f7c <IAP_Update+0x9c>
	}
	else
	{
		SerialPutString(" Receive Filed.\r\n");
 8006f72:	480d      	ldr	r0, [pc, #52]	@ (8006fa8 <IAP_Update+0xc8>)
 8006f74:	f7ff fe04 	bl	8006b80 <Serial_PutString>
		return -4;
 8006f78:	f06f 0303 	mvn.w	r3, #3
	}
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	200000f8 	.word	0x200000f8
 8006f88:	08007c94 	.word	0x08007c94
 8006f8c:	08007ca8 	.word	0x08007ca8
 8006f90:	20002578 	.word	0x20002578
 8006f94:	08007cb0 	.word	0x08007cb0
 8006f98:	08007cbc 	.word	0x08007cbc
 8006f9c:	08007cc8 	.word	0x08007cc8
 8006fa0:	08007cdc 	.word	0x08007cdc
 8006fa4:	08007cf0 	.word	0x08007cf0
 8006fa8:	08007d08 	.word	0x08007d08

08006fac <IAP_Erase>:
}


/************************************************************************/
int8_t IAP_Erase(void)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
	uint8_t erase_cont[3] = {0};
 8006fb2:	1d3b      	adds	r3, r7, #4
 8006fb4:	2100      	movs	r1, #0
 8006fb6:	460a      	mov	r2, r1
 8006fb8:	801a      	strh	r2, [r3, #0]
 8006fba:	460a      	mov	r2, r1
 8006fbc:	709a      	strb	r2, [r3, #2]
	Int2Str(erase_cont, FLASH_IMAGE_SIZE / PAGE_SIZE);
 8006fbe:	1d3b      	adds	r3, r7, #4
 8006fc0:	2106      	movs	r1, #6
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7ff fc52 	bl	800686c <Int2Str>
	SerialPutString(" @");//?????bug
 8006fc8:	480c      	ldr	r0, [pc, #48]	@ (8006ffc <IAP_Erase+0x50>)
 8006fca:	f7ff fdd9 	bl	8006b80 <Serial_PutString>
	SerialPutString(erase_cont);
 8006fce:	1d3b      	adds	r3, r7, #4
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f7ff fdd5 	bl	8006b80 <Serial_PutString>
	SerialPutString("@");
 8006fd6:	480a      	ldr	r0, [pc, #40]	@ (8007000 <IAP_Erase+0x54>)
 8006fd8:	f7ff fdd2 	bl	8006b80 <Serial_PutString>
	if(EraseSomePages(FLASH_IMAGE_SIZE, 1))
 8006fdc:	2101      	movs	r1, #1
 8006fde:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8006fe2:	f7ff fdff 	bl	8006be4 <EraseSomePages>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d001      	beq.n	8006ff0 <IAP_Erase+0x44>
		return 0;
 8006fec:	2300      	movs	r3, #0
 8006fee:	e001      	b.n	8006ff4 <IAP_Erase+0x48>
	else
		return -1;
 8006ff0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3708      	adds	r7, #8
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	08007dd4 	.word	0x08007dd4
 8007000:	08007dd8 	.word	0x08007dd8

08007004 <STMFLASH_ReadHalfWord>:
  * @note   This function can be used for STM32H5 devices.
  * @param  faddr: The address to be read (the multiple of the address, which is 2)
  * @retval Value of specified address
  */
uint16_t STMFLASH_ReadHalfWord(uint32_t faddr)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
	return *(uint16_t*)faddr;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	881b      	ldrh	r3, [r3, #0]
}
 8007010:	4618      	mov	r0, r3
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <STMFLASH_Write_NoCheck>:
  * @param  pBuffer: The pointer to the data.
  * @param  NumToWrite:  The number of half words written
  * @retval None
  */
static void STMFLASH_Write_NoCheck(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{ 			  
 800701c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007020:	b0a9      	sub	sp, #164	@ 0xa4
 8007022:	af00      	add	r7, sp, #0
 8007024:	6778      	str	r0, [r7, #116]	@ 0x74
 8007026:	6739      	str	r1, [r7, #112]	@ 0x70
 8007028:	4613      	mov	r3, r2
 800702a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	uint16_t i;
	uint64_t qw_data[2]; // 128-bit = 2 x 64-bit
	// STM32H5 requires 128-bit (quadword) programming, 16-byte aligned
	// Process 8 halfwords (16 bytes) at a time
	for(i=0; i<NumToWrite; i+=8)
 800702e:	2300      	movs	r3, #0
 8007030:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007034:	e0c9      	b.n	80071ca <STMFLASH_Write_NoCheck+0x1ae>
	{
		// Prepare temp buffer with 0xFFFF padding
		uint16_t temp[8] = {0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF};
 8007036:	4b6a      	ldr	r3, [pc, #424]	@ (80071e0 <STMFLASH_Write_NoCheck+0x1c4>)
 8007038:	f107 0478 	add.w	r4, r7, #120	@ 0x78
 800703c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800703e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		// Copy available halfwords
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8007042:	2300      	movs	r3, #0
 8007044:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
 8007048:	e016      	b.n	8007078 <STMFLASH_Write_NoCheck+0x5c>
			temp[j] = pBuffer[i+j];
 800704a:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 800704e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007052:	4413      	add	r3, r2
 8007054:	005a      	lsls	r2, r3, #1
 8007056:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007058:	441a      	add	r2, r3
 800705a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800705e:	8812      	ldrh	r2, [r2, #0]
 8007060:	005b      	lsls	r3, r3, #1
 8007062:	3338      	adds	r3, #56	@ 0x38
 8007064:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8007068:	440b      	add	r3, r1
 800706a:	f823 2c28 	strh.w	r2, [r3, #-40]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 800706e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007072:	3301      	adds	r3, #1
 8007074:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
 8007078:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800707c:	2b07      	cmp	r3, #7
 800707e:	d808      	bhi.n	8007092 <STMFLASH_Write_NoCheck+0x76>
 8007080:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8007084:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007088:	441a      	add	r2, r3
 800708a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800708e:	429a      	cmp	r2, r3
 8007090:	dbdb      	blt.n	800704a <STMFLASH_Write_NoCheck+0x2e>
		}
		// Pack 8 halfwords into two 64-bit words (128-bit total)
		qw_data[0] = ((uint64_t)temp[0])       |
 8007092:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8007096:	b29b      	uxth	r3, r3
 8007098:	2200      	movs	r2, #0
 800709a:	663b      	str	r3, [r7, #96]	@ 0x60
 800709c:	667a      	str	r2, [r7, #100]	@ 0x64
		             ((uint64_t)temp[1] << 16) |
 800709e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	2200      	movs	r2, #0
 80070a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070a8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80070aa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80070ae:	460b      	mov	r3, r1
 80070b0:	0c1b      	lsrs	r3, r3, #16
 80070b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80070b4:	460b      	mov	r3, r1
 80070b6:	041b      	lsls	r3, r3, #16
 80070b8:	643b      	str	r3, [r7, #64]	@ 0x40
		qw_data[0] = ((uint64_t)temp[0])       |
 80070ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070bc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80070c0:	4602      	mov	r2, r0
 80070c2:	4313      	orrs	r3, r2
 80070c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80070c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070c8:	460a      	mov	r2, r1
 80070ca:	4313      	orrs	r3, r2
 80070cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
		             ((uint64_t)temp[2] << 32) |
 80070ce:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	2200      	movs	r2, #0
 80070d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80070d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80070da:	f04f 0200 	mov.w	r2, #0
 80070de:	f04f 0300 	mov.w	r3, #0
 80070e2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80070e4:	000b      	movs	r3, r1
 80070e6:	2200      	movs	r2, #0
		             ((uint64_t)temp[1] << 16) |
 80070e8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80070ea:	4311      	orrs	r1, r2
 80070ec:	6539      	str	r1, [r7, #80]	@ 0x50
 80070ee:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80070f0:	430b      	orrs	r3, r1
 80070f2:	657b      	str	r3, [r7, #84]	@ 0x54
		             ((uint64_t)temp[3] << 48);
 80070f4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2200      	movs	r2, #0
 80070fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80070fe:	637a      	str	r2, [r7, #52]	@ 0x34
 8007100:	f04f 0200 	mov.w	r2, #0
 8007104:	f04f 0300 	mov.w	r3, #0
 8007108:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800710a:	040b      	lsls	r3, r1, #16
 800710c:	2200      	movs	r2, #0
		             ((uint64_t)temp[2] << 32) |
 800710e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007110:	4311      	orrs	r1, r2
 8007112:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007114:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007116:	430b      	orrs	r3, r1
 8007118:	62fb      	str	r3, [r7, #44]	@ 0x2c
		qw_data[0] = ((uint64_t)temp[0])       |
 800711a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800711e:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
		qw_data[1] = ((uint64_t)temp[4])       |
 8007122:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8007126:	b29b      	uxth	r3, r3
 8007128:	2200      	movs	r2, #0
 800712a:	623b      	str	r3, [r7, #32]
 800712c:	627a      	str	r2, [r7, #36]	@ 0x24
		             ((uint64_t)temp[5] << 16) |
 800712e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8007132:	b29b      	uxth	r3, r3
 8007134:	2200      	movs	r2, #0
 8007136:	61bb      	str	r3, [r7, #24]
 8007138:	61fa      	str	r2, [r7, #28]
 800713a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800713e:	460b      	mov	r3, r1
 8007140:	0c1e      	lsrs	r6, r3, #16
 8007142:	460b      	mov	r3, r1
 8007144:	041d      	lsls	r5, r3, #16
		qw_data[1] = ((uint64_t)temp[4])       |
 8007146:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800714a:	460b      	mov	r3, r1
 800714c:	ea43 0a05 	orr.w	sl, r3, r5
 8007150:	4613      	mov	r3, r2
 8007152:	ea43 0b06 	orr.w	fp, r3, r6
		             ((uint64_t)temp[6] << 32) |
 8007156:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800715a:	b29b      	uxth	r3, r3
 800715c:	2200      	movs	r2, #0
 800715e:	613b      	str	r3, [r7, #16]
 8007160:	617a      	str	r2, [r7, #20]
 8007162:	f04f 0200 	mov.w	r2, #0
 8007166:	f04f 0300 	mov.w	r3, #0
 800716a:	6939      	ldr	r1, [r7, #16]
 800716c:	000b      	movs	r3, r1
 800716e:	2200      	movs	r2, #0
		             ((uint64_t)temp[5] << 16) |
 8007170:	ea4a 0802 	orr.w	r8, sl, r2
 8007174:	ea4b 0903 	orr.w	r9, fp, r3
		             ((uint64_t)temp[7] << 48);
 8007178:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800717c:	b29b      	uxth	r3, r3
 800717e:	2200      	movs	r2, #0
 8007180:	60bb      	str	r3, [r7, #8]
 8007182:	60fa      	str	r2, [r7, #12]
 8007184:	f04f 0200 	mov.w	r2, #0
 8007188:	f04f 0300 	mov.w	r3, #0
 800718c:	68b9      	ldr	r1, [r7, #8]
 800718e:	040b      	lsls	r3, r1, #16
 8007190:	2200      	movs	r2, #0
		             ((uint64_t)temp[6] << 32) |
 8007192:	ea48 0102 	orr.w	r1, r8, r2
 8007196:	6039      	str	r1, [r7, #0]
 8007198:	ea49 0303 	orr.w	r3, r9, r3
 800719c:	607b      	str	r3, [r7, #4]
		qw_data[1] = ((uint64_t)temp[4])       |
 800719e:	e9d7 3400 	ldrd	r3, r4, [r7]
 80071a2:	e9c7 3424 	strd	r3, r4, [r7, #144]	@ 0x90
		
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, WriteAddr, (uint32_t)qw_data) != HAL_OK) {
 80071a6:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80071aa:	461a      	mov	r2, r3
 80071ac:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80071ae:	2002      	movs	r0, #2
 80071b0:	f7fa f80a 	bl	80011c8 <HAL_FLASH_Program>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d10e      	bne.n	80071d8 <STMFLASH_Write_NoCheck+0x1bc>
			return; // Write failed
		}
		WriteAddr += 16; // Advance by 16 bytes
 80071ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071bc:	3310      	adds	r3, #16
 80071be:	677b      	str	r3, [r7, #116]	@ 0x74
	for(i=0; i<NumToWrite; i+=8)
 80071c0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80071c4:	3308      	adds	r3, #8
 80071c6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 80071ca:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 80071ce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80071d2:	429a      	cmp	r2, r3
 80071d4:	f4ff af2f 	bcc.w	8007036 <STMFLASH_Write_NoCheck+0x1a>
	}
} 
 80071d8:	37a4      	adds	r7, #164	@ 0xa4
 80071da:	46bd      	mov	sp, r7
 80071dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e0:	08007ddc 	.word	0x08007ddc

080071e4 <STMFLASH_Write>:
  * @param  buffer: The pointer to the data.
  * @param  count:  The number of half words written
  * @retval None
  */
void STMFLASH_Write(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b08e      	sub	sp, #56	@ 0x38
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	4613      	mov	r3, r2
 80071f0:	80fb      	strh	r3, [r7, #6]
	uint16_t secoff;	   //(16)
	uint16_t secremain; //?(16)	   
 	uint16_t i;    
	uint32_t offaddr;   //0X08000000?
	// Check if address is within valid flash range (STM32H503: 128KB total)
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return;//
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071f8:	f0c0 80c3 	bcc.w	8007382 <STMFLASH_Write+0x19e>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	4a63      	ldr	r2, [pc, #396]	@ (800738c <STMFLASH_Write+0x1a8>)
 8007200:	4293      	cmp	r3, r2
 8007202:	f200 80be 	bhi.w	8007382 <STMFLASH_Write+0x19e>
	HAL_FLASH_Unlock();						//
 8007206:	f7fa f81d 	bl	8001244 <HAL_FLASH_Unlock>
	offaddr=WriteAddr-STM32_FLASH_BASE;		//.
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8007210:	62bb      	str	r3, [r7, #40]	@ 0x28
	secpos=offaddr/STM_SECTOR_SIZE;			//  0~127 for STM32F103RBT6
 8007212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007214:	0b5b      	lsrs	r3, r3, #13
 8007216:	637b      	str	r3, [r7, #52]	@ 0x34
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		//(2.)
 8007218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800721a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800721e:	085b      	lsrs	r3, r3, #1
 8007220:	867b      	strh	r3, [r7, #50]	@ 0x32
	secremain=STM_SECTOR_SIZE/2-secoff;		//   
 8007222:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007224:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8007228:	863b      	strh	r3, [r7, #48]	@ 0x30
	if(NumToWrite<=secremain)secremain=NumToWrite;//
 800722a:	88fa      	ldrh	r2, [r7, #6]
 800722c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800722e:	429a      	cmp	r2, r3
 8007230:	d801      	bhi.n	8007236 <STMFLASH_Write+0x52>
 8007232:	88fb      	ldrh	r3, [r7, #6]
 8007234:	863b      	strh	r3, [r7, #48]	@ 0x30
	while(1) 
	{	
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 8007236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007238:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800723c:	035b      	lsls	r3, r3, #13
 800723e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007242:	4953      	ldr	r1, [pc, #332]	@ (8007390 <STMFLASH_Write+0x1ac>)
 8007244:	4618      	mov	r0, r3
 8007246:	f000 f8a7 	bl	8007398 <STMFLASH_Read>
		for(i=0;i<secremain;i++)//
 800724a:	2300      	movs	r3, #0
 800724c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800724e:	e00c      	b.n	800726a <STMFLASH_Write+0x86>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;//  	  
 8007250:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007252:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007254:	4413      	add	r3, r2
 8007256:	4a4e      	ldr	r2, [pc, #312]	@ (8007390 <STMFLASH_Write+0x1ac>)
 8007258:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800725c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007260:	4293      	cmp	r3, r2
 8007262:	d107      	bne.n	8007274 <STMFLASH_Write+0x90>
		for(i=0;i<secremain;i++)//
 8007264:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007266:	3301      	adds	r3, #1
 8007268:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800726a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800726c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800726e:	429a      	cmp	r2, r3
 8007270:	d3ee      	bcc.n	8007250 <STMFLASH_Write+0x6c>
 8007272:	e000      	b.n	8007276 <STMFLASH_Write+0x92>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;//  	  
 8007274:	bf00      	nop
		}
		if(i<secremain)//
 8007276:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007278:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800727a:	429a      	cmp	r2, r3
 800727c:	d254      	bcs.n	8007328 <STMFLASH_Write+0x144>
		{
			HAL_FLASH_Unlock();
 800727e:	f7f9 ffe1 	bl	8001244 <HAL_FLASH_Unlock>
			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t SectorError = 0;
 8007282:	2300      	movs	r3, #0
 8007284:	617b      	str	r3, [r7, #20]
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8007286:	2304      	movs	r3, #4
 8007288:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.Banks     = FLASH_BANK_1;
 800728a:	2301      	movs	r3, #1
 800728c:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.Sector    = secpos;   //  8KB ?
 800728e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007290:	623b      	str	r3, [r7, #32]
			EraseInitStruct.NbSectors = 1;
 8007292:	2301      	movs	r3, #1
 8007294:	627b      	str	r3, [r7, #36]	@ 0x24
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8007296:	4b3f      	ldr	r3, [pc, #252]	@ (8007394 <STMFLASH_Write+0x1b0>)
 8007298:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800729c:	4a3d      	ldr	r2, [pc, #244]	@ (8007394 <STMFLASH_Write+0x1b0>)
 800729e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072a2:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
 80072a6:	4b3b      	ldr	r3, [pc, #236]	@ (8007394 <STMFLASH_Write+0x1b0>)
 80072a8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80072ac:	4a39      	ldr	r2, [pc, #228]	@ (8007394 <STMFLASH_Write+0x1b0>)
 80072ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80072b2:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 80072b6:	4b37      	ldr	r3, [pc, #220]	@ (8007394 <STMFLASH_Write+0x1b0>)
 80072b8:	f44f 021e 	mov.w	r2, #10354688	@ 0x9e0000
 80072bc:	631a      	str	r2, [r3, #48]	@ 0x30
			if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 80072be:	f107 0214 	add.w	r2, r7, #20
 80072c2:	f107 0318 	add.w	r3, r7, #24
 80072c6:	4611      	mov	r1, r2
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7fa f8a1 	bl	8001410 <HAL_FLASHEx_Erase>
 80072ce:	4603      	mov	r3, r0
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d002      	beq.n	80072da <STMFLASH_Write+0xf6>
				HAL_FLASH_Lock();
 80072d4:	f7f9 ffdc 	bl	8001290 <HAL_FLASH_Lock>
 80072d8:	e054      	b.n	8007384 <STMFLASH_Write+0x1a0>
				return; //  SectorError
			}
			// ?0xFFFF?
			memset(STMFLASH_BUF, 0xFFFF, sizeof(STMFLASH_BUF));
 80072da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80072de:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80072e2:	482b      	ldr	r0, [pc, #172]	@ (8007390 <STMFLASH_Write+0x1ac>)
 80072e4:	f000 fbdc 	bl	8007aa0 <memset>
			for(i=0;i<secremain;i++)//
 80072e8:	2300      	movs	r3, #0
 80072ea:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80072ec:	e00d      	b.n	800730a <STMFLASH_Write+0x126>
			{
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 80072ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80072f0:	005b      	lsls	r3, r3, #1
 80072f2:	68ba      	ldr	r2, [r7, #8]
 80072f4:	441a      	add	r2, r3
 80072f6:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 80072f8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80072fa:	440b      	add	r3, r1
 80072fc:	8811      	ldrh	r1, [r2, #0]
 80072fe:	4a24      	ldr	r2, [pc, #144]	@ (8007390 <STMFLASH_Write+0x1ac>)
 8007300:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)//
 8007304:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007306:	3301      	adds	r3, #1
 8007308:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800730a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800730c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800730e:	429a      	cmp	r2, r3
 8007310:	d3ed      	bcc.n	80072ee <STMFLASH_Write+0x10a>
			}
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 8007312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007314:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8007318:	035b      	lsls	r3, r3, #13
 800731a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800731e:	491c      	ldr	r1, [pc, #112]	@ (8007390 <STMFLASH_Write+0x1ac>)
 8007320:	4618      	mov	r0, r3
 8007322:	f7ff fe7b 	bl	800701c <STMFLASH_Write_NoCheck>
 8007326:	e007      	b.n	8007338 <STMFLASH_Write+0x154>

		}else {
			HAL_FLASH_Unlock();
 8007328:	f7f9 ff8c 	bl	8001244 <HAL_FLASH_Unlock>
			STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);//,.
 800732c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800732e:	461a      	mov	r2, r3
 8007330:	68b9      	ldr	r1, [r7, #8]
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f7ff fe72 	bl	800701c <STMFLASH_Write_NoCheck>

		}				   
		if(NumToWrite==secremain)break;//??
 8007338:	88fa      	ldrh	r2, [r7, #6]
 800733a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800733c:	429a      	cmp	r2, r3
 800733e:	d01c      	beq.n	800737a <STMFLASH_Write+0x196>
		else//
		{
			secpos++;				//1		
 8007340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007342:	3301      	adds	r3, #1
 8007344:	637b      	str	r3, [r7, #52]	@ 0x34
			secoff=0;				//0 	 
 8007346:	2300      	movs	r3, #0
 8007348:	867b      	strh	r3, [r7, #50]	@ 0x32
		   	pBuffer+=secremain;  	//
 800734a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800734c:	005b      	lsls	r3, r3, #1
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	4413      	add	r3, r2
 8007352:	60bb      	str	r3, [r7, #8]
			WriteAddr+=secremain;	//	   
 8007354:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007356:	68fa      	ldr	r2, [r7, #12]
 8007358:	4413      	add	r3, r2
 800735a:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;	//(16)
 800735c:	88fa      	ldrh	r2, [r7, #6]
 800735e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	80fb      	strh	r3, [r7, #6]
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;//
 8007364:	88fb      	ldrh	r3, [r7, #6]
 8007366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800736a:	d903      	bls.n	8007374 <STMFLASH_Write+0x190>
 800736c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007370:	863b      	strh	r3, [r7, #48]	@ 0x30
 8007372:	e760      	b.n	8007236 <STMFLASH_Write+0x52>
			else secremain=NumToWrite;//
 8007374:	88fb      	ldrh	r3, [r7, #6]
 8007376:	863b      	strh	r3, [r7, #48]	@ 0x30
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 8007378:	e75d      	b.n	8007236 <STMFLASH_Write+0x52>
		if(NumToWrite==secremain)break;//??
 800737a:	bf00      	nop
		}	 
	};	
	HAL_FLASH_Lock();//
 800737c:	f7f9 ff88 	bl	8001290 <HAL_FLASH_Lock>
 8007380:	e000      	b.n	8007384 <STMFLASH_Write+0x1a0>
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return;//
 8007382:	bf00      	nop
}
 8007384:	3738      	adds	r7, #56	@ 0x38
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	0801ffff 	.word	0x0801ffff
 8007390:	20000578 	.word	0x20000578
 8007394:	40022000 	.word	0x40022000

08007398 <STMFLASH_Read>:
  * @param  pBuffer: The pointer to the data.
  * @param  NumToWrite:  The number of half words written(16bit)
  * @retval None
  */
void STMFLASH_Read(uint32_t ReadAddr,uint16_t *pBuffer,uint16_t NumToRead)
{
 8007398:	b590      	push	{r4, r7, lr}
 800739a:	b087      	sub	sp, #28
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	4613      	mov	r3, r2
 80073a4:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<NumToRead;i++)
 80073a6:	2300      	movs	r3, #0
 80073a8:	82fb      	strh	r3, [r7, #22]
 80073aa:	e00e      	b.n	80073ca <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);//2.
 80073ac:	8afb      	ldrh	r3, [r7, #22]
 80073ae:	005b      	lsls	r3, r3, #1
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	18d4      	adds	r4, r2, r3
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f7ff fe25 	bl	8007004 <STMFLASH_ReadHalfWord>
 80073ba:	4603      	mov	r3, r0
 80073bc:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;//2.	
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	3302      	adds	r3, #2
 80073c2:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 80073c4:	8afb      	ldrh	r3, [r7, #22]
 80073c6:	3301      	adds	r3, #1
 80073c8:	82fb      	strh	r3, [r7, #22]
 80073ca:	8afa      	ldrh	r2, [r7, #22]
 80073cc:	88fb      	ldrh	r3, [r7, #6]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d3ec      	bcc.n	80073ac <STMFLASH_Read+0x14>
	}
}
 80073d2:	bf00      	nop
 80073d4:	bf00      	nop
 80073d6:	371c      	adds	r7, #28
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd90      	pop	{r4, r7, pc}

080073dc <Receive_Byte>:
  * @param  timeout: Timeout
  * @retval 0: Byte received
  *         -1: Timeout
  */
static  int32_t Receive_Byte (uint8_t *c, uint32_t timeout)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b082      	sub	sp, #8
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  while (timeout-- > 0)
 80073e6:	e007      	b.n	80073f8 <Receive_Byte+0x1c>
  {
    if (SerialKeyPressed(c) == 1)
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f7ff fb95 	bl	8006b18 <SerialKeyPressed>
 80073ee:	4603      	mov	r3, r0
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d101      	bne.n	80073f8 <Receive_Byte+0x1c>
    {
      return 0;
 80073f4:	2300      	movs	r3, #0
 80073f6:	e006      	b.n	8007406 <Receive_Byte+0x2a>
  while (timeout-- > 0)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	1e5a      	subs	r2, r3, #1
 80073fc:	603a      	str	r2, [r7, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1f2      	bne.n	80073e8 <Receive_Byte+0xc>
    }
  }
  return -1;
 8007402:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007406:	4618      	mov	r0, r3
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <Send_Byte>:
  * @brief  Send a byte
  * @param  c: Character
  * @retval 0: Byte sent
  */
static uint32_t Send_Byte (uint8_t c)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b082      	sub	sp, #8
 8007412:	af00      	add	r7, sp, #0
 8007414:	4603      	mov	r3, r0
 8007416:	71fb      	strb	r3, [r7, #7]
  SerialPutChar(c);
 8007418:	79fb      	ldrb	r3, [r7, #7]
 800741a:	4618      	mov	r0, r3
 800741c:	f7ff fb9e 	bl	8006b5c <SerialPutChar>
  return 0;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3708      	adds	r7, #8
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
	...

0800742c <Receive_Packet>:
  * @retval 0: normally return
  *        -1: timeout or packet error
  *         1: abort by user
  */
static int32_t Receive_Packet (uint8_t *data, int32_t *length, uint32_t timeout)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b086      	sub	sp, #24
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
  uint16_t i, packet_size;
  uint8_t c;
  *length = 0;
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	2200      	movs	r2, #0
 800743c:	601a      	str	r2, [r3, #0]
  if (Receive_Byte(&c, timeout) != 0)
 800743e:	f107 0313 	add.w	r3, r7, #19
 8007442:	6879      	ldr	r1, [r7, #4]
 8007444:	4618      	mov	r0, r3
 8007446:	f7ff ffc9 	bl	80073dc <Receive_Byte>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d002      	beq.n	8007456 <Receive_Packet+0x2a>
  {
    return -1;
 8007450:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007454:	e146      	b.n	80076e4 <Receive_Packet+0x2b8>
  }
  switch (c)
 8007456:	7cfb      	ldrb	r3, [r7, #19]
 8007458:	2ba9      	cmp	r3, #169	@ 0xa9
 800745a:	f300 8114 	bgt.w	8007686 <Receive_Packet+0x25a>
 800745e:	2b61      	cmp	r3, #97	@ 0x61
 8007460:	da06      	bge.n	8007470 <Receive_Packet+0x44>
 8007462:	2b18      	cmp	r3, #24
 8007464:	f300 80d4 	bgt.w	8007610 <Receive_Packet+0x1e4>
 8007468:	2b00      	cmp	r3, #0
 800746a:	f300 809b 	bgt.w	80075a4 <Receive_Packet+0x178>
 800746e:	e10a      	b.n	8007686 <Receive_Packet+0x25a>
 8007470:	3b61      	subs	r3, #97	@ 0x61
 8007472:	2b48      	cmp	r3, #72	@ 0x48
 8007474:	f200 8107 	bhi.w	8007686 <Receive_Packet+0x25a>
 8007478:	a201      	add	r2, pc, #4	@ (adr r2, 8007480 <Receive_Packet+0x54>)
 800747a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747e:	bf00      	nop
 8007480:	08007683 	.word	0x08007683
 8007484:	08007687 	.word	0x08007687
 8007488:	08007687 	.word	0x08007687
 800748c:	08007687 	.word	0x08007687
 8007490:	08007687 	.word	0x08007687
 8007494:	08007687 	.word	0x08007687
 8007498:	08007687 	.word	0x08007687
 800749c:	08007687 	.word	0x08007687
 80074a0:	08007687 	.word	0x08007687
 80074a4:	08007687 	.word	0x08007687
 80074a8:	08007687 	.word	0x08007687
 80074ac:	08007687 	.word	0x08007687
 80074b0:	08007687 	.word	0x08007687
 80074b4:	08007687 	.word	0x08007687
 80074b8:	08007687 	.word	0x08007687
 80074bc:	08007687 	.word	0x08007687
 80074c0:	08007687 	.word	0x08007687
 80074c4:	08007687 	.word	0x08007687
 80074c8:	08007687 	.word	0x08007687
 80074cc:	08007687 	.word	0x08007687
 80074d0:	08007687 	.word	0x08007687
 80074d4:	08007687 	.word	0x08007687
 80074d8:	08007687 	.word	0x08007687
 80074dc:	08007687 	.word	0x08007687
 80074e0:	08007687 	.word	0x08007687
 80074e4:	08007687 	.word	0x08007687
 80074e8:	08007687 	.word	0x08007687
 80074ec:	08007687 	.word	0x08007687
 80074f0:	08007687 	.word	0x08007687
 80074f4:	08007687 	.word	0x08007687
 80074f8:	08007687 	.word	0x08007687
 80074fc:	08007687 	.word	0x08007687
 8007500:	08007687 	.word	0x08007687
 8007504:	08007687 	.word	0x08007687
 8007508:	08007687 	.word	0x08007687
 800750c:	08007687 	.word	0x08007687
 8007510:	08007687 	.word	0x08007687
 8007514:	08007687 	.word	0x08007687
 8007518:	08007687 	.word	0x08007687
 800751c:	08007687 	.word	0x08007687
 8007520:	08007687 	.word	0x08007687
 8007524:	08007687 	.word	0x08007687
 8007528:	08007687 	.word	0x08007687
 800752c:	08007687 	.word	0x08007687
 8007530:	08007687 	.word	0x08007687
 8007534:	08007687 	.word	0x08007687
 8007538:	08007687 	.word	0x08007687
 800753c:	08007687 	.word	0x08007687
 8007540:	08007687 	.word	0x08007687
 8007544:	08007687 	.word	0x08007687
 8007548:	08007687 	.word	0x08007687
 800754c:	08007687 	.word	0x08007687
 8007550:	08007687 	.word	0x08007687
 8007554:	08007687 	.word	0x08007687
 8007558:	08007687 	.word	0x08007687
 800755c:	08007687 	.word	0x08007687
 8007560:	08007687 	.word	0x08007687
 8007564:	08007687 	.word	0x08007687
 8007568:	08007687 	.word	0x08007687
 800756c:	08007687 	.word	0x08007687
 8007570:	08007687 	.word	0x08007687
 8007574:	08007687 	.word	0x08007687
 8007578:	08007687 	.word	0x08007687
 800757c:	08007687 	.word	0x08007687
 8007580:	08007617 	.word	0x08007617
 8007584:	0800761d 	.word	0x0800761d
 8007588:	08007623 	.word	0x08007623
 800758c:	08007629 	.word	0x08007629
 8007590:	0800762f 	.word	0x0800762f
 8007594:	08007635 	.word	0x08007635
 8007598:	0800763d 	.word	0x0800763d
 800759c:	08007645 	.word	0x08007645
 80075a0:	0800764d 	.word	0x0800764d
 80075a4:	3b01      	subs	r3, #1
 80075a6:	2b17      	cmp	r3, #23
 80075a8:	d86d      	bhi.n	8007686 <Receive_Packet+0x25a>
 80075aa:	a201      	add	r2, pc, #4	@ (adr r2, 80075b0 <Receive_Packet+0x184>)
 80075ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b0:	0800762f 	.word	0x0800762f
 80075b4:	08007645 	.word	0x08007645
 80075b8:	08007687 	.word	0x08007687
 80075bc:	08007655 	.word	0x08007655
 80075c0:	08007687 	.word	0x08007687
 80075c4:	08007687 	.word	0x08007687
 80075c8:	08007687 	.word	0x08007687
 80075cc:	08007687 	.word	0x08007687
 80075d0:	08007687 	.word	0x08007687
 80075d4:	08007687 	.word	0x08007687
 80075d8:	08007687 	.word	0x08007687
 80075dc:	08007687 	.word	0x08007687
 80075e0:	08007687 	.word	0x08007687
 80075e4:	08007687 	.word	0x08007687
 80075e8:	08007687 	.word	0x08007687
 80075ec:	08007687 	.word	0x08007687
 80075f0:	08007687 	.word	0x08007687
 80075f4:	08007687 	.word	0x08007687
 80075f8:	08007687 	.word	0x08007687
 80075fc:	08007687 	.word	0x08007687
 8007600:	08007687 	.word	0x08007687
 8007604:	08007687 	.word	0x08007687
 8007608:	08007687 	.word	0x08007687
 800760c:	08007659 	.word	0x08007659
 8007610:	2b41      	cmp	r3, #65	@ 0x41
 8007612:	d036      	beq.n	8007682 <Receive_Packet+0x256>
 8007614:	e037      	b.n	8007686 <Receive_Packet+0x25a>
  {
	case STX_8B:
		packet_size = PACKET_8B_SIZE;
 8007616:	2308      	movs	r3, #8
 8007618:	82bb      	strh	r3, [r7, #20]
	  break;
 800761a:	e037      	b.n	800768c <Receive_Packet+0x260>
	case STX_16B:
	  packet_size = PACKET_16B_SIZE;
 800761c:	2310      	movs	r3, #16
 800761e:	82bb      	strh	r3, [r7, #20]
	  break;
 8007620:	e034      	b.n	800768c <Receive_Packet+0x260>
	case STX_32B:
	  packet_size = PACKET_32B_SIZE;
 8007622:	2320      	movs	r3, #32
 8007624:	82bb      	strh	r3, [r7, #20]
	  break;
 8007626:	e031      	b.n	800768c <Receive_Packet+0x260>
	case STX_64B:
	  packet_size = PACKET_64B_SIZE;
 8007628:	2340      	movs	r3, #64	@ 0x40
 800762a:	82bb      	strh	r3, [r7, #20]
	  break;
 800762c:	e02e      	b.n	800768c <Receive_Packet+0x260>
	case STX_128B:
	case SOH://
      packet_size = PACKET_128B_SIZE;
 800762e:	2380      	movs	r3, #128	@ 0x80
 8007630:	82bb      	strh	r3, [r7, #20]
      break;
 8007632:	e02b      	b.n	800768c <Receive_Packet+0x260>
	case STX_256B:
	  packet_size = PACKET_256B_SIZE;
 8007634:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007638:	82bb      	strh	r3, [r7, #20]
	  break;
 800763a:	e027      	b.n	800768c <Receive_Packet+0x260>
	case STX_512B:
	  packet_size = PACKET_512B_SIZE;
 800763c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007640:	82bb      	strh	r3, [r7, #20]
	  break;
 8007642:	e023      	b.n	800768c <Receive_Packet+0x260>
	case STX_1KB:
	case STX://
      packet_size = PACKET_1KB_SIZE;
 8007644:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007648:	82bb      	strh	r3, [r7, #20]
      break;
 800764a:	e01f      	b.n	800768c <Receive_Packet+0x260>
	case STX_2KB:
		packet_size = PACKET_2KB_SIZE;
 800764c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007650:	82bb      	strh	r3, [r7, #20]
	  break;
 8007652:	e01b      	b.n	800768c <Receive_Packet+0x260>
    case EOT:
      return 0;
 8007654:	2300      	movs	r3, #0
 8007656:	e045      	b.n	80076e4 <Receive_Packet+0x2b8>
    case CA:
      if ((Receive_Byte(&c, timeout) == 0) && (c == CA))
 8007658:	f107 0313 	add.w	r3, r7, #19
 800765c:	6879      	ldr	r1, [r7, #4]
 800765e:	4618      	mov	r0, r3
 8007660:	f7ff febc 	bl	80073dc <Receive_Byte>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d108      	bne.n	800767c <Receive_Packet+0x250>
 800766a:	7cfb      	ldrb	r3, [r7, #19]
 800766c:	2b18      	cmp	r3, #24
 800766e:	d105      	bne.n	800767c <Receive_Packet+0x250>
      {
        *length = -1;
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007676:	601a      	str	r2, [r3, #0]
        return 0;
 8007678:	2300      	movs	r3, #0
 800767a:	e033      	b.n	80076e4 <Receive_Packet+0x2b8>
      }
      else
      {
        return -1;
 800767c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007680:	e030      	b.n	80076e4 <Receive_Packet+0x2b8>
      }
    case ABORT1:
    case ABORT2:
      return 1;
 8007682:	2301      	movs	r3, #1
 8007684:	e02e      	b.n	80076e4 <Receive_Packet+0x2b8>
    default:
      return -1;
 8007686:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800768a:	e02b      	b.n	80076e4 <Receive_Packet+0x2b8>
  }
  *data = c;
 800768c:	7cfa      	ldrb	r2, [r7, #19]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	701a      	strb	r2, [r3, #0]
  for (i = 1; i < (packet_size + PACKET_OVERHEAD); i ++)
 8007692:	2301      	movs	r3, #1
 8007694:	82fb      	strh	r3, [r7, #22]
 8007696:	e00f      	b.n	80076b8 <Receive_Packet+0x28c>
  {
    if (Receive_Byte(data + i, timeout) != 0)
 8007698:	8afb      	ldrh	r3, [r7, #22]
 800769a:	68fa      	ldr	r2, [r7, #12]
 800769c:	4413      	add	r3, r2
 800769e:	6879      	ldr	r1, [r7, #4]
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7ff fe9b 	bl	80073dc <Receive_Byte>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <Receive_Packet+0x286>
    {
      return -1;
 80076ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80076b0:	e018      	b.n	80076e4 <Receive_Packet+0x2b8>
  for (i = 1; i < (packet_size + PACKET_OVERHEAD); i ++)
 80076b2:	8afb      	ldrh	r3, [r7, #22]
 80076b4:	3301      	adds	r3, #1
 80076b6:	82fb      	strh	r3, [r7, #22]
 80076b8:	8abb      	ldrh	r3, [r7, #20]
 80076ba:	1d1a      	adds	r2, r3, #4
 80076bc:	8afb      	ldrh	r3, [r7, #22]
 80076be:	429a      	cmp	r2, r3
 80076c0:	daea      	bge.n	8007698 <Receive_Packet+0x26c>
    }
  }
  if (data[PACKET_SEQNO_INDEX] != ((data[PACKET_SEQNO_COMP_INDEX] ^ 0xff) & 0xff))
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	3301      	adds	r3, #1
 80076c6:	781a      	ldrb	r2, [r3, #0]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	3302      	adds	r3, #2
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	43db      	mvns	r3, r3
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d002      	beq.n	80076dc <Receive_Packet+0x2b0>
  {
    return -1;
 80076d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80076da:	e003      	b.n	80076e4 <Receive_Packet+0x2b8>
  }
  *length = packet_size;
 80076dc:	8aba      	ldrh	r2, [r7, #20]
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	601a      	str	r2, [r3, #0]
  return 0;
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3718      	adds	r7, #24
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <Ymodem_Receive>:
  * @brief  Receive a file using the ymodem protocol
  * @param  buf: Address of the first byte
  * @retval The size of the file
  */
int32_t Ymodem_Receive (uint8_t *buf)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	f5ad 6d8c 	sub.w	sp, sp, #1120	@ 0x460
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80076f8:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80076fc:	6018      	str	r0, [r3, #0]
  uint8_t packet_data[PACKET_1KB_SIZE + PACKET_OVERHEAD], file_size[FILE_SIZE_LENGTH], *file_ptr, *buf_ptr;
  int32_t i, j, packet_length, session_done, file_done, packets_received, errors, session_begin, size = 0;
 80076fe:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8007702:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8007706:	2200      	movs	r2, #0
 8007708:	601a      	str	r2, [r3, #0]

  /* Initialize FlashDestination variable */
  FlashDestination = ApplicationAddress;
 800770a:	4bc7      	ldr	r3, [pc, #796]	@ (8007a28 <Ymodem_Receive+0x33c>)
 800770c:	4ac7      	ldr	r2, [pc, #796]	@ (8007a2c <Ymodem_Receive+0x340>)
 800770e:	601a      	str	r2, [r3, #0]

  Send_Byte(CRC16);
 8007710:	2043      	movs	r0, #67	@ 0x43
 8007712:	f7ff fe7c 	bl	800740e <Send_Byte>
  for (session_done = 0, errors = 0, session_begin = 0; ;)
 8007716:	2300      	movs	r3, #0
 8007718:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
 800771c:	2300      	movs	r3, #0
 800771e:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
 8007722:	2300      	movs	r3, #0
 8007724:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440
  {
    for (packets_received = 0, file_done = 0, buf_ptr = buf; ;)
 8007728:	2300      	movs	r3, #0
 800772a:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
 800772e:	2300      	movs	r3, #0
 8007730:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
 8007734:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8007738:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
    {
      switch (Receive_Packet(packet_data, &packet_length, NAK_TIMEOUT))
 8007742:	f107 0120 	add.w	r1, r7, #32
 8007746:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800774a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800774e:	4618      	mov	r0, r3
 8007750:	f7ff fe6c 	bl	800742c <Receive_Packet>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d003      	beq.n	8007762 <Ymodem_Receive+0x76>
 800775a:	2b01      	cmp	r3, #1
 800775c:	f000 815b 	beq.w	8007a16 <Ymodem_Receive+0x32a>
 8007760:	e16e      	b.n	8007a40 <Ymodem_Receive+0x354>
      {
        case 0://
		  //
          errors = 0;
 8007762:	2300      	movs	r3, #0
 8007764:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
          switch (packet_length)
 8007768:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800776c:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007776:	d002      	beq.n	800777e <Ymodem_Receive+0x92>
 8007778:	2b00      	cmp	r3, #0
 800777a:	d005      	beq.n	8007788 <Ymodem_Receive+0x9c>
 800777c:	e00b      	b.n	8007796 <Ymodem_Receive+0xaa>
          {
            /* Abort by sender */
            case - 1://
              Send_Byte(ACK);
 800777e:	2006      	movs	r0, #6
 8007780:	f7ff fe45 	bl	800740e <Send_Byte>
              return 0;
 8007784:	2300      	movs	r3, #0
 8007786:	e185      	b.n	8007a94 <Ymodem_Receive+0x3a8>
            /* End of transmission */
            case 0://
              Send_Byte(ACK);
 8007788:	2006      	movs	r0, #6
 800778a:	f7ff fe40 	bl	800740e <Send_Byte>
              file_done = 1;
 800778e:	2301      	movs	r3, #1
 8007790:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
              break;
 8007794:	e13e      	b.n	8007a14 <Ymodem_Receive+0x328>
            /* Normal packet */
            default://
              if ((packet_data[PACKET_SEQNO_INDEX] & 0xff) != (packets_received & 0xff))
 8007796:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800779a:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800779e:	785b      	ldrb	r3, [r3, #1]
 80077a0:	461a      	mov	r2, r3
 80077a2:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d003      	beq.n	80077b4 <Ymodem_Receive+0xc8>
              {
                Send_Byte(NAK);
 80077ac:	2015      	movs	r0, #21
 80077ae:	f7ff fe2e 	bl	800740e <Send_Byte>
                }
                packets_received ++;
                session_begin = 1;
              }
          }
          break;
 80077b2:	e15e      	b.n	8007a72 <Ymodem_Receive+0x386>
                if (packets_received == 0)//( )
 80077b4:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	f040 80ac 	bne.w	8007916 <Ymodem_Receive+0x22a>
                  if (packet_data[PACKET_HEADER] != 0)//
 80077be:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80077c2:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 80077c6:	78db      	ldrb	r3, [r3, #3]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f000 809a 	beq.w	8007902 <Ymodem_Receive+0x216>
                    for (i = 0, file_ptr = packet_data + PACKET_HEADER; (*file_ptr != 0) && (i < FILE_NAME_LENGTH);)
 80077ce:	2300      	movs	r3, #0
 80077d0:	f8c7 3458 	str.w	r3, [r7, #1112]	@ 0x458
 80077d4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80077d8:	3303      	adds	r3, #3
 80077da:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 80077de:	e00c      	b.n	80077fa <Ymodem_Receive+0x10e>
                      file_name[i++] = *file_ptr++;//
 80077e0:	f8d7 245c 	ldr.w	r2, [r7, #1116]	@ 0x45c
 80077e4:	1c53      	adds	r3, r2, #1
 80077e6:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 80077ea:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 80077ee:	1c59      	adds	r1, r3, #1
 80077f0:	f8c7 1458 	str.w	r1, [r7, #1112]	@ 0x458
 80077f4:	7811      	ldrb	r1, [r2, #0]
 80077f6:	4a8e      	ldr	r2, [pc, #568]	@ (8007a30 <Ymodem_Receive+0x344>)
 80077f8:	54d1      	strb	r1, [r2, r3]
                    for (i = 0, file_ptr = packet_data + PACKET_HEADER; (*file_ptr != 0) && (i < FILE_NAME_LENGTH);)
 80077fa:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d003      	beq.n	800780c <Ymodem_Receive+0x120>
 8007804:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 8007808:	2bff      	cmp	r3, #255	@ 0xff
 800780a:	dde9      	ble.n	80077e0 <Ymodem_Receive+0xf4>
                    file_name[i++] = '\0';//
 800780c:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 8007810:	1c5a      	adds	r2, r3, #1
 8007812:	f8c7 2458 	str.w	r2, [r7, #1112]	@ 0x458
 8007816:	4a86      	ldr	r2, [pc, #536]	@ (8007a30 <Ymodem_Receive+0x344>)
 8007818:	2100      	movs	r1, #0
 800781a:	54d1      	strb	r1, [r2, r3]
                    for (i = 0, file_ptr ++; (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH);)
 800781c:	2300      	movs	r3, #0
 800781e:	f8c7 3458 	str.w	r3, [r7, #1112]	@ 0x458
 8007822:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 8007826:	3301      	adds	r3, #1
 8007828:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 800782c:	e00f      	b.n	800784e <Ymodem_Receive+0x162>
                      file_size[i++] = *file_ptr++;//
 800782e:	f8d7 245c 	ldr.w	r2, [r7, #1116]	@ 0x45c
 8007832:	1c53      	adds	r3, r2, #1
 8007834:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 8007838:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 800783c:	1c59      	adds	r1, r3, #1
 800783e:	f8c7 1458 	str.w	r1, [r7, #1112]	@ 0x458
 8007842:	7811      	ldrb	r1, [r2, #0]
 8007844:	f507 628c 	add.w	r2, r7, #1120	@ 0x460
 8007848:	f2a2 423c 	subw	r2, r2, #1084	@ 0x43c
 800784c:	54d1      	strb	r1, [r2, r3]
                    for (i = 0, file_ptr ++; (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH);)
 800784e:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	2b20      	cmp	r3, #32
 8007856:	d003      	beq.n	8007860 <Ymodem_Receive+0x174>
 8007858:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 800785c:	2b0f      	cmp	r3, #15
 800785e:	dde6      	ble.n	800782e <Ymodem_Receive+0x142>
                    file_size[i++] = '\0';
 8007860:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 8007864:	1c5a      	adds	r2, r3, #1
 8007866:	f8c7 2458 	str.w	r2, [r7, #1112]	@ 0x458
 800786a:	f507 628c 	add.w	r2, r7, #1120	@ 0x460
 800786e:	f2a2 423c 	subw	r2, r2, #1084	@ 0x43c
 8007872:	2100      	movs	r1, #0
 8007874:	54d1      	strb	r1, [r2, r3]
                    Str2Int(file_size, &size);
 8007876:	f107 021c 	add.w	r2, r7, #28
 800787a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800787e:	4611      	mov	r1, r2
 8007880:	4618      	mov	r0, r3
 8007882:	f7ff f849 	bl	8006918 <Str2Int>
                    if (size > (FLASH_SIZE - 1))
 8007886:	4b6b      	ldr	r3, [pc, #428]	@ (8007a34 <Ymodem_Receive+0x348>)
 8007888:	881b      	ldrh	r3, [r3, #0]
 800788a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800788e:	4293      	cmp	r3, r2
 8007890:	d00a      	beq.n	80078a8 <Ymodem_Receive+0x1bc>
 8007892:	4b68      	ldr	r3, [pc, #416]	@ (8007a34 <Ymodem_Receive+0x348>)
 8007894:	881b      	ldrh	r3, [r3, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d004      	beq.n	80078a4 <Ymodem_Receive+0x1b8>
 800789a:	4b66      	ldr	r3, [pc, #408]	@ (8007a34 <Ymodem_Receive+0x348>)
 800789c:	881b      	ldrh	r3, [r3, #0]
 800789e:	029b      	lsls	r3, r3, #10
 80078a0:	3b01      	subs	r3, #1
 80078a2:	e002      	b.n	80078aa <Ymodem_Receive+0x1be>
 80078a4:	4b64      	ldr	r3, [pc, #400]	@ (8007a38 <Ymodem_Receive+0x34c>)
 80078a6:	e000      	b.n	80078aa <Ymodem_Receive+0x1be>
 80078a8:	4b63      	ldr	r3, [pc, #396]	@ (8007a38 <Ymodem_Receive+0x34c>)
 80078aa:	f507 628c 	add.w	r2, r7, #1120	@ 0x460
 80078ae:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80078b2:	6812      	ldr	r2, [r2, #0]
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d208      	bcs.n	80078ca <Ymodem_Receive+0x1de>
                      Send_Byte(CA);
 80078b8:	2018      	movs	r0, #24
 80078ba:	f7ff fda8 	bl	800740e <Send_Byte>
                      Send_Byte(CA);
 80078be:	2018      	movs	r0, #24
 80078c0:	f7ff fda5 	bl	800740e <Send_Byte>
                      return -1;
 80078c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80078c8:	e0e4      	b.n	8007a94 <Ymodem_Receive+0x3a8>
					if(EraseSomePages(size, 0))
 80078ca:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80078ce:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2100      	movs	r1, #0
 80078d6:	4618      	mov	r0, r3
 80078d8:	f7ff f984 	bl	8006be4 <EraseSomePages>
 80078dc:	4603      	mov	r3, r0
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d108      	bne.n	80078f4 <Ymodem_Receive+0x208>
                      Send_Byte(CA);
 80078e2:	2018      	movs	r0, #24
 80078e4:	f7ff fd93 	bl	800740e <Send_Byte>
                      Send_Byte(CA);
 80078e8:	2018      	movs	r0, #24
 80078ea:	f7ff fd90 	bl	800740e <Send_Byte>
                      return -1;
 80078ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80078f2:	e0cf      	b.n	8007a94 <Ymodem_Receive+0x3a8>
                    Send_Byte(ACK);
 80078f4:	2006      	movs	r0, #6
 80078f6:	f7ff fd8a 	bl	800740e <Send_Byte>
                    Send_Byte(CRC16);
 80078fa:	2043      	movs	r0, #67	@ 0x43
 80078fc:	f7ff fd87 	bl	800740e <Send_Byte>
 8007900:	e07f      	b.n	8007a02 <Ymodem_Receive+0x316>
                    Send_Byte(ACK);
 8007902:	2006      	movs	r0, #6
 8007904:	f7ff fd83 	bl	800740e <Send_Byte>
                    file_done = 1;
 8007908:	2301      	movs	r3, #1
 800790a:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
                    session_done = 1;
 800790e:	2301      	movs	r3, #1
 8007910:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
                    break;
 8007914:	e07e      	b.n	8007a14 <Ymodem_Receive+0x328>
                  memcpy(buf_ptr, packet_data + PACKET_HEADER, packet_length);
 8007916:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800791a:	3303      	adds	r3, #3
 800791c:	f507 628c 	add.w	r2, r7, #1120	@ 0x460
 8007920:	f5a2 6288 	sub.w	r2, r2, #1088	@ 0x440
 8007924:	6812      	ldr	r2, [r2, #0]
 8007926:	4619      	mov	r1, r3
 8007928:	f8d7 043c 	ldr.w	r0, [r7, #1084]	@ 0x43c
 800792c:	f000 f8e4 	bl	8007af8 <memcpy>
                  RamSource = (uint32_t)buf;
 8007930:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8007934:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a40      	ldr	r2, [pc, #256]	@ (8007a3c <Ymodem_Receive+0x350>)
 800793c:	6013      	str	r3, [r2, #0]
                  HAL_FLASH_Unlock();
 800793e:	f7f9 fc81 	bl	8001244 <HAL_FLASH_Unlock>
                  for (j = 0;(j < packet_length) && (FlashDestination <  ApplicationAddress + size);j += 4)
 8007942:	2300      	movs	r3, #0
 8007944:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 8007948:	e03f      	b.n	80079ca <Ymodem_Receive+0x2de>
                    uint64_t quadword_data[2] = {0};
 800794a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800794e:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 8007952:	461a      	mov	r2, r3
 8007954:	2300      	movs	r3, #0
 8007956:	6013      	str	r3, [r2, #0]
 8007958:	6053      	str	r3, [r2, #4]
 800795a:	6093      	str	r3, [r2, #8]
 800795c:	60d3      	str	r3, [r2, #12]
                    *(uint32_t*)quadword_data = *(uint32_t*)RamSource;
 800795e:	4b37      	ldr	r3, [pc, #220]	@ (8007a3c <Ymodem_Receive+0x350>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	f107 0308 	add.w	r3, r7, #8
 8007968:	6812      	ldr	r2, [r2, #0]
 800796a:	601a      	str	r2, [r3, #0]
                    HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, FlashDestination, quadword_data[0]);
 800796c:	4b2e      	ldr	r3, [pc, #184]	@ (8007a28 <Ymodem_Receive+0x33c>)
 800796e:	6819      	ldr	r1, [r3, #0]
 8007970:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8007974:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 8007978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797c:	4613      	mov	r3, r2
 800797e:	461a      	mov	r2, r3
 8007980:	2002      	movs	r0, #2
 8007982:	f7f9 fc21 	bl	80011c8 <HAL_FLASH_Program>
                    if (*(uint32_t*)FlashDestination != *(uint32_t*)RamSource)
 8007986:	4b28      	ldr	r3, [pc, #160]	@ (8007a28 <Ymodem_Receive+0x33c>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	4b2b      	ldr	r3, [pc, #172]	@ (8007a3c <Ymodem_Receive+0x350>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	429a      	cmp	r2, r3
 8007994:	d00a      	beq.n	80079ac <Ymodem_Receive+0x2c0>
                      HAL_FLASH_Lock();
 8007996:	f7f9 fc7b 	bl	8001290 <HAL_FLASH_Lock>
                      Send_Byte(CA);
 800799a:	2018      	movs	r0, #24
 800799c:	f7ff fd37 	bl	800740e <Send_Byte>
                      Send_Byte(CA);
 80079a0:	2018      	movs	r0, #24
 80079a2:	f7ff fd34 	bl	800740e <Send_Byte>
                      return -2;
 80079a6:	f06f 0301 	mvn.w	r3, #1
 80079aa:	e073      	b.n	8007a94 <Ymodem_Receive+0x3a8>
                    FlashDestination += 4;
 80079ac:	4b1e      	ldr	r3, [pc, #120]	@ (8007a28 <Ymodem_Receive+0x33c>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	3304      	adds	r3, #4
 80079b2:	4a1d      	ldr	r2, [pc, #116]	@ (8007a28 <Ymodem_Receive+0x33c>)
 80079b4:	6013      	str	r3, [r2, #0]
                    RamSource += 4;
 80079b6:	4b21      	ldr	r3, [pc, #132]	@ (8007a3c <Ymodem_Receive+0x350>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	3304      	adds	r3, #4
 80079bc:	4a1f      	ldr	r2, [pc, #124]	@ (8007a3c <Ymodem_Receive+0x350>)
 80079be:	6013      	str	r3, [r2, #0]
                  for (j = 0;(j < packet_length) && (FlashDestination <  ApplicationAddress + size);j += 4)
 80079c0:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 80079c4:	3304      	adds	r3, #4
 80079c6:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 80079ca:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80079ce:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 80079d8:	429a      	cmp	r2, r3
 80079da:	da0d      	bge.n	80079f8 <Ymodem_Receive+0x30c>
 80079dc:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80079e0:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80079ea:	f503 4320 	add.w	r3, r3, #40960	@ 0xa000
 80079ee:	461a      	mov	r2, r3
 80079f0:	4b0d      	ldr	r3, [pc, #52]	@ (8007a28 <Ymodem_Receive+0x33c>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d8a8      	bhi.n	800794a <Ymodem_Receive+0x25e>
                  HAL_FLASH_Lock();
 80079f8:	f7f9 fc4a 	bl	8001290 <HAL_FLASH_Lock>
                  Send_Byte(ACK);
 80079fc:	2006      	movs	r0, #6
 80079fe:	f7ff fd06 	bl	800740e <Send_Byte>
                packets_received ++;
 8007a02:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8007a06:	3301      	adds	r3, #1
 8007a08:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
                session_begin = 1;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440
          break;
 8007a12:	e02e      	b.n	8007a72 <Ymodem_Receive+0x386>
 8007a14:	e02d      	b.n	8007a72 <Ymodem_Receive+0x386>
        case 1://'a''A'
          Send_Byte(CA);
 8007a16:	2018      	movs	r0, #24
 8007a18:	f7ff fcf9 	bl	800740e <Send_Byte>
          Send_Byte(CA);
 8007a1c:	2018      	movs	r0, #24
 8007a1e:	f7ff fcf6 	bl	800740e <Send_Byte>
          return -3;
 8007a22:	f06f 0302 	mvn.w	r3, #2
 8007a26:	e035      	b.n	8007a94 <Ymodem_Receive+0x3a8>
 8007a28:	20000028 	.word	0x20000028
 8007a2c:	0800a000 	.word	0x0800a000
 8007a30:	20002578 	.word	0x20002578
 8007a34:	08fff80c 	.word	0x08fff80c
 8007a38:	0001ffff 	.word	0x0001ffff
 8007a3c:	20002678 	.word	0x20002678
        default://
          if (session_begin > 0)
 8007a40:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	dd04      	ble.n	8007a52 <Ymodem_Receive+0x366>
          {
            errors ++;
 8007a48:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
          }
          if (errors > MAX_ERRORS)
 8007a52:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8007a56:	2b05      	cmp	r3, #5
 8007a58:	dd07      	ble.n	8007a6a <Ymodem_Receive+0x37e>
          {
            Send_Byte(CA);
 8007a5a:	2018      	movs	r0, #24
 8007a5c:	f7ff fcd7 	bl	800740e <Send_Byte>
            Send_Byte(CA);
 8007a60:	2018      	movs	r0, #24
 8007a62:	f7ff fcd4 	bl	800740e <Send_Byte>
            return 0;
 8007a66:	2300      	movs	r3, #0
 8007a68:	e014      	b.n	8007a94 <Ymodem_Receive+0x3a8>
          }
          Send_Byte(CRC16);//
 8007a6a:	2043      	movs	r0, #67	@ 0x43
 8007a6c:	f7ff fccf 	bl	800740e <Send_Byte>
          break;
 8007a70:	bf00      	nop
      }
      if (file_done != 0)
 8007a72:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d100      	bne.n	8007a7c <Ymodem_Receive+0x390>
      switch (Receive_Packet(packet_data, &packet_length, NAK_TIMEOUT))
 8007a7a:	e662      	b.n	8007742 <Ymodem_Receive+0x56>
      {
        break;
 8007a7c:	bf00      	nop
      }
    }
    if (session_done != 0)//
 8007a7e:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d100      	bne.n	8007a88 <Ymodem_Receive+0x39c>
    for (packets_received = 0, file_done = 0, buf_ptr = buf; ;)
 8007a86:	e64f      	b.n	8007728 <Ymodem_Receive+0x3c>
    {
      break;
 8007a88:	bf00      	nop
    }
  }
  return (int32_t)size;
 8007a8a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8007a8e:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8007a92:	681b      	ldr	r3, [r3, #0]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	f507 678c 	add.w	r7, r7, #1120	@ 0x460
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop

08007aa0 <memset>:
 8007aa0:	4402      	add	r2, r0
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d100      	bne.n	8007aaa <memset+0xa>
 8007aa8:	4770      	bx	lr
 8007aaa:	f803 1b01 	strb.w	r1, [r3], #1
 8007aae:	e7f9      	b.n	8007aa4 <memset+0x4>

08007ab0 <__libc_init_array>:
 8007ab0:	b570      	push	{r4, r5, r6, lr}
 8007ab2:	4d0d      	ldr	r5, [pc, #52]	@ (8007ae8 <__libc_init_array+0x38>)
 8007ab4:	2600      	movs	r6, #0
 8007ab6:	4c0d      	ldr	r4, [pc, #52]	@ (8007aec <__libc_init_array+0x3c>)
 8007ab8:	1b64      	subs	r4, r4, r5
 8007aba:	10a4      	asrs	r4, r4, #2
 8007abc:	42a6      	cmp	r6, r4
 8007abe:	d109      	bne.n	8007ad4 <__libc_init_array+0x24>
 8007ac0:	4d0b      	ldr	r5, [pc, #44]	@ (8007af0 <__libc_init_array+0x40>)
 8007ac2:	2600      	movs	r6, #0
 8007ac4:	4c0b      	ldr	r4, [pc, #44]	@ (8007af4 <__libc_init_array+0x44>)
 8007ac6:	f000 f825 	bl	8007b14 <_init>
 8007aca:	1b64      	subs	r4, r4, r5
 8007acc:	10a4      	asrs	r4, r4, #2
 8007ace:	42a6      	cmp	r6, r4
 8007ad0:	d105      	bne.n	8007ade <__libc_init_array+0x2e>
 8007ad2:	bd70      	pop	{r4, r5, r6, pc}
 8007ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ad8:	3601      	adds	r6, #1
 8007ada:	4798      	blx	r3
 8007adc:	e7ee      	b.n	8007abc <__libc_init_array+0xc>
 8007ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ae2:	3601      	adds	r6, #1
 8007ae4:	4798      	blx	r3
 8007ae6:	e7f2      	b.n	8007ace <__libc_init_array+0x1e>
 8007ae8:	08007e34 	.word	0x08007e34
 8007aec:	08007e34 	.word	0x08007e34
 8007af0:	08007e34 	.word	0x08007e34
 8007af4:	08007e38 	.word	0x08007e38

08007af8 <memcpy>:
 8007af8:	440a      	add	r2, r1
 8007afa:	1e43      	subs	r3, r0, #1
 8007afc:	4291      	cmp	r1, r2
 8007afe:	d100      	bne.n	8007b02 <memcpy+0xa>
 8007b00:	4770      	bx	lr
 8007b02:	b510      	push	{r4, lr}
 8007b04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b08:	4291      	cmp	r1, r2
 8007b0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b0e:	d1f9      	bne.n	8007b04 <memcpy+0xc>
 8007b10:	bd10      	pop	{r4, pc}
	...

08007b14 <_init>:
 8007b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b16:	bf00      	nop
 8007b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b1a:	bc08      	pop	{r3}
 8007b1c:	469e      	mov	lr, r3
 8007b1e:	4770      	bx	lr

08007b20 <_fini>:
 8007b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b22:	bf00      	nop
 8007b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b26:	bc08      	pop	{r3}
 8007b28:	469e      	mov	lr, r3
 8007b2a:	4770      	bx	lr
