== Overview ==
Add text and picture


== Status ==
RTL coding is finished and is being tested in different test applications. It has also been implemented in various commercial ASICs and FPGA.
If you would like to help with the development, please post to the OpenRISC forum or send an email to openrisc_team@opencores.org. 

'''Implementation information'''
:Default configuration
::* 15K core cells (1850 FFs, 48 block RAMs) at 25MHz on Actel ProASIC3 technology
::* 4K LUTs, 7 block RAM at 60MHz on Xilinx Virtex 5 technology

:ORPSoC implementation performance statics (benchmarks run within ORPmon)
::OR1200, 8KByte/4KByte I/D cache, hardware multiply/divide disabled, @20MHz on Actel ProASIC3, SDR SDRAM
:::* Dhrystone (120,000 runs): 17,000 Dhrystones/second
:::* CoreMark 1.0 : 11.954573 (0.6 CoreMark/MHz) / GCC4.5.1-or32-1.0rc1 -O2 -msoft-mul -msoft-div -msoft-float / STACK

:OR1200, 8KByte/4KByte I/D cache, hardware multiply/divide enabled, @20MHz on Actel ProASIC3, SDR SDRAM
::* Dhrystone (120,000 runs): 20,000 Dhrystones/second
::* CoreMark 1.0 : 25.773196 (1.25 CoreMark/MHz) / GCC4.5.1-or32-1.0rc1 -O2 -mhard-mul -mhard-div -msoft-float / STACK

:OR1200, 32KByte/32KByte I/D cache, hardware multiply/divide enabled, @50MHz on Xilinx ML501
::* Dhrystone (500,000 runs): 50,000 Dhrystones/second
::* CoreMark 1.0 : 66.788100 (1.34 CoreMark/MHz) / GCC4.5.1-or32-1.0rc1 -O3 -mhard-mul -mhard-div -msoft-float -nostdlib / STACK

:Minimal configuration
::* 7K core cells (1100 FFs, 4 block RAMs) at 35MHz on Actel ProASIC3 technology
::* 2.4K LUTs, 1 block RAM at 125MHz on Xilinx Virtex 5 technology
