Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                   | Source Pin     | Source-Buffer Net                                            | Buffer Input Pin     | Buffer  Name                                                        | Buffer Output Pin     | Buffer-Load Net                                          | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_rx_pix_clk_ibuf/opit_1                                                    | INCK           | _N19                                                         | CLK                  | clkbufg_1/gopclkbufg                                                | CLKOUT                | ntclkbufg_1                                              |  ---                            |  ---            |  ---                     |  ---                         | 583             | 0                   
| cam_2_pclk_ibuf/opit_1                                                         | INCK           | _N20                                                         | CLK                  | clkbufg_3/gopclkbufg                                                | CLKOUT                | ntclkbufg_3                                              |  ---                            |  ---            |  ---                     |  ---                         | 75              | 0                   
| sys_clk_ibuf/opit_1                                                            | INCK           | _N21                                                         | CLK                  | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg          | CLKOUT                | u_DDR3_interface_top/u_ddr3_interface/pll_clkin          |  ---                            |  ---            |  ---                     | (79,79,43,47)                | 68              | 0                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk_pll     | CLK                  | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg     | CLKOUT                | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk     |  ---                            |  ---            |  ---                     | (74,74,46,46)                | 1               | 0                   
| u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | u_DDR3_interface_top/ddrphy_clkin                            | CLK                  | clkbufg_0/gopclkbufg                                                | CLKOUT                | ntclkbufg_0                                              |  ---                            |  ---            | (0,4,4,89)               | (4,4,7,84)                   | 4309            | 0                   
| cam_pclk_ibuf/opit_1                                                           | OUT            | nt_cam_pclk                                                  | CLK                  | clkbufg_2/gopclkbufg                                                | CLKOUT                | ntclkbufg_2                                              |  ---                            |  ---            |  ---                     |  ---                         | 75              | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                    | Source Pin     | Source-Load Net                                              | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_rx_pix_clk_ibuf/opit_1                                                    | INCK           | _N19                                                         | (X1,Y0)                         | IOL_163_6       | 1                      | 0                          
| cam_2_pclk_ibuf/opit_1                                                         | INCK           | _N20                                                         | (X1,Y0)                         | IOL_171_6       | 1                      | 0                          
| sys_clk_ibuf/opit_1                                                            | INCK           | _N21                                                         | (X1,Y1)                         | IOL_327_210     | 1                      | 0                          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk_pll     | (X0,Y1)                         | PLL_158_199     | 1                      | 0                          
| u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | u_DDR3_interface_top/ddrphy_clkin                            |  ---                            |  ---            | 1                      | 0                          
| cam_pclk_ibuf/opit_1                                                           | OUT            | nt_cam_pclk                                                  | (X0,Y0)                         | IOL_39_6        | 1                      | 0                          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                   | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                                          | Buffer Output Pin     | Buffer-Load Net                                     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | u_DDR3_interface_top/u_ddr3_interface/ioclk [1]     |  ---                            |  ---            | (0,4,32,59)              | (4,4,37,54)                  | 28              | 0                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | u_DDR3_interface_top/u_ddr3_interface/ioclk [0]     |  ---                            |  ---            | (0,4,62,84)              | (4,4,67,84)                  | 11              | 0                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1          | CLK                  | u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | u_DDR3_interface_top/u_ddr3_interface/ioclk [2]     |  ---                            |  ---            | (4,4,7,24)               | (4,4,7,24)                   | 2               | 0                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_4/gopclkgate                                                  | OUT                   | ntclkgate_0                                         |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                    | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y1)                         | PLL_158_199     | 3                      | 0                          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1        | (X0,Y1)                         | PLL_158_179     | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                   | Source  Pin     | Source-Buffer Net                                            | Buffer Input Pin     | Buffer  Name                                                        | Buffer Output Pin     | Buffer-Load Net                                          | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV          | u_DDR3_interface_top/ddrphy_clkin                            | CLK                  | clkbufg_0/gopclkbufg                                                | CLKOUT                | ntclkbufg_0                                              | USCM_84_112     | (0,2,4,89)               | (4,70,5,84)                  | 4309            | 0                   
| hdmi_rx_pix_clk_ibuf/opit_1                                                    | INCK            | _N19                                                         | CLK                  | clkbufg_1/gopclkbufg                                                | CLKOUT                | ntclkbufg_1                                              | USCM_84_108     |  ---                     | (28,107,18,73)               | 583             | 0                   
| cam_pclk_ibuf/opit_1                                                           | OUT             | nt_cam_pclk                                                  | CLK                  | clkbufg_2/gopclkbufg                                                | CLKOUT                | ntclkbufg_2                                              | USCM_84_113     |  ---                     | (25,36,25,63)                | 75              | 0                   
| cam_2_pclk_ibuf/opit_1                                                         | INCK            | _N20                                                         | CLK                  | clkbufg_3/gopclkbufg                                                | CLKOUT                | ntclkbufg_3                                              | USCM_84_109     |  ---                     | (28,34,31,68)                | 75              | 0                   
| sys_clk_ibuf/opit_1                                                            | INCK            | _N21                                                         | CLK                  | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg          | CLKOUT                | u_DDR3_interface_top/u_ddr3_interface/pll_clkin          | USCM_84_110     |  ---                     | (6,79,35,52)                 | 68              | 0                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1         | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk_pll     | CLK                  | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg     | CLKOUT                | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk     | USCM_84_111     |  ---                     | (74,74,46,46)                | 1               | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                    | Source  Pin     | Source-Load Net                                              | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV          | u_DDR3_interface_top/ddrphy_clkin                            | IOCKDIV_6_323     | 1                      | 0                          
| hdmi_rx_pix_clk_ibuf/opit_1                                                    | INCK            | _N19                                                         | IOL_163_6         | 1                      | 0                          
| cam_pclk_ibuf/opit_1                                                           | OUT             | nt_cam_pclk                                                  | IOL_39_6          | 1                      | 0                          
| cam_2_pclk_ibuf/opit_1                                                         | INCK            | _N20                                                         | IOL_171_6         | 1                      | 0                          
| sys_clk_ibuf/opit_1                                                            | INCK            | _N21                                                         | IOL_327_210       | 1                      | 0                          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1         | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk_pll     | PLL_158_199       | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                   | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                                          | Buffer Output Pin     | Buffer-Load Net                                     | Buffer Site        | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_4/gopclkgate                                                  | OUT                   | ntclkgate_0                                         | IOCKGATE_6_322     |  ---                     | (5,5,77,77)                  | 0               | 1                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | u_DDR3_interface_top/u_ddr3_interface/ioclk [0]     | IOCKGATE_6_312     | (0,2,62,70)              | (4,4,67,84)                  | 11              | 0                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | u_DDR3_interface_top/u_ddr3_interface/ioclk [1]     | IOCKGATE_6_188     | (0,2,32,59)              | (4,5,37,54)                  | 28              | 0                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1          | CLK                  | u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | u_DDR3_interface_top/u_ddr3_interface/ioclk [2]     | IOCKGATE_6_64      |  ---                     | (4,4,7,24)                   | 2               | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                    | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_158_199     | 3                      | 0                          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1        | PLL_158_179     | 1                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

