/**
 * \file IfxScu_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SCU/V0.2.2.0.1
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Scu_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Scu_Registers
 * 
 */
#ifndef IFXSCU_BF_H
#define IFXSCU_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Scu_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_SCU_ID_Bits.MOD_REV */
#define IFX_SCU_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_SCU_ID_Bits.MOD_REV */
#define IFX_SCU_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_SCU_ID_Bits.MOD_REV */
#define IFX_SCU_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_SCU_ID_Bits.MOD_TYPE */
#define IFX_SCU_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_SCU_ID_Bits.MOD_TYPE */
#define IFX_SCU_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_SCU_ID_Bits.MOD_TYPE */
#define IFX_SCU_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_SCU_ID_Bits.MOD_NUM */
#define IFX_SCU_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_SCU_ID_Bits.MOD_NUM */
#define IFX_SCU_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_SCU_ID_Bits.MOD_NUM */
#define IFX_SCU_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_SCU_PROT_Bits.STATE */
#define IFX_SCU_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_SCU_PROT_Bits.STATE */
#define IFX_SCU_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_SCU_PROT_Bits.STATE */
#define IFX_SCU_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_SCU_PROT_Bits.SWEN */
#define IFX_SCU_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_SCU_PROT_Bits.SWEN */
#define IFX_SCU_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_PROT_Bits.SWEN */
#define IFX_SCU_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_SCU_PROT_Bits.VM */
#define IFX_SCU_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_SCU_PROT_Bits.VM */
#define IFX_SCU_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_SCU_PROT_Bits.VM */
#define IFX_SCU_PROT_VM_OFF (16u)

/** \brief Length for Ifx_SCU_PROT_Bits.VMEN */
#define IFX_SCU_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_SCU_PROT_Bits.VMEN */
#define IFX_SCU_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_PROT_Bits.VMEN */
#define IFX_SCU_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_SCU_PROT_Bits.PRS */
#define IFX_SCU_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_SCU_PROT_Bits.PRS */
#define IFX_SCU_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_SCU_PROT_Bits.PRS */
#define IFX_SCU_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_SCU_PROT_Bits.PRSEN */
#define IFX_SCU_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_SCU_PROT_Bits.PRSEN */
#define IFX_SCU_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_PROT_Bits.PRSEN */
#define IFX_SCU_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_SCU_PROT_Bits.TAGID */
#define IFX_SCU_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_SCU_PROT_Bits.TAGID */
#define IFX_SCU_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_SCU_PROT_Bits.TAGID */
#define IFX_SCU_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_SCU_PROT_Bits.ODEF */
#define IFX_SCU_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_SCU_PROT_Bits.ODEF */
#define IFX_SCU_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_SCU_PROT_Bits.ODEF */
#define IFX_SCU_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_SCU_PROT_Bits.OWEN */
#define IFX_SCU_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_SCU_PROT_Bits.OWEN */
#define IFX_SCU_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_PROT_Bits.OWEN */
#define IFX_SCU_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN00 */
#define IFX_SCU_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN00 */
#define IFX_SCU_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN00 */
#define IFX_SCU_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN01 */
#define IFX_SCU_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN01 */
#define IFX_SCU_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN01 */
#define IFX_SCU_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN02 */
#define IFX_SCU_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN02 */
#define IFX_SCU_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN02 */
#define IFX_SCU_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN03 */
#define IFX_SCU_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN03 */
#define IFX_SCU_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN03 */
#define IFX_SCU_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN04 */
#define IFX_SCU_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN04 */
#define IFX_SCU_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN04 */
#define IFX_SCU_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN05 */
#define IFX_SCU_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN05 */
#define IFX_SCU_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN05 */
#define IFX_SCU_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN06 */
#define IFX_SCU_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN06 */
#define IFX_SCU_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN06 */
#define IFX_SCU_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN07 */
#define IFX_SCU_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN07 */
#define IFX_SCU_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN07 */
#define IFX_SCU_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN08 */
#define IFX_SCU_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN08 */
#define IFX_SCU_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN08 */
#define IFX_SCU_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN09 */
#define IFX_SCU_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN09 */
#define IFX_SCU_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN09 */
#define IFX_SCU_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN10 */
#define IFX_SCU_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN10 */
#define IFX_SCU_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN10 */
#define IFX_SCU_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN11 */
#define IFX_SCU_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN11 */
#define IFX_SCU_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN11 */
#define IFX_SCU_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN12 */
#define IFX_SCU_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN12 */
#define IFX_SCU_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN12 */
#define IFX_SCU_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN13 */
#define IFX_SCU_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN13 */
#define IFX_SCU_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN13 */
#define IFX_SCU_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN14 */
#define IFX_SCU_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN14 */
#define IFX_SCU_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN14 */
#define IFX_SCU_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN15 */
#define IFX_SCU_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN15 */
#define IFX_SCU_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN15 */
#define IFX_SCU_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN16 */
#define IFX_SCU_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN16 */
#define IFX_SCU_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN16 */
#define IFX_SCU_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN17 */
#define IFX_SCU_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN17 */
#define IFX_SCU_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN17 */
#define IFX_SCU_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN18 */
#define IFX_SCU_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN18 */
#define IFX_SCU_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN18 */
#define IFX_SCU_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN19 */
#define IFX_SCU_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN19 */
#define IFX_SCU_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN19 */
#define IFX_SCU_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN20 */
#define IFX_SCU_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN20 */
#define IFX_SCU_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN20 */
#define IFX_SCU_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN21 */
#define IFX_SCU_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN21 */
#define IFX_SCU_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN21 */
#define IFX_SCU_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN22 */
#define IFX_SCU_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN22 */
#define IFX_SCU_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN22 */
#define IFX_SCU_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN23 */
#define IFX_SCU_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN23 */
#define IFX_SCU_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN23 */
#define IFX_SCU_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN24 */
#define IFX_SCU_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN24 */
#define IFX_SCU_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN24 */
#define IFX_SCU_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN25 */
#define IFX_SCU_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN25 */
#define IFX_SCU_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN25 */
#define IFX_SCU_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN26 */
#define IFX_SCU_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN26 */
#define IFX_SCU_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN26 */
#define IFX_SCU_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN27 */
#define IFX_SCU_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN27 */
#define IFX_SCU_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN27 */
#define IFX_SCU_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN28 */
#define IFX_SCU_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN28 */
#define IFX_SCU_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN28 */
#define IFX_SCU_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN29 */
#define IFX_SCU_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN29 */
#define IFX_SCU_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN29 */
#define IFX_SCU_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN30 */
#define IFX_SCU_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN30 */
#define IFX_SCU_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN30 */
#define IFX_SCU_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_SCU_ACCEN_WRA_Bits.EN31 */
#define IFX_SCU_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRA_Bits.EN31 */
#define IFX_SCU_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRA_Bits.EN31 */
#define IFX_SCU_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SCU_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SCU_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SCU_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SCU_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SCU_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SCU_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SCU_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SCU_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SCU_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SCU_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SCU_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SCU_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SCU_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SCU_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SCU_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SCU_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SCU_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SCU_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SCU_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SCU_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SCU_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SCU_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SCU_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SCU_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN00 */
#define IFX_SCU_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN00 */
#define IFX_SCU_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN00 */
#define IFX_SCU_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN01 */
#define IFX_SCU_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN01 */
#define IFX_SCU_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN01 */
#define IFX_SCU_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN02 */
#define IFX_SCU_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN02 */
#define IFX_SCU_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN02 */
#define IFX_SCU_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN03 */
#define IFX_SCU_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN03 */
#define IFX_SCU_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN03 */
#define IFX_SCU_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN04 */
#define IFX_SCU_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN04 */
#define IFX_SCU_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN04 */
#define IFX_SCU_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN05 */
#define IFX_SCU_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN05 */
#define IFX_SCU_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN05 */
#define IFX_SCU_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN06 */
#define IFX_SCU_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN06 */
#define IFX_SCU_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN06 */
#define IFX_SCU_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN07 */
#define IFX_SCU_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN07 */
#define IFX_SCU_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN07 */
#define IFX_SCU_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN08 */
#define IFX_SCU_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN08 */
#define IFX_SCU_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN08 */
#define IFX_SCU_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN09 */
#define IFX_SCU_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN09 */
#define IFX_SCU_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN09 */
#define IFX_SCU_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN10 */
#define IFX_SCU_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN10 */
#define IFX_SCU_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN10 */
#define IFX_SCU_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN11 */
#define IFX_SCU_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN11 */
#define IFX_SCU_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN11 */
#define IFX_SCU_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN12 */
#define IFX_SCU_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN12 */
#define IFX_SCU_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN12 */
#define IFX_SCU_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN13 */
#define IFX_SCU_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN13 */
#define IFX_SCU_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN13 */
#define IFX_SCU_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN14 */
#define IFX_SCU_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN14 */
#define IFX_SCU_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN14 */
#define IFX_SCU_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN15 */
#define IFX_SCU_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN15 */
#define IFX_SCU_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN15 */
#define IFX_SCU_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN16 */
#define IFX_SCU_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN16 */
#define IFX_SCU_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN16 */
#define IFX_SCU_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN17 */
#define IFX_SCU_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN17 */
#define IFX_SCU_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN17 */
#define IFX_SCU_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN18 */
#define IFX_SCU_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN18 */
#define IFX_SCU_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN18 */
#define IFX_SCU_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN19 */
#define IFX_SCU_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN19 */
#define IFX_SCU_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN19 */
#define IFX_SCU_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN20 */
#define IFX_SCU_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN20 */
#define IFX_SCU_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN20 */
#define IFX_SCU_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN21 */
#define IFX_SCU_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN21 */
#define IFX_SCU_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN21 */
#define IFX_SCU_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN22 */
#define IFX_SCU_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN22 */
#define IFX_SCU_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN22 */
#define IFX_SCU_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN23 */
#define IFX_SCU_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN23 */
#define IFX_SCU_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN23 */
#define IFX_SCU_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN24 */
#define IFX_SCU_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN24 */
#define IFX_SCU_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN24 */
#define IFX_SCU_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN25 */
#define IFX_SCU_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN25 */
#define IFX_SCU_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN25 */
#define IFX_SCU_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN26 */
#define IFX_SCU_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN26 */
#define IFX_SCU_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN26 */
#define IFX_SCU_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN27 */
#define IFX_SCU_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN27 */
#define IFX_SCU_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN27 */
#define IFX_SCU_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN28 */
#define IFX_SCU_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN28 */
#define IFX_SCU_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN28 */
#define IFX_SCU_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN29 */
#define IFX_SCU_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN29 */
#define IFX_SCU_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN29 */
#define IFX_SCU_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN30 */
#define IFX_SCU_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN30 */
#define IFX_SCU_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN30 */
#define IFX_SCU_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_SCU_ACCEN_RDA_Bits.EN31 */
#define IFX_SCU_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDA_Bits.EN31 */
#define IFX_SCU_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDA_Bits.EN31 */
#define IFX_SCU_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SCU_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SCU_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SCU_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SCU_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SCU_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SCU_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SCU_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SCU_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SCU_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SCU_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SCU_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SCU_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SCU_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SCU_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SCU_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SCU_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SCU_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SCU_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SCU_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SCU_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SCU_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SCU_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SCU_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SCU_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.RD00 */
#define IFX_SCU_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.RD00 */
#define IFX_SCU_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.RD00 */
#define IFX_SCU_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.RD01 */
#define IFX_SCU_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.RD01 */
#define IFX_SCU_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.RD01 */
#define IFX_SCU_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.RD02 */
#define IFX_SCU_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.RD02 */
#define IFX_SCU_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.RD02 */
#define IFX_SCU_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.RD03 */
#define IFX_SCU_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.RD03 */
#define IFX_SCU_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.RD03 */
#define IFX_SCU_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.RD04 */
#define IFX_SCU_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.RD04 */
#define IFX_SCU_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.RD04 */
#define IFX_SCU_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.RD05 */
#define IFX_SCU_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.RD05 */
#define IFX_SCU_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.RD05 */
#define IFX_SCU_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.RD06 */
#define IFX_SCU_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.RD06 */
#define IFX_SCU_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.RD06 */
#define IFX_SCU_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.RD07 */
#define IFX_SCU_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.RD07 */
#define IFX_SCU_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.RD07 */
#define IFX_SCU_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.WR00 */
#define IFX_SCU_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.WR00 */
#define IFX_SCU_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.WR00 */
#define IFX_SCU_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.WR01 */
#define IFX_SCU_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.WR01 */
#define IFX_SCU_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.WR01 */
#define IFX_SCU_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.WR02 */
#define IFX_SCU_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.WR02 */
#define IFX_SCU_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.WR02 */
#define IFX_SCU_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.WR03 */
#define IFX_SCU_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.WR03 */
#define IFX_SCU_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.WR03 */
#define IFX_SCU_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.WR04 */
#define IFX_SCU_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.WR04 */
#define IFX_SCU_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.WR04 */
#define IFX_SCU_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.WR05 */
#define IFX_SCU_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.WR05 */
#define IFX_SCU_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.WR05 */
#define IFX_SCU_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.WR06 */
#define IFX_SCU_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.WR06 */
#define IFX_SCU_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.WR06 */
#define IFX_SCU_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_SCU_ACCEN_VM_Bits.WR07 */
#define IFX_SCU_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_VM_Bits.WR07 */
#define IFX_SCU_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_VM_Bits.WR07 */
#define IFX_SCU_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.RD00 */
#define IFX_SCU_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.RD00 */
#define IFX_SCU_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.RD00 */
#define IFX_SCU_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.RD01 */
#define IFX_SCU_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.RD01 */
#define IFX_SCU_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.RD01 */
#define IFX_SCU_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.RD02 */
#define IFX_SCU_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.RD02 */
#define IFX_SCU_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.RD02 */
#define IFX_SCU_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.RD03 */
#define IFX_SCU_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.RD03 */
#define IFX_SCU_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.RD03 */
#define IFX_SCU_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.RD04 */
#define IFX_SCU_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.RD04 */
#define IFX_SCU_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.RD04 */
#define IFX_SCU_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.RD05 */
#define IFX_SCU_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.RD05 */
#define IFX_SCU_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.RD05 */
#define IFX_SCU_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.RD06 */
#define IFX_SCU_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.RD06 */
#define IFX_SCU_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.RD06 */
#define IFX_SCU_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.RD07 */
#define IFX_SCU_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.RD07 */
#define IFX_SCU_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.RD07 */
#define IFX_SCU_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.WR00 */
#define IFX_SCU_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.WR00 */
#define IFX_SCU_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.WR00 */
#define IFX_SCU_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.WR01 */
#define IFX_SCU_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.WR01 */
#define IFX_SCU_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.WR01 */
#define IFX_SCU_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.WR02 */
#define IFX_SCU_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.WR02 */
#define IFX_SCU_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.WR02 */
#define IFX_SCU_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.WR03 */
#define IFX_SCU_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.WR03 */
#define IFX_SCU_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.WR03 */
#define IFX_SCU_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.WR04 */
#define IFX_SCU_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.WR04 */
#define IFX_SCU_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.WR04 */
#define IFX_SCU_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.WR05 */
#define IFX_SCU_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.WR05 */
#define IFX_SCU_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.WR05 */
#define IFX_SCU_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.WR06 */
#define IFX_SCU_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.WR06 */
#define IFX_SCU_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.WR06 */
#define IFX_SCU_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_SCU_ACCEN_PRS_Bits.WR07 */
#define IFX_SCU_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_SCU_ACCEN_PRS_Bits.WR07 */
#define IFX_SCU_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ACCEN_PRS_Bits.WR07 */
#define IFX_SCU_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_CTRL_Bits.TRAPFWDEN */
#define IFX_SCU_TRAPS_CPU_CTRL_TRAPFWDEN_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_CTRL_Bits.TRAPFWDEN */
#define IFX_SCU_TRAPS_CPU_CTRL_TRAPFWDEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_CTRL_Bits.TRAPFWDEN */
#define IFX_SCU_TRAPS_CPU_CTRL_TRAPFWDEN_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_ESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_GSMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_GSMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_GSMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SWT_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SWT_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SETCLREN_SWT_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_ESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_GSMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_GSMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_GSMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SWT_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SWT_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_SET_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_SET_SWT_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_ESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_GSMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_GSMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_GSMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SWT_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SWT_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_SETCLRGRP_CLR_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_SETCLRGRP_CLR_SWT_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_STAT_ESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_STAT_SMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_STAT_GSMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_STAT_GSMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_STAT_GSMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_STAT_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_STAT_SWT_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_STAT_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_STAT_SWT_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_STAT_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_STAT_SWT_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT0 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT1 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.ESRT2 */
#define IFX_SCU_TRAPS_CPU_DIS_ESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP0 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP1 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP2 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.SMUTP3 */
#define IFX_SCU_TRAPS_CPU_DIS_SMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_DIS_GSMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_DIS_GSMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.GSMUTCS */
#define IFX_SCU_TRAPS_CPU_DIS_GSMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CPU_DIS_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_DIS_SWT_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CPU_DIS_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_DIS_SWT_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CPU_DIS_Bits.SWT */
#define IFX_SCU_TRAPS_CPU_DIS_SWT_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CS_CTRL_Bits.TRAPFWDEN */
#define IFX_SCU_TRAPS_CS_CTRL_TRAPFWDEN_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_CTRL_Bits.TRAPFWDEN */
#define IFX_SCU_TRAPS_CS_CTRL_TRAPFWDEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_CTRL_Bits.TRAPFWDEN */
#define IFX_SCU_TRAPS_CS_CTRL_TRAPFWDEN_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_GSMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_SMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_SMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_SMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_SWTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_SWTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SETCLREN_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SETCLREN_SWTCS_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_GSMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_SMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_SMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_SMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_SWTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_SWTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_SET_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_SET_SWTCS_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_GSMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_SMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_SMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_SMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_SWTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_SWTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_SETCLR_CLR_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_SETCLR_CLR_SWTCS_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_STAT_GESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_STAT_GSMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_STAT_SMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_STAT_SMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_STAT_SMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CS_STAT_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_STAT_SWTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_STAT_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_STAT_SWTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_STAT_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_STAT_SWTCS_OFF (9u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT0 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT0_OFF (0u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT1 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT1_OFF (1u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.GESRT2 */
#define IFX_SCU_TRAPS_CS_DIS_GESRT2_OFF (2u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP0_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP0 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP0_OFF (4u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP1_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP1 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP1_OFF (5u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP2_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP2 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP2_OFF (6u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP3_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.GSMUTP3 */
#define IFX_SCU_TRAPS_CS_DIS_GSMUTP3_OFF (7u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_DIS_SMUTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_DIS_SMUTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.SMUTCS */
#define IFX_SCU_TRAPS_CS_DIS_SMUTCS_OFF (8u)

/** \brief Length for Ifx_SCU_TRAPS_CS_DIS_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_DIS_SWTCS_LEN (1u)

/** \brief Mask for Ifx_SCU_TRAPS_CS_DIS_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_DIS_SWTCS_MSK (0x1u)

/** \brief Offset for Ifx_SCU_TRAPS_CS_DIS_Bits.SWTCS */
#define IFX_SCU_TRAPS_CS_DIS_SWTCS_OFF (9u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0A */
#define IFX_SCU_ERU_EIFILT_FILRQ0A_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0A */
#define IFX_SCU_ERU_EIFILT_FILRQ0A_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0A */
#define IFX_SCU_ERU_EIFILT_FILRQ0A_OFF (0u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0B */
#define IFX_SCU_ERU_EIFILT_FILRQ0B_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0B */
#define IFX_SCU_ERU_EIFILT_FILRQ0B_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0B */
#define IFX_SCU_ERU_EIFILT_FILRQ0B_OFF (1u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0F */
#define IFX_SCU_ERU_EIFILT_FILRQ0F_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0F */
#define IFX_SCU_ERU_EIFILT_FILRQ0F_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ0F */
#define IFX_SCU_ERU_EIFILT_FILRQ0F_OFF (2u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1A */
#define IFX_SCU_ERU_EIFILT_FILRQ1A_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1A */
#define IFX_SCU_ERU_EIFILT_FILRQ1A_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1A */
#define IFX_SCU_ERU_EIFILT_FILRQ1A_OFF (3u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1B */
#define IFX_SCU_ERU_EIFILT_FILRQ1B_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1B */
#define IFX_SCU_ERU_EIFILT_FILRQ1B_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1B */
#define IFX_SCU_ERU_EIFILT_FILRQ1B_OFF (4u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1G */
#define IFX_SCU_ERU_EIFILT_FILRQ1G_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1G */
#define IFX_SCU_ERU_EIFILT_FILRQ1G_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ1G */
#define IFX_SCU_ERU_EIFILT_FILRQ1G_OFF (5u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2A */
#define IFX_SCU_ERU_EIFILT_FILRQ2A_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2A */
#define IFX_SCU_ERU_EIFILT_FILRQ2A_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2A */
#define IFX_SCU_ERU_EIFILT_FILRQ2A_OFF (6u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2B */
#define IFX_SCU_ERU_EIFILT_FILRQ2B_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2B */
#define IFX_SCU_ERU_EIFILT_FILRQ2B_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2B */
#define IFX_SCU_ERU_EIFILT_FILRQ2B_OFF (7u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2C */
#define IFX_SCU_ERU_EIFILT_FILRQ2C_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2C */
#define IFX_SCU_ERU_EIFILT_FILRQ2C_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ2C */
#define IFX_SCU_ERU_EIFILT_FILRQ2C_OFF (8u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3A */
#define IFX_SCU_ERU_EIFILT_FILRQ3A_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3A */
#define IFX_SCU_ERU_EIFILT_FILRQ3A_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3A */
#define IFX_SCU_ERU_EIFILT_FILRQ3A_OFF (9u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3B */
#define IFX_SCU_ERU_EIFILT_FILRQ3B_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3B */
#define IFX_SCU_ERU_EIFILT_FILRQ3B_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3B */
#define IFX_SCU_ERU_EIFILT_FILRQ3B_OFF (10u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3C */
#define IFX_SCU_ERU_EIFILT_FILRQ3C_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3C */
#define IFX_SCU_ERU_EIFILT_FILRQ3C_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ3C */
#define IFX_SCU_ERU_EIFILT_FILRQ3C_OFF (11u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4A */
#define IFX_SCU_ERU_EIFILT_FILRQ4A_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4A */
#define IFX_SCU_ERU_EIFILT_FILRQ4A_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4A */
#define IFX_SCU_ERU_EIFILT_FILRQ4A_OFF (12u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4D */
#define IFX_SCU_ERU_EIFILT_FILRQ4D_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4D */
#define IFX_SCU_ERU_EIFILT_FILRQ4D_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4D */
#define IFX_SCU_ERU_EIFILT_FILRQ4D_OFF (13u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4G */
#define IFX_SCU_ERU_EIFILT_FILRQ4G_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4G */
#define IFX_SCU_ERU_EIFILT_FILRQ4G_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ4G */
#define IFX_SCU_ERU_EIFILT_FILRQ4G_OFF (14u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5A */
#define IFX_SCU_ERU_EIFILT_FILRQ5A_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5A */
#define IFX_SCU_ERU_EIFILT_FILRQ5A_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5A */
#define IFX_SCU_ERU_EIFILT_FILRQ5A_OFF (15u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5E */
#define IFX_SCU_ERU_EIFILT_FILRQ5E_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5E */
#define IFX_SCU_ERU_EIFILT_FILRQ5E_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5E */
#define IFX_SCU_ERU_EIFILT_FILRQ5E_OFF (16u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5G */
#define IFX_SCU_ERU_EIFILT_FILRQ5G_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5G */
#define IFX_SCU_ERU_EIFILT_FILRQ5G_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ5G */
#define IFX_SCU_ERU_EIFILT_FILRQ5G_OFF (17u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6A */
#define IFX_SCU_ERU_EIFILT_FILRQ6A_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6A */
#define IFX_SCU_ERU_EIFILT_FILRQ6A_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6A */
#define IFX_SCU_ERU_EIFILT_FILRQ6A_OFF (18u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6B */
#define IFX_SCU_ERU_EIFILT_FILRQ6B_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6B */
#define IFX_SCU_ERU_EIFILT_FILRQ6B_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6B */
#define IFX_SCU_ERU_EIFILT_FILRQ6B_OFF (19u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6F */
#define IFX_SCU_ERU_EIFILT_FILRQ6F_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6F */
#define IFX_SCU_ERU_EIFILT_FILRQ6F_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ6F */
#define IFX_SCU_ERU_EIFILT_FILRQ6F_OFF (20u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7A */
#define IFX_SCU_ERU_EIFILT_FILRQ7A_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7A */
#define IFX_SCU_ERU_EIFILT_FILRQ7A_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7A */
#define IFX_SCU_ERU_EIFILT_FILRQ7A_OFF (21u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7B */
#define IFX_SCU_ERU_EIFILT_FILRQ7B_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7B */
#define IFX_SCU_ERU_EIFILT_FILRQ7B_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7B */
#define IFX_SCU_ERU_EIFILT_FILRQ7B_OFF (22u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7G */
#define IFX_SCU_ERU_EIFILT_FILRQ7G_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7G */
#define IFX_SCU_ERU_EIFILT_FILRQ7G_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILRQ7G */
#define IFX_SCU_ERU_EIFILT_FILRQ7G_OFF (23u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.FILTDIV */
#define IFX_SCU_ERU_EIFILT_FILTDIV_LEN (4u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.FILTDIV */
#define IFX_SCU_ERU_EIFILT_FILTDIV_MSK (0xfu)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.FILTDIV */
#define IFX_SCU_ERU_EIFILT_FILTDIV_OFF (24u)

/** \brief Length for Ifx_SCU_ERU_EIFILT_Bits.DEPTH */
#define IFX_SCU_ERU_EIFILT_DEPTH_LEN (4u)

/** \brief Mask for Ifx_SCU_ERU_EIFILT_Bits.DEPTH */
#define IFX_SCU_ERU_EIFILT_DEPTH_MSK (0xfu)

/** \brief Offset for Ifx_SCU_ERU_EIFILT_Bits.DEPTH */
#define IFX_SCU_ERU_EIFILT_DEPTH_OFF (28u)

/** \brief Length for Ifx_SCU_ERU_EICR_Bits.EIEN */
#define IFX_SCU_ERU_EICR_EIEN_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EICR_Bits.EIEN */
#define IFX_SCU_ERU_EICR_EIEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EICR_Bits.EIEN */
#define IFX_SCU_ERU_EICR_EIEN_OFF (0u)

/** \brief Length for Ifx_SCU_ERU_EICR_Bits.EIEN_P */
#define IFX_SCU_ERU_EICR_EIEN_P_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EICR_Bits.EIEN_P */
#define IFX_SCU_ERU_EICR_EIEN_P_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EICR_Bits.EIEN_P */
#define IFX_SCU_ERU_EICR_EIEN_P_OFF (1u)

/** \brief Length for Ifx_SCU_ERU_EICR_Bits.EISEL */
#define IFX_SCU_ERU_EICR_EISEL_LEN (3u)

/** \brief Mask for Ifx_SCU_ERU_EICR_Bits.EISEL */
#define IFX_SCU_ERU_EICR_EISEL_MSK (0x7u)

/** \brief Offset for Ifx_SCU_ERU_EICR_Bits.EISEL */
#define IFX_SCU_ERU_EICR_EISEL_OFF (4u)

/** \brief Length for Ifx_SCU_ERU_EICR_Bits.FEN */
#define IFX_SCU_ERU_EICR_FEN_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EICR_Bits.FEN */
#define IFX_SCU_ERU_EICR_FEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EICR_Bits.FEN */
#define IFX_SCU_ERU_EICR_FEN_OFF (8u)

/** \brief Length for Ifx_SCU_ERU_EICR_Bits.REN */
#define IFX_SCU_ERU_EICR_REN_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EICR_Bits.REN */
#define IFX_SCU_ERU_EICR_REN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EICR_Bits.REN */
#define IFX_SCU_ERU_EICR_REN_OFF (9u)

/** \brief Length for Ifx_SCU_ERU_EICR_Bits.LDEN */
#define IFX_SCU_ERU_EICR_LDEN_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EICR_Bits.LDEN */
#define IFX_SCU_ERU_EICR_LDEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EICR_Bits.LDEN */
#define IFX_SCU_ERU_EICR_LDEN_OFF (10u)

/** \brief Length for Ifx_SCU_ERU_EICR_Bits.TPEN */
#define IFX_SCU_ERU_EICR_TPEN_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EICR_Bits.TPEN */
#define IFX_SCU_ERU_EICR_TPEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EICR_Bits.TPEN */
#define IFX_SCU_ERU_EICR_TPEN_OFF (11u)

/** \brief Length for Ifx_SCU_ERU_EICR_Bits.ONP */
#define IFX_SCU_ERU_EICR_ONP_LEN (3u)

/** \brief Mask for Ifx_SCU_ERU_EICR_Bits.ONP */
#define IFX_SCU_ERU_EICR_ONP_MSK (0x7u)

/** \brief Offset for Ifx_SCU_ERU_EICR_Bits.ONP */
#define IFX_SCU_ERU_EICR_ONP_OFF (12u)

/** \brief Length for Ifx_SCU_ERU_EIFR_Bits.INTF0 */
#define IFX_SCU_ERU_EIFR_INTF0_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFR_Bits.INTF0 */
#define IFX_SCU_ERU_EIFR_INTF0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFR_Bits.INTF0 */
#define IFX_SCU_ERU_EIFR_INTF0_OFF (0u)

/** \brief Length for Ifx_SCU_ERU_EIFR_Bits.INTF1 */
#define IFX_SCU_ERU_EIFR_INTF1_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFR_Bits.INTF1 */
#define IFX_SCU_ERU_EIFR_INTF1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFR_Bits.INTF1 */
#define IFX_SCU_ERU_EIFR_INTF1_OFF (1u)

/** \brief Length for Ifx_SCU_ERU_EIFR_Bits.INTF2 */
#define IFX_SCU_ERU_EIFR_INTF2_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFR_Bits.INTF2 */
#define IFX_SCU_ERU_EIFR_INTF2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFR_Bits.INTF2 */
#define IFX_SCU_ERU_EIFR_INTF2_OFF (2u)

/** \brief Length for Ifx_SCU_ERU_EIFR_Bits.INTF3 */
#define IFX_SCU_ERU_EIFR_INTF3_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFR_Bits.INTF3 */
#define IFX_SCU_ERU_EIFR_INTF3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFR_Bits.INTF3 */
#define IFX_SCU_ERU_EIFR_INTF3_OFF (3u)

/** \brief Length for Ifx_SCU_ERU_EIFR_Bits.INTF4 */
#define IFX_SCU_ERU_EIFR_INTF4_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFR_Bits.INTF4 */
#define IFX_SCU_ERU_EIFR_INTF4_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFR_Bits.INTF4 */
#define IFX_SCU_ERU_EIFR_INTF4_OFF (4u)

/** \brief Length for Ifx_SCU_ERU_EIFR_Bits.INTF5 */
#define IFX_SCU_ERU_EIFR_INTF5_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFR_Bits.INTF5 */
#define IFX_SCU_ERU_EIFR_INTF5_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFR_Bits.INTF5 */
#define IFX_SCU_ERU_EIFR_INTF5_OFF (5u)

/** \brief Length for Ifx_SCU_ERU_EIFR_Bits.INTF6 */
#define IFX_SCU_ERU_EIFR_INTF6_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFR_Bits.INTF6 */
#define IFX_SCU_ERU_EIFR_INTF6_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFR_Bits.INTF6 */
#define IFX_SCU_ERU_EIFR_INTF6_OFF (6u)

/** \brief Length for Ifx_SCU_ERU_EIFR_Bits.INTF7 */
#define IFX_SCU_ERU_EIFR_INTF7_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_EIFR_Bits.INTF7 */
#define IFX_SCU_ERU_EIFR_INTF7_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_EIFR_Bits.INTF7 */
#define IFX_SCU_ERU_EIFR_INTF7_OFF (7u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FS0 */
#define IFX_SCU_ERU_FMR_FS0_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FS0 */
#define IFX_SCU_ERU_FMR_FS0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FS0 */
#define IFX_SCU_ERU_FMR_FS0_OFF (0u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FS1 */
#define IFX_SCU_ERU_FMR_FS1_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FS1 */
#define IFX_SCU_ERU_FMR_FS1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FS1 */
#define IFX_SCU_ERU_FMR_FS1_OFF (1u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FS2 */
#define IFX_SCU_ERU_FMR_FS2_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FS2 */
#define IFX_SCU_ERU_FMR_FS2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FS2 */
#define IFX_SCU_ERU_FMR_FS2_OFF (2u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FS3 */
#define IFX_SCU_ERU_FMR_FS3_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FS3 */
#define IFX_SCU_ERU_FMR_FS3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FS3 */
#define IFX_SCU_ERU_FMR_FS3_OFF (3u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FS4 */
#define IFX_SCU_ERU_FMR_FS4_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FS4 */
#define IFX_SCU_ERU_FMR_FS4_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FS4 */
#define IFX_SCU_ERU_FMR_FS4_OFF (4u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FS5 */
#define IFX_SCU_ERU_FMR_FS5_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FS5 */
#define IFX_SCU_ERU_FMR_FS5_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FS5 */
#define IFX_SCU_ERU_FMR_FS5_OFF (5u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FS6 */
#define IFX_SCU_ERU_FMR_FS6_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FS6 */
#define IFX_SCU_ERU_FMR_FS6_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FS6 */
#define IFX_SCU_ERU_FMR_FS6_OFF (6u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FS7 */
#define IFX_SCU_ERU_FMR_FS7_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FS7 */
#define IFX_SCU_ERU_FMR_FS7_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FS7 */
#define IFX_SCU_ERU_FMR_FS7_OFF (7u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FC0 */
#define IFX_SCU_ERU_FMR_FC0_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FC0 */
#define IFX_SCU_ERU_FMR_FC0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FC0 */
#define IFX_SCU_ERU_FMR_FC0_OFF (16u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FC1 */
#define IFX_SCU_ERU_FMR_FC1_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FC1 */
#define IFX_SCU_ERU_FMR_FC1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FC1 */
#define IFX_SCU_ERU_FMR_FC1_OFF (17u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FC2 */
#define IFX_SCU_ERU_FMR_FC2_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FC2 */
#define IFX_SCU_ERU_FMR_FC2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FC2 */
#define IFX_SCU_ERU_FMR_FC2_OFF (18u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FC3 */
#define IFX_SCU_ERU_FMR_FC3_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FC3 */
#define IFX_SCU_ERU_FMR_FC3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FC3 */
#define IFX_SCU_ERU_FMR_FC3_OFF (19u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FC4 */
#define IFX_SCU_ERU_FMR_FC4_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FC4 */
#define IFX_SCU_ERU_FMR_FC4_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FC4 */
#define IFX_SCU_ERU_FMR_FC4_OFF (20u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FC5 */
#define IFX_SCU_ERU_FMR_FC5_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FC5 */
#define IFX_SCU_ERU_FMR_FC5_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FC5 */
#define IFX_SCU_ERU_FMR_FC5_OFF (21u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FC6 */
#define IFX_SCU_ERU_FMR_FC6_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FC6 */
#define IFX_SCU_ERU_FMR_FC6_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FC6 */
#define IFX_SCU_ERU_FMR_FC6_OFF (22u)

/** \brief Length for Ifx_SCU_ERU_FMR_Bits.FC7 */
#define IFX_SCU_ERU_FMR_FC7_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_FMR_Bits.FC7 */
#define IFX_SCU_ERU_FMR_FC7_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_FMR_Bits.FC7 */
#define IFX_SCU_ERU_FMR_FC7_OFF (23u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IPEN0 */
#define IFX_SCU_ERU_IGCR_IPEN0_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IPEN0 */
#define IFX_SCU_ERU_IGCR_IPEN0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IPEN0 */
#define IFX_SCU_ERU_IGCR_IPEN0_OFF (0u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IPEN1 */
#define IFX_SCU_ERU_IGCR_IPEN1_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IPEN1 */
#define IFX_SCU_ERU_IGCR_IPEN1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IPEN1 */
#define IFX_SCU_ERU_IGCR_IPEN1_OFF (1u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IPEN2 */
#define IFX_SCU_ERU_IGCR_IPEN2_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IPEN2 */
#define IFX_SCU_ERU_IGCR_IPEN2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IPEN2 */
#define IFX_SCU_ERU_IGCR_IPEN2_OFF (2u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IPEN3 */
#define IFX_SCU_ERU_IGCR_IPEN3_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IPEN3 */
#define IFX_SCU_ERU_IGCR_IPEN3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IPEN3 */
#define IFX_SCU_ERU_IGCR_IPEN3_OFF (3u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IPEN4 */
#define IFX_SCU_ERU_IGCR_IPEN4_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IPEN4 */
#define IFX_SCU_ERU_IGCR_IPEN4_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IPEN4 */
#define IFX_SCU_ERU_IGCR_IPEN4_OFF (4u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IPEN5 */
#define IFX_SCU_ERU_IGCR_IPEN5_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IPEN5 */
#define IFX_SCU_ERU_IGCR_IPEN5_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IPEN5 */
#define IFX_SCU_ERU_IGCR_IPEN5_OFF (5u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IPEN6 */
#define IFX_SCU_ERU_IGCR_IPEN6_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IPEN6 */
#define IFX_SCU_ERU_IGCR_IPEN6_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IPEN6 */
#define IFX_SCU_ERU_IGCR_IPEN6_OFF (6u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IPEN7 */
#define IFX_SCU_ERU_IGCR_IPEN7_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IPEN7 */
#define IFX_SCU_ERU_IGCR_IPEN7_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IPEN7 */
#define IFX_SCU_ERU_IGCR_IPEN7_OFF (7u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.GEEN */
#define IFX_SCU_ERU_IGCR_GEEN_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.GEEN */
#define IFX_SCU_ERU_IGCR_GEEN_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.GEEN */
#define IFX_SCU_ERU_IGCR_GEEN_OFF (13u)

/** \brief Length for Ifx_SCU_ERU_IGCR_Bits.IGP */
#define IFX_SCU_ERU_IGCR_IGP_LEN (2u)

/** \brief Mask for Ifx_SCU_ERU_IGCR_Bits.IGP */
#define IFX_SCU_ERU_IGCR_IGP_MSK (0x3u)

/** \brief Offset for Ifx_SCU_ERU_IGCR_Bits.IGP */
#define IFX_SCU_ERU_IGCR_IGP_OFF (14u)

/** \brief Length for Ifx_SCU_ERU_PDRR_Bits.PDR0 */
#define IFX_SCU_ERU_PDRR_PDR0_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_PDRR_Bits.PDR0 */
#define IFX_SCU_ERU_PDRR_PDR0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_PDRR_Bits.PDR0 */
#define IFX_SCU_ERU_PDRR_PDR0_OFF (0u)

/** \brief Length for Ifx_SCU_ERU_PDRR_Bits.PDR1 */
#define IFX_SCU_ERU_PDRR_PDR1_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_PDRR_Bits.PDR1 */
#define IFX_SCU_ERU_PDRR_PDR1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_PDRR_Bits.PDR1 */
#define IFX_SCU_ERU_PDRR_PDR1_OFF (1u)

/** \brief Length for Ifx_SCU_ERU_PDRR_Bits.PDR2 */
#define IFX_SCU_ERU_PDRR_PDR2_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_PDRR_Bits.PDR2 */
#define IFX_SCU_ERU_PDRR_PDR2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_PDRR_Bits.PDR2 */
#define IFX_SCU_ERU_PDRR_PDR2_OFF (2u)

/** \brief Length for Ifx_SCU_ERU_PDRR_Bits.PDR3 */
#define IFX_SCU_ERU_PDRR_PDR3_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_PDRR_Bits.PDR3 */
#define IFX_SCU_ERU_PDRR_PDR3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_PDRR_Bits.PDR3 */
#define IFX_SCU_ERU_PDRR_PDR3_OFF (3u)

/** \brief Length for Ifx_SCU_ERU_PDRR_Bits.PDR4 */
#define IFX_SCU_ERU_PDRR_PDR4_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_PDRR_Bits.PDR4 */
#define IFX_SCU_ERU_PDRR_PDR4_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_PDRR_Bits.PDR4 */
#define IFX_SCU_ERU_PDRR_PDR4_OFF (4u)

/** \brief Length for Ifx_SCU_ERU_PDRR_Bits.PDR5 */
#define IFX_SCU_ERU_PDRR_PDR5_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_PDRR_Bits.PDR5 */
#define IFX_SCU_ERU_PDRR_PDR5_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_PDRR_Bits.PDR5 */
#define IFX_SCU_ERU_PDRR_PDR5_OFF (5u)

/** \brief Length for Ifx_SCU_ERU_PDRR_Bits.PDR6 */
#define IFX_SCU_ERU_PDRR_PDR6_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_PDRR_Bits.PDR6 */
#define IFX_SCU_ERU_PDRR_PDR6_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_PDRR_Bits.PDR6 */
#define IFX_SCU_ERU_PDRR_PDR6_OFF (6u)

/** \brief Length for Ifx_SCU_ERU_PDRR_Bits.PDR7 */
#define IFX_SCU_ERU_PDRR_PDR7_LEN (1u)

/** \brief Mask for Ifx_SCU_ERU_PDRR_Bits.PDR7 */
#define IFX_SCU_ERU_PDRR_PDR7_MSK (0x1u)

/** \brief Offset for Ifx_SCU_ERU_PDRR_Bits.PDR7 */
#define IFX_SCU_ERU_PDRR_PDR7_OFF (7u)

/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN0 */
#define IFX_SCU_OVCENABLE_OVEN0_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN0 */
#define IFX_SCU_OVCENABLE_OVEN0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN0 */
#define IFX_SCU_OVCENABLE_OVEN0_OFF (0u)

/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN1 */
#define IFX_SCU_OVCENABLE_OVEN1_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN1 */
#define IFX_SCU_OVCENABLE_OVEN1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN1 */
#define IFX_SCU_OVCENABLE_OVEN1_OFF (1u)

/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN2 */
#define IFX_SCU_OVCENABLE_OVEN2_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN2 */
#define IFX_SCU_OVCENABLE_OVEN2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN2 */
#define IFX_SCU_OVCENABLE_OVEN2_OFF (2u)

/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN3 */
#define IFX_SCU_OVCENABLE_OVEN3_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN3 */
#define IFX_SCU_OVCENABLE_OVEN3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN3 */
#define IFX_SCU_OVCENABLE_OVEN3_OFF (3u)

/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN4 */
#define IFX_SCU_OVCENABLE_OVEN4_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN4 */
#define IFX_SCU_OVCENABLE_OVEN4_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN4 */
#define IFX_SCU_OVCENABLE_OVEN4_OFF (4u)

/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN5 */
#define IFX_SCU_OVCENABLE_OVEN5_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN5 */
#define IFX_SCU_OVCENABLE_OVEN5_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN5 */
#define IFX_SCU_OVCENABLE_OVEN5_OFF (5u)

/** \brief Length for Ifx_SCU_OVCENABLE_Bits.GOD */
#define IFX_SCU_OVCENABLE_GOD_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.GOD */
#define IFX_SCU_OVCENABLE_GOD_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.GOD */
#define IFX_SCU_OVCENABLE_GOD_OFF (8u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL0 */
#define IFX_SCU_OVCCON_CSEL0_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL0 */
#define IFX_SCU_OVCCON_CSEL0_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL0 */
#define IFX_SCU_OVCCON_CSEL0_OFF (0u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL1 */
#define IFX_SCU_OVCCON_CSEL1_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL1 */
#define IFX_SCU_OVCCON_CSEL1_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL1 */
#define IFX_SCU_OVCCON_CSEL1_OFF (1u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL2 */
#define IFX_SCU_OVCCON_CSEL2_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL2 */
#define IFX_SCU_OVCCON_CSEL2_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL2 */
#define IFX_SCU_OVCCON_CSEL2_OFF (2u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL3 */
#define IFX_SCU_OVCCON_CSEL3_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL3 */
#define IFX_SCU_OVCCON_CSEL3_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL3 */
#define IFX_SCU_OVCCON_CSEL3_OFF (3u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL4 */
#define IFX_SCU_OVCCON_CSEL4_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL4 */
#define IFX_SCU_OVCCON_CSEL4_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL4 */
#define IFX_SCU_OVCCON_CSEL4_OFF (4u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL5 */
#define IFX_SCU_OVCCON_CSEL5_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL5 */
#define IFX_SCU_OVCCON_CSEL5_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL5 */
#define IFX_SCU_OVCCON_CSEL5_OFF (5u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.OVSTRT */
#define IFX_SCU_OVCCON_OVSTRT_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.OVSTRT */
#define IFX_SCU_OVCCON_OVSTRT_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.OVSTRT */
#define IFX_SCU_OVCCON_OVSTRT_OFF (16u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.OVSTP */
#define IFX_SCU_OVCCON_OVSTP_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.OVSTP */
#define IFX_SCU_OVCCON_OVSTP_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.OVSTP */
#define IFX_SCU_OVCCON_OVSTP_OFF (17u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.DCINVAL */
#define IFX_SCU_OVCCON_DCINVAL_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.DCINVAL */
#define IFX_SCU_OVCCON_DCINVAL_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.DCINVAL */
#define IFX_SCU_OVCCON_DCINVAL_OFF (18u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.OVCONF */
#define IFX_SCU_OVCCON_OVCONF_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.OVCONF */
#define IFX_SCU_OVCCON_OVCONF_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.OVCONF */
#define IFX_SCU_OVCCON_OVCONF_OFF (24u)

/** \brief Length for Ifx_SCU_OVCCON_Bits.OVCONF_P */
#define IFX_SCU_OVCCON_OVCONF_P_LEN (1u)

/** \brief Mask for Ifx_SCU_OVCCON_Bits.OVCONF_P */
#define IFX_SCU_OVCCON_OVCONF_P_MSK (0x1u)

/** \brief Offset for Ifx_SCU_OVCCON_Bits.OVCONF_P */
#define IFX_SCU_OVCCON_OVCONF_P_OFF (25u)

/** \brief Length for Ifx_SCU_CHIPINFO_Bits.DEPT */
#define IFX_SCU_CHIPINFO_DEPT_LEN (5u)

/** \brief Mask for Ifx_SCU_CHIPINFO_Bits.DEPT */
#define IFX_SCU_CHIPINFO_DEPT_MSK (0x1fu)

/** \brief Offset for Ifx_SCU_CHIPINFO_Bits.DEPT */
#define IFX_SCU_CHIPINFO_DEPT_OFF (0u)

/** \brief Length for Ifx_SCU_CHIPINFO_Bits.MANUF */
#define IFX_SCU_CHIPINFO_MANUF_LEN (11u)

/** \brief Mask for Ifx_SCU_CHIPINFO_Bits.MANUF */
#define IFX_SCU_CHIPINFO_MANUF_MSK (0x7ffu)

/** \brief Offset for Ifx_SCU_CHIPINFO_Bits.MANUF */
#define IFX_SCU_CHIPINFO_MANUF_OFF (5u)

/** \brief Length for Ifx_SCU_CHIPINFO_Bits.CHREV */
#define IFX_SCU_CHIPINFO_CHREV_LEN (6u)

/** \brief Mask for Ifx_SCU_CHIPINFO_Bits.CHREV */
#define IFX_SCU_CHIPINFO_CHREV_MSK (0x3fu)

/** \brief Offset for Ifx_SCU_CHIPINFO_Bits.CHREV */
#define IFX_SCU_CHIPINFO_CHREV_OFF (16u)

/** \brief Length for Ifx_SCU_CHIPINFO_Bits.CHTEC */
#define IFX_SCU_CHIPINFO_CHTEC_LEN (2u)

/** \brief Mask for Ifx_SCU_CHIPINFO_Bits.CHTEC */
#define IFX_SCU_CHIPINFO_CHTEC_MSK (0x3u)

/** \brief Offset for Ifx_SCU_CHIPINFO_Bits.CHTEC */
#define IFX_SCU_CHIPINFO_CHTEC_OFF (22u)

/** \brief Length for Ifx_SCU_SOTACTRL_Bits.SOTASEL */
#define IFX_SCU_SOTACTRL_SOTASEL_LEN (2u)

/** \brief Mask for Ifx_SCU_SOTACTRL_Bits.SOTASEL */
#define IFX_SCU_SOTACTRL_SOTASEL_MSK (0x3u)

/** \brief Offset for Ifx_SCU_SOTACTRL_Bits.SOTASEL */
#define IFX_SCU_SOTACTRL_SOTASEL_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXSCU_BF_H */
