// Seed: 804479858
module module_0;
  supply0 id_1;
  logic   id_2;
  ;
  assign module_2.id_9 = 0;
  assign id_1 = 1 | id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd25
) (
    input wand id_0,
    output supply0 _id_1,
    input supply0 _id_2,
    input tri id_3[-1 : id_2  <<  id_1]
);
  logic [1 : id_2] id_5;
  parameter id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    output wand id_2,
    output wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output wand id_9,
    input uwire id_10,
    output wand id_11,
    input supply0 id_12,
    input wor id_13,
    output tri1 id_14,
    input uwire id_15,
    input tri1 id_16,
    output tri id_17,
    output tri1 id_18,
    input wire id_19,
    input wand id_20,
    input supply1 id_21,
    input tri id_22,
    output supply1 id_23,
    output uwire id_24,
    output uwire id_25,
    input supply0 id_26,
    input tri1 id_27,
    input wor id_28
);
  module_0 modCall_1 ();
  wire id_30;
endmodule
