#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x556ce7f60a00 .scope module, "filetb" "filetb" 2 1;
 .timescale 0 0;
v0x556ce7f7a910_0 .var "clk", 0 0;
v0x556ce7f7a9d0_0 .var/i "i", 31 0;
v0x556ce7f7aa90_0 .net "rd_data1", 31 0, L_0x556ce7f7b280;  1 drivers
v0x556ce7f7ab90_0 .net "rd_data2", 31 0, L_0x556ce7f7b5f0;  1 drivers
v0x556ce7f7ac60_0 .var "src_add1", 4 0;
v0x556ce7f7ad00_0 .var "src_add2", 4 0;
v0x556ce7f7add0_0 .var "wr_data_add", 4 0;
v0x556ce7f7aea0_0 .var "wr_data_in", 32 0;
v0x556ce7f7af70_0 .var "write", 0 0;
S_0x556ce7f60b90 .scope module, "ff" "file" 2 10, 3 1 0, S_0x556ce7f60a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rd_data1";
    .port_info 1 /OUTPUT 32 "rd_data2";
    .port_info 2 /INPUT 5 "src_add1";
    .port_info 3 /INPUT 5 "src_add2";
    .port_info 4 /INPUT 33 "wr_data_in";
    .port_info 5 /INPUT 5 "wr_data_add";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /INPUT 1 "clk";
L_0x556ce7f7b280 .functor BUFZ 32, L_0x556ce7f7b040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556ce7f7b5f0 .functor BUFZ 32, L_0x556ce7f7b390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556ce7f51940_0 .net *"_ivl_0", 31 0, L_0x556ce7f7b040;  1 drivers
v0x556ce7f79c00_0 .net *"_ivl_10", 6 0, L_0x556ce7f7b430;  1 drivers
L_0x7f54bad1e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556ce7f79ce0_0 .net *"_ivl_13", 1 0, L_0x7f54bad1e060;  1 drivers
v0x556ce7f79da0_0 .net *"_ivl_2", 6 0, L_0x556ce7f7b140;  1 drivers
L_0x7f54bad1e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556ce7f79e80_0 .net *"_ivl_5", 1 0, L_0x7f54bad1e018;  1 drivers
v0x556ce7f79fb0_0 .net *"_ivl_8", 31 0, L_0x556ce7f7b390;  1 drivers
v0x556ce7f7a090_0 .net "clk", 0 0, v0x556ce7f7a910_0;  1 drivers
v0x556ce7f7a150 .array "mem", 0 31, 31 0;
v0x556ce7f7a210_0 .net "rd_data1", 31 0, L_0x556ce7f7b280;  alias, 1 drivers
v0x556ce7f7a2f0_0 .net "rd_data2", 31 0, L_0x556ce7f7b5f0;  alias, 1 drivers
v0x556ce7f7a3d0_0 .net "src_add1", 4 0, v0x556ce7f7ac60_0;  1 drivers
v0x556ce7f7a4b0_0 .net "src_add2", 4 0, v0x556ce7f7ad00_0;  1 drivers
v0x556ce7f7a590_0 .net "wr_data_add", 4 0, v0x556ce7f7add0_0;  1 drivers
v0x556ce7f7a670_0 .net "wr_data_in", 32 0, v0x556ce7f7aea0_0;  1 drivers
v0x556ce7f7a750_0 .net "write", 0 0, v0x556ce7f7af70_0;  1 drivers
E_0x556ce7f5ef80 .event posedge, v0x556ce7f7a090_0;
L_0x556ce7f7b040 .array/port v0x556ce7f7a150, L_0x556ce7f7b140;
L_0x556ce7f7b140 .concat [ 5 2 0 0], v0x556ce7f7ac60_0, L_0x7f54bad1e018;
L_0x556ce7f7b390 .array/port v0x556ce7f7a150, L_0x556ce7f7b430;
L_0x556ce7f7b430 .concat [ 5 2 0 0], v0x556ce7f7ad00_0, L_0x7f54bad1e060;
    .scope S_0x556ce7f60b90;
T_0 ;
    %wait E_0x556ce7f5ef80;
    %load/vec4 v0x556ce7f7a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x556ce7f7a670_0;
    %pad/u 32;
    %load/vec4 v0x556ce7f7a590_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x556ce7f7a150, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556ce7f60a00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556ce7f7a9d0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x556ce7f60a00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556ce7f7a910_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x556ce7f60a00;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x556ce7f7a910_0;
    %inv;
    %store/vec4 v0x556ce7f7a910_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556ce7f60a00;
T_4 ;
    %vpi_call 2 18 "$dumpfile", "res.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556ce7f7af70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556ce7f7a9d0_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x556ce7f7a9d0_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %load/vec4 v0x556ce7f7a9d0_0;
    %pad/s 5;
    %store/vec4 v0x556ce7f7add0_0, 0, 5;
    %vpi_func 2 23 "$random" 32 {0 0 0};
    %pad/s 33;
    %store/vec4 v0x556ce7f7aea0_0, 0, 33;
    %delay 10, 0;
T_4.2 ; for-loop step statement
    %load/vec4 v0x556ce7f7a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556ce7f7a9d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556ce7f7af70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556ce7f7a9d0_0, 0, 32;
T_4.3 ; Top of for-loop
    %load/vec4 v0x556ce7f7a9d0_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_4.4, 5;
    %load/vec4 v0x556ce7f7a9d0_0;
    %pad/s 5;
    %store/vec4 v0x556ce7f7ac60_0, 0, 5;
    %delay 10, 0;
T_4.5 ; for-loop step statement
    %load/vec4 v0x556ce7f7a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556ce7f7a9d0_0, 0, 32;
    %jmp T_4.3;
T_4.4 ; for-loop exit label
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556ce7f7a9d0_0, 0, 32;
T_4.6 ; Top of for-loop
    %load/vec4 v0x556ce7f7a9d0_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_4.7, 5;
    %load/vec4 v0x556ce7f7a9d0_0;
    %pad/s 5;
    %store/vec4 v0x556ce7f7ad00_0, 0, 5;
    %delay 10, 0;
T_4.8 ; for-loop step statement
    %load/vec4 v0x556ce7f7a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556ce7f7a9d0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %delay 1000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "filetb.v";
    "file.v";
