// Seed: 112558764
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  wire id_6, id_7, id_8, id_9;
  wire id_10, id_11, id_12, id_13 = id_6, id_14;
  wire id_15;
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
