<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.1.200.1" title="frame_fpga" device="LIFCL-17-8UWG72C" performance_grade="8_Low-Power_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="line" top="top"/>
        <Source name="source/impl_1/top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="top"/>
        </Source>
        <Source name="source/impl_1/spi.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/reset_sync.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="osc_ip/osc_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="byte2pixel_ip/byte2pixel_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="dphy_rx_ip/dphy_rx_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="pll_ip/pll_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="sim/csi_tx/csi_tx.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="sim/pix2byte/pix2byte.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="sim/colorbar_gen.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="sim/image_gen.sv" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/frame_buffer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="ram_ip/ram_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/ram_inferred.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/simple_bayer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/display.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="frame_buffer_ram/frame_buffer_ram.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/lram_fb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/xy_to_addr.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/line.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="constraints.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="constraints.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="sim/colorbar_sim/colorbar_sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim/dphy_tx/dphy_tx.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim/image_gen_sim/image_gen_sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim/lram/lram.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim/pix2byte_sim/pix2byte_sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim/simple_bayer/simple_bayer.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim/top_sim/top_sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="camera_cloc_only1.sty"/>
</RadiantProject>
