Info (10281): Verilog HDL Declaration information at videogen.v(32): object "H_cnt" differs only in case from object "h_cnt" in the same scope File: /home/andrew/FAB/cps2_digiav/rtl/videogen.v Line: 32
Info (10281): Verilog HDL Declaration information at videogen.v(34): object "V_cnt" differs only in case from object "v_cnt" in the same scope File: /home/andrew/FAB/cps2_digiav/rtl/videogen.v Line: 34
Warning (10268): Verilog HDL information at i2s_upsampler.v(146): always construct contains both blocking and non-blocking assignments File: /home/andrew/FAB/cps2_digiav/rtl/i2s_upsampler.v Line: 146
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_mm_interconnect_0_router_004.sv Line: 49
