# TCL File Generated by Component Editor 13.1.1
# Mon Apr 27 12:16:32 EEST 2015
# DO NOT MODIFY


# 
# axi_dma_read "axi_dma_read" v1.0
# Panu Sjövall 2015.04.27.12:16:32
# DMA for axi
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module axi_dma_read
# 
set_module_property DESCRIPTION "DMA for axi"
set_module_property NAME axi_dma_read
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Panu Sjövall"
set_module_property DISPLAY_NAME axi_dma_read
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL axi3_dma_read
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file pre_calk_pkg.vhd VHDL PATH pre_calk_pkg.vhd
add_fileset_file axi3_dma_read.vhd VHDL PATH axi3_dma_read.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter slave_data_width_g INTEGER 32 ""
set_parameter_property slave_data_width_g DEFAULT_VALUE 32
set_parameter_property slave_data_width_g DISPLAY_NAME slave_data_width_g
set_parameter_property slave_data_width_g TYPE INTEGER
set_parameter_property slave_data_width_g UNITS None
set_parameter_property slave_data_width_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property slave_data_width_g DESCRIPTION ""
set_parameter_property slave_data_width_g HDL_PARAMETER true
add_parameter slave_address_width_g INTEGER 8
set_parameter_property slave_address_width_g DEFAULT_VALUE 8
set_parameter_property slave_address_width_g DISPLAY_NAME slave_address_width_g
set_parameter_property slave_address_width_g TYPE INTEGER
set_parameter_property slave_address_width_g UNITS None
set_parameter_property slave_address_width_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property slave_address_width_g HDL_PARAMETER true
add_parameter slave_id_width_g INTEGER 12
set_parameter_property slave_id_width_g DEFAULT_VALUE 12
set_parameter_property slave_id_width_g DISPLAY_NAME slave_id_width_g
set_parameter_property slave_id_width_g TYPE INTEGER
set_parameter_property slave_id_width_g UNITS None
set_parameter_property slave_id_width_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property slave_id_width_g HDL_PARAMETER true
add_parameter master_data_width_g INTEGER 64 ""
set_parameter_property master_data_width_g DEFAULT_VALUE 64
set_parameter_property master_data_width_g DISPLAY_NAME master_data_width_g
set_parameter_property master_data_width_g TYPE INTEGER
set_parameter_property master_data_width_g UNITS None
set_parameter_property master_data_width_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property master_data_width_g DESCRIPTION ""
set_parameter_property master_data_width_g HDL_PARAMETER true
add_parameter master_address_width_g INTEGER 32 ""
set_parameter_property master_address_width_g DEFAULT_VALUE 32
set_parameter_property master_address_width_g DISPLAY_NAME master_address_width_g
set_parameter_property master_address_width_g TYPE INTEGER
set_parameter_property master_address_width_g UNITS None
set_parameter_property master_address_width_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property master_address_width_g DESCRIPTION ""
set_parameter_property master_address_width_g HDL_PARAMETER true
add_parameter master_id_width_g INTEGER 8 ""
set_parameter_property master_id_width_g DEFAULT_VALUE 8
set_parameter_property master_id_width_g DISPLAY_NAME master_id_width_g
set_parameter_property master_id_width_g TYPE INTEGER
set_parameter_property master_id_width_g UNITS None
set_parameter_property master_id_width_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property master_id_width_g DESCRIPTION ""
set_parameter_property master_id_width_g HDL_PARAMETER true
add_parameter read_id_g INTEGER 1
set_parameter_property read_id_g DEFAULT_VALUE 1
set_parameter_property read_id_g DISPLAY_NAME read_id_g
set_parameter_property read_id_g TYPE INTEGER
set_parameter_property read_id_g UNITS None
set_parameter_property read_id_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property read_id_g HDL_PARAMETER true
add_parameter fifo_size_g INTEGER 16 ""
set_parameter_property fifo_size_g DEFAULT_VALUE 16
set_parameter_property fifo_size_g DISPLAY_NAME fifo_size_g
set_parameter_property fifo_size_g TYPE INTEGER
set_parameter_property fifo_size_g UNITS None
set_parameter_property fifo_size_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property fifo_size_g DESCRIPTION ""
set_parameter_property fifo_size_g HDL_PARAMETER true
add_parameter channel_width_g INTEGER 8
set_parameter_property channel_width_g DEFAULT_VALUE 8
set_parameter_property channel_width_g DISPLAY_NAME channel_width_g
set_parameter_property channel_width_g TYPE INTEGER
set_parameter_property channel_width_g UNITS None
set_parameter_property channel_width_g ALLOWED_RANGES -2147483648:2147483647
set_parameter_property channel_width_g HDL_PARAMETER true


# 
# display items
# 
add_display_item "" "Axi slave" GROUP ""
add_display_item "" "Axi master" GROUP ""
add_display_item "" Fifo GROUP ""


# 
# connection point altera_axi_slave
# 
add_interface altera_axi_slave axi end
set_interface_property altera_axi_slave associatedClock clock_sink
set_interface_property altera_axi_slave associatedReset reset_sink
set_interface_property altera_axi_slave readAcceptanceCapability 1
set_interface_property altera_axi_slave writeAcceptanceCapability 1
set_interface_property altera_axi_slave combinedAcceptanceCapability 1
set_interface_property altera_axi_slave readDataReorderingDepth 1
set_interface_property altera_axi_slave bridgesToMaster ""
set_interface_property altera_axi_slave ENABLED true
set_interface_property altera_axi_slave EXPORT_OF ""
set_interface_property altera_axi_slave PORT_NAME_MAP ""
set_interface_property altera_axi_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi_slave SVD_ADDRESS_GROUP ""

add_interface_port altera_axi_slave axi_slave_awid awid Input slave_id_width_g
add_interface_port altera_axi_slave axi_slave_awaddr awaddr Input slave_address_width_g
add_interface_port altera_axi_slave axi_slave_awlen awlen Input 4
add_interface_port altera_axi_slave axi_slave_awsize awsize Input 3
add_interface_port altera_axi_slave axi_slave_awburst awburst Input 2
add_interface_port altera_axi_slave axi_slave_awlock awlock Input 2
add_interface_port altera_axi_slave axi_slave_awcache awcache Input 4
add_interface_port altera_axi_slave axi_slave_awvalid awvalid Input 1
add_interface_port altera_axi_slave axi_slave_awready awready Output 1
add_interface_port altera_axi_slave axi_slave_wid wid Input slave_id_width_g
add_interface_port altera_axi_slave axi_slave_wdata wdata Input slave_data_width_g
add_interface_port altera_axi_slave axi_slave_wstrb wstrb Input slave_data_width_g/8
add_interface_port altera_axi_slave axi_slave_wlast wlast Input 1
add_interface_port altera_axi_slave axi_slave_wvalid wvalid Input 1
add_interface_port altera_axi_slave axi_slave_wready wready Output 1
add_interface_port altera_axi_slave axi_slave_bid bid Output slave_id_width_g
add_interface_port altera_axi_slave axi_slave_bresp bresp Output 2
add_interface_port altera_axi_slave axi_slave_bvalid bvalid Output 1
add_interface_port altera_axi_slave axi_slave_bready bready Input 1
add_interface_port altera_axi_slave axi_slave_arid arid Input slave_id_width_g
add_interface_port altera_axi_slave axi_slave_araddr araddr Input slave_address_width_g
add_interface_port altera_axi_slave axi_slave_arlen arlen Input 4
add_interface_port altera_axi_slave axi_slave_arsize arsize Input 3
add_interface_port altera_axi_slave axi_slave_arburst arburst Input 2
add_interface_port altera_axi_slave axi_slave_arlock arlock Input 2
add_interface_port altera_axi_slave axi_slave_arcache arcache Input 4
add_interface_port altera_axi_slave axi_slave_arprot arprot Input 3
add_interface_port altera_axi_slave axi_slave_arvalid arvalid Input 1
add_interface_port altera_axi_slave axi_slave_arready arready Output 1
add_interface_port altera_axi_slave axi_slave_rid rid Output slave_id_width_g
add_interface_port altera_axi_slave axi_slave_rdata rdata Output slave_data_width_g
add_interface_port altera_axi_slave axi_slave_rresp rresp Output 2
add_interface_port altera_axi_slave axi_slave_rlast rlast Output 1
add_interface_port altera_axi_slave axi_slave_rvalid rvalid Output 1
add_interface_port altera_axi_slave axi_slave_rready rready Input 1
add_interface_port altera_axi_slave axi_slave_awprot awprot Input 3


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_n reset_n Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk clk Input 1


# 
# connection point altera_axi_master
# 
add_interface altera_axi_master axi start
set_interface_property altera_axi_master associatedClock clock_sink
set_interface_property altera_axi_master associatedReset reset_sink
set_interface_property altera_axi_master readIssuingCapability 1
set_interface_property altera_axi_master writeIssuingCapability 1
set_interface_property altera_axi_master combinedIssuingCapability 1
set_interface_property altera_axi_master ENABLED true
set_interface_property altera_axi_master EXPORT_OF ""
set_interface_property altera_axi_master PORT_NAME_MAP ""
set_interface_property altera_axi_master CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi_master SVD_ADDRESS_GROUP ""

add_interface_port altera_axi_master axi_master_awaddr awaddr Output master_address_width_g
add_interface_port altera_axi_master axi_master_awlen awlen Output 4
add_interface_port altera_axi_master axi_master_awburst awburst Output 2
add_interface_port altera_axi_master axi_master_awlock awlock Output 2
add_interface_port altera_axi_master axi_master_awcache awcache Output 4
add_interface_port altera_axi_master axi_master_awprot awprot Output 3
add_interface_port altera_axi_master axi_master_awvalid awvalid Output 1
add_interface_port altera_axi_master axi_master_awready awready Input 1
add_interface_port altera_axi_master axi_master_wid wid Output master_id_width_g
add_interface_port altera_axi_master axi_master_wdata wdata Output master_data_width_g
add_interface_port altera_axi_master axi_master_wstrb wstrb Output master_data_width_g/8
add_interface_port altera_axi_master axi_master_wlast wlast Output 1
add_interface_port altera_axi_master axi_master_wvalid wvalid Output 1
add_interface_port altera_axi_master axi_master_wready wready Input 1
add_interface_port altera_axi_master axi_master_bid bid Input master_id_width_g
add_interface_port altera_axi_master axi_master_bresp bresp Input 2
add_interface_port altera_axi_master axi_master_bvalid bvalid Input 1
add_interface_port altera_axi_master axi_master_bready bready Output 1
add_interface_port altera_axi_master axi_master_arid arid Output master_id_width_g
add_interface_port altera_axi_master axi_master_araddr araddr Output master_address_width_g
add_interface_port altera_axi_master axi_master_arlen arlen Output 4
add_interface_port altera_axi_master axi_master_arsize arsize Output 3
add_interface_port altera_axi_master axi_master_arburst arburst Output 2
add_interface_port altera_axi_master axi_master_arlock arlock Output 2
add_interface_port altera_axi_master axi_master_arcache arcache Output 4
add_interface_port altera_axi_master axi_master_arprot arprot Output 3
add_interface_port altera_axi_master axi_master_arvalid arvalid Output 1
add_interface_port altera_axi_master axi_master_arready arready Input 1
add_interface_port altera_axi_master axi_master_rid rid Input master_id_width_g
add_interface_port altera_axi_master axi_master_rdata rdata Input master_data_width_g
add_interface_port altera_axi_master axi_master_rresp rresp Input 2
add_interface_port altera_axi_master axi_master_rlast rlast Input 1
add_interface_port altera_axi_master axi_master_rvalid rvalid Input 1
add_interface_port altera_axi_master axi_master_rready rready Output 1
add_interface_port altera_axi_master axi_master_awid awid Output master_id_width_g
add_interface_port altera_axi_master axi_master_awsize awsize Output 3


# 
# connection point channel_lz
# 
add_interface channel_lz conduit end
set_interface_property channel_lz associatedClock clock_sink
set_interface_property channel_lz associatedReset ""
set_interface_property channel_lz ENABLED true
set_interface_property channel_lz EXPORT_OF ""
set_interface_property channel_lz PORT_NAME_MAP ""
set_interface_property channel_lz CMSIS_SVD_VARIABLES ""
set_interface_property channel_lz SVD_ADDRESS_GROUP ""

add_interface_port channel_lz channel_lz export Output 1


# 
# connection point channel_vz
# 
add_interface channel_vz conduit end
set_interface_property channel_vz associatedClock clock_sink
set_interface_property channel_vz associatedReset ""
set_interface_property channel_vz ENABLED true
set_interface_property channel_vz EXPORT_OF ""
set_interface_property channel_vz PORT_NAME_MAP ""
set_interface_property channel_vz CMSIS_SVD_VARIABLES ""
set_interface_property channel_vz SVD_ADDRESS_GROUP ""

add_interface_port channel_vz channel_vz export Input 1


# 
# connection point channel_data
# 
add_interface channel_data conduit end
set_interface_property channel_data associatedClock clock_sink
set_interface_property channel_data associatedReset ""
set_interface_property channel_data ENABLED true
set_interface_property channel_data EXPORT_OF ""
set_interface_property channel_data PORT_NAME_MAP ""
set_interface_property channel_data CMSIS_SVD_VARIABLES ""
set_interface_property channel_data SVD_ADDRESS_GROUP ""

add_interface_port channel_data channel_data export Output channel_width_g


# 
# connection point clear_fifo
# 
add_interface clear_fifo conduit end
set_interface_property clear_fifo associatedClock clock_sink
set_interface_property clear_fifo associatedReset ""
set_interface_property clear_fifo ENABLED true
set_interface_property clear_fifo EXPORT_OF ""
set_interface_property clear_fifo PORT_NAME_MAP ""
set_interface_property clear_fifo CMSIS_SVD_VARIABLES ""
set_interface_property clear_fifo SVD_ADDRESS_GROUP ""

add_interface_port clear_fifo clear_fifo export Input 1

