#--  Synopsys, Inc.
#--  Version J-2015.03M-3
#--  Project file C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\scratchproject.prs

#project files
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/AD7782IF/AD7782IF.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/common/BusyCOUNTER.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/AD7782IF/AD7782CTRL.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/ADT7301/ADT7301IF.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/ADT7301/ADT7301CTRL.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/common/AliveCOUNTER.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/common/COUNTER.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/common/COMPCTRL.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/EEPROM93LC66/EEPROM93LC66IF.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/EEPROM93LC66/EEPROM93LC66CTRL.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/uart/baudgen.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/uart/glitchfilter.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/uart/receiver.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/uart/sync_flipflop.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/uart/transmitter.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/uart/uart.vhd"
add_file -vhdl -lib work "C:/Users/matze/Documents/igloo/common/CONNECTOR.vhd"
add_file -verilog "C:/Users/matze/Documents/igloo/system/teamprojekt2/smartgen/sCLK/sCLK.v"
add_file -verilog "C:/Users/matze/Documents/igloo/system/teamprojekt2/component/work/top/top.v"



#implementation: "synthesis"
impl -add C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology IGLOO
set_option -part AGLN250V2
set_option -package VQFP100
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "top"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -rw_check_on_ram 0

# Microsemi 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 4000
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0

# Microsemi 500K
set_option -globalthreshold 5000

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/matze/Documents/igloo/system/teamprojekt2/synthesis/top.edn"
impl -active "synthesis"
