{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694714815779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "IP Generation Tool Quartus Prime " "Running Quartus Prime IP Generation Tool" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694714815780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 14:06:55 2023 " "Processing started: Thu Sep 14 14:06:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694714815780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "IP Generation Tool" 0 -1 1694714815780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_ipgenerate resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr --run_default_mode_op " "Command: quartus_ipgenerate resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr --run_default_mode_op" {  } {  } 0 0 "Command: %1!s!" 0 0 "IP Generation Tool" 0 -1 1694714815780 ""}
{ "Info" "0" "" "Found 2 IP file(s) in the project." { { "Info" "0" "" "IP file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/RAM_2_PORT.ip was found in the project." {  } {  } 0 0 "IP file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/RAM_2_PORT.ip was found in the project." 0 0 "0" 0 0 1694714815995 ""} { "Info" "0" "" "IP file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/EPCQ.ip was found in the project." {  } {  } 0 0 "IP file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/EPCQ.ip was found in the project." 0 0 "0" 0 0 1694714815995 ""}  } {  } 0 0 "Found 2 IP file(s) in the project." 0 0 "IP Generation Tool" 0 0 1694714815995 ""}
{ "Info" "0" "" "Finished generating IP file(s) in the project." { { "Info" "0" "" "Previously generated synthesis files were detected in the Platform Designer IP file generation directory (C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/RAM_2_PORT)." {  } {  } 0 0 "Previously generated synthesis files were detected in the Platform Designer IP file generation directory (C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/RAM_2_PORT)." 0 0 "0" 0 0 1694714815997 ""} { "Info" "0" "" "Skipped generation of synthesis files for the Platform Designer IP file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/RAM_2_PORT.ip based on the current regeneration policy setting (Tools/Options/IP Settings)." {  } {  } 0 0 "Skipped generation of synthesis files for the Platform Designer IP file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/RAM_2_PORT.ip based on the current regeneration policy setting (Tools/Options/IP Settings)." 0 0 "0" 0 0 1694714815997 ""} { "Info" "0" "" "Previously generated synthesis files were detected in the Platform Designer IP file generation directory (C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/EPCQ)." {  } {  } 0 0 "Previously generated synthesis files were detected in the Platform Designer IP file generation directory (C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/EPCQ)." 0 0 "0" 0 0 1694714815997 ""} { "Info" "0" "" "Skipped generation of synthesis files for the Platform Designer IP file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/EPCQ.ip based on the current regeneration policy setting (Tools/Options/IP Settings)." {  } {  } 0 0 "Skipped generation of synthesis files for the Platform Designer IP file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/EPCQ.ip based on the current regeneration policy setting (Tools/Options/IP Settings)." 0 0 "0" 0 0 1694714815997 ""}  } {  } 0 0 "Finished generating IP file(s) in the project." 0 0 "IP Generation Tool" 0 0 1694714815997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "IP Generation Tool 0 s 0 s Quartus Prime " "Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694714816012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 14:06:56 2023 " "Processing ended: Thu Sep 14 14:06:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694714816012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694714816012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "IP Generation Tool" 0 -1 1694714816012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "IP Generation Tool" 0 -1 1694714818004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Synthesis Quartus Prime " "Running Quartus Prime Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694714818004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 14:06:57 2023 " "Processing started: Thu Sep 14 14:06:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694714818004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Synthesis" 0 -1 1694714818004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_syn --read_settings_files=on --write_settings_files=off resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr " "Command: quartus_syn --read_settings_files=on --write_settings_files=off resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Synthesis" 0 -1 1694714818005 ""}
{ "Info" "0" "" "qis_default_flow_script.tcl version: #1" {  } {  } 0 0 "qis_default_flow_script.tcl version: #1" 0 0 "Synthesis" 0 0 1694714818209 ""}
{ "Info" "0" "" "Initializing Synthesis..." {  } {  } 0 0 "Initializing Synthesis..." 0 0 "Synthesis" 0 0 1694714818209 ""}
{ "Info" "0" "" "Project = \"resonance_control_fpga_rev_pr\"" {  } {  } 0 0 "Project = \"resonance_control_fpga_rev_pr\"" 0 0 "Synthesis" 0 0 1694714818209 ""}
{ "Info" "0" "" "Revision = \"resonance_control_fpga_rev_pr\"" {  } {  } 0 0 "Revision = \"resonance_control_fpga_rev_pr\"" 0 0 "Synthesis" 0 0 1694714818210 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "Synthesis" 0 0 1694714818238 ""}
{ "Warning" "WQIS_NO_SUCH_FILE" "simulation/modelsim/Heartbeat_ISA.vhd " "Can't analyze file simulation/modelsim/Heartbeat_ISA.vhd - no such file exists" {  } {  } 0 16124 "Can't analyze file %1!s! - no such file exists" 0 0 "Synthesis" 0 -1 1694714825958 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module xformer xformer.v(109) " "Verilog HDL warning at xformer.v(109): overwriting previous definition of xformer module" {  } { { "pkg_comms_top/xformer.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/xformer.v" 109 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Synthesis" 0 -1 1694714827549 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "xformer xformer.v(114) " "Verilog HDL info at xformer.v(114): previous definition of module xformer is here" {  } { { "xformer.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/xformer.v" 114 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Synthesis" 0 -1 1694714827550 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "mac_aw rtefi_center.v(36) " "Verilog HDL warning at rtefi_center.v(36): identifier mac_aw is used before its declaration" {  } { { "pkg_comms_top/rtefi_center.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/rtefi_center.v" 36 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Synthesis" 0 -1 1694714827554 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "mac_aw rtefi_blob.v(53) " "Verilog HDL warning at rtefi_blob.v(53): identifier mac_aw is used before its declaration" {  } { { "pkg_comms_top/rtefi_blob.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/rtefi_blob.v" 53 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Synthesis" 0 -1 1694714827555 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "p3_read_pipe_len rtefi_blob.v(71) " "Verilog HDL warning at rtefi_blob.v(71): identifier p3_read_pipe_len is used before its declaration" {  } { { "pkg_comms_top/rtefi_blob.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/rtefi_blob.v" 71 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Synthesis" 0 -1 1694714827555 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/qgtx_wrap_pack.vh qgtx_wrap.v(10) " "Verilog HDL info at qgtx_wrap.v(10): analyzing included file pkg_comms_top/qgtx_wrap_pack.vh" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 10 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827558 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/qgtx_wrap.v' qgtx_wrap.v(10) " "Verilog HDL or VHDL information at qgtx_wrap.v(10): back to file 'pkg_comms_top/qgtx_wrap.v'" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 10 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827559 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/qgtx_wrap_stub.vh qgtx_wrap.v(42) " "Verilog HDL info at qgtx_wrap.v(42): analyzing included file pkg_comms_top/qgtx_wrap_stub.vh" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 42 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827561 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/qgtx_wrap.v' qgtx_wrap.v(42) " "Verilog HDL or VHDL information at qgtx_wrap.v(42): back to file 'pkg_comms_top/qgtx_wrap.v'" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 42 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827561 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/qgtx_wrap_stub.vh qgtx_wrap.v(75) " "Verilog HDL info at qgtx_wrap.v(75): analyzing included file pkg_comms_top/qgtx_wrap_stub.vh" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 75 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827563 ""}
{ "Warning" "WVRFX2_VERI_MACRO_REDEFINED" "Q_GTX_MODULE qgtx_wrap_stub.vh(50) " "Verilog HDL warning at qgtx_wrap_stub.vh(50): macro Q_GTX_MODULE redefined" {  } { { "pkg_comms_top/qgtx_wrap_stub.vh" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap_stub.vh" 50 0 0 } }  } 0 16744 "Verilog HDL warning at %2!s!: macro %1!s! redefined" 0 0 "Synthesis" 0 -1 1694714827563 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/qgtx_wrap.v' qgtx_wrap.v(75) " "Verilog HDL or VHDL information at qgtx_wrap.v(75): back to file 'pkg_comms_top/qgtx_wrap.v'" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 75 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827563 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/qgtx_wrap_stub.vh qgtx_wrap.v(108) " "Verilog HDL info at qgtx_wrap.v(108): analyzing included file pkg_comms_top/qgtx_wrap_stub.vh" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 108 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827565 ""}
{ "Warning" "WVRFX2_VERI_MACRO_REDEFINED" "Q_GTX_MODULE qgtx_wrap_stub.vh(49) " "Verilog HDL warning at qgtx_wrap_stub.vh(49): macro Q_GTX_MODULE redefined" {  } { { "pkg_comms_top/qgtx_wrap_stub.vh" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap_stub.vh" 49 0 0 } }  } 0 16744 "Verilog HDL warning at %2!s!: macro %1!s! redefined" 0 0 "Synthesis" 0 -1 1694714827565 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/qgtx_wrap.v' qgtx_wrap.v(108) " "Verilog HDL or VHDL information at qgtx_wrap.v(108): back to file 'pkg_comms_top/qgtx_wrap.v'" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 108 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827565 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/qgtx_wrap_stub.vh qgtx_wrap.v(141) " "Verilog HDL info at qgtx_wrap.v(141): analyzing included file pkg_comms_top/qgtx_wrap_stub.vh" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 141 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827567 ""}
{ "Warning" "WVRFX2_VERI_MACRO_REDEFINED" "Q_GTX_MODULE qgtx_wrap_stub.vh(48) " "Verilog HDL warning at qgtx_wrap_stub.vh(48): macro Q_GTX_MODULE redefined" {  } { { "pkg_comms_top/qgtx_wrap_stub.vh" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap_stub.vh" 48 0 0 } }  } 0 16744 "Verilog HDL warning at %2!s!: macro %1!s! redefined" 0 0 "Synthesis" 0 -1 1694714827567 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/qgtx_wrap.v' qgtx_wrap.v(141) " "Verilog HDL or VHDL information at qgtx_wrap.v(141): back to file 'pkg_comms_top/qgtx_wrap.v'" {  } { { "pkg_comms_top/qgtx_wrap.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/qgtx_wrap.v" 141 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827567 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "wdog_timeout negotiate.v(146) " "Verilog HDL warning at negotiate.v(146): identifier wdog_timeout is used before its declaration" {  } { { "pkg_comms_top/negotiate.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/negotiate.v" 146 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Synthesis" 0 -1 1694714827581 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "read_pipe_len mem_gateway.v(47) " "Verilog HDL warning at mem_gateway.v(47): identifier read_pipe_len is used before its declaration" {  } { { "pkg_comms_top/mem_gateway.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/mem_gateway.v" 47 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Synthesis" 0 -1 1694714827585 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/endpoint.vh ep_tx_pcs.v(60) " "Verilog HDL info at ep_tx_pcs.v(60): analyzing included file pkg_comms_top/endpoint.vh" {  } { { "pkg_comms_top/ep_tx_pcs.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/ep_tx_pcs.v" 60 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827594 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/ep_tx_pcs.v' ep_tx_pcs.v(60) " "Verilog HDL or VHDL information at ep_tx_pcs.v(60): back to file 'pkg_comms_top/ep_tx_pcs.v'" {  } { { "pkg_comms_top/ep_tx_pcs.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/ep_tx_pcs.v" 60 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827594 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/endpoint.vh ep_rx_pcs.v(32) " "Verilog HDL info at ep_rx_pcs.v(32): analyzing included file pkg_comms_top/endpoint.vh" {  } { { "pkg_comms_top/ep_rx_pcs.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/ep_rx_pcs.v" 32 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827597 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/ep_rx_pcs.v' ep_rx_pcs.v(32) " "Verilog HDL or VHDL information at ep_rx_pcs.v(32): back to file 'pkg_comms_top/ep_rx_pcs.v'" {  } { { "pkg_comms_top/ep_rx_pcs.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/ep_rx_pcs.v" 32 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827597 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/comms_pack.vh comms_top_regbank.v(49) " "Verilog HDL info at comms_top_regbank.v(49): analyzing included file pkg_comms_top/comms_pack.vh" {  } { { "pkg_comms_top/comms_top_regbank.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/comms_top_regbank.v" 49 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827606 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/comms_top_regbank.v' comms_top_regbank.v(49) " "Verilog HDL or VHDL information at comms_top_regbank.v(49): back to file 'pkg_comms_top/comms_top_regbank.v'" {  } { { "pkg_comms_top/comms_top_regbank.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/comms_top_regbank.v" 49 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827606 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/chitchat_pack.vh chitchat_tx.v(40) " "Verilog HDL info at chitchat_tx.v(40): analyzing included file pkg_comms_top/chitchat_pack.vh" {  } { { "pkg_comms_top/chitchat_tx.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/chitchat_tx.v" 40 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827608 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/chitchat_tx.v' chitchat_tx.v(40) " "Verilog HDL or VHDL information at chitchat_tx.v(40): back to file 'pkg_comms_top/chitchat_tx.v'" {  } { { "pkg_comms_top/chitchat_tx.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/chitchat_tx.v" 40 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827609 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "pkg_comms_top/chitchat_pack.vh chitchat_rx.v(43) " "Verilog HDL info at chitchat_rx.v(43): analyzing included file pkg_comms_top/chitchat_pack.vh" {  } { { "pkg_comms_top/chitchat_rx.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/chitchat_rx.v" 43 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1694714827610 ""}
{ "Info" "IVRFX2_GENERIC_INFO_WITH_LOC" "back to file 'pkg_comms_top/chitchat_rx.v' chitchat_rx.v(43) " "Verilog HDL or VHDL information at chitchat_rx.v(43): back to file 'pkg_comms_top/chitchat_rx.v'" {  } { { "pkg_comms_top/chitchat_rx.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/chitchat_rx.v" 43 0 0 } }  } 0 13230 "Verilog HDL or VHDL information at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714827610 ""}
{ "Warning" "WVRFX2_VHDL_ACTUAL_IS_NOT_STATIC" "sample_in regs.vhd(1523) " "VHDL warning at regs.vhd(1523): actual for formal port \"sample_in\" is neither a static name nor a globally static expression" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1523 0 0 } }  } 0 16761 "VHDL warning at %2!s!: actual for formal port \"%1!s!\" is neither a static name nor a globally static expression" 0 0 "Synthesis" 0 -1 1694714827638 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"motion_control\"" {  } {  } 0 0 "Elaborating from top-level entity \"motion_control\"" 0 0 "Synthesis" 0 0 1694714827685 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "altera_asmi_parallel_181; EPCQ; altera_temp_sense_181; altera_xcvr_native_a10_181; transceiver_phy_wrap; altera_remote_update_core_181; altera_remote_update_181; remote_download; epcs; altera_xcvr_atx_pll_a10_181; xcvr_phy_pll; altera_xcvr_reset_control_181; transeiver_phy_rst; ram_2port_181; RAM_2_PORT; ctp; fpga_tsd_int " "Library search order is as follows: \"altera_asmi_parallel_181; EPCQ; altera_temp_sense_181; altera_xcvr_native_a10_181; transceiver_phy_wrap; altera_remote_update_core_181; altera_remote_update_181; remote_download; epcs; altera_xcvr_atx_pll_a10_181; xcvr_phy_pll; altera_xcvr_reset_control_181; transeiver_phy_rst; ram_2port_181; RAM_2_PORT; ctp; fpga_tsd_int\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Synthesis" 0 -1 1694714827722 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "Motion_control bdf_type Motion_control.vhd(33) " "VHDL info at Motion_control.vhd(33): executing entity \"Motion_control\" with architecture \"bdf_type\"" {  } { { "Motion_control.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/Motion_control.vhd" 33 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714827736 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "resets behavior resets.vhd(6) " "VHDL info at resets.vhd(6): executing entity \"resets\" with architecture \"behavior\"" {  } { { "resets.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/resets.vhd" 6 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714827742 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "counter(n=3) counter COMPONENTS.vhd(203) " "VHDL info at COMPONENTS.vhd(203): executing entity \"counter(n=3)\" with architecture \"counter\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 203 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714827743 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "Heartbeat_ISA rtl Heartbeat_ISA.vhd(6) " "VHDL info at Heartbeat_ISA.vhd(6): executing entity \"Heartbeat_ISA\" with architecture \"rtl\"" {  } { { "Heartbeat_ISA.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/Heartbeat_ISA.vhd" 6 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714827743 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "Heartbeat_FP rtl Heartbeat_FP.vhd(6) " "VHDL info at Heartbeat_FP.vhd(6): executing entity \"Heartbeat_FP\" with architecture \"rtl\"" {  } { { "Heartbeat_FP.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/Heartbeat_FP.vhd" 6 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714827744 ""}
{ "Info" "IVRFX2_VHDL_1399_UNCONVERTED" "udp_com Motion_control.vhd(781) " "VHDL info at Motion_control.vhd(781): going to verilog side to elaborate module udp_com" {  } { { "Motion_control.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/Motion_control.vhd" 781 0 0 } }  } 0 17560 "VHDL info at %2!s!: going to verilog side to elaborate module %1!s!" 0 0 "Synthesis" 0 -1 1694714827746 ""}
{ "Info" "IVRFX2_VERI_1231_UNCONVERTED" "altera_a10_xcvr_reset_endpoint altera_transceiver_reset_endpoint.v(39) " "Verilog HDL info at altera_transceiver_reset_endpoint.v(39): going to vhdl side to elaborate module altera_a10_xcvr_reset_endpoint" {  } { { "c:/intelfpga_pro/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v" "" { Text "c:/intelfpga_pro/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v" 39 0 0 } }  } 0 16821 "Verilog HDL info at %2!s!: going to vhdl side to elaborate module %1!s!" 0 0 "Synthesis" 0 -1 1694714827765 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_a10_xcvr_reset_endpoint rtl altera_a10_xcvr_reset_endpoint.vhd(120) " "VHDL info at altera_a10_xcvr_reset_endpoint.vhd(120): executing entity \"altera_a10_xcvr_reset_endpoint\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/18.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd" "" { Text "c:/intelfpga_pro/18.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd" 120 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714827765 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=2,receive_width=1,settings=\"\{fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39\}\")(1,67) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=2,receive_width=1,settings=\"\{fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39\}\")(1,67)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/18.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/18.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714827765 ""}
{ "Info" "IVRFX2_VERI_1232_UNCONVERTED" "altera_transceiver_reset_endpoint.v(39) " "Verilog HDL info at altera_transceiver_reset_endpoint.v(39): back to verilog to continue elaboration" {  } { { "c:/intelfpga_pro/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v" "" { Text "c:/intelfpga_pro/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v" 39 0 0 } }  } 0 16822 "Verilog HDL info at %1!s!: back to verilog to continue elaboration" 0 0 "Synthesis" 0 -1 1694714827766 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ep_sync_detect.v(169) " "Verilog HDL assignment warning at ep_sync_detect.v(169): truncated value with size 4 to match size of target (3)" {  } { { "pkg_comms_top/ep_sync_detect.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/ep_sync_detect.v" 169 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714827963 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ep_sync_detect.v(189) " "Verilog HDL assignment warning at ep_sync_detect.v(189): truncated value with size 4 to match size of target (3)" {  } { { "pkg_comms_top/ep_sync_detect.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/ep_sync_detect.v" 189 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714827978 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ep_sync_detect.v(209) " "Verilog HDL assignment warning at ep_sync_detect.v(209): truncated value with size 4 to match size of target (3)" {  } { { "pkg_comms_top/ep_sync_detect.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/ep_sync_detect.v" 209 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714827978 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 negotiate.v(81) " "Verilog HDL assignment warning at negotiate.v(81): truncated value with size 4 to match size of target (3)" {  } { { "pkg_comms_top/negotiate.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/negotiate.v" 81 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714827984 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 negotiate.v(116) " "Verilog HDL assignment warning at negotiate.v(116): truncated value with size 3 to match size of target (2)" {  } { { "pkg_comms_top/negotiate.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/negotiate.v" 116 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714827984 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 negotiate.v(137) " "Verilog HDL assignment warning at negotiate.v(137): truncated value with size 32 to match size of target (21)" {  } { { "pkg_comms_top/negotiate.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/negotiate.v" 137 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714827984 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 negotiate.v(223) " "Verilog HDL assignment warning at negotiate.v(223): truncated value with size 25 to match size of target (24)" {  } { { "pkg_comms_top/negotiate.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/negotiate.v" 223 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714827985 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 scanner.v(142) " "Verilog HDL assignment warning at scanner.v(142): truncated value with size 12 to match size of target (11)" {  } { { "pkg_comms_top/scanner.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/scanner.v" 142 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828003 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 scanner.v(145) " "Verilog HDL assignment warning at scanner.v(145): truncated value with size 5 to match size of target (4)" {  } { { "pkg_comms_top/scanner.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/scanner.v" 145 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828003 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 udp_port_cam.v(53) " "Verilog HDL assignment warning at udp_port_cam.v(53): truncated value with size 5 to match size of target (4)" {  } { { "pkg_comms_top/udp_port_cam.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/udp_port_cam.v" 53 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828008 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 pbuf_writer.v(53) " "Verilog HDL assignment warning at pbuf_writer.v(53): truncated value with size 4 to match size of target (3)" {  } { { "pkg_comms_top/pbuf_writer.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/pbuf_writer.v" 53 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828010 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 pbuf_writer.v(65) " "Verilog HDL assignment warning at pbuf_writer.v(65): truncated value with size 12 to match size of target (11)" {  } { { "pkg_comms_top/pbuf_writer.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/pbuf_writer.v" 65 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828010 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 pbuf_writer.v(66) " "Verilog HDL assignment warning at pbuf_writer.v(66): truncated value with size 12 to match size of target (11)" {  } { { "pkg_comms_top/pbuf_writer.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/pbuf_writer.v" 66 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828011 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 rtefi_center.v(119) " "Verilog HDL assignment warning at rtefi_center.v(119): truncated value with size 9 to match size of target (8)" {  } { { "pkg_comms_top/rtefi_center.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/rtefi_center.v" 119 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828011 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 construct.v(72) " "Verilog HDL assignment warning at construct.v(72): truncated value with size 12 to match size of target (11)" {  } { { "pkg_comms_top/construct.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/construct.v" 72 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828012 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 construct.v(90) " "Verilog HDL assignment warning at construct.v(90): truncated value with size 7 to match size of target (6)" {  } { { "pkg_comms_top/construct.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/construct.v" 90 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828012 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 construct.v(115) " "Verilog HDL assignment warning at construct.v(115): truncated value with size 32 to match size of target (11)" {  } { { "pkg_comms_top/construct.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/construct.v" 115 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828013 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 construct.v(132) " "Verilog HDL assignment warning at construct.v(132): truncated value with size 6 to match size of target (4)" {  } { { "pkg_comms_top/construct.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/construct.v" 132 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828015 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 hack_icmp_cksum.v(39) " "Verilog HDL assignment warning at hack_icmp_cksum.v(39): truncated value with size 18 to match size of target (16)" {  } { { "pkg_comms_top/hack_icmp_cksum.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/hack_icmp_cksum.v" 39 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828017 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 xformer.v(73) " "Verilog HDL assignment warning at xformer.v(73): truncated value with size 8 to match size of target (3)" {  } { { "pkg_comms_top/xformer.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/xformer.v" 73 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828018 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 xformer.v(77) " "Verilog HDL assignment warning at xformer.v(77): truncated value with size 32 to match size of target (11)" {  } { { "pkg_comms_top/xformer.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/xformer.v" 77 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828018 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 xformer.v(83) " "Verilog HDL assignment warning at xformer.v(83): truncated value with size 32 to match size of target (8)" {  } { { "pkg_comms_top/xformer.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/xformer.v" 83 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828018 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mac_subset.v(41) " "Verilog HDL assignment warning at mac_subset.v(41): truncated value with size 16 to match size of target (2)" {  } { { "pkg_comms_top/mac_subset.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/mac_subset.v" 41 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828020 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 test_tx_mac.v(45) " "Verilog HDL assignment warning at test_tx_mac.v(45): truncated value with size 3 to match size of target (2)" {  } { { "pkg_comms_top/test_tx_mac.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/test_tx_mac.v" 45 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828021 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 test_tx_mac.v(49) " "Verilog HDL assignment warning at test_tx_mac.v(49): truncated value with size 16 to match size of target (11)" {  } { { "pkg_comms_top/test_tx_mac.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/test_tx_mac.v" 49 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828021 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test_tx_mac.v(56) " "Verilog HDL assignment warning at test_tx_mac.v(56): truncated value with size 32 to match size of target (11)" {  } { { "pkg_comms_top/test_tx_mac.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/test_tx_mac.v" 56 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828021 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 mac_subset.v(59) " "Verilog HDL assignment warning at mac_subset.v(59): truncated value with size 12 to match size of target (11)" {  } { { "pkg_comms_top/mac_subset.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/mac_subset.v" 59 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828022 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 precog.v(38) " "Verilog HDL assignment warning at precog.v(38): truncated value with size 12 to match size of target (11)" {  } { { "pkg_comms_top/precog.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/precog.v" 38 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828022 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 precog.v(53) " "Verilog HDL assignment warning at precog.v(53): truncated value with size 13 to match size of target (12)" {  } { { "pkg_comms_top/precog.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/precog.v" 53 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828022 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 precog.v(62) " "Verilog HDL assignment warning at precog.v(62): truncated value with size 13 to match size of target (12)" {  } { { "pkg_comms_top/precog.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/precog.v" 62 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828022 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 ethernet_crc_add.v(40) " "Verilog HDL assignment warning at ethernet_crc_add.v(40): truncated value with size 3 to match size of target (2)" {  } { { "pkg_comms_top/ethernet_crc_add.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/ethernet_crc_add.v" 40 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828023 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rtefi_center.v(213) " "Verilog HDL assignment warning at rtefi_center.v(213): truncated value with size 32 to match size of target (11)" {  } { { "pkg_comms_top/rtefi_center.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/rtefi_center.v" 213 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828024 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hello.v(18) " "Verilog HDL assignment warning at hello.v(18): truncated value with size 32 to match size of target (5)" {  } { { "pkg_comms_top/hello.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/hello.v" 18 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828025 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 speed_test.v(23) " "Verilog HDL assignment warning at speed_test.v(23): truncated value with size 9 to match size of target (8)" {  } { { "pkg_comms_top/speed_test.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/speed_test.v" 23 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828027 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mem_gateway.v(73) " "Verilog HDL assignment warning at mem_gateway.v(73): truncated value with size 4 to match size of target (3)" {  } { { "pkg_comms_top/mem_gateway.v" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/mem_gateway.v" 73 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Synthesis" 0 -1 1694714828029 ""}
{ "Info" "IVRFX2_VHDL_1400_UNCONVERTED" "Motion_control.vhd(781) " "VHDL info at Motion_control.vhd(781): back to vhdl to continue elaboration" {  } { { "Motion_control.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/Motion_control.vhd" 781 0 0 } }  } 0 17561 "VHDL info at %1!s!: back to vhdl to continue elaboration" 0 0 "Synthesis" 0 -1 1694714828031 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "DATA_SELECT BEHAVIOR DATA_SELECT.vhd(5) " "VHDL info at DATA_SELECT.vhd(5): executing entity \"DATA_SELECT\" with architecture \"BEHAVIOR\"" {  } { { "DATA_SELECT.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/DATA_SELECT.vhd" 5 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828032 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "FCC_DATA_ACQ_FIBER_CONTROL bdf_type FCC_DATA_ACQ_FIBER_CONTROL.vhd(28) " "VHDL info at FCC_DATA_ACQ_FIBER_CONTROL.vhd(28): executing entity \"FCC_DATA_ACQ_FIBER_CONTROL\" with architecture \"bdf_type\"" {  } { { "FCC_DATA_ACQ_FIBER_CONTROL.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/FCC_DATA_ACQ_FIBER_CONTROL.vhd" 28 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828035 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "FCC_DATA_ACQ bdf_type FCC_DATA_ACQ.vhd(26) " "VHDL info at FCC_DATA_ACQ.vhd(26): executing entity \"FCC_DATA_ACQ\" with architecture \"bdf_type\"" {  } { { "FCC_DATA_ACQ.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/FCC_DATA_ACQ.vhd" 26 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828038 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "FCC_DATA_IN BEHAVIOR FCC_DATA_IN.vhd(10) " "VHDL info at FCC_DATA_IN.vhd(10): executing entity \"FCC_DATA_IN\" with architecture \"BEHAVIOR\"" {  } { { "FCC_DATA_IN.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/FCC_DATA_IN.vhd" 10 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828038 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "latch_n latch_n COMPONENTS.vhd(237) " "VHDL info at COMPONENTS.vhd(237): executing entity \"latch_n\" with architecture \"latch_n\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 237 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828039 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "shift_reg(n=40) behavior COMPONENTS.vhd(271) " "VHDL info at COMPONENTS.vhd(271): executing entity \"shift_reg(n=40)\" with architecture \"behavior\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 271 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828039 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regne(n=40) regne COMPONENTS.vhd(133) " "VHDL info at COMPONENTS.vhd(133): executing entity \"regne(n=40)\" with architecture \"regne\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 133 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828039 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "counter counter COMPONENTS.vhd(203) " "VHDL info at COMPONENTS.vhd(203): executing entity \"counter\" with architecture \"counter\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 203 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828040 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "counter(n=6) counter COMPONENTS.vhd(203) " "VHDL info at COMPONENTS.vhd(203): executing entity \"counter(n=6)\" with architecture \"counter\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 203 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828041 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regne(n=28) regne COMPONENTS.vhd(133) " "VHDL info at COMPONENTS.vhd(133): executing entity \"regne(n=28)\" with architecture \"regne\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 133 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828041 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regne regne COMPONENTS.vhd(133) " "VHDL info at COMPONENTS.vhd(133): executing entity \"regne\" with architecture \"regne\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 133 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828041 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regne(n=3) regne COMPONENTS.vhd(133) " "VHDL info at COMPONENTS.vhd(133): executing entity \"regne(n=3)\" with architecture \"regne\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 133 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828042 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "POLYNOMIAL_DIVISION BEHAVIOR POLYNOMIAL_DIVISION.vhd(6) " "VHDL info at POLYNOMIAL_DIVISION.vhd(6): executing entity \"POLYNOMIAL_DIVISION\" with architecture \"BEHAVIOR\"" {  } { { "POLYNOMIAL_DIVISION.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/POLYNOMIAL_DIVISION.vhd" 6 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828043 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "SHIFT_LEFT_REG(n=31) BEHAVIOR COMPONENTS.vhd(313) " "VHDL info at COMPONENTS.vhd(313): executing entity \"SHIFT_LEFT_REG(n=31)\" with architecture \"BEHAVIOR\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 313 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828044 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "SHIFT_LEFT_BIT(n=9) BEHAVIOR COMPONENTS.vhd(390) " "VHDL info at COMPONENTS.vhd(390): executing entity \"SHIFT_LEFT_BIT(n=9)\" with architecture \"BEHAVIOR\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 390 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828045 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regne(n=8) regne COMPONENTS.vhd(133) " "VHDL info at COMPONENTS.vhd(133): executing entity \"regne(n=8)\" with architecture \"regne\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 133 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828045 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "POLYNOMIAL_DIVISION.vhd(187) " "VHDL Case Statement information at POLYNOMIAL_DIVISION.vhd(187): OTHERS choice is never selected" {  } { { "POLYNOMIAL_DIVISION.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/POLYNOMIAL_DIVISION.vhd" 187 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828045 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "FIBER_CONTROL BEHAVIOR FIBER_CONTROL.vhd(6) " "VHDL info at FIBER_CONTROL.vhd(6): executing entity \"FIBER_CONTROL\" with architecture \"BEHAVIOR\"" {  } { { "FIBER_CONTROL.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/FIBER_CONTROL.vhd" 6 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828046 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regne(n=32) regne COMPONENTS.vhd(133) " "VHDL info at COMPONENTS.vhd(133): executing entity \"regne(n=32)\" with architecture \"regne\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 133 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828048 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "FIBER_CONTROL.vhd(305) " "VHDL Case Statement information at FIBER_CONTROL.vhd(305): OTHERS choice is never selected" {  } { { "FIBER_CONTROL.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/FIBER_CONTROL.vhd" 305 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828049 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "FIBER_CONTROL.vhd(368) " "VHDL Case Statement information at FIBER_CONTROL.vhd(368): OTHERS choice is never selected" {  } { { "FIBER_CONTROL.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/FIBER_CONTROL.vhd" 368 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828050 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "FIBER_CONTROL.vhd(417) " "VHDL Case Statement information at FIBER_CONTROL.vhd(417): OTHERS choice is never selected" {  } { { "FIBER_CONTROL.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/FIBER_CONTROL.vhd" 417 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828050 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regs behavior regs.vhd(21) " "VHDL info at regs.vhd(21): executing entity \"regs\" with architecture \"behavior\"" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 21 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828060 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "counter(n=28) counter COMPONENTS.vhd(203) " "VHDL info at COMPONENTS.vhd(203): executing entity \"counter(n=28)\" with architecture \"counter\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 203 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828069 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regne(n=24) regne COMPONENTS.vhd(133) " "VHDL info at COMPONENTS.vhd(133): executing entity \"regne(n=24)\" with architecture \"regne\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 133 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828091 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_stprstr regs.vhd(1267) " "VHDL Process Statement warning at regs.vhd(1267): signal \"en_stprstr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1267 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828108 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1270) " "VHDL warning at regs.vhd(1270): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1270 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828108 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_eeprom_ctrl regs.vhd(1282) " "VHDL Process Statement warning at regs.vhd(1282): signal \"en_eeprom_ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1282 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828109 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1285) " "VHDL warning at regs.vhd(1285): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1285 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828109 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_eeprom_addr regs.vhd(1291) " "VHDL Process Statement warning at regs.vhd(1291): signal \"en_eeprom_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1291 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828109 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1294) " "VHDL warning at regs.vhd(1294): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1294 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828110 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_eeprom_data regs.vhd(1300) " "VHDL Process Statement warning at regs.vhd(1300): signal \"en_eeprom_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1300 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828110 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1303) " "VHDL warning at regs.vhd(1303): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1303 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828110 ""}
{ "Info" "IVRFX2_VHDL_1399_UNCONVERTED" "CYCLONE regs.vhd(1331) " "VHDL info at regs.vhd(1331): going to verilog side to elaborate module CYCLONE" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1331 0 0 } }  } 0 17560 "VHDL info at %2!s!: going to verilog side to elaborate module %1!s!" 0 0 "Synthesis" 0 -1 1694714828111 ""}
{ "Info" "IVRFX2_VHDL_1400_UNCONVERTED" "regs.vhd(1331) " "VHDL info at regs.vhd(1331): back to vhdl to continue elaboration" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1331 0 0 } }  } 0 17561 "VHDL info at %1!s!: back to vhdl to continue elaboration" 0 0 "Synthesis" 0 -1 1694714828148 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_c_addr regs.vhd(1345) " "VHDL Process Statement warning at regs.vhd(1345): signal \"en_c_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1345 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828148 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1348) " "VHDL warning at regs.vhd(1348): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1348 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828149 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_c_cntl regs.vhd(1354) " "VHDL Process Statement warning at regs.vhd(1354): signal \"en_c_cntl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1354 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828149 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1357) " "VHDL warning at regs.vhd(1357): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1357 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828149 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_c_data regs.vhd(1363) " "VHDL Process Statement warning at regs.vhd(1363): signal \"en_c_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1363 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828150 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1366) " "VHDL warning at regs.vhd(1366): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1366 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828150 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_sfp_dataw regs.vhd(1384) " "VHDL Process Statement warning at regs.vhd(1384): signal \"en_sfp_dataw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1384 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828150 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1387) " "VHDL warning at regs.vhd(1387): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1387 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828150 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_sfp_ctrl regs.vhd(1407) " "VHDL Process Statement warning at regs.vhd(1407): signal \"en_sfp_ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1407 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828150 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1410) " "VHDL warning at regs.vhd(1410): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1410 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828150 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_4k_cmd regs.vhd(1486) " "VHDL Process Statement warning at regs.vhd(1486): signal \"en_4k_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1486 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828152 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "regs.vhd(1489) " "VHDL warning at regs.vhd(1489): incomplete sensitivity list specified; assuming completeness" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1489 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828152 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "genWave(mode=0,div=16) genWave genwave.vhd(26) " "VHDL info at genwave.vhd(26): executing entity \"genWave(mode=0,div=16)\" with architecture \"genWave\"" {  } { { "genwave.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/genwave.vhd" 26 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828152 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "regs.vhd(1600) " "VHDL Case Statement information at regs.vhd(1600): OTHERS choice is never selected" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1600 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828263 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "regs.vhd(1640) " "VHDL Case Statement information at regs.vhd(1640): OTHERS choice is never selected" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1640 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828267 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "regs.vhd(1680) " "VHDL Case Statement information at regs.vhd(1680): OTHERS choice is never selected" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1680 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828269 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "regs.vhd(1720) " "VHDL Case Statement information at regs.vhd(1720): OTHERS choice is never selected" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1720 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828271 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "regs.vhd(1760) " "VHDL Case Statement information at regs.vhd(1760): OTHERS choice is never selected" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1760 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828272 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "regs.vhd(1800) " "VHDL Case Statement information at regs.vhd(1800): OTHERS choice is never selected" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1800 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828274 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "regs.vhd(1955) " "VHDL Case Statement information at regs.vhd(1955): OTHERS choice is never selected" {  } { { "regs.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/regs.vhd" 1955 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Synthesis" 0 -1 1694714828277 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "stepper_driver behavior stepper_driver.vhd(26) " "VHDL info at stepper_driver.vhd(26): executing entity \"stepper_driver\" with architecture \"behavior\"" {  } { { "stepper_driver.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/stepper_driver.vhd" 26 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828314 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regneUNSIGNED(n=32) regneUNSIGNED COMPONENTS.vhd(167) " "VHDL info at COMPONENTS.vhd(167): executing entity \"regneUNSIGNED(n=32)\" with architecture \"regneUNSIGNED\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 167 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828316 ""}
{ "Info" "IVRFX2_VHDL_1399_UNCONVERTED" "abs_step_module stepper_driver.vhd(340) " "VHDL info at stepper_driver.vhd(340): going to verilog side to elaborate module abs_step_module" {  } { { "stepper_driver.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/stepper_driver.vhd" 340 0 0 } }  } 0 17560 "VHDL info at %2!s!: going to verilog side to elaborate module %1!s!" 0 0 "Synthesis" 0 -1 1694714828317 ""}
{ "Info" "IVRFX2_VHDL_1400_UNCONVERTED" "stepper_driver.vhd(340) " "VHDL info at stepper_driver.vhd(340): back to vhdl to continue elaboration" {  } { { "stepper_driver.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/stepper_driver.vhd" 340 0 0 } }  } 0 17561 "VHDL info at %1!s!: back to vhdl to continue elaboration" 0 0 "Synthesis" 0 -1 1694714828318 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "TMC2660 BEHAVIOR TMC2660.vhd(42) " "VHDL info at TMC2660.vhd(42): executing entity \"TMC2660\" with architecture \"BEHAVIOR\"" {  } { { "TMC2660.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/TMC2660.vhd" 42 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828331 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "FLIP_FLOP FLIP_FLOP COMPONENTS.vhd(356) " "VHDL info at COMPONENTS.vhd(356): executing entity \"FLIP_FLOP\" with architecture \"FLIP_FLOP\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 356 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828332 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "SHIFT_LEFT_REG(n=20) BEHAVIOR COMPONENTS.vhd(313) " "VHDL info at COMPONENTS.vhd(313): executing entity \"SHIFT_LEFT_REG(n=20)\" with architecture \"BEHAVIOR\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 313 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828332 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "regne(n=5) regne COMPONENTS.vhd(133) " "VHDL info at COMPONENTS.vhd(133): executing entity \"regne(n=5)\" with architecture \"regne\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 133 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828333 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "counter(n=10) counter COMPONENTS.vhd(203) " "VHDL info at COMPONENTS.vhd(203): executing entity \"counter(n=10)\" with architecture \"counter\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 203 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828333 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "counter(n=8) counter COMPONENTS.vhd(203) " "VHDL info at COMPONENTS.vhd(203): executing entity \"counter(n=8)\" with architecture \"counter\"" {  } { { "COMPONENTS.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/COMPONENTS.vhd" 203 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828333 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "LED_CONTROL rtl LED_CONTROL.vhd(15) " "VHDL info at LED_CONTROL.vhd(15): executing entity \"LED_CONTROL\" with architecture \"rtl\"" {  } { { "LED_CONTROL.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/LED_CONTROL.vhd" 15 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828341 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "gen_i2c rtl gen_i2c.vhd(21) " "VHDL info at gen_i2c.vhd(21): executing entity \"gen_i2c\" with architecture \"rtl\"" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 21 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828342 ""}
{ "Warning" "WVRFX2_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_adv gen_i2c.vhd(118) " "VHDL Process Statement warning at gen_i2c.vhd(118): signal \"count_adv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 118 0 0 } }  } 0 13796 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Synthesis" 0 -1 1694714828342 ""}
{ "Warning" "WVRFX2_VHDL_INCOMPLETE_SENSITIVITY_LIST" "gen_i2c.vhd(134) " "VHDL warning at gen_i2c.vhd(134): incomplete sensitivity list specified; assuming completeness" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 134 0 0 } }  } 0 16764 "VHDL warning at %1!s!: incomplete sensitivity list specified; assuming completeness" 0 0 "Synthesis" 0 -1 1694714828343 ""}
{ "Warning" "WVRFX2_GENERIC_WARNING_WITH_LOC" "latch inferred for net ADDR_LED\[6\] LED_CONTROL.vhd(170) " "Verilog HDL or VHDL warning at LED_CONTROL.vhd(170): latch inferred for net ADDR_LED\[6\]" {  } { { "LED_CONTROL.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/LED_CONTROL.vhd" 170 0 0 } }  } 0 13228 "Verilog HDL or VHDL warning at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1694714828349 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "ADT_CONTROL rtl ADT_CONTROL.vhd(14) " "VHDL info at ADT_CONTROL.vhd(14): executing entity \"ADT_CONTROL\" with architecture \"rtl\"" {  } { { "ADT_CONTROL.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/ADT_CONTROL.vhd" 14 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828350 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "fpga_tsd_int rtl fpga_tsd_int.vhd(10) " "VHDL info at fpga_tsd_int.vhd(10): executing entity \"fpga_tsd_int\" with architecture \"rtl\"" {  } { { "fpga_tsd_int/synth/fpga_tsd_int.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/fpga_tsd_int/synth/fpga_tsd_int.vhd" 10 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Synthesis" 0 -1 1694714828355 ""}
{ "Info" "IVRFX2_VHDL_1399_UNCONVERTED" "altera_temp_sense_cmp fpga_tsd_int.vhd(45) " "VHDL info at fpga_tsd_int.vhd(45): going to verilog side to elaborate module altera_temp_sense_cmp" {  } { { "fpga_tsd_int/synth/fpga_tsd_int.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/fpga_tsd_int/synth/fpga_tsd_int.vhd" 45 0 0 } }  } 0 17560 "VHDL info at %2!s!: going to verilog side to elaborate module %1!s!" 0 0 "Synthesis" 0 -1 1694714828355 ""}
{ "Info" "IVRFX2_VHDL_1400_UNCONVERTED" "fpga_tsd_int.vhd(45) " "VHDL info at fpga_tsd_int.vhd(45): back to vhdl to continue elaboration" {  } { { "fpga_tsd_int/synth/fpga_tsd_int.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/fpga_tsd_int/synth/fpga_tsd_int.vhd" 45 0 0 } }  } 0 17561 "VHDL info at %1!s!: back to vhdl to continue elaboration" 0 0 "Synthesis" 0 -1 1694714828356 ""}
{ "Info" "0" "" "Found 168 design entities" {  } {  } 0 0 "Found 168 design entities" 0 0 "Synthesis" 0 0 1694714830796 ""}
{ "Info" "0" "" "There are 802 partitions after elaboration." {  } {  } 0 0 "There are 802 partitions after elaboration." 0 0 "Synthesis" 0 0 1694714830797 ""}
{ "Info" "0" "" "Creating instance-specific data models and dissolving soft partitions" {  } {  } 0 0 "Creating instance-specific data models and dissolving soft partitions" 0 0 "Synthesis" 0 0 1694714830797 ""}
{ "Info" "IQIS_ENTITY_WILDCARD_EXPANSION_START" "" "Expanding entity and wildcard assignments." {  } {  } 0 18299 "Expanding entity and wildcard assignments." 0 0 "Synthesis" 0 -1 1694714832174 ""}
{ "Info" "IQIS_ENTITY_WILDCARD_EXPANSION_END" "00:00:00 " "Expanded entity and wildcard assignments. Elapsed time: 00:00:00" {  } {  } 0 18300 "Expanded entity and wildcard assignments. Elapsed time: %1!s!" 0 0 "Synthesis" 0 -1 1694714832203 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Starting IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Synthesis" 0 -1 1694714832302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Deploying alt_sld_fab_0 to C:\\Users\\latshaw\\github\\EES_REPO_CTRL\\RES_CTRL_LLRF3\\qdb\\.t\\65034bcb13b3.tmp\\.temp\\sld_fabrics\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0.ip " "Deploying alt_sld_fab_0 to C:\\Users\\latshaw\\github\\EES_REPO_CTRL\\RES_CTRL_LLRF3\\qdb\\.t\\65034bcb13b3.tmp\\.temp\\sld_fabrics\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0.ip" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714836693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Saving generation log to C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/qdb/.t/65034bcb13b3.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt " "Saving generation log to C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/qdb/.t/65034bcb13b3.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714844306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generated by version: 18.1 build 222 " "Generated by version: 18.1 build 222" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714844307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Starting: Create HDL design files for synthesis " "Starting: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714844309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Qsys-generate C:\\Users\\latshaw\\github\\EES_REPO_CTRL\\RES_CTRL_LLRF3\\qdb\\.t\\65034bcb13b3.tmp\\.temp\\sld_fabrics\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\\Users\\latshaw\\github\\EES_REPO_CTRL\\RES_CTRL_LLRF3\\qdb\\.t\\65034bcb13b3.tmp\\.temp\\sld_fabrics\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0 --family=\"Cyclone 10 GX\" --part=10CX105YF672E5G " "Qsys-generate C:\\Users\\latshaw\\github\\EES_REPO_CTRL\\RES_CTRL_LLRF3\\qdb\\.t\\65034bcb13b3.tmp\\.temp\\sld_fabrics\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\\Users\\latshaw\\github\\EES_REPO_CTRL\\RES_CTRL_LLRF3\\qdb\\.t\\65034bcb13b3.tmp\\.temp\\sld_fabrics\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0 --family=\"Cyclone 10 GX\" --part=10CX105YF672E5G" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714844311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714844931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Processing generation queue\" " "Alt_sld_fab_0: \"Processing generation queue\"" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_181_frbnbgi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_181_frbnbgi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_181_6frorta\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_181_6frorta\"" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845532 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 5 modules, 7 files " "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 5 modules, 7 files" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Qsys-generate succeeded. " "Qsys-generate succeeded." {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845761 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Finished: Create HDL design files for synthesis " "Finished: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Synthesis" 0 -1 1694714845762 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Finished IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Synthesis" 0 -1 1694714846521 ""}
{ "Info" "0" "" "found pre-synthesis snapshots for 2 partition(s)" {  } {  } 0 0 "found pre-synthesis snapshots for 2 partition(s)" 0 0 "Synthesis" 0 0 1694714849333 ""}
{ "Info" "0" "" "Synthesizing partition \"root_partition\"" {  } {  } 0 0 "Synthesizing partition \"root_partition\"" 0 0 "Synthesis" 0 0 1694714852165 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "14 " "Ignored 14 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "14 " "Ignored 14 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1694714852292 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Synthesis" 0 -1 1694714852292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "root_partition " "Timing-Driven Synthesis is running on partition \"root_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Synthesis" 0 -1 1694714856927 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|pbuf_rtl_0 " "Inferred dual-clock RAM node \"\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|pbuf_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Synthesis" 0 -1 1694714857003 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "b2v_inst23\|CYCLONE_inst\|read_buffer\|mem_rtl_0 " "Inferred dual-clock RAM node \"b2v_inst23\|CYCLONE_inst\|read_buffer\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Synthesis" 0 -1 1694714857004 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "b2v_inst23\|CYCLONE_inst\|write_buffer\|mem_rtl_0 " "Inferred dual-clock RAM node \"b2v_inst23\|CYCLONE_inst\|write_buffer\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Synthesis" 0 -1 1694714857004 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|ip_mem " "RAM logic \"\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|ip_mem\" is uninferred due to inappropriate RAM size" {  } { { "pkg_comms_top/rtefi_center.v" "ip_mem" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/rtefi_center.v" 218 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1694714857006 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|pno_mem " "RAM logic \"\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|pno_mem\" is uninferred due to inappropriate RAM size" {  } { { "pkg_comms_top/rtefi_center.v" "pno_mem" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/pkg_comms_top/rtefi_center.v" 237 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1694714857006 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Synthesis" 0 -1 1694714857006 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "22 " "Inferred 22 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|pbuf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|pbuf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE qdb/_compiler/resonance_control_fpga_rev_pr/root_partition/18.1.0/partitioned/1/mifs/ram0_rtefi_center_77375769.hdl.mif " "Parameter INIT_FILE set to qdb/_compiler/resonance_control_fpga_rev_pr/root_partition/18.1.0/partitioned/1/mifs/ram0_rtefi_center_77375769.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|CYCLONE_inst\|read_buffer\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|CYCLONE_inst\|read_buffer\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|CYCLONE_inst\|write_buffer\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|CYCLONE_inst\|write_buffer\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:0:rate_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:0:rate_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:0:detube_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:0:detube_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:1:rate_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:1:rate_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:1:detube_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:1:detube_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:2:rate_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:2:rate_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:2:detube_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:2:detube_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:3:rate_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:3:rate_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:3:detube_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:3:detube_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:4:rate_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:4:rate_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:4:detube_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:4:detube_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:5:rate_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:5:rate_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:5:detube_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:5:detube_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:6:rate_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:6:rate_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:6:detube_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:6:detube_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:7:rate_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:7:rate_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2v_inst23\|\\gen_wf_view:7:detube_ram_4_chnI_i\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2v_inst23\|\\gen_wf_view:7:detube_ram_4_chnI_i\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|p2_client\|processed_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|p2_client\|processed_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|d_xform\|hack_icmp_cksum\|dat2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|center\|d_xform\|hack_icmp_cksum\|dat2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|p1_client\|test_msg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"\\genUDP:inst_comms_top\|i_eth_gtx_bridge\|badger\|p1_client\|test_msg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694714857153 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Synthesis" 0 -1 1694714857153 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[27\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[27\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[26\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[26\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[25\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[25\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[24\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[24\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[23\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[23\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[22\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[22\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[21\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[21\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[20\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[20\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[19\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[19\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[18\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[18\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[17\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[17\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[16\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[16\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[15\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[15\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[14\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[14\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[13\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[13\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[12\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[12\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[11\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[11\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[10\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[10\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[9\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[9\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[8\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[8\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[7\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[7\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[6\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[6\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[5\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[5\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[4\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[4\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[3\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[3\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[2\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[2\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[1\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[1\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_cont_i2c\|LED_i2c\|packet\[0\] " "Converted tri-state buffer \"led_cont_i2c\|LED_i2c\|packet\[0\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714859329 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Synthesis" 0 -1 1694714859329 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[27\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[27\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[26\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[26\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[25\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[25\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[24\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[24\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[23\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[23\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[22\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[22\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[21\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[21\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[20\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[20\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[19\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[19\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[18\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[18\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[17\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[17\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[16\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[16\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[15\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[15\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[14\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[14\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[13\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[13\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[12\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[12\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[11\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[11\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[10\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[10\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[9\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[9\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[8\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[8\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[7\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[7\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[6\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[6\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[5\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[5\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[4\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[4\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[3\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[3\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[2\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[2\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[1\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[1\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c\|ADT00_i2c\|packet\[0\] " "Converted tri-state buffer \"adt_cont_i2c\|ADT00_i2c\|packet\[0\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[27\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[27\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[26\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[26\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[25\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[25\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[24\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[24\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[23\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[23\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[22\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[22\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[21\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[21\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[20\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[20\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[19\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[19\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[18\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[18\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[17\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[17\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[16\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[16\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[15\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[15\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[14\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[14\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[13\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[13\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[12\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[12\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[11\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[11\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[10\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[10\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[9\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[9\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[8\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[8\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[7\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[7\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[6\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[6\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[5\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[5\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[4\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[4\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[3\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[3\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[2\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[2\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[1\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[1\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adt_cont_i2c_1\|ADT00_i2c\|packet\[0\] " "Converted tri-state buffer \"adt_cont_i2c_1\|ADT00_i2c\|packet\[0\]\" feeding internal logic into a wire" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694714860215 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Synthesis" 0 -1 1694714860215 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/qdb/_compiler/resonance_control_fpga_rev_pr/root_partition/18.1.0/partitioned/1/mifs/ram1_rtefi_center_77375769.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/qdb/_compiler/resonance_control_fpga_rev_pr/root_partition/18.1.0/partitioned/1/mifs/ram1_rtefi_center_77375769.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Synthesis" 0 -1 1694714860368 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "led_cont_i2c\|LED_i2c\|i990 " "Node \"led_cont_i2c\|LED_i2c\|i990\"" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 338 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694714869467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SCLM1~synth " "Node \"SCLM1~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694714869467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SCLM1_1~synth " "Node \"SCLM1_1~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694714869467 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Synthesis" 0 -1 1694714869467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sfp_scl_0 GND " "Pin \"sfp_scl_0\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "sfp_scl_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "sfp_tx_0_p GND " "Pin \"sfp_tx_0_p\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "sfp_tx_0_p"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DOUT GND " "Pin \"ADC_DOUT\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "ADC_DOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS GND " "Pin \"ADC_CS\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "ADC_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE_CONT1 GND " "Pin \"OE_CONT1\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "OE_CONT1"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE_CONT1_1 GND " "Pin \"OE_CONT1_1\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "OE_CONT1_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GA1 VCC " "Pin \"GA1\" is stuck at VCC" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "GA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GA0 VCC " "Pin \"GA0\" is stuck at VCC" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "GA0"} { "Warning" "WMLS_MLS_STUCK_PIN" "FMC2_SCL GND " "Pin \"FMC2_SCL\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "FMC2_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_led_3 GND " "Pin \"gpio_led_3\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694714869468 "gpio_led_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Synthesis" 0 -1 1694714869468 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_cont_i2c\|LED_i2c\|SDA_buffer High " "Register led_cont_i2c\|LED_i2c\|SDA_buffer will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_cont_i2c\|LED_i2c\|\\process_1:counter\[4\] High " "Register led_cont_i2c\|LED_i2c\|\\process_1:counter\[4\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_cont_i2c\|LED_i2c\|\\process_1:counter\[2\] High " "Register led_cont_i2c\|LED_i2c\|\\process_1:counter\[2\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_cont_i2c\|LED_i2c\|\\process_1:counter\[5\] High " "Register led_cont_i2c\|LED_i2c\|\\process_1:counter\[5\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_cont_i2c\|LED_i2c\|\\process_1:counter\[8\] High " "Register led_cont_i2c\|LED_i2c\|\\process_1:counter\[8\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_cont_i2c\|LED_i2c\|\\process_1:counter\[7\] High " "Register led_cont_i2c\|LED_i2c\|\\process_1:counter\[7\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_cont_i2c\|LED_i2c\|\\process_1:counter\[6\] High " "Register led_cont_i2c\|LED_i2c\|\\process_1:counter\[6\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[4\] High " "Register adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[4\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[2\] High " "Register adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[2\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[5\] High " "Register adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[5\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[8\] High " "Register adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[8\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[7\] High " "Register adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[7\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[6\] High " "Register adt_cont_i2c\|ADT00_i2c\|\\process_1:counter\[6\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[4\] High " "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[4\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[2\] High " "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[2\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[5\] High " "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[5\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[8\] High " "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[8\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[7\] High " "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[7\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[6\] High " "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_1:counter\[6\] will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c\|ADT00_i2c\|SDA_buffer High " "Register adt_cont_i2c\|ADT00_i2c\|SDA_buffer will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adt_cont_i2c_1\|ADT00_i2c\|SDA_buffer High " "Register adt_cont_i2c_1\|ADT00_i2c\|SDA_buffer will power up to High" {  } { { "gen_i2c.vhd" "" { Text "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/gen_i2c.vhd" 301 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1694714870203 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Synthesis" 0 -1 1694714870203 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "828 " "828 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Synthesis" 0 -1 1694714875285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27098 " "Implemented 27098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "95 " "Implemented 95 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694714875648 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694714875648 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1694714875648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26292 " "Implemented 26292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694714875648 ""} { "Info" "ICUT_CUT_TM_RAMS" "568 " "Implemented 568 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1694714875648 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1694714875648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Synthesis" 0 -1 1694714875648 ""}
{ "Info" "0" "" "Successfully synthesized partition" {  } {  } 0 0 "Successfully synthesized partition" 0 0 "Synthesis" 0 0 1694714876608 ""}
{ "Info" "0" "" "Synthesizing partition \"auto_fab_0\"" {  } {  } 0 0 "Synthesizing partition \"auto_fab_0\"" 0 0 "Synthesis" 0 0 1694714876608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "auto_fab_0 " "Timing-Driven Synthesis is running on partition \"auto_fab_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Synthesis" 0 -1 1694714877274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694714877382 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694714877382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694714877382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Synthesis" 0 -1 1694714877382 ""}
{ "Info" "0" "" "Successfully synthesized partition" {  } {  } 0 0 "Successfully synthesized partition" 0 0 "Synthesis" 0 0 1694714877525 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/output_files/resonance_control_fpga_rev_pr.syn.smsg " "Generated suppressed messages file C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/output_files/resonance_control_fpga_rev_pr.syn.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Synthesis" 0 -1 1694714877588 ""}
{ "Info" "0" "" "Saving post-synthesis snapshots for 2 partition(s)" {  } {  } 0 0 "Saving post-synthesis snapshots for 2 partition(s)" 0 0 "Synthesis" 0 0 1694714877697 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SCLM1 " "Inserted always-enabled tri-state buffer between \"SCLM1\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1694714867378 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SCLM1_1 " "Inserted always-enabled tri-state buffer between \"SCLM1_1\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1694714867378 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Synthesis" 0 -1 1694714867378 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FMC2_SDA " "bidirectional pin \"FMC2_SDA\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1694714867589 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sfp_sda_0 " "bidirectional pin \"sfp_sda_0\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1694714867589 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Synthesis" 0 -1 1694714867589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5455 " "Peak virtual memory: 5455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694714880187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 14:08:00 2023 " "Processing ended: Thu Sep 14 14:08:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694714880187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694714880187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1694714880187 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME_FOR_ENTIRE_PROCESS" "00:00:02 " "Reading SDC files took 00:00:02 cumulatively in this process." {  } {  } 0 19538 "Reading SDC files took %1!s! cumulatively in this process." 0 0 "Synthesis" 0 -1 1694714880188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Synthesis" 0 -1 1694714883270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694714883271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 14:08:02 2023 " "Processing started: Thu Sep 14 14:08:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694714883271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694714883271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr " "Command: quartus_fit --read_settings_files=on --write_settings_files=off resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694714883271 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694714883393 ""}
{ "Info" "0" "" "Project  = resonance_control_fpga_rev_pr" {  } {  } 0 0 "Project  = resonance_control_fpga_rev_pr" 0 0 "Fitter" 0 0 1694714883394 ""}
{ "Info" "0" "" "Revision = resonance_control_fpga_rev_pr" {  } {  } 0 0 "Revision = resonance_control_fpga_rev_pr" 0 0 "Fitter" 0 0 1694714883394 ""}
{ "Info" "IQHD_LOADING_DATABASE" "synthesized " "Loading synthesized database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Fitter" 0 -1 1694714883682 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "synthesized root_partition " "Loading \"synthesized\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Fitter" 0 -1 1694714884599 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "synthesized auto_fab_0 " "Loading \"synthesized\" snapshot for partition \"auto_fab_0\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Fitter" 0 -1 1694714884962 ""}
{ "Info" "IQHD_LOADED_DATABASE" "synthesized 00:00:02 " "Successfully loaded synthesized database: elapsed time is 00:00:02" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1694714885937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1694714886528 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "resonance_control_fpga_rev_pr 10CX105YF672E5G " "Selected device 10CX105YF672E5G for design \"resonance_control_fpga_rev_pr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1694714886713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694714886718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694714886718 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694714887003 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1694714888918 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 12262 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1694714889487 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1694714889487 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:07 " "Periphery placement data loaded: elapsed time is 00:00:07" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694714897081 ""}
{ "Info" "ICIO_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 12623 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694714897113 ""}
{ "Info" "ICIO_COMPLEMENT_PIN_CREATED_GROUP" "3 " "3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" { { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "sfp_tx_0_p sfp_tx_0_p(n) " "Differential I/O pin \"sfp_tx_0_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sfp_tx_0_p(n)\"" {  } { { "" "" { Generic "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/" { { 0 { 0 ""} 0 201756 27938 31236 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8316 27938 31236 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1694714897129 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "sfp_rx_0_p sfp_rx_0_p(n) " "Differential I/O pin \"sfp_rx_0_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sfp_rx_0_p(n)\"" {  } { { "" "" { Generic "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/" { { 0 { 0 ""} 0 201759 27938 31236 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8315 27938 31236 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1694714897129 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "sfp_refclk_p sfp_refclk_p(n) " "Differential I/O pin \"sfp_refclk_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sfp_refclk_p(n)\"" {  } { { "" "" { Generic "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/" { { 0 { 0 ""} 0 202097 27938 31236 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8314 27938 31236 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1694714897129 ""}  } {  } 0 11685 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" 0 0 "Fitter" 0 -1 1694714897129 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897129 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897130 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897130 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897130 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897130 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1694714897132 ""}
{ "Critical Warning" "WCIO_PINS_MISSING_LOCATION_ASSIGNMENT" "89 201 " "No exact pin location assignment(s) for 89 pins of 201 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" {  } {  } 1 12677 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" 0 0 "Fitter" 0 -1 1694714897141 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897162 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897162 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897162 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897162 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897162 ""}
{ "Info" "ICIO_COMPLEMENT_PIN_CREATED_GROUP" "2 " "2 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" { { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "SGMII1_TX_P SGMII1_TX_P(n) " "Differential I/O pin \"SGMII1_TX_P\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SGMII1_TX_P(n)\"" {  } { { "" "" { Generic "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/" { { 0 { 0 ""} 0 201673 27938 31236 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8313 27938 31236 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1694714897236 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "SGMII1_RX_P SGMII1_RX_P(n) " "Differential I/O pin \"SGMII1_RX_P\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SGMII1_RX_P(n)\"" {  } { { "" "" { Generic "C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/" { { 0 { 0 ""} 0 202095 27938 31236 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8312 27938 31236 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1694714897236 ""}  } {  } 0 11685 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" 0 0 "Fitter" 0 -1 1694714897236 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897236 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897236 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897236 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897236 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897236 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897267 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897267 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897267 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897267 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714897267 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "SGMII1_RX_P " "A default voltage has been automatically assigned to \"SGMII1_RX_P\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1694714899954 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "SGMII1_TX_P " "A default voltage has been automatically assigned to \"SGMII1_TX_P\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1694714900406 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714900473 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714900474 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714900474 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714900474 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714900474 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1694714902924 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714902944 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714902944 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714902944 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714902944 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714902944 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1694714904406 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:00 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:00" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694714904901 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED" "8 " "There are 8 unused RX channels in the design." { { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG1" "" "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." {  } {  } 0 19540 "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." 0 0 "Design Software" 0 -1 1694714904974 ""} { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG2" "" "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." {  } {  } 0 19541 "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." 0 0 "Design Software" 0 -1 1694714904974 ""}  } {  } 1 17951 "There are %1!d! unused RX channels in the design." 0 0 "Fitter" 0 -1 1694714904974 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_TX_CLOCK_WORKAROUND_NOT_ENABLED" "8 " "There are 8 unused TX channels in the design." { { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG1" "" "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." {  } {  } 0 19540 "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." 0 0 "Design Software" 0 -1 1694714904975 ""} { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG2" "" "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." {  } {  } 0 19541 "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." 0 0 "Design Software" 0 -1 1694714904975 ""}  } {  } 1 18655 "There are %1!d! unused TX channels in the design." 0 0 "Fitter" 0 -1 1694714904975 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905031 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905032 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905032 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905032 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905032 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905068 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905069 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905069 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905069 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714905069 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (1 global, 1 regional, 1 periphery) " "Promoted 3 clocks (1 global, 1 regional, 1 periphery)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "sfp_refclk_p~inputFITTER_INSERTEDCLKENA0 42 Global Clock Region CLKCTRL_1C_G_I12 " "sfp_refclk_p~inputFITTER_INSERTEDCLKENA0 (42 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1C_G_I12" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1694714907594 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|out_pld_pcs_tx_clk_out~CLKENA0 15254 Regional Clock Region 0 CLKCTRL_1C_R0_I5 " "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|out_pld_pcs_tx_clk_out~CLKENA0 (15254 fanout) drives Regional Clock Region 0, with the buffer placed at CLKCTRL_1C_R0_I5" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1694714907594 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|out_pld_pcs_rx_clk_out~CLKENA0 496 Periphery Clock Region 3 CLKCTRL_1C_P3_I11 " "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|out_pld_pcs_rx_clk_out~CLKENA0 (496 fanout) drives Periphery Clock Region 3, with the buffer placed at CLKCTRL_1C_P3_I11" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1694714907594 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1694714907594 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "reset_control\|i13~CLKENA0 9432 Global Clock Region CLKCTRL_3A_G_I29 " "reset_control\|i13~CLKENA0 (9432 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I29" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1694714907594 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1694714907594 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714907680 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714907680 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714907681 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714907681 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714907681 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1694714915244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1694714915244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi " "Entity alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[get_collection_size \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\]\] > 0 \} \{ create_clock -name ~ALTERA_CLKUSR~ -period 8 \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\] \} " "if \{ \[get_collection_size \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\]\] > 0 \} \{ create_clock -name ~ALTERA_CLKUSR~ -period 8 \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\] \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1694714915244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1694714915244 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1694714915244 ""}
{ "Info" "ISTA_ELAPSED_HDL_EMBEDDED_READ_SDC_TIME" "00:00:00 " "Reading the HDL-embedded SDC files elapsed 00:00:00." {  } {  } 0 19539 "Reading the HDL-embedded SDC files elapsed %1!s!." 0 0 "Fitter" 0 -1 1694714915358 ""}
{ "Info" "ISTA_SDC_FOUND" "resonance_control_fpga_rev_pr.out.sdc " "Reading SDC File: 'resonance_control_fpga_rev_pr.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1694714915359 ""}
{ "Info" "ISTA_SDC_FOUND" "cyclone10gx_main.sdc " "Reading SDC File: 'cyclone10gx_main.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1694714915975 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "sfp_refclk_p " "Overwriting existing clock: sfp_refclk_p" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1694714915977 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk " " You called derive_pll_clocks. User-defined clock found on pll: \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1694714915977 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk " " You called derive_pll_clocks. User-defined clock found on pll: \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1694714915977 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1694714915977 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv " " You called derive_pll_clocks. User-defined clock found on pll: \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1694714915978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1694714915978 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_tsd_int/altera_temp_sense_181/synth/altera_temp_sense.sdc " "Reading SDC File: 'fpga_tsd_int/altera_temp_sense_181/synth/altera_temp_sense.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1694714916034 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_ts_clk " "Overwriting existing clock: altera_ts_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1694714916036 ""}
{ "Info" "ISTA_SDC_FOUND" "transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc " "Reading SDC File: 'transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1694714916104 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME" "00:00:00 " "Reading SDC files elapsed 00:00:00." {  } {  } 0 19449 "Reading SDC files elapsed %1!s!." 0 0 "Fitter" 0 -1 1694714916198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "b2v_inst23\|CYCLONE_inst\|clock_cnt\[2\] " "Node: b2v_inst23\|CYCLONE_inst\|clock_cnt\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register b2v_inst23\|CYCLONE_inst\|c10_rd\|remote_update_0\|remote_update_core\|ru_block~cs_css/ru_clk.reg b2v_inst23\|CYCLONE_inst\|clock_cnt\[2\] " "Register b2v_inst23\|CYCLONE_inst\|c10_rd\|remote_update_0\|remote_update_core\|ru_block~cs_css/ru_clk.reg is being clocked by b2v_inst23\|CYCLONE_inst\|clock_cnt\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694714916292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694714916292 "b2v_inst23|CYCLONE_inst|clock_cnt[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adt_cont_i2c\|ADT00_i2c\|SCL_advanced " "Node: adt_cont_i2c\|ADT00_i2c\|SCL_advanced was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adt_cont_i2c\|ADT00_i2c\|\\process_3:counter\[0\] adt_cont_i2c\|ADT00_i2c\|SCL_advanced " "Register adt_cont_i2c\|ADT00_i2c\|\\process_3:counter\[0\] is being clocked by adt_cont_i2c\|ADT00_i2c\|SCL_advanced" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694714916293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694714916293 "adt_cont_i2c|ADT00_i2c|SCL_advanced"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adt_cont_i2c_1\|ADT00_i2c\|SCL_advanced " "Node: adt_cont_i2c_1\|ADT00_i2c\|SCL_advanced was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_3:counter\[0\] adt_cont_i2c_1\|ADT00_i2c\|SCL_advanced " "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_3:counter\[0\] is being clocked by adt_cont_i2c_1\|ADT00_i2c\|SCL_advanced" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694714916293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694714916293 "adt_cont_i2c_1|ADT00_i2c|SCL_advanced"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_cont_i2c\|LED_i2c\|SCL_advanced " "Node: led_cont_i2c\|LED_i2c\|SCL_advanced was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_cont_i2c\|LED_i2c\|\\process_3:counter\[4\] led_cont_i2c\|LED_i2c\|SCL_advanced " "Register led_cont_i2c\|LED_i2c\|\\process_3:counter\[4\] is being clocked by led_cont_i2c\|LED_i2c\|SCL_advanced" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694714916293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694714916293 "led_cont_i2c|LED_i2c|SCL_advanced"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "din_tb\[22\] " "Node: din_tb\[22\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register auto_fab_0\|alt_sld_fab_0\|alt_sld_fab_0\|a10xcvrfabric\|altera_reset_sequencer\|reset_out_stage\[0\] din_tb\[22\] " "Register auto_fab_0\|alt_sld_fab_0\|alt_sld_fab_0\|a10xcvrfabric\|altera_reset_sequencer\|reset_out_stage\[0\] is being clocked by din_tb\[22\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694714916293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694714916293 "din_tb[22]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_cont_i2c\|LED_i2c\|SCL_Buffer " "Node: led_cont_i2c\|LED_i2c\|SCL_Buffer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_cont_i2c\|LED_i2c\|SCL_HOLD led_cont_i2c\|LED_i2c\|SCL_Buffer " "Register led_cont_i2c\|LED_i2c\|SCL_HOLD is being clocked by led_cont_i2c\|LED_i2c\|SCL_Buffer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694714916293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694714916293 "led_cont_i2c|LED_i2c|SCL_Buffer"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adt_cont_i2c\|ADT00_i2c\|SCL_Buffer " "Node: adt_cont_i2c\|ADT00_i2c\|SCL_Buffer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adt_cont_i2c\|ADT00_i2c\|SCL_HOLD adt_cont_i2c\|ADT00_i2c\|SCL_Buffer " "Register adt_cont_i2c\|ADT00_i2c\|SCL_HOLD is being clocked by adt_cont_i2c\|ADT00_i2c\|SCL_Buffer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694714916293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694714916293 "adt_cont_i2c|ADT00_i2c|SCL_Buffer"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adt_cont_i2c_1\|ADT00_i2c\|SCL_Buffer " "Node: adt_cont_i2c_1\|ADT00_i2c\|SCL_Buffer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adt_cont_i2c_1\|ADT00_i2c\|SCL_HOLD adt_cont_i2c_1\|ADT00_i2c\|SCL_Buffer " "Register adt_cont_i2c_1\|ADT00_i2c\|SCL_HOLD is being clocked by adt_cont_i2c_1\|ADT00_i2c\|SCL_Buffer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694714916293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694714916293 "adt_cont_i2c_1|ADT00_i2c|SCL_Buffer"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1694714916521 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1694714916616 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694714916616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694714916616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin " "   8.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694714916616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " "   8.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694714916616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " "   8.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694714916616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " "   8.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694714916616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 altera_ts_clk " "1000.000 altera_ts_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694714916616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_refclk_p " "   8.000 sfp_refclk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694714916616 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1694714916616 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694714916888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694714916894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1694714916899 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694714916927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694714917003 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1694714918968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1694714918969 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1694714918998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1694714919477 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919542 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919542 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919542 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919542 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1694714919602 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694714919602 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919615 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919615 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919615 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919615 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694714919615 ""}
{ "Info" "IFDRGN_INTERMEDIATE_FIT_SNAPSHOT" "not be committed ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled " "Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation." {  } {  } 0 20273 "Intermediate fitter snapshots will %1!s! because %2!s! during compilation." 0 0 "Fitter" 0 -1 1694714921091 ""}
{ "Info" "IFIT2_PERIPHERY_PLACEMENT_END_INFO" "00:00:40 " "Periphery placement operations ending: elapsed time is 00:00:40" {  } {  } 0 12517 "Periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694714923079 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694714924436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694714930084 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1694714937277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "23 " "Fitter has implemented the following 23 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1694715034287 ""}  } {  } 0 19702 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1694715034287 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "23 " "Fitter has implemented the following 23 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1694715034287 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1694715034287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:44 " "Fitter placement preparation operations ending: elapsed time is 00:01:44" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694715034287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694715099642 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694715121191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694715121191 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 15.95 " "Total time spent on timing analysis during Placement is 15.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694715135422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694715137186 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 9.37 " "Total time spent on timing analysis during Routing is 9.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694715202710 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:01:07 " "Fitter routing operations ending: elapsed time is 00:01:07" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694715204202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.83 " "Total time spent on timing analysis during Post-Routing is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694715234993 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:00:32 " "Fitter post-fit operations ending: elapsed time is 00:00:32" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694715237889 ""}
{ "Info" "IQHD_COMMIT_DESIGN" "final " "Successfully committed final database." {  } {  } 0 20274 "Successfully committed %1!s! database." 0 0 "Fitter" 0 -1 1694715244577 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE LED_SDA~output " "Input port OE of I/O output buffer \"LED_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694715245036 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1~output " "Input port OE of I/O output buffer \"SCLM1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694715245036 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE SCLM1_1~output " "Input port OE of I/O output buffer \"SCLM1_1~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694715245036 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE FMC2_SDA~output " "Input port OE of I/O output buffer \"FMC2_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694715245036 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE sfp_sda_0~output " "Input port OE of I/O output buffer \"sfp_sda_0~output\" is not connected, but the atom is driving a bi-directional pin" {  } {  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Fitter" 0 -1 1694715245036 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1694715245295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9897 " "Peak virtual memory: 9897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694715246488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 14:14:06 2023 " "Processing ended: Thu Sep 14 14:14:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694715246488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:04 " "Elapsed time: 00:06:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694715246488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694715246488 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME_FOR_ENTIRE_PROCESS" "00:00:02 " "Reading SDC files took 00:00:02 cumulatively in this process." {  } {  } 0 19538 "Reading SDC files took %1!s! cumulatively in this process." 0 0 "Fitter" 0 -1 1694715246489 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Fast Forward FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD " "Skipped module Fast Forward due to the assignment FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Fitter" 0 -1 1694715248652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694715249827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694715249828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 14:14:09 2023 " "Processing started: Thu Sep 14 14:14:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694715249828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1694715249828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr --mode=finalize " "Command: quartus_sta resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr --mode=finalize" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694715249828 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1694715249967 ""}
{ "Info" "IQHD_LOADING_DATABASE" "final " "Loading final database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Timing Analyzer" 0 -1 1694715249997 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final root_partition " "Loading \"final\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Timing Analyzer" 0 -1 1694715250828 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final auto_fab_0 " "Loading \"final\" snapshot for partition \"auto_fab_0\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Timing Analyzer" 0 -1 1694715251838 ""}
{ "Info" "IQHD_LOADED_DATABASE" "final 00:00:03 " "Successfully loaded final database: elapsed time is 00:00:03" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715253048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1694715253069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715253070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715253070 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1694715264086 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1694715264086 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi " "Entity alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[get_collection_size \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\]\] > 0 \} \{ create_clock -name ~ALTERA_CLKUSR~ -period 8 \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\] \} " "if \{ \[get_collection_size \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\]\] > 0 \} \{ create_clock -name ~ALTERA_CLKUSR~ -period 8 \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\] \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1694715264086 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1694715264086 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1694715264086 ""}
{ "Info" "ISTA_ELAPSED_HDL_EMBEDDED_READ_SDC_TIME" "00:00:00 " "Reading the HDL-embedded SDC files elapsed 00:00:00." {  } {  } 0 19539 "Reading the HDL-embedded SDC files elapsed %1!s!." 0 0 "Timing Analyzer" 0 -1 1694715264241 ""}
{ "Info" "ISTA_SDC_FOUND" "resonance_control_fpga_rev_pr.out.sdc " "Reading SDC File: 'resonance_control_fpga_rev_pr.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1694715264242 ""}
{ "Info" "ISTA_SDC_FOUND" "cyclone10gx_main.sdc " "Reading SDC File: 'cyclone10gx_main.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1694715264855 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "sfp_refclk_p " "Overwriting existing clock: sfp_refclk_p" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694715264857 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk " " You called derive_pll_clocks. User-defined clock found on pll: \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1694715264858 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk " " You called derive_pll_clocks. User-defined clock found on pll: \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1694715264858 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1694715264858 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "\\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv " " You called derive_pll_clocks. User-defined clock found on pll: \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1694715264858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1694715264858 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_tsd_int/altera_temp_sense_181/synth/altera_temp_sense.sdc " "Reading SDC File: 'fpga_tsd_int/altera_temp_sense_181/synth/altera_temp_sense.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1694715264916 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_ts_clk " "Overwriting existing clock: altera_ts_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694715264918 ""}
{ "Info" "ISTA_SDC_FOUND" "transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc " "Reading SDC File: 'transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1694715264978 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME" "00:00:01 " "Reading SDC files elapsed 00:00:01." {  } {  } 0 19449 "Reading SDC files elapsed %1!s!." 0 0 "Timing Analyzer" 0 -1 1694715265141 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "b2v_inst23\|CYCLONE_inst\|clock_cnt\[2\] " "Node: b2v_inst23\|CYCLONE_inst\|clock_cnt\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register b2v_inst23\|CYCLONE_inst\|c10_rd\|remote_update_0\|remote_update_core\|ru_block~cs_css/ru_clk.reg b2v_inst23\|CYCLONE_inst\|clock_cnt\[2\] " "Register b2v_inst23\|CYCLONE_inst\|c10_rd\|remote_update_0\|remote_update_core\|ru_block~cs_css/ru_clk.reg is being clocked by b2v_inst23\|CYCLONE_inst\|clock_cnt\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694715265251 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1694715265251 "b2v_inst23|CYCLONE_inst|clock_cnt[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adt_cont_i2c\|ADT00_i2c\|SCL_advanced " "Node: adt_cont_i2c\|ADT00_i2c\|SCL_advanced was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adt_cont_i2c\|ADT00_i2c\|\\process_3:counter\[0\] adt_cont_i2c\|ADT00_i2c\|SCL_advanced " "Register adt_cont_i2c\|ADT00_i2c\|\\process_3:counter\[0\] is being clocked by adt_cont_i2c\|ADT00_i2c\|SCL_advanced" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694715265251 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1694715265251 "adt_cont_i2c|ADT00_i2c|SCL_advanced"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adt_cont_i2c_1\|ADT00_i2c\|SCL_advanced " "Node: adt_cont_i2c_1\|ADT00_i2c\|SCL_advanced was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_3:counter\[0\] adt_cont_i2c_1\|ADT00_i2c\|SCL_advanced " "Register adt_cont_i2c_1\|ADT00_i2c\|\\process_3:counter\[0\] is being clocked by adt_cont_i2c_1\|ADT00_i2c\|SCL_advanced" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694715265251 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1694715265251 "adt_cont_i2c_1|ADT00_i2c|SCL_advanced"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_cont_i2c\|LED_i2c\|SCL_advanced " "Node: led_cont_i2c\|LED_i2c\|SCL_advanced was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_cont_i2c\|LED_i2c\|\\process_3:counter\[4\] led_cont_i2c\|LED_i2c\|SCL_advanced " "Register led_cont_i2c\|LED_i2c\|\\process_3:counter\[4\] is being clocked by led_cont_i2c\|LED_i2c\|SCL_advanced" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694715265251 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1694715265251 "led_cont_i2c|LED_i2c|SCL_advanced"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "din_tb\[22\] " "Node: din_tb\[22\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register auto_fab_0\|alt_sld_fab_0\|alt_sld_fab_0\|a10xcvrfabric\|altera_reset_sequencer\|reset_out_stage\[0\] din_tb\[22\] " "Register auto_fab_0\|alt_sld_fab_0\|alt_sld_fab_0\|a10xcvrfabric\|altera_reset_sequencer\|reset_out_stage\[0\] is being clocked by din_tb\[22\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694715265251 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1694715265251 "din_tb[22]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_cont_i2c\|LED_i2c\|SCL_Buffer " "Node: led_cont_i2c\|LED_i2c\|SCL_Buffer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_cont_i2c\|LED_i2c\|SCL_HOLD led_cont_i2c\|LED_i2c\|SCL_Buffer " "Register led_cont_i2c\|LED_i2c\|SCL_HOLD is being clocked by led_cont_i2c\|LED_i2c\|SCL_Buffer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694715265251 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1694715265251 "led_cont_i2c|LED_i2c|SCL_Buffer"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adt_cont_i2c\|ADT00_i2c\|SCL_Buffer " "Node: adt_cont_i2c\|ADT00_i2c\|SCL_Buffer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adt_cont_i2c\|ADT00_i2c\|SCL_HOLD adt_cont_i2c\|ADT00_i2c\|SCL_Buffer " "Register adt_cont_i2c\|ADT00_i2c\|SCL_HOLD is being clocked by adt_cont_i2c\|ADT00_i2c\|SCL_Buffer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694715265251 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1694715265251 "adt_cont_i2c|ADT00_i2c|SCL_Buffer"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adt_cont_i2c_1\|ADT00_i2c\|SCL_Buffer " "Node: adt_cont_i2c_1\|ADT00_i2c\|SCL_Buffer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adt_cont_i2c_1\|ADT00_i2c\|SCL_HOLD adt_cont_i2c_1\|ADT00_i2c\|SCL_Buffer " "Register adt_cont_i2c_1\|ADT00_i2c\|SCL_HOLD is being clocked by adt_cont_i2c_1\|ADT00_i2c\|SCL_Buffer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1694715265251 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1694715265251 "adt_cont_i2c_1|ADT00_i2c|SCL_Buffer"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1694715265636 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1694715266106 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1694715266223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.019 " "Worst-case setup slack is 2.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.019               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    2.019               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    3.996               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.212               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    5.212               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.547               0.000 sfp_refclk_p  " "    6.547               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715266877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.050 " "Worst-case hold slack is 0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    0.050               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 sfp_refclk_p  " "    0.063               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    0.075               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    0.547               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715266940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.324 " "Worst-case recovery slack is 2.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.324               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    2.324               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.256               0.000 sfp_refclk_p  " "    7.256               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715266998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715266998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.310 " "Worst-case removal slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 sfp_refclk_p  " "    0.310               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    0.617               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715267082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.426 " "Worst-case minimum pulse width slack is 3.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.426               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    3.426               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.547               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    3.547               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.559               0.000 sfp_refclk_p  " "    3.559               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.900               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin  " "    3.900               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.900               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    3.900               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  500.000               0.000 altera_ts_clk  " "  500.000               0.000 altera_ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715267223 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715267302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715267302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715267302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715267302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.567 ns " "Worst Case Available Settling Time: 12.567 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715267302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715267302 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694715267302 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694715267666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.683 " "Worst-case setup slack is 1.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.683               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    1.683               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.052               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    4.052               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.314               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    5.314               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.523               0.000 sfp_refclk_p  " "    6.523               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715267967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715267967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.047 " "Worst-case hold slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    0.047               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 sfp_refclk_p  " "    0.049               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    0.061               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    0.482               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715268039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.413 " "Worst-case recovery slack is 2.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.413               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    2.413               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.245               0.000 sfp_refclk_p  " "    7.245               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715268126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.312 " "Worst-case removal slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 sfp_refclk_p  " "    0.312               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    0.566               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715268209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.429 " "Worst-case minimum pulse width slack is 3.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.429               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    3.429               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.490               0.000 sfp_refclk_p  " "    3.490               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.551               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    3.551               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin  " "    3.879               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    3.879               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  500.000               0.000 altera_ts_clk  " "  500.000               0.000 altera_ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715268349 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715268436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715268436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715268436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715268436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.783 ns " "Worst Case Available Settling Time: 12.783 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715268436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715268436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694715268436 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 100C Model" {  } {  } 0 0 "Analyzing Fast 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1694715268649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.135 " "Worst-case setup slack is 2.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.135               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    2.135               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.592               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    5.592               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.315               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    6.315               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.135               0.000 sfp_refclk_p  " "    7.135               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715268725 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1694715268759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1694715268759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.141 " "Worst-case hold slack is -0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -1.030 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "   -0.141              -1.030 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    0.020               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 sfp_refclk_p  " "    0.023               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    0.375               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715268811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.207 " "Worst-case recovery slack is 4.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.207               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    4.207               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.568               0.000 sfp_refclk_p  " "    7.568               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715268891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.161 " "Worst-case removal slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 sfp_refclk_p  " "    0.161               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    0.397               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715268973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715268973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.601 " "Worst-case minimum pulse width slack is 3.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.601               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    3.601               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.683               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    3.683               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.881               0.000 sfp_refclk_p  " "    3.881               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.957               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin  " "    3.957               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.962               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    3.962               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  500.000               0.000 altera_ts_clk  " "  500.000               0.000 altera_ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715269111 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715269209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715269209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715269209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715269209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.610 ns " "Worst Case Available Settling Time: 13.610 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715269209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715269209 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694715269209 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694715269466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.459 " "Worst-case setup slack is 2.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.459               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    2.459               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.919               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    5.919               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.532               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    6.532               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.214               0.000 sfp_refclk_p  " "    7.214               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715269524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.015 " "Worst-case hold slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    0.015               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    0.018               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 sfp_refclk_p  " "    0.023               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    0.287               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715269597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.862 " "Worst-case recovery slack is 4.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.862               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    4.862               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.607               0.000 sfp_refclk_p  " "    7.607               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715269675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.141 " "Worst-case removal slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 sfp_refclk_p  " "    0.141               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    0.331               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715269760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.582 " "Worst-case minimum pulse width slack is 3.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.582               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk  " "    3.582               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.686               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk  " "    3.686               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_pma_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.884               0.000 sfp_refclk_p  " "    3.884               0.000 sfp_refclk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.958               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin  " "    3.958               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|rx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.964               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin  " "    3.964               0.000 \\genUDP:inst_comms_top\|u0\|xcvr_native_a10_0\|tx_coreclkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  500.000               0.000 altera_ts_clk  " "  500.000               0.000 altera_ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694715269914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715269914 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715270011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715270011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715270011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715270011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.001 ns " "Worst Case Available Settling Time: 14.001 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715270011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694715270011 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694715270011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694715271221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694715271315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6983 " "Peak virtual memory: 6983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694715272516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 14:14:32 2023 " "Processing ended: Thu Sep 14 14:14:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694715272516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694715272516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694715272516 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME_FOR_ENTIRE_PROCESS" "00:00:01 " "Reading SDC files took 00:00:01 cumulatively in this process." {  } {  } 0 19538 "Reading SDC files took %1!s! cumulatively in this process." 0 0 "Timing Analyzer" 0 -1 1694715272517 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Timing Analyzer" 0 -1 1694715273595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1694715274483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694715274483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 14:14:34 2023 " "Processing started: Thu Sep 14 14:14:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694715274483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694715274483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=on --write_settings_files=off resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr " "Command: quartus_asm --read_settings_files=on --write_settings_files=off resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694715274483 ""}
{ "Info" "IQHD_LOADING_DATABASE" "final " "Loading final database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Assembler" 0 -1 1694715274721 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final root_partition " "Loading \"final\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Assembler" 0 -1 1694715275621 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final auto_fab_0 " "Loading \"final\" snapshot for partition \"auto_fab_0\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Assembler" 0 -1 1694715276629 ""}
{ "Info" "IQHD_LOADED_DATABASE" "final 00:00:03 " "Successfully loaded final database: elapsed time is 00:00:03" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Assembler" 0 -1 1694715277779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6971 " "Peak virtual memory: 6971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694715293532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 14:14:53 2023 " "Processing ended: Thu Sep 14 14:14:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694715293532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694715293532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694715293532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694715295482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694715295482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 14:14:55 2023 " "Processing started: Thu Sep 14 14:14:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694715295482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694715295482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr " "Command: quartus_eda --read_settings_files=on --write_settings_files=off resonance_control_fpga_rev_pr -c resonance_control_fpga_rev_pr" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694715295483 ""}
{ "Info" "IQHD_LOADING_DATABASE" "final " "Loading final database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "EDA Netlist Writer" 0 -1 1694715295737 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final root_partition " "Loading \"final\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1694715296562 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final auto_fab_0 " "Loading \"final\" snapshot for partition \"auto_fab_0\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1694715297540 ""}
{ "Info" "IQHD_LOADED_DATABASE" "final 00:00:02 " "Successfully loaded final database: elapsed time is 00:00:02" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "EDA Netlist Writer" 0 -1 1694715298722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "resonance_control_fpga_rev_pr.vho C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/simulation/modelsim/ simulation " "Generated file resonance_control_fpga_rev_pr.vho in folder \"C:/Users/latshaw/github/EES_REPO_CTRL/RES_CTRL_LLRF3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694715302343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5584 " "Peak virtual memory: 5584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694715302965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 14:15:02 2023 " "Processing ended: Thu Sep 14 14:15:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694715302965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694715302965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694715302965 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 289 s " "Quartus Prime Full Compilation was successful. 0 errors, 289 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694715304072 ""}
