<!DOCTYPE claritycores>
<lattice:project>
    <spirit:component>
        <spirit:vendor>LATTICE</spirit:vendor>
        <spirit:library>LOCAL</spirit:library>
        <spirit:name>claritycores</spirit:name>
        <spirit:version>1.0</spirit:version>
        <spirit:fileSets>
            <spirit:fileset>
                <spirit:name>Diamond_Synthesis</spirit:name>
                <spirit:group>synthesis</spirit:group>
                <spirit:file>
                    <spirit:name>./claritycores.v</spirit:name>
                    <spirit:fileType>verilogSource</spirit:fileType>
                </spirit:file>
            </spirit:fileset>
            <spirit:fileset>
                <spirit:name>Diamond_Simulation</spirit:name>
                <spirit:group>simulation</spirit:group>
                <spirit:file>
                    <spirit:name>./claritycores.v</spirit:name>
                    <spirit:fileType>verilogSource</spirit:fileType>
                </spirit:file>
            </spirit:fileset>
        </spirit:fileSets>
        <spirit:componentGenerators/>
        <spirit:model>
            <spirit:views/>
            <spirit:ports>
                <spirit:port>
                    <spirit:name>pcie_end_cmpln_tout</spirit:name>
                    <spirit:displayName>pcie_end_cmpln_tout</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.cmpln_tout</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_cmpltr_abort_np</spirit:name>
                    <spirit:displayName>pcie_end_cmpltr_abort_np</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.cmpltr_abort_np</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_cmpltr_abort_p</spirit:name>
                    <spirit:displayName>pcie_end_cmpltr_abort_p</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.cmpltr_abort_p</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_dl_active</spirit:name>
                    <spirit:displayName>pcie_end_dl_active</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.dl_active</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_dl_inactive</spirit:name>
                    <spirit:displayName>pcie_end_dl_inactive</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.dl_inactive</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_dl_init</spirit:name>
                    <spirit:displayName>pcie_end_dl_init</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.dl_init</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_dl_up</spirit:name>
                    <spirit:displayName>pcie_end_dl_up</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.dl_up</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_flip_lanes</spirit:name>
                    <spirit:displayName>pcie_end_flip_lanes</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.flip_lanes</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_force_disable_scr</spirit:name>
                    <spirit:displayName>pcie_end_force_disable_scr</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.force_disable_scr</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_force_lsm_active</spirit:name>
                    <spirit:displayName>pcie_end_force_lsm_active</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.force_lsm_active</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_force_phy_status</spirit:name>
                    <spirit:displayName>pcie_end_force_phy_status</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.force_phy_status</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_force_rec_ei</spirit:name>
                    <spirit:displayName>pcie_end_force_rec_ei</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.force_rec_ei</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hdinn0</spirit:name>
                    <spirit:displayName>pcie_end_hdinn0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hdinn0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hdinp0</spirit:name>
                    <spirit:displayName>pcie_end_hdinp0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hdinp0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hdoutn0</spirit:name>
                    <spirit:displayName>pcie_end_hdoutn0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hdoutn0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hdoutp0</spirit:name>
                    <spirit:displayName>pcie_end_hdoutp0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hdoutp0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_disable_scr</spirit:name>
                    <spirit:displayName>pcie_end_hl_disable_scr</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_disable_scr</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_cfg</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_cfg</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_cfg</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_det</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_det</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_det</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_dis</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_dis</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_dis</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_hrst</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_hrst</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_hrst</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_l0stx</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_l0stx</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_l0stx</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_l0stxfts</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_l0stxfts</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_l0stxfts</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_l1</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_l1</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_l1</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_l2</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_l2</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_l2</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_lbk</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_lbk</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_lbk</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_gto_rcvry</spirit:name>
                    <spirit:displayName>pcie_end_hl_gto_rcvry</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_gto_rcvry</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_hl_snd_beacon</spirit:name>
                    <spirit:displayName>pcie_end_hl_snd_beacon</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.hl_snd_beacon</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_inta_n</spirit:name>
                    <spirit:displayName>pcie_end_inta_n</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.inta_n</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_msi_enable</spirit:name>
                    <spirit:displayName>pcie_end_msi_enable</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.msi_enable</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_no_pcie_train</spirit:name>
                    <spirit:displayName>pcie_end_no_pcie_train</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.no_pcie_train</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_np_req_pend</spirit:name>
                    <spirit:displayName>pcie_end_np_req_pend</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.np_req_pend</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_npd_buf_status_vc0</spirit:name>
                    <spirit:displayName>pcie_end_npd_buf_status_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.npd_buf_status_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_npd_processed_vc0</spirit:name>
                    <spirit:displayName>pcie_end_npd_processed_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.npd_processed_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_nph_buf_status_vc0</spirit:name>
                    <spirit:displayName>pcie_end_nph_buf_status_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.nph_buf_status_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_nph_processed_vc0</spirit:name>
                    <spirit:displayName>pcie_end_nph_processed_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.nph_processed_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_pd_buf_status_vc0</spirit:name>
                    <spirit:displayName>pcie_end_pd_buf_status_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.pd_buf_status_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_pd_processed_vc0</spirit:name>
                    <spirit:displayName>pcie_end_pd_processed_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.pd_processed_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_ph_buf_status_vc0</spirit:name>
                    <spirit:displayName>pcie_end_ph_buf_status_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.ph_buf_status_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_ph_processed_vc0</spirit:name>
                    <spirit:displayName>pcie_end_ph_processed_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.ph_processed_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_phy_pol_compliance</spirit:name>
                    <spirit:displayName>pcie_end_phy_pol_compliance</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.phy_pol_compliance</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_pme_en</spirit:name>
                    <spirit:displayName>pcie_end_pme_en</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.pme_en</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_pme_status</spirit:name>
                    <spirit:displayName>pcie_end_pme_status</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.pme_status</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rst_n</spirit:name>
                    <spirit:displayName>pcie_end_rst_n</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rst_n</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rx_end_vc0</spirit:name>
                    <spirit:displayName>pcie_end_rx_end_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rx_end_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rx_malf_tlp_vc0</spirit:name>
                    <spirit:displayName>pcie_end_rx_malf_tlp_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rx_malf_tlp_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rx_st_vc0</spirit:name>
                    <spirit:displayName>pcie_end_rx_st_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rx_st_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rx_us_req_vc0</spirit:name>
                    <spirit:displayName>pcie_end_rx_us_req_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rx_us_req_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_sys_clk_125</spirit:name>
                    <spirit:displayName>pcie_end_sys_clk_125</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.sys_clk_125</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_ca_cpl_recheck_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_ca_cpl_recheck_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_ca_cpl_recheck_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_ca_p_recheck_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_ca_p_recheck_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_ca_p_recheck_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_dllp_sent</spirit:name>
                    <spirit:displayName>pcie_end_tx_dllp_sent</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_dllp_sent</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_end_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_end_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_end_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_lbk_rdy</spirit:name>
                    <spirit:displayName>pcie_end_tx_lbk_rdy</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_lbk_rdy</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_nlfy_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_nlfy_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_nlfy_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_rdy_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_rdy_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_rdy_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_req_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_req_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_req_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_st_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_st_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_st_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_unexp_cmpln</spirit:name>
                    <spirit:displayName>pcie_end_unexp_cmpln</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.unexp_cmpln</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_ur_np_ext</spirit:name>
                    <spirit:displayName>pcie_end_ur_np_ext</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.ur_np_ext</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_ur_p_ext</spirit:name>
                    <spirit:displayName>pcie_end_ur_p_ext</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.ur_p_ext</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>refclk_inst_refclkn</spirit:name>
                    <spirit:displayName>refclk_inst_refclkn</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">refclk_inst.refclkn</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>refclk_inst_refclkp</spirit:name>
                    <spirit:displayName>refclk_inst_refclkp</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">refclk_inst.refclkp</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_bus_num</spirit:name>
                    <spirit:displayName>pcie_end_bus_num</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>7</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.bus_num</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_cmd_reg_out</spirit:name>
                    <spirit:displayName>pcie_end_cmd_reg_out</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>5</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.cmd_reg_out</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_dev_cntl_out</spirit:name>
                    <spirit:displayName>pcie_end_dev_cntl_out</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>14</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.dev_cntl_out</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_dev_num</spirit:name>
                    <spirit:displayName>pcie_end_dev_num</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>4</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.dev_num</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_func_num</spirit:name>
                    <spirit:displayName>pcie_end_func_num</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>2</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.func_num</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_lnk_cntl_out</spirit:name>
                    <spirit:displayName>pcie_end_lnk_cntl_out</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>7</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.lnk_cntl_out</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_mm_enable</spirit:name>
                    <spirit:displayName>pcie_end_mm_enable</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>2</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.mm_enable</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_msi</spirit:name>
                    <spirit:displayName>pcie_end_msi</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>7</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.msi</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_npd_num_vc0</spirit:name>
                    <spirit:displayName>pcie_end_npd_num_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>7</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.npd_num_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_pd_num_vc0</spirit:name>
                    <spirit:displayName>pcie_end_pd_num_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>7</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.pd_num_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_phy_ltssm_state</spirit:name>
                    <spirit:displayName>pcie_end_phy_ltssm_state</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>3</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.phy_ltssm_state</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_pm_power_state</spirit:name>
                    <spirit:displayName>pcie_end_pm_power_state</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>1</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.pm_power_state</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rx_bar_hit</spirit:name>
                    <spirit:displayName>pcie_end_rx_bar_hit</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>6</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rx_bar_hit</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rx_data_vc0</spirit:name>
                    <spirit:displayName>pcie_end_rx_data_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>15</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rx_data_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rx_lbk_data</spirit:name>
                    <spirit:displayName>pcie_end_rx_lbk_data</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>15</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rx_lbk_data</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rx_lbk_kcntl</spirit:name>
                    <spirit:displayName>pcie_end_rx_lbk_kcntl</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>1</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rx_lbk_kcntl</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rxdp_dllp_val</spirit:name>
                    <spirit:displayName>pcie_end_rxdp_dllp_val</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>1</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rxdp_dllp_val</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rxdp_pmd_type</spirit:name>
                    <spirit:displayName>pcie_end_rxdp_pmd_type</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>2</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rxdp_pmd_type</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_rxdp_vsd_data</spirit:name>
                    <spirit:displayName>pcie_end_rxdp_vsd_data</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>23</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.rxdp_vsd_data</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_ca_cpld_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_ca_cpld_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>12</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_ca_cpld_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_ca_cplh_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_ca_cplh_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>8</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_ca_cplh_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_ca_npd_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_ca_npd_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>12</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_ca_npd_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_ca_nph_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_ca_nph_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>8</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_ca_nph_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_ca_pd_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_ca_pd_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>12</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_ca_pd_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_ca_ph_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_ca_ph_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>out</spirit:direction>
                        <spirit:vector>
                            <spirit:left>8</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_ca_ph_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_data_vc0</spirit:name>
                    <spirit:displayName>pcie_end_tx_data_vc0</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>15</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_data_vc0</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_dllp_val</spirit:name>
                    <spirit:displayName>pcie_end_tx_dllp_val</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>1</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_dllp_val</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_lbk_data</spirit:name>
                    <spirit:displayName>pcie_end_tx_lbk_data</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>15</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_lbk_data</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_lbk_kcntl</spirit:name>
                    <spirit:displayName>pcie_end_tx_lbk_kcntl</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>1</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_lbk_kcntl</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_pmtype</spirit:name>
                    <spirit:displayName>pcie_end_tx_pmtype</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>2</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_pmtype</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
                <spirit:port>
                    <spirit:name>pcie_end_tx_vsd_data</spirit:name>
                    <spirit:displayName>pcie_end_tx_vsd_data</spirit:displayName>
                    <spirit:wire>
                        <spirit:direction>in</spirit:direction>
                        <spirit:vector>
                            <spirit:left>23</spirit:left>
                            <spirit:right>0</spirit:right>
                        </spirit:vector>
                    </spirit:wire>
                    <spirit:vendorExtensions>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="exportFrom">pcie_end.tx_vsd_data</lattice:attribute>
                        </lattice:attributes>
                    </spirit:vendorExtensions>
                </spirit:port>
            </spirit:ports>
        </spirit:model>
        <spirit:vendorExtensions>
            <lattice:device>LFE5UM-85F-7BG756CES</lattice:device>
            <lattice:synthesis>synplify</lattice:synthesis>
            <lattice:date>2014-09-03.19:24:01</lattice:date>
            <lattice:modified>2014-10-27.17:48:23</lattice:modified>
            <lattice:diamond>3.3.0.109</lattice:diamond>
            <lattice:language>Verilog</lattice:language>
            <lattice:attributes>
                <lattice:attribute lattice:name="AddComponent">false</lattice:attribute>
                <lattice:attribute lattice:name="Change4to5">false</lattice:attribute>
                <lattice:attribute lattice:name="ChangeConfig">false</lattice:attribute>
                <lattice:attribute lattice:name="ChangeConnect">false</lattice:attribute>
                <lattice:attribute lattice:name="ChangeDevice">false</lattice:attribute>
                <lattice:attribute lattice:name="ChangeLocate">false</lattice:attribute>
                <lattice:attribute lattice:name="ChangePack">false</lattice:attribute>
                <lattice:attribute lattice:name="ChangePart">false</lattice:attribute>
                <lattice:attribute lattice:name="ChangeSynthesis">false</lattice:attribute>
                <lattice:attribute lattice:name="Migrate">false</lattice:attribute>
                <lattice:attribute lattice:name="RemovedComponent">false</lattice:attribute>
            </lattice:attributes>
            <lattice:elements/>
            <lattice:lpc/>
            <lattice:groups/>
        </spirit:vendorExtensions>
    </spirit:component>
    <spirit:design>
        <spirit:vendor>LATTICE</spirit:vendor>
        <spirit:library>LOCAL</spirit:library>
        <spirit:name>claritycores</spirit:name>
        <spirit:version>1.0</spirit:version>
        <spirit:componentInstances>
            <spirit:componentInstance>
                <spirit:instanceName>pcie_end</spirit:instanceName>
                <spirit:componentRef>
                    <spirit:vendor>Lattice Semiconductor Corporation</spirit:vendor>
                    <spirit:library>LEGACY</spirit:library>
                    <spirit:name>PCI Express Endpoint Core</spirit:name>
                    <spirit:version>6.0_asr</spirit:version>
                    <spirit:fileSets>
                        <spirit:fileset>
                            <spirit:name>Diamond_Simulation</spirit:name>
                            <spirit:group>simulation</spirit:group>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.vhd</spirit:name>
                                <spirit:fileType>vhdlSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.vhd</spirit:name>
                                <spirit:fileType>vhdlSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.vhd</spirit:name>
                                <spirit:fileType>vhdlSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.vhd</spirit:name>
                                <spirit:fileType>vhdlSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                        </spirit:fileset>
                        <spirit:fileset>
                            <spirit:name>Diamond_Synthesis</spirit:name>
                            <spirit:group>synthesis</spirit:group>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.vhd</spirit:name>
                                <spirit:fileType>vhdlSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core.ngo</spirit:name>
                                <spirit:userFileType>NGO</spirit:userFileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy.ngo</spirit:name>
                                <spirit:userFileType>NGO</spirit:userFileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.vhd</spirit:name>
                                <spirit:fileType>vhdlSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core.ngo</spirit:name>
                                <spirit:userFileType>NGO</spirit:userFileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy.ngo</spirit:name>
                                <spirit:userFileType>NGO</spirit:userFileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.vhd</spirit:name>
                                <spirit:fileType>vhdlSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core.ngo</spirit:name>
                                <spirit:userFileType>NGO</spirit:userFileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy.ngo</spirit:name>
                                <spirit:userFileType>NGO</spirit:userFileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end.vhd</spirit:name>
                                <spirit:fileType>vhdlSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy_bb.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_core.ngo</spirit:name>
                                <spirit:userFileType>NGO</spirit:userFileType>
                            </spirit:file>
                            <spirit:file>
                                <spirit:name>./pcie_end/pcie_end_phy.ngo</spirit:name>
                                <spirit:userFileType>NGO</spirit:userFileType>
                            </spirit:file>
                        </spirit:fileset>
                    </spirit:fileSets>
                    <spirit:componentGenerators>
                        <spirit:componentGenerator spirit:hidden="true" spirit:scope="instance">
                            <spirit:name>Configuration</spirit:name>
                            <spirit:apiType>none</spirit:apiType>
                            <spirit:generatorExe>${sbp_path}/${instance}/generate_core.tcl</spirit:generatorExe>
                            <spirit:group>CONFIG</spirit:group>
                        </spirit:componentGenerator>
                        <spirit:componentGenerator spirit:hidden="true" spirit:scope="instance">
                            <spirit:name>CreateNGD</spirit:name>
                            <spirit:apiType>none</spirit:apiType>
                            <spirit:generatorExe>${sbp_path}/${instance}/generate_ngd.tcl</spirit:generatorExe>
                            <spirit:group>CONFIG</spirit:group>
                        </spirit:componentGenerator>
                        <spirit:componentGenerator spirit:hidden="true" spirit:scope="instance">
                            <spirit:name>Generation</spirit:name>
                            <spirit:apiType>none</spirit:apiType>
                            <spirit:generatorExe>${sbp_path}/${instance}/generate_core.tcl</spirit:generatorExe>
                            <spirit:group>GENERATE</spirit:group>
                        </spirit:componentGenerator>
                        <spirit:componentGenerator spirit:hidden="true" spirit:scope="instance">
                            <spirit:name>NGDGeneration</spirit:name>
                            <spirit:apiType>none</spirit:apiType>
                            <spirit:generatorExe>${sbp_path}/${instance}/generate_ngd.tcl</spirit:generatorExe>
                            <spirit:group>GENERATE</spirit:group>
                        </spirit:componentGenerator>
                    </spirit:componentGenerators>
                    <spirit:model>
                        <spirit:views/>
                        <spirit:ports>
                            <spirit:port>
                                <spirit:name>cmpln_tout</spirit:name>
                                <spirit:displayName>cmpln_tout</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>cmpltr_abort_np</spirit:name>
                                <spirit:displayName>cmpltr_abort_np</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>cmpltr_abort_p</spirit:name>
                                <spirit:displayName>cmpltr_abort_p</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>dl_active</spirit:name>
                                <spirit:displayName>dl_active</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>dl_inactive</spirit:name>
                                <spirit:displayName>dl_inactive</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>dl_init</spirit:name>
                                <spirit:displayName>dl_init</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>dl_up</spirit:name>
                                <spirit:displayName>dl_up</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>flip_lanes</spirit:name>
                                <spirit:displayName>flip_lanes</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>force_disable_scr</spirit:name>
                                <spirit:displayName>force_disable_scr</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>force_lsm_active</spirit:name>
                                <spirit:displayName>force_lsm_active</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>force_phy_status</spirit:name>
                                <spirit:displayName>force_phy_status</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>force_rec_ei</spirit:name>
                                <spirit:displayName>force_rec_ei</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hdinn0</spirit:name>
                                <spirit:displayName>hdinn0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hdinp0</spirit:name>
                                <spirit:displayName>hdinp0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hdoutn0</spirit:name>
                                <spirit:displayName>hdoutn0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hdoutp0</spirit:name>
                                <spirit:displayName>hdoutp0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_disable_scr</spirit:name>
                                <spirit:displayName>hl_disable_scr</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_cfg</spirit:name>
                                <spirit:displayName>hl_gto_cfg</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_det</spirit:name>
                                <spirit:displayName>hl_gto_det</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_dis</spirit:name>
                                <spirit:displayName>hl_gto_dis</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_hrst</spirit:name>
                                <spirit:displayName>hl_gto_hrst</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_l0stx</spirit:name>
                                <spirit:displayName>hl_gto_l0stx</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_l0stxfts</spirit:name>
                                <spirit:displayName>hl_gto_l0stxfts</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_l1</spirit:name>
                                <spirit:displayName>hl_gto_l1</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_l2</spirit:name>
                                <spirit:displayName>hl_gto_l2</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_lbk</spirit:name>
                                <spirit:displayName>hl_gto_lbk</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_gto_rcvry</spirit:name>
                                <spirit:displayName>hl_gto_rcvry</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>hl_snd_beacon</spirit:name>
                                <spirit:displayName>hl_snd_beacon</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>inta_n</spirit:name>
                                <spirit:displayName>inta_n</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>msi_enable</spirit:name>
                                <spirit:displayName>msi_enable</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>no_pcie_train</spirit:name>
                                <spirit:displayName>no_pcie_train</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>np_req_pend</spirit:name>
                                <spirit:displayName>np_req_pend</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>npd_buf_status_vc0</spirit:name>
                                <spirit:displayName>npd_buf_status_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>npd_processed_vc0</spirit:name>
                                <spirit:displayName>npd_processed_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>nph_buf_status_vc0</spirit:name>
                                <spirit:displayName>nph_buf_status_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>nph_processed_vc0</spirit:name>
                                <spirit:displayName>nph_processed_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>pd_buf_status_vc0</spirit:name>
                                <spirit:displayName>pd_buf_status_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>pd_processed_vc0</spirit:name>
                                <spirit:displayName>pd_processed_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>ph_buf_status_vc0</spirit:name>
                                <spirit:displayName>ph_buf_status_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>ph_processed_vc0</spirit:name>
                                <spirit:displayName>ph_processed_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>phy_pol_compliance</spirit:name>
                                <spirit:displayName>phy_pol_compliance</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>pll_refclki</spirit:name>
                                <spirit:displayName>pll_refclki</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>pme_en</spirit:name>
                                <spirit:displayName>pme_en</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>pme_status</spirit:name>
                                <spirit:displayName>pme_status</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rst_n</spirit:name>
                                <spirit:displayName>rst_n</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rx_end_vc0</spirit:name>
                                <spirit:displayName>rx_end_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rx_malf_tlp_vc0</spirit:name>
                                <spirit:displayName>rx_malf_tlp_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rx_st_vc0</spirit:name>
                                <spirit:displayName>rx_st_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rx_us_req_vc0</spirit:name>
                                <spirit:displayName>rx_us_req_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rxrefclk</spirit:name>
                                <spirit:displayName>rxrefclk</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>sys_clk_125</spirit:name>
                                <spirit:displayName>sys_clk_125</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_ca_cpl_recheck_vc0</spirit:name>
                                <spirit:displayName>tx_ca_cpl_recheck_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_ca_p_recheck_vc0</spirit:name>
                                <spirit:displayName>tx_ca_p_recheck_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_dllp_sent</spirit:name>
                                <spirit:displayName>tx_dllp_sent</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_end_vc0</spirit:name>
                                <spirit:displayName>tx_end_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_lbk_rdy</spirit:name>
                                <spirit:displayName>tx_lbk_rdy</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_nlfy_vc0</spirit:name>
                                <spirit:displayName>tx_nlfy_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_rdy_vc0</spirit:name>
                                <spirit:displayName>tx_rdy_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_req_vc0</spirit:name>
                                <spirit:displayName>tx_req_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_st_vc0</spirit:name>
                                <spirit:displayName>tx_st_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>unexp_cmpln</spirit:name>
                                <spirit:displayName>unexp_cmpln</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>ur_np_ext</spirit:name>
                                <spirit:displayName>ur_np_ext</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>ur_p_ext</spirit:name>
                                <spirit:displayName>ur_p_ext</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>bus_num</spirit:name>
                                <spirit:displayName>bus_num</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>7</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>cmd_reg_out</spirit:name>
                                <spirit:displayName>cmd_reg_out</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>5</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>dev_cntl_out</spirit:name>
                                <spirit:displayName>dev_cntl_out</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>14</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>dev_num</spirit:name>
                                <spirit:displayName>dev_num</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>4</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>func_num</spirit:name>
                                <spirit:displayName>func_num</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>2</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>lnk_cntl_out</spirit:name>
                                <spirit:displayName>lnk_cntl_out</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>7</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>mm_enable</spirit:name>
                                <spirit:displayName>mm_enable</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>2</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>msi</spirit:name>
                                <spirit:displayName>msi</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>7</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>npd_num_vc0</spirit:name>
                                <spirit:displayName>npd_num_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>7</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>pd_num_vc0</spirit:name>
                                <spirit:displayName>pd_num_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>7</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>phy_ltssm_state</spirit:name>
                                <spirit:displayName>phy_ltssm_state</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>3</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>pm_power_state</spirit:name>
                                <spirit:displayName>pm_power_state</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>1</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rx_bar_hit</spirit:name>
                                <spirit:displayName>rx_bar_hit</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>6</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rx_data_vc0</spirit:name>
                                <spirit:displayName>rx_data_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>15</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rx_lbk_data</spirit:name>
                                <spirit:displayName>rx_lbk_data</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>15</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rx_lbk_kcntl</spirit:name>
                                <spirit:displayName>rx_lbk_kcntl</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>1</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rxdp_dllp_val</spirit:name>
                                <spirit:displayName>rxdp_dllp_val</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>1</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rxdp_pmd_type</spirit:name>
                                <spirit:displayName>rxdp_pmd_type</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>2</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>rxdp_vsd_data</spirit:name>
                                <spirit:displayName>rxdp_vsd_data</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>23</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_ca_cpld_vc0</spirit:name>
                                <spirit:displayName>tx_ca_cpld_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>12</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_ca_cplh_vc0</spirit:name>
                                <spirit:displayName>tx_ca_cplh_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>8</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_ca_npd_vc0</spirit:name>
                                <spirit:displayName>tx_ca_npd_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>12</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_ca_nph_vc0</spirit:name>
                                <spirit:displayName>tx_ca_nph_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>8</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_ca_pd_vc0</spirit:name>
                                <spirit:displayName>tx_ca_pd_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>12</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_ca_ph_vc0</spirit:name>
                                <spirit:displayName>tx_ca_ph_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>8</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_data_vc0</spirit:name>
                                <spirit:displayName>tx_data_vc0</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>15</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_dllp_val</spirit:name>
                                <spirit:displayName>tx_dllp_val</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>1</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_lbk_data</spirit:name>
                                <spirit:displayName>tx_lbk_data</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>15</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_lbk_kcntl</spirit:name>
                                <spirit:displayName>tx_lbk_kcntl</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>1</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_pmtype</spirit:name>
                                <spirit:displayName>tx_pmtype</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>2</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>tx_vsd_data</spirit:name>
                                <spirit:displayName>tx_vsd_data</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                    <spirit:vector>
                                        <spirit:left>23</spirit:left>
                                        <spirit:right>0</spirit:right>
                                    </spirit:vector>
                                </spirit:wire>
                            </spirit:port>
                        </spirit:ports>
                    </spirit:model>
                    <spirit:vendorExtensions>
                        <lattice:synthesis>synplify</lattice:synthesis>
                        <lattice:date>2013-09-22.14:14:33</lattice:date>
                        <lattice:modified>2014-10-27.17:48:23</lattice:modified>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="AddComponent">false</lattice:attribute>
                            <lattice:attribute lattice:name="Change4to5">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeConfig">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeConnect">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeDevice">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeLocate">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangePack">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangePart">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeSynthesis">false</lattice:attribute>
                            <lattice:attribute lattice:name="CoreType">IPCFG</lattice:attribute>
                            <lattice:attribute lattice:name="DCU_RXREFCLK">DCU0_EXTREF</lattice:attribute>
                            <lattice:attribute lattice:name="DCU_TXREFCLK">DCU0_EXTREF</lattice:attribute>
                            <lattice:attribute lattice:name="Migrate">false</lattice:attribute>
                            <lattice:attribute lattice:name="RemovedComponent">false</lattice:attribute>
                            <lattice:attribute lattice:name="Resource"></lattice:attribute>
                        </lattice:attributes>
                        <lattice:elements>
                            <lattice:element>
                                <lattice:name>Lane0</lattice:name>
                                <lattice:type>DCUCHANNEL</lattice:type>
                                <lattice:attributes>
                                    <lattice:attribute lattice:name="ElementDrag">true</lattice:attribute>
                                    <lattice:attribute lattice:name="ElementHide">false</lattice:attribute>
                                    <lattice:attribute lattice:name="ElementType">DCUCHANNEL</lattice:attribute>
                                    <lattice:attribute lattice:name="Locate">5</lattice:attribute>
                                </lattice:attributes>
                            </lattice:element>
                        </lattice:elements>
                        <lattice:lpc>
                            <lattice:lpcsection lattice:name="Device"/>
                            <lattice:lpcentry>
                                <lattice:lpckey>Family</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">sa5p00m</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>OperatingCondition</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">COM</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Package</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">CABGA756</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PartName</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">LFE5UM-85F-7BG756CES</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PartType</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">LFE5UM-85F</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>SpeedGrade</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">7</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Status</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">C</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcsection lattice:name="IP"/>
                            <lattice:lpcentry>
                                <lattice:lpckey>CoreName</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">PCI Express Endpoint Core</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CoreRevision</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">6.0_asr</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CoreStatus</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Demo</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CoreType</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">IPCFG</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Date</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">10/27/2014</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>ModuleName</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">pcie_end</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>ParameterFileVersion</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1.0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>SourceFormat</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">verilog</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Time</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">17:38:28</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>VendorName</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Lattice Semiconductor Corporation</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcsection lattice:name="Parameters"/>
                            <lattice:lpcentry>
                                <lattice:lpckey>AER</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>AER_CAP_VER</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>BAR0</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>BAR1</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>BAR2</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>BAR3</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>BAR4</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>BAR5</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>BIST</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>BusWidth</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CAP_VERSION</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CARDBUS_CIS_POINTER</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CH_MODE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Rx and Tx</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CLASS_CODE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Channel</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">CH0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Config</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">X1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>DATA_SCALE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>DCUA</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">DCU0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>DEV_CAP_REG</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>DEV_CAP_REG2</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">11</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>DEV_ID</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">beef</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>DEV_SER_NUM</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0000000000000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>DSN_CAP_VER</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>DataWidth</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">8</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>ECRC</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_ALL_TLPS</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_BAR0</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_BAR1</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_BAR2</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_BAR3</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_BAR4</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_BAR5</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_DYN_ID</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EN_ER_BAR</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>ERO_HW</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>ER_BAR</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00000000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>GEN2</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Gen 1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>GSR</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>HEADER_TYPE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>LANE_WIDTH</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">X1 Native</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>LEGACY_EP</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">PCI Express Endpoint</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>LINK_CAP_REG</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>LINK_STA_REG_12</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>LPEVCC</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>MASTER_LB</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>MAX_LINK_WIDTH</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>MAX_PAYLOAD_SIZE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">128</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>MSI_FACE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NEXT_CAP_POINT</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NO_DSN</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NPD_FC_0</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">32</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NPD_FREQ</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">8</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NPH_FC_0</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">32</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NPH_FREQ</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">8</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NUM_CHS</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NUM_MSG_RQST</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>NUM_VC</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PD_FC_0</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PD_FREQ</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">255</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PD_INFINITE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PH_FC_0</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PH_FREQ</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">8</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PH_INFINITE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PROTOCOL</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">PCIE</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_CONSUME_D0</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_CONSUME_D1</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_CONSUME_D2</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_CONSUME_D3</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_DISSIPATE_D0</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_DISSIPATE_D1</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_DISSIPATE_D2</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_DISSIPATE_D3</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PWR_MG_CAP_REG</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0003</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>QUAD_LOC</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">UR</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>QUAD_LOC_ECP3</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">PCSA</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>REV_ID</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">00</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>SBP</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>SUBSYSTEM_ID</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>SUBSYSTEM_VENDOR_ID</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>StsWidth</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">3</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>TX_MAX_RATE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">2.5</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>UPDATE_TIMER</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">4095</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>USR_EXT_CAP_ADDR</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">000</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>VCT</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">none</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>VENDOR_ID</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">dead</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>WISHBONE</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>pcie_pcs.txt</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">pcs_module</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>pcs_pipe_8b_x1.txt</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">pcs_module</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>pcs_pipe_8b_x4.txt</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">pcs_module</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>pcs_pipe_bb.v</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">black_box_verilog</lattice:lpcvalue>
                            </lattice:lpcentry>
                        </lattice:lpc>
                        <lattice:groups>
                            <lattice:group>
                                <lattice:name>DCUCHANNEL</lattice:name>
                                <lattice:category>1</lattice:category>
                                <lattice:attributes>
                                    <lattice:attribute lattice:name="GroupDrag">true</lattice:attribute>
                                    <lattice:attribute lattice:name="GroupHide">false</lattice:attribute>
                                    <lattice:attribute lattice:name="GroupType">DCUCHANNEL</lattice:attribute>
                                </lattice:attributes>
                                <lattice:elementref>Lane0</lattice:elementref>
                            </lattice:group>
                        </lattice:groups>
                    </spirit:vendorExtensions>
                </spirit:componentRef>
            </spirit:componentInstance>
            <spirit:componentInstance>
                <spirit:instanceName>refclk_inst</spirit:instanceName>
                <spirit:componentRef>
                    <spirit:vendor>Lattice Semiconductor Corporation</spirit:vendor>
                    <spirit:library>LEGACY</spirit:library>
                    <spirit:name>EXTREF</spirit:name>
                    <spirit:version>1.1</spirit:version>
                    <spirit:fileSets>
                        <spirit:fileset>
                            <spirit:name>Diamond_Simulation</spirit:name>
                            <spirit:group>simulation</spirit:group>
                            <spirit:file>
                                <spirit:name>./refclk_inst/refclk_inst.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                        </spirit:fileset>
                        <spirit:fileset>
                            <spirit:name>Diamond_Synthesis</spirit:name>
                            <spirit:group>synthesis</spirit:group>
                            <spirit:file>
                                <spirit:name>./refclk_inst/refclk_inst.v</spirit:name>
                                <spirit:fileType>verilogSource</spirit:fileType>
                            </spirit:file>
                        </spirit:fileset>
                    </spirit:fileSets>
                    <spirit:componentGenerators>
                        <spirit:componentGenerator spirit:hidden="true" spirit:scope="instance">
                            <spirit:name>Configuration</spirit:name>
                            <spirit:apiType>none</spirit:apiType>
                            <spirit:generatorExe>${sbp_path}/${instance}/generate_core.tcl</spirit:generatorExe>
                            <spirit:group>CONFIG</spirit:group>
                        </spirit:componentGenerator>
                        <spirit:componentGenerator spirit:hidden="true" spirit:scope="instance">
                            <spirit:name>CreateNGD</spirit:name>
                            <spirit:apiType>none</spirit:apiType>
                            <spirit:generatorExe>${sbp_path}/${instance}/generate_ngd.tcl</spirit:generatorExe>
                            <spirit:group>CONFIG</spirit:group>
                        </spirit:componentGenerator>
                        <spirit:componentGenerator spirit:hidden="true" spirit:scope="instance">
                            <spirit:name>Generation</spirit:name>
                            <spirit:apiType>none</spirit:apiType>
                            <spirit:generatorExe>${sbp_path}/${instance}/generate_core.tcl</spirit:generatorExe>
                            <spirit:group>GENERATE</spirit:group>
                        </spirit:componentGenerator>
                    </spirit:componentGenerators>
                    <spirit:model>
                        <spirit:views/>
                        <spirit:ports>
                            <spirit:port>
                                <spirit:name>refclkn</spirit:name>
                                <spirit:displayName>refclkn</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                                <spirit:vendorExtensions>
                                    <lattice:attributes>
                                        <lattice:attribute lattice:name="PadPin">true</lattice:attribute>
                                    </lattice:attributes>
                                </spirit:vendorExtensions>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>refclko</spirit:name>
                                <spirit:displayName>refclko</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>out</spirit:direction>
                                </spirit:wire>
                            </spirit:port>
                            <spirit:port>
                                <spirit:name>refclkp</spirit:name>
                                <spirit:displayName>refclkp</spirit:displayName>
                                <spirit:wire>
                                    <spirit:direction>in</spirit:direction>
                                </spirit:wire>
                                <spirit:vendorExtensions>
                                    <lattice:attributes>
                                        <lattice:attribute lattice:name="PadPin">true</lattice:attribute>
                                    </lattice:attributes>
                                </spirit:vendorExtensions>
                            </spirit:port>
                        </spirit:ports>
                    </spirit:model>
                    <spirit:vendorExtensions>
                        <lattice:synthesis>synplify</lattice:synthesis>
                        <lattice:modified>2014-10-27.17:48:23</lattice:modified>
                        <lattice:attributes>
                            <lattice:attribute lattice:name="AddComponent">false</lattice:attribute>
                            <lattice:attribute lattice:name="BBox">false</lattice:attribute>
                            <lattice:attribute lattice:name="Change4to5">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeConfig">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeConnect">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeDevice">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeLocate">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangePack">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangePart">false</lattice:attribute>
                            <lattice:attribute lattice:name="ChangeSynthesis">false</lattice:attribute>
                            <lattice:attribute lattice:name="CoreType">LPM</lattice:attribute>
                            <lattice:attribute lattice:name="DCU_RXREFCLK">PRIMARY</lattice:attribute>
                            <lattice:attribute lattice:name="DCU_TXREFCLK">PRIMARY</lattice:attribute>
                            <lattice:attribute lattice:name="Migrate">false</lattice:attribute>
                            <lattice:attribute lattice:name="RemovedComponent">false</lattice:attribute>
                        </lattice:attributes>
                        <lattice:elements>
                            <lattice:element>
                                <lattice:name>EXTREF</lattice:name>
                                <lattice:type>EXTREF</lattice:type>
                                <lattice:attributes>
                                    <lattice:attribute lattice:name="ElementDrag">true</lattice:attribute>
                                    <lattice:attribute lattice:name="ElementHide">false</lattice:attribute>
                                    <lattice:attribute lattice:name="ElementType">EXTREF</lattice:attribute>
                                    <lattice:attribute lattice:name="Locate">3</lattice:attribute>
                                </lattice:attributes>
                            </lattice:element>
                        </lattice:elements>
                        <lattice:lpc>
                            <lattice:lpcsection lattice:name="Device"/>
                            <lattice:lpcentry>
                                <lattice:lpckey>Family</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">ecp5um</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>OperatingCondition</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">COM</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Package</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">CABGA756</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PartName</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">LFE5UM-85F-7BG756CES</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>PartType</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">LFE5UM-85F</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>SpeedGrade</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">7</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Status</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">C</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcsection lattice:name="IP"/>
                            <lattice:lpcentry>
                                <lattice:lpckey>CoreName</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">EXTREF</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CoreRevision</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1.1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CoreStatus</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Demo</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>CoreType</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">LPM</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Date</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">10/27/2014</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>ModuleName</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">refclk_inst</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>ParameterFileVersion</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1.0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>SourceFormat</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">verilog</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Time</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">17:34:48</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>VendorName</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Lattice Semiconductor Corporation</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcsection lattice:name="Parameters"/>
                            <lattice:lpcentry>
                                <lattice:lpckey>Destination</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Synplicity</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EDIF</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EXTREFDCBIAS</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Disabled</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>EXTREFTERMRES</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">50 ohms</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Expression</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">BusA(0 to 7)</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>IO</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Order</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">Big Endian [MSB:LSB]</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>VHDL</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">0</lattice:lpcvalue>
                            </lattice:lpcentry>
                            <lattice:lpcentry>
                                <lattice:lpckey>Verilog</lattice:lpckey>
                                <lattice:lpcvalue lattice:resolve="constant">1</lattice:lpcvalue>
                            </lattice:lpcentry>
                        </lattice:lpc>
                        <lattice:groups>
                            <lattice:group>
                                <lattice:name>EXTREF</lattice:name>
                                <lattice:category>1</lattice:category>
                                <lattice:attributes>
                                    <lattice:attribute lattice:name="GroupDrag">true</lattice:attribute>
                                    <lattice:attribute lattice:name="GroupHide">false</lattice:attribute>
                                    <lattice:attribute lattice:name="GroupType">EXTREF</lattice:attribute>
                                </lattice:attributes>
                                <lattice:elementref>EXTREF</lattice:elementref>
                            </lattice:group>
                        </lattice:groups>
                    </spirit:vendorExtensions>
                </spirit:componentRef>
            </spirit:componentInstance>
        </spirit:componentInstances>
        <spirit:adHocConnections>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_cmpln_tout</spirit:name>
                <spirit:displayName>pcie_end_cmpln_tout</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="cmpln_tout" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_cmpln_tout"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_cmpltr_abort_np</spirit:name>
                <spirit:displayName>pcie_end_cmpltr_abort_np</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="cmpltr_abort_np" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_cmpltr_abort_np"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_cmpltr_abort_p</spirit:name>
                <spirit:displayName>pcie_end_cmpltr_abort_p</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="cmpltr_abort_p" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_cmpltr_abort_p"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_dl_active</spirit:name>
                <spirit:displayName>pcie_end_dl_active</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="dl_active" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_dl_active"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_dl_inactive</spirit:name>
                <spirit:displayName>pcie_end_dl_inactive</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="dl_inactive" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_dl_inactive"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_dl_init</spirit:name>
                <spirit:displayName>pcie_end_dl_init</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="dl_init" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_dl_init"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_dl_up</spirit:name>
                <spirit:displayName>pcie_end_dl_up</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="dl_up" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_dl_up"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_flip_lanes</spirit:name>
                <spirit:displayName>pcie_end_flip_lanes</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="flip_lanes" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_flip_lanes"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_force_disable_scr</spirit:name>
                <spirit:displayName>pcie_end_force_disable_scr</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="force_disable_scr" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_force_disable_scr"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_force_lsm_active</spirit:name>
                <spirit:displayName>pcie_end_force_lsm_active</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="force_lsm_active" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_force_lsm_active"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_force_phy_status</spirit:name>
                <spirit:displayName>pcie_end_force_phy_status</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="force_phy_status" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_force_phy_status"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_force_rec_ei</spirit:name>
                <spirit:displayName>pcie_end_force_rec_ei</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="force_rec_ei" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_force_rec_ei"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hdinn0</spirit:name>
                <spirit:displayName>pcie_end_hdinn0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hdinn0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hdinn0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hdinp0</spirit:name>
                <spirit:displayName>pcie_end_hdinp0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hdinp0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hdinp0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hdoutn0</spirit:name>
                <spirit:displayName>pcie_end_hdoutn0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hdoutn0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hdoutn0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hdoutp0</spirit:name>
                <spirit:displayName>pcie_end_hdoutp0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hdoutp0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hdoutp0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_disable_scr</spirit:name>
                <spirit:displayName>pcie_end_hl_disable_scr</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_disable_scr" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_disable_scr"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_cfg</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_cfg</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_cfg" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_cfg"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_det</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_det</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_det" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_det"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_dis</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_dis</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_dis" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_dis"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_hrst</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_hrst</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_hrst" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_hrst"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_l0stx</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_l0stx</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_l0stx" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_l0stx"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_l0stxfts</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_l0stxfts</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_l0stxfts" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_l0stxfts"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_l1</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_l1</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_l1" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_l1"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_l2</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_l2</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_l2" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_l2"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_lbk</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_lbk</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_lbk" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_lbk"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_gto_rcvry</spirit:name>
                <spirit:displayName>pcie_end_hl_gto_rcvry</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_gto_rcvry" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_gto_rcvry"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_hl_snd_beacon</spirit:name>
                <spirit:displayName>pcie_end_hl_snd_beacon</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="hl_snd_beacon" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_hl_snd_beacon"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_inta_n</spirit:name>
                <spirit:displayName>pcie_end_inta_n</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="inta_n" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_inta_n"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_msi_enable</spirit:name>
                <spirit:displayName>pcie_end_msi_enable</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="msi_enable" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_msi_enable"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_no_pcie_train</spirit:name>
                <spirit:displayName>pcie_end_no_pcie_train</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="no_pcie_train" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_no_pcie_train"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_np_req_pend</spirit:name>
                <spirit:displayName>pcie_end_np_req_pend</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="np_req_pend" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_np_req_pend"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_npd_buf_status_vc0</spirit:name>
                <spirit:displayName>pcie_end_npd_buf_status_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="npd_buf_status_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_npd_buf_status_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_npd_processed_vc0</spirit:name>
                <spirit:displayName>pcie_end_npd_processed_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="npd_processed_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_npd_processed_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_nph_buf_status_vc0</spirit:name>
                <spirit:displayName>pcie_end_nph_buf_status_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="nph_buf_status_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_nph_buf_status_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_nph_processed_vc0</spirit:name>
                <spirit:displayName>pcie_end_nph_processed_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="nph_processed_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_nph_processed_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_pd_buf_status_vc0</spirit:name>
                <spirit:displayName>pcie_end_pd_buf_status_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="pd_buf_status_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_pd_buf_status_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_pd_processed_vc0</spirit:name>
                <spirit:displayName>pcie_end_pd_processed_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="pd_processed_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_pd_processed_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_ph_buf_status_vc0</spirit:name>
                <spirit:displayName>pcie_end_ph_buf_status_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="ph_buf_status_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_ph_buf_status_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_ph_processed_vc0</spirit:name>
                <spirit:displayName>pcie_end_ph_processed_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="ph_processed_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_ph_processed_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_phy_pol_compliance</spirit:name>
                <spirit:displayName>pcie_end_phy_pol_compliance</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="phy_pol_compliance" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_phy_pol_compliance"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_pme_en</spirit:name>
                <spirit:displayName>pcie_end_pme_en</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="pme_en" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_pme_en"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_pme_status</spirit:name>
                <spirit:displayName>pcie_end_pme_status</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="pme_status" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_pme_status"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rst_n</spirit:name>
                <spirit:displayName>pcie_end_rst_n</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="rst_n" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_rst_n"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rx_end_vc0</spirit:name>
                <spirit:displayName>pcie_end_rx_end_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="rx_end_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_rx_end_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rx_malf_tlp_vc0</spirit:name>
                <spirit:displayName>pcie_end_rx_malf_tlp_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="rx_malf_tlp_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_rx_malf_tlp_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rx_st_vc0</spirit:name>
                <spirit:displayName>pcie_end_rx_st_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="rx_st_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_rx_st_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rx_us_req_vc0</spirit:name>
                <spirit:displayName>pcie_end_rx_us_req_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="rx_us_req_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_rx_us_req_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_sys_clk_125</spirit:name>
                <spirit:displayName>pcie_end_sys_clk_125</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="sys_clk_125" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_sys_clk_125"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_ca_cpl_recheck_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_ca_cpl_recheck_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_ca_cpl_recheck_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_ca_cpl_recheck_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_ca_p_recheck_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_ca_p_recheck_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_ca_p_recheck_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_ca_p_recheck_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_dllp_sent</spirit:name>
                <spirit:displayName>pcie_end_tx_dllp_sent</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_dllp_sent" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_dllp_sent"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_end_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_end_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_end_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_end_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_lbk_rdy</spirit:name>
                <spirit:displayName>pcie_end_tx_lbk_rdy</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_lbk_rdy" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_lbk_rdy"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_nlfy_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_nlfy_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_nlfy_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_nlfy_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_rdy_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_rdy_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_rdy_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_rdy_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_req_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_req_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_req_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_req_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_st_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_st_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="tx_st_vc0" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_tx_st_vc0"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_unexp_cmpln</spirit:name>
                <spirit:displayName>pcie_end_unexp_cmpln</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="unexp_cmpln" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_unexp_cmpln"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_ur_np_ext</spirit:name>
                <spirit:displayName>pcie_end_ur_np_ext</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="ur_np_ext" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_ur_np_ext"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_ur_p_ext</spirit:name>
                <spirit:displayName>pcie_end_ur_p_ext</spirit:displayName>
                <spirit:internalPortReference spirit:portRef="ur_p_ext" spirit:componentRef="pcie_end"/>
                <spirit:externalPortReference spirit:portRef="pcie_end_ur_p_ext"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>refclk_inst_refclkn</spirit:name>
                <spirit:displayName>refclk_inst_refclkn</spirit:displayName>
                <spirit:vendorExtensions>
                    <lattice:attributes>
                        <lattice:attribute lattice:name="export">sys_yes</lattice:attribute>
                    </lattice:attributes>
                </spirit:vendorExtensions>
                <spirit:internalPortReference spirit:portRef="refclkn" spirit:componentRef="refclk_inst"/>
                <spirit:externalPortReference spirit:portRef="refclk_inst_refclkn"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>refclk_inst_refclko</spirit:name>
                <spirit:displayName>refclk_inst_refclko</spirit:displayName>
                <spirit:description>refclk_inst_refclko</spirit:description>
                <spirit:vendorExtensions>
                    <lattice:attributes>
                        <lattice:attribute lattice:name="export">sys_no</lattice:attribute>
                        <lattice:attribute lattice:name="type">internal</lattice:attribute>
                    </lattice:attributes>
                </spirit:vendorExtensions>
                <spirit:internalPortReference spirit:portRef="refclko" spirit:componentRef="refclk_inst"/>
                <spirit:internalPortReference spirit:portRef="rxrefclk" spirit:componentRef="pcie_end"/>
                <spirit:internalPortReference spirit:portRef="pll_refclki" spirit:componentRef="pcie_end"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>refclk_inst_refclkp</spirit:name>
                <spirit:displayName>refclk_inst_refclkp</spirit:displayName>
                <spirit:vendorExtensions>
                    <lattice:attributes>
                        <lattice:attribute lattice:name="export">sys_yes</lattice:attribute>
                    </lattice:attributes>
                </spirit:vendorExtensions>
                <spirit:internalPortReference spirit:portRef="refclkp" spirit:componentRef="refclk_inst"/>
                <spirit:externalPortReference spirit:portRef="refclk_inst_refclkp"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_bus_num</spirit:name>
                <spirit:displayName>pcie_end_bus_num</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="bus_num" spirit:componentRef="pcie_end" spirit:left="7"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_bus_num" spirit:left="7"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_cmd_reg_out</spirit:name>
                <spirit:displayName>pcie_end_cmd_reg_out</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="cmd_reg_out" spirit:componentRef="pcie_end" spirit:left="5"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_cmd_reg_out" spirit:left="5"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_dev_cntl_out</spirit:name>
                <spirit:displayName>pcie_end_dev_cntl_out</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="dev_cntl_out" spirit:componentRef="pcie_end" spirit:left="14"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_dev_cntl_out" spirit:left="14"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_dev_num</spirit:name>
                <spirit:displayName>pcie_end_dev_num</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="dev_num" spirit:componentRef="pcie_end" spirit:left="4"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_dev_num" spirit:left="4"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_func_num</spirit:name>
                <spirit:displayName>pcie_end_func_num</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="func_num" spirit:componentRef="pcie_end" spirit:left="2"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_func_num" spirit:left="2"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_lnk_cntl_out</spirit:name>
                <spirit:displayName>pcie_end_lnk_cntl_out</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="lnk_cntl_out" spirit:componentRef="pcie_end" spirit:left="7"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_lnk_cntl_out" spirit:left="7"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_mm_enable</spirit:name>
                <spirit:displayName>pcie_end_mm_enable</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="mm_enable" spirit:componentRef="pcie_end" spirit:left="2"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_mm_enable" spirit:left="2"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_msi</spirit:name>
                <spirit:displayName>pcie_end_msi</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="msi" spirit:componentRef="pcie_end" spirit:left="7"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_msi" spirit:left="7"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_npd_num_vc0</spirit:name>
                <spirit:displayName>pcie_end_npd_num_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="npd_num_vc0" spirit:componentRef="pcie_end" spirit:left="7"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_npd_num_vc0" spirit:left="7"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_pd_num_vc0</spirit:name>
                <spirit:displayName>pcie_end_pd_num_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="pd_num_vc0" spirit:componentRef="pcie_end" spirit:left="7"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_pd_num_vc0" spirit:left="7"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_phy_ltssm_state</spirit:name>
                <spirit:displayName>pcie_end_phy_ltssm_state</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="phy_ltssm_state" spirit:componentRef="pcie_end" spirit:left="3"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_phy_ltssm_state" spirit:left="3"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_pm_power_state</spirit:name>
                <spirit:displayName>pcie_end_pm_power_state</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="pm_power_state" spirit:componentRef="pcie_end" spirit:left="1"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_pm_power_state" spirit:left="1"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rx_bar_hit</spirit:name>
                <spirit:displayName>pcie_end_rx_bar_hit</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="rx_bar_hit" spirit:componentRef="pcie_end" spirit:left="6"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_rx_bar_hit" spirit:left="6"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rx_data_vc0</spirit:name>
                <spirit:displayName>pcie_end_rx_data_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="rx_data_vc0" spirit:componentRef="pcie_end" spirit:left="15"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_rx_data_vc0" spirit:left="15"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rx_lbk_data</spirit:name>
                <spirit:displayName>pcie_end_rx_lbk_data</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="rx_lbk_data" spirit:componentRef="pcie_end" spirit:left="15"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_rx_lbk_data" spirit:left="15"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rx_lbk_kcntl</spirit:name>
                <spirit:displayName>pcie_end_rx_lbk_kcntl</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="rx_lbk_kcntl" spirit:componentRef="pcie_end" spirit:left="1"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_rx_lbk_kcntl" spirit:left="1"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rxdp_dllp_val</spirit:name>
                <spirit:displayName>pcie_end_rxdp_dllp_val</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="rxdp_dllp_val" spirit:componentRef="pcie_end" spirit:left="1"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_rxdp_dllp_val" spirit:left="1"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rxdp_pmd_type</spirit:name>
                <spirit:displayName>pcie_end_rxdp_pmd_type</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="rxdp_pmd_type" spirit:componentRef="pcie_end" spirit:left="2"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_rxdp_pmd_type" spirit:left="2"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_rxdp_vsd_data</spirit:name>
                <spirit:displayName>pcie_end_rxdp_vsd_data</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="rxdp_vsd_data" spirit:componentRef="pcie_end" spirit:left="23"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_rxdp_vsd_data" spirit:left="23"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_ca_cpld_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_ca_cpld_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_ca_cpld_vc0" spirit:componentRef="pcie_end" spirit:left="12"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_ca_cpld_vc0" spirit:left="12"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_ca_cplh_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_ca_cplh_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_ca_cplh_vc0" spirit:componentRef="pcie_end" spirit:left="8"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_ca_cplh_vc0" spirit:left="8"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_ca_npd_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_ca_npd_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_ca_npd_vc0" spirit:componentRef="pcie_end" spirit:left="12"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_ca_npd_vc0" spirit:left="12"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_ca_nph_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_ca_nph_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_ca_nph_vc0" spirit:componentRef="pcie_end" spirit:left="8"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_ca_nph_vc0" spirit:left="8"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_ca_pd_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_ca_pd_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_ca_pd_vc0" spirit:componentRef="pcie_end" spirit:left="12"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_ca_pd_vc0" spirit:left="12"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_ca_ph_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_ca_ph_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_ca_ph_vc0" spirit:componentRef="pcie_end" spirit:left="8"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_ca_ph_vc0" spirit:left="8"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_data_vc0</spirit:name>
                <spirit:displayName>pcie_end_tx_data_vc0</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_data_vc0" spirit:componentRef="pcie_end" spirit:left="15"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_data_vc0" spirit:left="15"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_dllp_val</spirit:name>
                <spirit:displayName>pcie_end_tx_dllp_val</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_dllp_val" spirit:componentRef="pcie_end" spirit:left="1"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_dllp_val" spirit:left="1"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_lbk_data</spirit:name>
                <spirit:displayName>pcie_end_tx_lbk_data</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_lbk_data" spirit:componentRef="pcie_end" spirit:left="15"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_lbk_data" spirit:left="15"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_lbk_kcntl</spirit:name>
                <spirit:displayName>pcie_end_tx_lbk_kcntl</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_lbk_kcntl" spirit:componentRef="pcie_end" spirit:left="1"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_lbk_kcntl" spirit:left="1"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_pmtype</spirit:name>
                <spirit:displayName>pcie_end_tx_pmtype</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_pmtype" spirit:componentRef="pcie_end" spirit:left="2"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_pmtype" spirit:left="2"/>
            </spirit:adHocConnection>
            <spirit:adHocConnection>
                <spirit:name>pcie_end_tx_vsd_data</spirit:name>
                <spirit:displayName>pcie_end_tx_vsd_data</spirit:displayName>
                <spirit:internalPortReference spirit:right="0" spirit:portRef="tx_vsd_data" spirit:componentRef="pcie_end" spirit:left="23"/>
                <spirit:externalPortReference spirit:right="0" spirit:portRef="pcie_end_tx_vsd_data" spirit:left="23"/>
            </spirit:adHocConnection>
        </spirit:adHocConnections>
    </spirit:design>
</lattice:project>
