

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Thu Oct 19 11:50:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  20.551 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|        4|  0.200 us|  0.200 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|     5054|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     32|        0|      174|     -|
|Memory               |        5|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      646|      192|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        5|     33|      646|     5420|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_13s_71s_71_1_1_U126     |mul_13s_71s_71_1_1     |        0|   4|  0|  64|    0|
    |mul_43ns_36ns_79_1_1_U127   |mul_43ns_36ns_79_1_1   |        0|   4|  0|  19|    0|
    |mul_49ns_44ns_93_1_1_U128   |mul_49ns_44ns_93_1_1   |        0|   5|  0|  17|    0|
    |mul_50ns_50ns_100_1_1_U129  |mul_50ns_50ns_100_1_1  |        0|   8|  0|  21|    0|
    |mul_54s_67ns_120_1_1_U125   |mul_54s_67ns_120_1_1   |        0|  11|  0|  53|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|  32|  0| 174|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U130  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                            |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1347_1_fu_1017_p2    |         +|   0|  0|  112|         105|         105|
    |add_ln1347_2_fu_1023_p2    |         +|   0|  0|  113|         106|         106|
    |add_ln813_2_fu_911_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln813_fu_833_p2        |         +|   0|  0|   43|          36|          36|
    |exp_Z1P_m_1_l_V_fu_921_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_843_p2    |         +|   0|  0|   51|          44|          44|
    |m_exp_fu_291_p2            |         +|   0|  0|   19|          12|          11|
    |out_exp_V_fu_1122_p2       |         +|   0|  0|   18|          11|          10|
    |r_exp_V_fu_1037_p2         |         +|   0|  0|   20|          13|           2|
    |ret_V_11_fu_947_p2         |         +|   0|  0|   65|          58|           5|
    |ret_V_6_fu_1011_p2         |         +|   0|  0|  114|         107|         107|
    |ret_V_9_fu_786_p2          |         +|   0|  0|   43|          36|          36|
    |ret_V_fu_642_p2            |         +|   0|  0|   20|          13|           1|
    |e_frac_V_1_fu_331_p2       |         -|   0|  0|   61|           1|          54|
    |m_diff_V_fu_684_p2         |         -|   0|  0|   66|          59|          59|
    |sub_ln1512_fu_371_p2       |         -|   0|  0|   18|          10|          11|
    |and_ln1039_1_fu_1207_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln1039_fu_1201_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln460_1_fu_1234_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln460_fu_1228_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln467_1_fu_1163_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln467_2_fu_1169_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln467_fu_765_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln657_1_fu_1175_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_1049_p2       |       and|   0|  0|    2|           1|           1|
    |y_is_NaN_fu_596_p2         |       and|   0|  0|    2|           1|           1|
    |y_is_inf_fu_587_p2         |       and|   0|  0|    2|           1|           1|
    |r_V_3_fu_439_p2            |      ashr|   0|  0|  431|         130|         130|
    |r_V_7_fu_517_p2            |      ashr|   0|  0|  395|         120|         120|
    |r_V_fu_401_p2              |      ashr|   0|  0|  395|         120|         120|
    |icmp_ln1003_fu_636_p2      |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln1019_1_fu_309_p2    |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1019_fu_303_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1035_fu_1063_p2     |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1039_fu_1195_p2     |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln1654_fu_581_p2      |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln657_fu_575_p2       |      icmp|   0|  0|   12|          12|           1|
    |y_is_0_fu_297_p2           |      icmp|   0|  0|   11|          11|           1|
    |or_ln407_fu_601_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln460_fu_1152_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln657_fu_1069_p2        |        or|   0|  0|    2|           1|           1|
    |ap_return                  |    select|   0|  0|   63|           1|          63|
    |e_frac_V_2_fu_337_p3       |    select|   0|  0|   54|           1|          54|
    |m_fix_l_V_fu_421_p3        |    select|   0|  0|  124|           1|         130|
    |r_V_17_fu_445_p3           |    select|   0|  0|  124|           1|         130|
    |r_V_8_fu_527_p3            |    select|   0|  0|  124|           1|         130|
    |r_exp_V_2_fu_1042_p3       |    select|   0|  0|   13|           1|          13|
    |ret_V_8_fu_656_p3          |    select|   0|  0|   13|           1|          13|
    |select_ln1002_fu_648_p3    |    select|   0|  0|   13|           1|          13|
    |select_ln1039_fu_1213_p3   |    select|   0|  0|   63|           1|          64|
    |select_ln407_1_fu_1221_p3  |    select|   0|  0|   63|           1|          64|
    |select_ln407_fu_753_p3     |    select|   0|  0|   62|           1|          62|
    |select_ln578_fu_535_p3     |    select|   0|  0|  124|           1|         130|
    |select_ln657_fu_1181_p3    |    select|   0|  0|   63|           1|          64|
    |select_ln658_fu_1082_p3    |    select|   0|  0|   62|           1|           1|
    |tmp_14_fu_1110_p3          |    select|   0|  0|   52|           1|          52|
    |ush_2_fu_487_p3            |    select|   0|  0|   12|           1|          12|
    |ush_fu_381_p3              |    select|   0|  0|   12|           1|          12|
    |r_V_1_fu_411_p2            |       shl|   0|  0|  435|         131|         131|
    |r_V_2_fu_433_p2            |       shl|   0|  0|  431|         130|         130|
    |r_V_5_fu_469_p2            |       shl|   0|  0|  435|         131|         131|
    |r_V_6_fu_503_p2            |       shl|   0|  0|  435|         131|         131|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1023_fu_591_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln407_fu_1142_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln460_fu_1147_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln467_fu_1157_p2       |       xor|   0|  0|    2|           2|           1|
    |xor_ln657_fu_1189_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln970_fu_760_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 5054|        1889|        2758|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1342                         |    8|   0|    8|          0|
    |Z3_V_reg_1348                         |    8|   0|    8|          0|
    |Z4_reg_1353                           |   35|   0|   35|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |icmp_ln1019_1_reg_1277                |    1|   0|    1|          0|
    |icmp_ln1019_1_reg_1277_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln1019_reg_1271                  |    1|   0|    1|          0|
    |icmp_ln1019_reg_1271_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln1654_reg_1308                  |    1|   0|    1|          0|
    |icmp_ln657_reg_1303                   |    1|   0|    1|          0|
    |m_frac_l_V_reg_1283                   |  120|   0|  120|          0|
    |or_ln407_reg_1320                     |    1|   0|    1|          0|
    |or_ln407_reg_1320_pp0_iter3_reg       |    1|   0|    1|          0|
    |p_Result_6_reg_1258                   |    1|   0|    1|          0|
    |p_Result_9_reg_1288                   |    1|   0|    1|          0|
    |p_Result_9_reg_1288_pp0_iter1_reg     |    1|   0|    1|          0|
    |ret_V_8_reg_1331                      |   13|   0|   13|          0|
    |trunc_ln2_reg_1298                    |   59|   0|   59|          0|
    |y_is_0_reg_1265                       |    1|   0|    1|          0|
    |y_is_inf_reg_1313                     |    1|   0|    1|          0|
    |y_is_inf_reg_1313_pp0_iter3_reg       |    1|   0|    1|          0|
    |icmp_ln1654_reg_1308                  |   64|  32|    1|          0|
    |icmp_ln657_reg_1303                   |   64|  32|    1|          0|
    |m_frac_l_V_reg_1283                   |   64|  32|  120|          0|
    |p_Result_6_reg_1258                   |   64|  32|    1|          0|
    |trunc_ln2_reg_1298                    |   64|  32|   59|          0|
    |y_is_0_reg_1265                       |   64|  32|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  646| 192|  445|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|exp        |   in|   64|     ap_none|                  exp|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 6 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %exp_read" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 7 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 8 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%es_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 9 'partselect' 'es_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%es_sig_V = trunc i64 %data_V"   --->   Operation 10 'trunc' 'es_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %es_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 11 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%m_exp = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 12 'add' 'm_exp' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp_V, i11 0"   --->   Operation 13 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.61ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %es_exp_V, i11 2047"   --->   Operation 14 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %es_sig_V, i52 0"   --->   Operation 15 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_7 = trunc i64 %data_V"   --->   Operation 16 'trunc' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_7"   --->   Operation 17 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i53 %p_Result_8"   --->   Operation 18 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %zext_ln294"   --->   Operation 19 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.26ns)   --->   "%e_frac_V_2 = select i1 %p_Result_6, i54 %e_frac_V_1, i54 %zext_ln294" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:566]   --->   Operation 20 'select' 'e_frac_V_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i54 %e_frac_V_2"   --->   Operation 21 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (4.55ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 73786976294836972963"   --->   Operation 22 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 4.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i120 %m_frac_l_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 23 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%sext_ln568_1 = sext i120 %m_frac_l_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 24 'sext' 'sext_ln568_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 25 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.73ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %es_exp_V"   --->   Operation 26 'sub' 'sub_ln1512' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 27 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %m_exp"   --->   Operation 28 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 29 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 30 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1488cast = zext i32 %sext_ln1488"   --->   Operation 31 'zext' 'sext_ln1488cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V = ashr i120 %m_frac_l_V, i120 %sext_ln1488cast"   --->   Operation 32 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1487 = sext i120 %r_V"   --->   Operation 33 'sext' 'sext_ln1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V_1 = shl i131 %sext_ln568, i131 %zext_ln1488"   --->   Operation 34 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%trunc_ln1487_1 = trunc i131 %r_V_1"   --->   Operation 35 'trunc' 'trunc_ln1487_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.17ns) (out node of the LUT)   --->   "%m_fix_l_V = select i1 %isNeg, i130 %sext_ln1487, i130 %trunc_ln1487_1"   --->   Operation 36 'select' 'm_fix_l_V' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i32 %sext_ln1488"   --->   Operation 37 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_2 = shl i130 %m_fix_l_V, i130 %zext_ln1454"   --->   Operation 38 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_3 = ashr i130 %m_fix_l_V, i130 %zext_ln1454"   --->   Operation 39 'ashr' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_17 = select i1 %isNeg, i130 %r_V_2, i130 %r_V_3"   --->   Operation 40 'select' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:581]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%sext_ln1454 = sext i12 %m_exp"   --->   Operation 42 'sext' 'sext_ln1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%zext_ln1454_1 = zext i32 %sext_ln1454"   --->   Operation 43 'zext' 'zext_ln1454_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%r_V_5 = shl i131 %sext_ln568, i131 %zext_ln1454_1"   --->   Operation 44 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%trunc_ln1487_2 = trunc i131 %r_V_5"   --->   Operation 45 'trunc' 'trunc_ln1487_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1512, i32 10"   --->   Operation 46 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.29ns)   --->   "%ush_2 = select i1 %isNeg_1, i12 %m_exp, i12 %sext_ln1512"   --->   Operation 47 'select' 'ush_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1454_1 = sext i12 %ush_2"   --->   Operation 48 'sext' 'sext_ln1454_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%zext_ln1454_2 = zext i32 %sext_ln1454_1"   --->   Operation 49 'zext' 'zext_ln1454_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_6 = shl i131 %sext_ln568, i131 %zext_ln1454_2"   --->   Operation 50 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%trunc_ln1453 = trunc i131 %r_V_6"   --->   Operation 51 'trunc' 'trunc_ln1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1454_1cast = zext i32 %sext_ln1454_1"   --->   Operation 52 'zext' 'sext_ln1454_1cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_7 = ashr i120 %m_frac_l_V, i120 %sext_ln1454_1cast"   --->   Operation 53 'ashr' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1453 = sext i120 %r_V_7"   --->   Operation 54 'sext' 'sext_ln1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.17ns) (out node of the LUT)   --->   "%r_V_8 = select i1 %isNeg_1, i130 %trunc_ln1453, i130 %sext_ln1453"   --->   Operation 55 'select' 'r_V_8' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln578 = select i1 %tmp_5, i130 %r_V_8, i130 %trunc_ln1487_2" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:578]   --->   Operation 56 'select' 'select_ln578' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %select_ln578, i32 114, i32 129"   --->   Operation 57 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %select_ln578, i32 129"   --->   Operation 58 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 59 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 60 'mul' 'r_V_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %select_ln578, i32 59, i32 117"   --->   Operation 61 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.62ns)   --->   "%icmp_ln657 = icmp_sgt  i12 %m_exp, i12 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 62 'icmp' 'icmp_ln657' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.25ns) (out node of the LUT)   --->   "%icmp_ln1654 = icmp_ne  i130 %r_V_17, i130 %sext_ln568_1"   --->   Operation 63 'icmp' 'icmp_ln1654' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 64 'mul' 'r_V_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 65 [1/1] (0.12ns)   --->   "%y_is_inf = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 65 'and' 'y_is_inf' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019_1, i1 1"   --->   Operation 66 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%y_is_NaN = and i1 %icmp_ln1019, i1 %xor_ln1023" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 67 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln407 = or i1 %y_is_0, i1 %y_is_NaN" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 68 'or' 'or_ln407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 69 'mul' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_9, i18 131072"   --->   Operation 70 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i19 %rhs"   --->   Operation 71 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1347, i31 %r_V_18"   --->   Operation 72 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 8.71>
ST_4 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1347, i31 %r_V_18"   --->   Operation 73 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 74 'partselect' 'ret_V_cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 75 'bitselect' 'p_Result_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_7"   --->   Operation 76 'trunc' 'trunc_ln1003' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.69ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 77 'icmp' 'icmp_ln1003' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.75ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 78 'add' 'ret_V' <Predicate = (!or_ln407)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 79 'select' 'select_ln1002' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.32ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln1002, i13 %ret_V_cast"   --->   Operation 80 'select' 'ret_V_8' <Predicate = (!or_ln407)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_8"   --->   Operation 81 'sext' 'sext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (4.71ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 82 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 4.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_12, i32 12, i32 70"   --->   Operation 83 'partselect' 'trunc_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.08ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln813_1"   --->   Operation 84 'sub' 'm_diff_V' <Predicate = (!or_ln407)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 85 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %m_diff_hi_V"   --->   Operation 86 'zext' 'zext_ln541' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 87 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (1.20ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 88 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 89 'partselect' 'Z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 90 'partselect' 'Z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 91 'trunc' 'Z4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 92 'partselect' 'Z4_ind' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %Z4_ind"   --->   Operation 93 'zext' 'zext_ln541_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_1"   --->   Operation 94 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (1.19ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 95 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.19> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %Z3_V"   --->   Operation 96 'zext' 'zext_ln541_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2"   --->   Operation 97 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (1.19ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 98 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 1.19> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z2_V"   --->   Operation 99 'zext' 'zext_ln541_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 100 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.20ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 101 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 20.5>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%select_ln407 = select i1 %y_is_0, i64 1, i64 nan" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 103 'select' 'select_ln407' <Predicate = (or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%xor_ln970 = xor i1 %p_Result_6, i1 1"   --->   Operation 104 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467 = and i1 %y_is_inf, i1 %p_Result_6" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 105 'and' 'and_ln467' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (1.20ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 106 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_5 : Operation 107 [1/2] (1.19ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 107 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.19> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 108 'partselect' 'r' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i35 %Z4"   --->   Operation 109 'zext' 'zext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i10 %r"   --->   Operation 110 'zext' 'zext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.91ns)   --->   "%ret_V_9 = add i36 %zext_ln813, i36 %zext_ln813_1"   --->   Operation 111 'add' 'ret_V_9' <Predicate = (!or_ln407)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (1.19ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 112 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 1.19> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 113 'bitconcatenate' 'ret_V_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i43 %ret_V_10"   --->   Operation 114 'zext' 'zext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_10"   --->   Operation 115 'zext' 'zext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i36 %ret_V_9"   --->   Operation 116 'zext' 'zext_ln1273' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (3.60ns)   --->   "%r_V_14 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 117 'mul' 'r_V_14' <Predicate = (!or_ln407)> <Delay = 3.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln813_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_14, i32 59, i32 78"   --->   Operation 118 'partselect' 'trunc_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i20 %trunc_ln813_4"   --->   Operation 119 'zext' 'zext_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.92ns)   --->   "%add_ln813 = add i36 %ret_V_9, i36 %zext_ln813_2"   --->   Operation 120 'add' 'add_ln813' <Predicate = (!or_ln407)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i36 %add_ln813"   --->   Operation 121 'zext' 'zext_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_3, i44 %zext_ln1347"   --->   Operation 122 'add' 'exp_Z2P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/2] (1.20ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 123 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 124 'partselect' 'tmp_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_2"   --->   Operation 125 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 126 'zext' 'zext_ln1270_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 127 'zext' 'zext_ln1273_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (3.73ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 128 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_2, i2 0"   --->   Operation 129 'bitconcatenate' 'lhs_V_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i51 %lhs_V_1"   --->   Operation 130 'zext' 'zext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln813_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_15, i32 57, i32 92"   --->   Operation 131 'partselect' 'trunc_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i36 %trunc_ln813_5"   --->   Operation 132 'zext' 'zext_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.96ns)   --->   "%add_ln813_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_4"   --->   Operation 133 'add' 'add_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i44 %add_ln813_2"   --->   Operation 134 'zext' 'zext_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_5, i52 %zext_ln1347_1"   --->   Operation 135 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 136 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 137 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.06ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 138 'add' 'ret_V_11' <Predicate = (!or_ln407)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i50 %exp_Z1_hi_V"   --->   Operation 139 'zext' 'zext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 140 'zext' 'zext_ln1273_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (3.73ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 141 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 142 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i100 %r_V_19"   --->   Operation 143 'zext' 'zext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i100 %r_V_19"   --->   Operation 144 'zext' 'zext_ln1347_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_11"   --->   Operation 145 'trunc' 'trunc_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1347, i49 0"   --->   Operation 146 'bitconcatenate' 'trunc_ln3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i100 %r_V_19"   --->   Operation 147 'zext' 'zext_ln1347_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln1347_2 = trunc i58 %ret_V_11"   --->   Operation 148 'trunc' 'trunc_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347_2, i49 0"   --->   Operation 149 'bitconcatenate' 'trunc_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.37ns)   --->   "%ret_V_6 = add i107 %lhs_V_4, i107 %zext_ln1347_2"   --->   Operation 150 'add' 'ret_V_6' <Predicate = (!or_ln407)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.36ns)   --->   "%add_ln1347_1 = add i105 %trunc_ln1347_1, i105 %zext_ln1347_4"   --->   Operation 151 'add' 'add_ln1347_1' <Predicate = (!or_ln407)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.37ns)   --->   "%add_ln1347_2 = add i106 %trunc_ln3, i106 %zext_ln1347_3"   --->   Operation 152 'add' 'add_ln1347_2' <Predicate = (!or_ln407)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 153 'bitselect' 'tmp_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.75ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191"   --->   Operation 154 'add' 'r_exp_V' <Predicate = (!or_ln407)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.32ns)   --->   "%r_exp_V_2 = select i1 %tmp_10, i13 %ret_V_8, i13 %r_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 155 'select' 'r_exp_V_2' <Predicate = (!or_ln407)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln657)   --->   "%and_ln657 = and i1 %icmp_ln657, i1 %icmp_ln1654" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 156 'and' 'and_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 157 'partselect' 'tmp_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.49ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_11, i3 0"   --->   Operation 158 'icmp' 'icmp_ln1035' <Predicate = (!or_ln407)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln657 = or i1 %and_ln657, i1 %icmp_ln1035" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 159 'or' 'or_ln657' <Predicate = (!or_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %m_frac_l_V, i32 119"   --->   Operation 160 'bitselect' 'tmp_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_12, i64 0, i64 inf" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 161 'select' 'select_ln658' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1347_2, i32 54, i32 105"   --->   Operation 162 'partselect' 'tmp' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_1, i32 53, i32 104"   --->   Operation 163 'partselect' 'tmp_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp_14 = select i1 %tmp_10, i52 %tmp, i52 %tmp_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 164 'select' 'tmp_14' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 165 'trunc' 'trunc_ln186' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.73ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 166 'add' 'out_exp_V' <Predicate = (!or_ln407)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_14"   --->   Operation 167 'bitconcatenate' 'p_Result_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_10" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526]   --->   Operation 168 'bitcast' 'bitcast_ln526' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.12ns)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 169 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln460 = xor i1 %y_is_inf, i1 1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 170 'xor' 'xor_ln460' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%or_ln460 = or i1 %p_Result_6, i1 %xor_ln460" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 171 'or' 'or_ln460' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln467 = xor i1 %and_ln467, i1 1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 172 'xor' 'xor_ln467' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467_1 = and i1 %xor_ln407, i1 %xor_ln467" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 173 'and' 'and_ln467_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln467_2 = and i1 %and_ln467_1, i1 %or_ln460" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 174 'and' 'and_ln467_2' <Predicate = (!or_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657_1 = and i1 %and_ln467_2, i1 %or_ln657" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 175 'and' 'and_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657_1, i64 %select_ln658, i64 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 176 'select' 'select_ln657' <Predicate = (!or_ln407)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%xor_ln657 = xor i1 %or_ln657, i1 1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 177 'xor' 'xor_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.64ns)   --->   "%icmp_ln1039 = icmp_sgt  i13 %r_exp_V_2, i13 7169"   --->   Operation 178 'icmp' 'icmp_ln1039' <Predicate = (!or_ln407)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 179 'and' 'and_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1039_1 = and i1 %and_ln1039, i1 %and_ln467_2"   --->   Operation 180 'and' 'and_ln1039_1' <Predicate = (!or_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln1039 = select i1 %and_ln1039_1, i64 %bitcast_ln526, i64 %select_ln657"   --->   Operation 181 'select' 'select_ln1039' <Predicate = (!or_ln407)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %select_ln1039" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 182 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%and_ln460 = and i1 %xor_ln970, i1 %xor_ln407" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 183 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%and_ln460_1 = and i1 %and_ln460, i1 %y_is_inf" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 184 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln460 = select i1 %and_ln460_1, i64 inf, i64 %select_ln407_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 185 'select' 'select_ln460' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln460" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 186 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                           (read          ) [ 000000]
data_V                                                             (bitcast       ) [ 000000]
p_Result_6                                                         (bitselect     ) [ 011111]
es_exp_V                                                           (partselect    ) [ 000000]
es_sig_V                                                           (trunc         ) [ 000000]
zext_ln515                                                         (zext          ) [ 000000]
m_exp                                                              (add           ) [ 000000]
y_is_0                                                             (icmp          ) [ 011111]
icmp_ln1019                                                        (icmp          ) [ 011100]
icmp_ln1019_1                                                      (icmp          ) [ 011100]
p_Result_7                                                         (trunc         ) [ 000000]
p_Result_8                                                         (bitconcatenate) [ 000000]
zext_ln294                                                         (zext          ) [ 000000]
e_frac_V_1                                                         (sub           ) [ 000000]
e_frac_V_2                                                         (select        ) [ 000000]
sext_ln813                                                         (sext          ) [ 000000]
m_frac_l_V                                                         (mul           ) [ 011111]
sext_ln568                                                         (sext          ) [ 000000]
sext_ln568_1                                                       (sext          ) [ 000000]
isNeg                                                              (bitselect     ) [ 000000]
sub_ln1512                                                         (sub           ) [ 000000]
sext_ln1512                                                        (sext          ) [ 000000]
ush                                                                (select        ) [ 000000]
sext_ln1488                                                        (sext          ) [ 000000]
zext_ln1488                                                        (zext          ) [ 000000]
sext_ln1488cast                                                    (zext          ) [ 000000]
r_V                                                                (ashr          ) [ 000000]
sext_ln1487                                                        (sext          ) [ 000000]
r_V_1                                                              (shl           ) [ 000000]
trunc_ln1487_1                                                     (trunc         ) [ 000000]
m_fix_l_V                                                          (select        ) [ 000000]
zext_ln1454                                                        (zext          ) [ 000000]
r_V_2                                                              (shl           ) [ 000000]
r_V_3                                                              (ashr          ) [ 000000]
r_V_17                                                             (select        ) [ 000000]
tmp_5                                                              (bitselect     ) [ 000000]
sext_ln1454                                                        (sext          ) [ 000000]
zext_ln1454_1                                                      (zext          ) [ 000000]
r_V_5                                                              (shl           ) [ 000000]
trunc_ln1487_2                                                     (trunc         ) [ 000000]
isNeg_1                                                            (bitselect     ) [ 000000]
ush_2                                                              (select        ) [ 000000]
sext_ln1454_1                                                      (sext          ) [ 000000]
zext_ln1454_2                                                      (zext          ) [ 000000]
r_V_6                                                              (shl           ) [ 000000]
trunc_ln1453                                                       (trunc         ) [ 000000]
sext_ln1454_1cast                                                  (zext          ) [ 000000]
r_V_7                                                              (ashr          ) [ 000000]
sext_ln1453                                                        (sext          ) [ 000000]
r_V_8                                                              (select        ) [ 000000]
select_ln578                                                       (select        ) [ 000000]
m_fix_hi_V                                                         (partselect    ) [ 000000]
p_Result_9                                                         (bitselect     ) [ 011100]
sext_ln1271                                                        (sext          ) [ 011100]
trunc_ln2                                                          (partselect    ) [ 011110]
icmp_ln657                                                         (icmp          ) [ 011111]
icmp_ln1654                                                        (icmp          ) [ 011111]
y_is_inf                                                           (and           ) [ 010011]
xor_ln1023                                                         (xor           ) [ 000000]
y_is_NaN                                                           (and           ) [ 000000]
or_ln407                                                           (or            ) [ 010011]
r_V_18                                                             (mul           ) [ 010010]
rhs                                                                (bitconcatenate) [ 000000]
sext_ln1347                                                        (sext          ) [ 010010]
ret_V_7                                                            (add           ) [ 000000]
ret_V_cast                                                         (partselect    ) [ 000000]
p_Result_s                                                         (bitselect     ) [ 000000]
trunc_ln1003                                                       (trunc         ) [ 000000]
icmp_ln1003                                                        (icmp          ) [ 000000]
ret_V                                                              (add           ) [ 000000]
select_ln1002                                                      (select        ) [ 000000]
ret_V_8                                                            (select        ) [ 010001]
sext_ln1270                                                        (sext          ) [ 000000]
r_V_12                                                             (mul           ) [ 000000]
trunc_ln813_1                                                      (partselect    ) [ 000000]
m_diff_V                                                           (sub           ) [ 000000]
m_diff_hi_V                                                        (partselect    ) [ 000000]
zext_ln541                                                         (zext          ) [ 000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr (getelementptr ) [ 010001]
Z2_V                                                               (partselect    ) [ 010001]
Z3_V                                                               (partselect    ) [ 010001]
Z4                                                                 (trunc         ) [ 010001]
Z4_ind                                                             (partselect    ) [ 000000]
zext_ln541_1                                                       (zext          ) [ 000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr   (getelementptr ) [ 010001]
zext_ln541_2                                                       (zext          ) [ 000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 (getelementptr ) [ 010001]
zext_ln541_3                                                       (zext          ) [ 000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr   (getelementptr ) [ 010001]
specpipeline_ln0                                                   (specpipeline  ) [ 000000]
select_ln407                                                       (select        ) [ 000000]
xor_ln970                                                          (xor           ) [ 000000]
and_ln467                                                          (and           ) [ 000000]
exp_Z1_V                                                           (load          ) [ 000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load   (load          ) [ 000000]
r                                                                  (partselect    ) [ 000000]
zext_ln813                                                         (zext          ) [ 000000]
zext_ln813_1                                                       (zext          ) [ 000000]
ret_V_9                                                            (add           ) [ 000000]
f_Z3                                                               (load          ) [ 000000]
ret_V_10                                                           (bitconcatenate) [ 000000]
zext_ln1347                                                        (zext          ) [ 000000]
zext_ln1270                                                        (zext          ) [ 000000]
zext_ln1273                                                        (zext          ) [ 000000]
r_V_14                                                             (mul           ) [ 000000]
trunc_ln813_4                                                      (partselect    ) [ 000000]
zext_ln813_2                                                       (zext          ) [ 000000]
add_ln813                                                          (add           ) [ 000000]
zext_ln813_3                                                       (zext          ) [ 000000]
exp_Z2P_m_1_V                                                      (add           ) [ 000000]
f_Z2_V                                                             (load          ) [ 000000]
tmp_2                                                              (partselect    ) [ 000000]
exp_Z2_m_1_V                                                       (bitconcatenate) [ 000000]
zext_ln1270_1                                                      (zext          ) [ 000000]
zext_ln1273_1                                                      (zext          ) [ 000000]
r_V_15                                                             (mul           ) [ 000000]
lhs_V_1                                                            (bitconcatenate) [ 000000]
zext_ln1347_1                                                      (zext          ) [ 000000]
trunc_ln813_5                                                      (partselect    ) [ 000000]
zext_ln813_4                                                       (zext          ) [ 000000]
add_ln813_2                                                        (add           ) [ 000000]
zext_ln813_5                                                       (zext          ) [ 000000]
exp_Z1P_m_1_l_V                                                    (add           ) [ 000000]
exp_Z1P_m_1_V                                                      (partselect    ) [ 000000]
exp_Z1_hi_V                                                        (partselect    ) [ 000000]
ret_V_11                                                           (add           ) [ 000000]
zext_ln1271                                                        (zext          ) [ 000000]
zext_ln1273_2                                                      (zext          ) [ 000000]
r_V_19                                                             (mul           ) [ 000000]
lhs_V_4                                                            (bitconcatenate) [ 000000]
zext_ln1347_2                                                      (zext          ) [ 000000]
zext_ln1347_3                                                      (zext          ) [ 000000]
trunc_ln1347                                                       (trunc         ) [ 000000]
trunc_ln3                                                          (bitconcatenate) [ 000000]
zext_ln1347_4                                                      (zext          ) [ 000000]
trunc_ln1347_2                                                     (trunc         ) [ 000000]
trunc_ln1347_1                                                     (bitconcatenate) [ 000000]
ret_V_6                                                            (add           ) [ 000000]
add_ln1347_1                                                       (add           ) [ 000000]
add_ln1347_2                                                       (add           ) [ 000000]
tmp_10                                                             (bitselect     ) [ 000000]
r_exp_V                                                            (add           ) [ 000000]
r_exp_V_2                                                          (select        ) [ 000000]
and_ln657                                                          (and           ) [ 000000]
tmp_11                                                             (partselect    ) [ 000000]
icmp_ln1035                                                        (icmp          ) [ 000000]
or_ln657                                                           (or            ) [ 000000]
tmp_12                                                             (bitselect     ) [ 000000]
select_ln658                                                       (select        ) [ 000000]
tmp                                                                (partselect    ) [ 000000]
tmp_1                                                              (partselect    ) [ 000000]
tmp_14                                                             (select        ) [ 000000]
trunc_ln186                                                        (trunc         ) [ 000000]
out_exp_V                                                          (add           ) [ 000000]
p_Result_10                                                        (bitconcatenate) [ 000000]
bitcast_ln526                                                      (bitcast       ) [ 000000]
xor_ln407                                                          (xor           ) [ 000000]
xor_ln460                                                          (xor           ) [ 000000]
or_ln460                                                           (or            ) [ 000000]
xor_ln467                                                          (xor           ) [ 000000]
and_ln467_1                                                        (and           ) [ 000000]
and_ln467_2                                                        (and           ) [ 000000]
and_ln657_1                                                        (and           ) [ 000000]
select_ln657                                                       (select        ) [ 000000]
xor_ln657                                                          (xor           ) [ 000000]
icmp_ln1039                                                        (icmp          ) [ 000000]
and_ln1039                                                         (and           ) [ 000000]
and_ln1039_1                                                       (and           ) [ 000000]
select_ln1039                                                      (select        ) [ 000000]
select_ln407_1                                                     (select        ) [ 000000]
and_ln460                                                          (and           ) [ 000000]
and_ln460_1                                                        (and           ) [ 000000]
select_ln460                                                       (select        ) [ 000000]
ret_ln690                                                          (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="exp_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="58" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="26" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="0"/>
<pin id="235" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="26" slack="0"/>
<pin id="238" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load/4 f_Z3/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="26" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="42" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="data_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="es_exp_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp_V/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="es_sig_V_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig_V/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln515_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="m_exp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="11" slack="0"/>
<pin id="294" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="y_is_0_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="11" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln1019_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="11" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln1019_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="52" slack="0"/>
<pin id="311" dir="0" index="1" bw="52" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_Result_7_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_8_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="53" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="52" slack="0"/>
<pin id="323" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln294_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="53" slack="0"/>
<pin id="329" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="e_frac_V_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="53" slack="0"/>
<pin id="334" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V_1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="e_frac_V_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="54" slack="0"/>
<pin id="340" dir="0" index="2" bw="54" slack="0"/>
<pin id="341" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_V_2/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln813_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="54" slack="0"/>
<pin id="347" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="m_frac_l_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="54" slack="0"/>
<pin id="351" dir="0" index="1" bw="67" slack="0"/>
<pin id="352" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln568_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="120" slack="0"/>
<pin id="357" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln568_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="120" slack="0"/>
<pin id="361" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="isNeg_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln1512_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="11" slack="0"/>
<pin id="374" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln1512_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="ush_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="12" slack="0"/>
<pin id="384" dir="0" index="2" bw="12" slack="0"/>
<pin id="385" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln1488_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln1488_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln1488cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln1488cast/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_V_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="120" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln1487_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="120" slack="0"/>
<pin id="409" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1487/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="r_V_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="120" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln1487_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="131" slack="0"/>
<pin id="419" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1487_1/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="m_fix_l_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="130" slack="0"/>
<pin id="424" dir="0" index="2" bw="130" slack="0"/>
<pin id="425" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l_V/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln1454_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="r_V_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="130" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="r_V_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="130" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_V_17_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="130" slack="0"/>
<pin id="448" dir="0" index="2" bw="130" slack="0"/>
<pin id="449" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="12" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln1454_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1454/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln1454_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="0"/>
<pin id="467" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454_1/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="r_V_5_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="120" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="trunc_ln1487_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="131" slack="0"/>
<pin id="477" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1487_2/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="isNeg_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="11" slack="0"/>
<pin id="482" dir="0" index="2" bw="5" slack="0"/>
<pin id="483" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="ush_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="12" slack="0"/>
<pin id="490" dir="0" index="2" bw="12" slack="0"/>
<pin id="491" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln1454_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1454_1/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln1454_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="0"/>
<pin id="501" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454_2/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="r_V_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="120" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln1453_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="131" slack="0"/>
<pin id="511" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1453/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln1454_1cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln1454_1cast/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="r_V_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="120" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln1453_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="120" slack="0"/>
<pin id="525" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1453/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="r_V_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="130" slack="0"/>
<pin id="530" dir="0" index="2" bw="130" slack="0"/>
<pin id="531" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln578_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="130" slack="0"/>
<pin id="538" dir="0" index="2" bw="130" slack="0"/>
<pin id="539" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln578/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="m_fix_hi_V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="130" slack="0"/>
<pin id="546" dir="0" index="2" bw="8" slack="0"/>
<pin id="547" dir="0" index="3" bw="9" slack="0"/>
<pin id="548" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_Result_9_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="130" slack="0"/>
<pin id="556" dir="0" index="2" bw="9" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln1271_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1271/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="59" slack="0"/>
<pin id="567" dir="0" index="1" bw="130" slack="0"/>
<pin id="568" dir="0" index="2" bw="7" slack="0"/>
<pin id="569" dir="0" index="3" bw="8" slack="0"/>
<pin id="570" dir="1" index="4" bw="59" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln657_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="12" slack="0"/>
<pin id="577" dir="0" index="1" bw="12" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln1654_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="130" slack="0"/>
<pin id="583" dir="0" index="1" bw="130" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1654/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="y_is_inf_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="2"/>
<pin id="589" dir="0" index="1" bw="1" slack="2"/>
<pin id="590" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln1023_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="2"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1023/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="y_is_NaN_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="2"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln407_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="2"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="rhs_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="19" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="2"/>
<pin id="609" dir="0" index="2" bw="18" slack="0"/>
<pin id="610" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln1347_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="19" slack="0"/>
<pin id="615" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="ret_V_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="13" slack="0"/>
<pin id="619" dir="0" index="1" bw="31" slack="0"/>
<pin id="620" dir="0" index="2" bw="6" slack="0"/>
<pin id="621" dir="0" index="3" bw="6" slack="0"/>
<pin id="622" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_s_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="31" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln1003_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="31" slack="0"/>
<pin id="635" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1003/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln1003_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="18" slack="0"/>
<pin id="638" dir="0" index="1" bw="18" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="ret_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="13" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln1002_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="13" slack="0"/>
<pin id="651" dir="0" index="2" bw="13" slack="0"/>
<pin id="652" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1002/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="ret_V_8_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="13" slack="0"/>
<pin id="659" dir="0" index="2" bw="13" slack="0"/>
<pin id="660" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_8/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln1270_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="13" slack="0"/>
<pin id="666" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="r_V_12_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="13" slack="0"/>
<pin id="670" dir="0" index="1" bw="71" slack="0"/>
<pin id="671" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln813_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="59" slack="0"/>
<pin id="676" dir="0" index="1" bw="71" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="0" index="3" bw="8" slack="0"/>
<pin id="679" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_1/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="m_diff_V_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="59" slack="3"/>
<pin id="686" dir="0" index="1" bw="59" slack="0"/>
<pin id="687" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="m_diff_hi_V_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="59" slack="0"/>
<pin id="692" dir="0" index="2" bw="7" slack="0"/>
<pin id="693" dir="0" index="3" bw="7" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln541_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="Z2_V_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="59" slack="0"/>
<pin id="707" dir="0" index="2" bw="7" slack="0"/>
<pin id="708" dir="0" index="3" bw="7" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="Z3_V_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="59" slack="0"/>
<pin id="717" dir="0" index="2" bw="7" slack="0"/>
<pin id="718" dir="0" index="3" bw="7" slack="0"/>
<pin id="719" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="Z4_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="59" slack="0"/>
<pin id="726" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="Z4_ind_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="59" slack="0"/>
<pin id="731" dir="0" index="2" bw="6" slack="0"/>
<pin id="732" dir="0" index="3" bw="7" slack="0"/>
<pin id="733" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln541_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln541_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln541_3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln407_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="4"/>
<pin id="755" dir="0" index="1" bw="64" slack="0"/>
<pin id="756" dir="0" index="2" bw="64" slack="0"/>
<pin id="757" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="xor_ln970_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="4"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln970/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="and_ln467_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="2"/>
<pin id="767" dir="0" index="1" bw="1" slack="4"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="r_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="10" slack="0"/>
<pin id="771" dir="0" index="1" bw="26" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="0" index="3" bw="6" slack="0"/>
<pin id="774" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln813_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="35" slack="1"/>
<pin id="781" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln813_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="ret_V_9_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="35" slack="0"/>
<pin id="788" dir="0" index="1" bw="10" slack="0"/>
<pin id="789" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="ret_V_10_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="43" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="1"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="0" index="3" bw="26" slack="0"/>
<pin id="797" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_10/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln1347_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="43" slack="0"/>
<pin id="803" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln1270_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="43" slack="0"/>
<pin id="807" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln1273_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="36" slack="0"/>
<pin id="811" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="r_V_14_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="43" slack="0"/>
<pin id="815" dir="0" index="1" bw="36" slack="0"/>
<pin id="816" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="trunc_ln813_4_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="20" slack="0"/>
<pin id="821" dir="0" index="1" bw="79" slack="0"/>
<pin id="822" dir="0" index="2" bw="7" slack="0"/>
<pin id="823" dir="0" index="3" bw="8" slack="0"/>
<pin id="824" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_4/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln813_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="20" slack="0"/>
<pin id="831" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln813_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="36" slack="0"/>
<pin id="835" dir="0" index="1" bw="20" slack="0"/>
<pin id="836" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln813_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="36" slack="0"/>
<pin id="841" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_3/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="exp_Z2P_m_1_V_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="36" slack="0"/>
<pin id="845" dir="0" index="1" bw="43" slack="0"/>
<pin id="846" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="40" slack="0"/>
<pin id="851" dir="0" index="1" bw="42" slack="0"/>
<pin id="852" dir="0" index="2" bw="3" slack="0"/>
<pin id="853" dir="0" index="3" bw="7" slack="0"/>
<pin id="854" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="exp_Z2_m_1_V_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="49" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="1"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="0" index="3" bw="40" slack="0"/>
<pin id="864" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln1270_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="49" slack="0"/>
<pin id="870" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln1273_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="44" slack="0"/>
<pin id="874" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="r_V_15_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="49" slack="0"/>
<pin id="878" dir="0" index="1" bw="44" slack="0"/>
<pin id="879" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="lhs_V_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="51" slack="0"/>
<pin id="884" dir="0" index="1" bw="8" slack="1"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="0" index="3" bw="40" slack="0"/>
<pin id="887" dir="0" index="4" bw="1" slack="0"/>
<pin id="888" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln1347_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="51" slack="0"/>
<pin id="895" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="trunc_ln813_5_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="36" slack="0"/>
<pin id="899" dir="0" index="1" bw="93" slack="0"/>
<pin id="900" dir="0" index="2" bw="7" slack="0"/>
<pin id="901" dir="0" index="3" bw="8" slack="0"/>
<pin id="902" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_5/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln813_4_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="36" slack="0"/>
<pin id="909" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_4/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln813_2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="44" slack="0"/>
<pin id="913" dir="0" index="1" bw="36" slack="0"/>
<pin id="914" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln813_5_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="44" slack="0"/>
<pin id="919" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_5/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="exp_Z1P_m_1_l_V_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="44" slack="0"/>
<pin id="923" dir="0" index="1" bw="51" slack="0"/>
<pin id="924" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="exp_Z1P_m_1_V_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="50" slack="0"/>
<pin id="929" dir="0" index="1" bw="52" slack="0"/>
<pin id="930" dir="0" index="2" bw="3" slack="0"/>
<pin id="931" dir="0" index="3" bw="7" slack="0"/>
<pin id="932" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="exp_Z1_hi_V_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="50" slack="0"/>
<pin id="939" dir="0" index="1" bw="58" slack="0"/>
<pin id="940" dir="0" index="2" bw="5" slack="0"/>
<pin id="941" dir="0" index="3" bw="7" slack="0"/>
<pin id="942" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="ret_V_11_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="58" slack="0"/>
<pin id="949" dir="0" index="1" bw="6" slack="0"/>
<pin id="950" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln1271_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="50" slack="0"/>
<pin id="955" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln1273_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="50" slack="0"/>
<pin id="959" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_2/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="r_V_19_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="50" slack="0"/>
<pin id="963" dir="0" index="1" bw="50" slack="0"/>
<pin id="964" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/5 "/>
</bind>
</comp>

<comp id="967" class="1004" name="lhs_V_4_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="107" slack="0"/>
<pin id="969" dir="0" index="1" bw="58" slack="0"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln1347_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="100" slack="0"/>
<pin id="977" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_2/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln1347_3_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="100" slack="0"/>
<pin id="981" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_3/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="trunc_ln1347_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="58" slack="0"/>
<pin id="985" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347/5 "/>
</bind>
</comp>

<comp id="987" class="1004" name="trunc_ln3_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="106" slack="0"/>
<pin id="989" dir="0" index="1" bw="57" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln1347_4_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="100" slack="0"/>
<pin id="997" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_4/5 "/>
</bind>
</comp>

<comp id="999" class="1004" name="trunc_ln1347_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="58" slack="0"/>
<pin id="1001" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347_2/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="trunc_ln1347_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="105" slack="0"/>
<pin id="1005" dir="0" index="1" bw="56" slack="0"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1347_1/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="ret_V_6_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="107" slack="0"/>
<pin id="1013" dir="0" index="1" bw="100" slack="0"/>
<pin id="1014" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add_ln1347_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="105" slack="0"/>
<pin id="1019" dir="0" index="1" bw="100" slack="0"/>
<pin id="1020" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_1/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="add_ln1347_2_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="106" slack="0"/>
<pin id="1025" dir="0" index="1" bw="100" slack="0"/>
<pin id="1026" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_2/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_10_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="107" slack="0"/>
<pin id="1032" dir="0" index="2" bw="8" slack="0"/>
<pin id="1033" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="r_exp_V_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="13" slack="1"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="r_exp_V_2_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="13" slack="1"/>
<pin id="1045" dir="0" index="2" bw="13" slack="0"/>
<pin id="1046" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="and_ln657_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="4"/>
<pin id="1051" dir="0" index="1" bw="1" slack="4"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_11_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="3" slack="0"/>
<pin id="1055" dir="0" index="1" bw="13" slack="0"/>
<pin id="1056" dir="0" index="2" bw="5" slack="0"/>
<pin id="1057" dir="0" index="3" bw="5" slack="0"/>
<pin id="1058" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="icmp_ln1035_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="3" slack="0"/>
<pin id="1065" dir="0" index="1" bw="3" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/5 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="or_ln657_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/5 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_12_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="120" slack="4"/>
<pin id="1078" dir="0" index="2" bw="8" slack="0"/>
<pin id="1079" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="select_ln658_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="64" slack="0"/>
<pin id="1085" dir="0" index="2" bw="64" slack="0"/>
<pin id="1086" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/5 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="52" slack="0"/>
<pin id="1092" dir="0" index="1" bw="106" slack="0"/>
<pin id="1093" dir="0" index="2" bw="7" slack="0"/>
<pin id="1094" dir="0" index="3" bw="8" slack="0"/>
<pin id="1095" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="52" slack="0"/>
<pin id="1102" dir="0" index="1" bw="105" slack="0"/>
<pin id="1103" dir="0" index="2" bw="7" slack="0"/>
<pin id="1104" dir="0" index="3" bw="8" slack="0"/>
<pin id="1105" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_14_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="52" slack="0"/>
<pin id="1113" dir="0" index="2" bw="52" slack="0"/>
<pin id="1114" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="trunc_ln186_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="13" slack="0"/>
<pin id="1120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="out_exp_V_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="11" slack="0"/>
<pin id="1124" dir="0" index="1" bw="11" slack="0"/>
<pin id="1125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_Result_10_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="64" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="0" index="2" bw="11" slack="0"/>
<pin id="1132" dir="0" index="3" bw="52" slack="0"/>
<pin id="1133" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/5 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="bitcast_ln526_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="64" slack="0"/>
<pin id="1140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="xor_ln407_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="2"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/5 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="xor_ln460_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="2"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln460/5 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="or_ln460_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="4"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460/5 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="xor_ln467_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln467/5 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="and_ln467_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_1/5 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="and_ln467_2_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_2/5 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="and_ln657_1_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657_1/5 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="select_ln657_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="64" slack="0"/>
<pin id="1184" dir="0" index="2" bw="64" slack="0"/>
<pin id="1185" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/5 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="xor_ln657_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/5 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="icmp_ln1039_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="13" slack="0"/>
<pin id="1197" dir="0" index="1" bw="13" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/5 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="and_ln1039_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1039/5 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="and_ln1039_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1039_1/5 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="select_ln1039_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="64" slack="0"/>
<pin id="1216" dir="0" index="2" bw="64" slack="0"/>
<pin id="1217" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039/5 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="select_ln407_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="2"/>
<pin id="1223" dir="0" index="1" bw="64" slack="0"/>
<pin id="1224" dir="0" index="2" bw="64" slack="0"/>
<pin id="1225" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/5 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="and_ln460_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="0"/>
<pin id="1230" dir="0" index="1" bw="1" slack="0"/>
<pin id="1231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460/5 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="and_ln460_1_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="0"/>
<pin id="1236" dir="0" index="1" bw="1" slack="2"/>
<pin id="1237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_1/5 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="select_ln460_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="64" slack="0"/>
<pin id="1242" dir="0" index="2" bw="64" slack="0"/>
<pin id="1243" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln460/5 "/>
</bind>
</comp>

<comp id="1247" class="1007" name="grp_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="16" slack="0"/>
<pin id="1249" dir="0" index="1" bw="15" slack="0"/>
<pin id="1250" dir="0" index="2" bw="19" slack="0"/>
<pin id="1251" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_18/1 ret_V_7/3 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="p_Result_6_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="4"/>
<pin id="1260" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="y_is_0_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="2"/>
<pin id="1267" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="y_is_0 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="icmp_ln1019_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="2"/>
<pin id="1273" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="icmp_ln1019_1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="2"/>
<pin id="1279" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="m_frac_l_V_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="120" slack="4"/>
<pin id="1285" dir="1" index="1" bw="120" slack="4"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="1288" class="1005" name="p_Result_9_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="2"/>
<pin id="1290" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="sext_ln1271_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="31" slack="1"/>
<pin id="1295" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1271 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="trunc_ln2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="59" slack="3"/>
<pin id="1300" dir="1" index="1" bw="59" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="icmp_ln657_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="4"/>
<pin id="1305" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln657 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="icmp_ln1654_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="4"/>
<pin id="1310" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln1654 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="y_is_inf_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="2"/>
<pin id="1315" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="y_is_inf "/>
</bind>
</comp>

<comp id="1320" class="1005" name="or_ln407_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="1"/>
<pin id="1322" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln407 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="sext_ln1347_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="31" slack="1"/>
<pin id="1328" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1347 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="ret_V_8_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="13" slack="1"/>
<pin id="1333" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="1"/>
<pin id="1339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="1342" class="1005" name="Z2_V_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="1"/>
<pin id="1344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1348" class="1005" name="Z3_V_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="8" slack="1"/>
<pin id="1350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1353" class="1005" name="Z4_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="35" slack="1"/>
<pin id="1355" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="1"/>
<pin id="1360" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="1363" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="8" slack="1"/>
<pin id="1365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="8" slack="1"/>
<pin id="1370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="94" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="239"><net_src comp="223" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="94" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="94" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="273" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="22" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="273" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="283" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="261" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="265" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="327" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="349" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="291" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="273" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="363" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="291" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="389" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="349" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="355" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="393" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="363" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="407" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="389" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="421" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="421" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="429" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="363" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="433" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="439" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="291" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="291" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="355" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="371" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="44" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="492"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="291" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="377" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="355" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="495" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="349" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="479" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="509" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="523" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="453" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="527" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="475" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="549"><net_src comp="46" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="535" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="48" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="558"><net_src comp="52" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="535" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="50" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="543" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="56" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="535" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="58" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="579"><net_src comp="291" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="62" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="445" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="359" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="595"><net_src comp="30" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="64" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="66" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="606" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="68" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="70" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="625"><net_src comp="72" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="631"><net_src comp="74" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="72" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="76" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="617" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="78" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="636" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="617" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="642" pin="2"/><net_sink comp="648" pin=2"/></net>

<net id="661"><net_src comp="626" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="648" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="617" pin="4"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="656" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="80" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="680"><net_src comp="82" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="84" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="86" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="688"><net_src comp="674" pin="4"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="88" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="90" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="92" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="689" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="710"><net_src comp="88" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="684" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="98" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="720"><net_src comp="88" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="684" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="100" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="102" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="727"><net_src comp="684" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="734"><net_src comp="88" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="684" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="104" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="106" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="741"><net_src comp="728" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="746"><net_src comp="714" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="751"><net_src comp="704" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="758"><net_src comp="116" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="118" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="30" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="775"><net_src comp="120" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="230" pin="7"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="122" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="124" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="785"><net_src comp="769" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="779" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="782" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="798"><net_src comp="126" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="128" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="800"><net_src comp="230" pin="3"/><net_sink comp="792" pin=3"/></net>

<net id="804"><net_src comp="792" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="792" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="786" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="805" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="825"><net_src comp="130" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="58" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="828"><net_src comp="132" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="832"><net_src comp="819" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="786" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="833" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="801" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="855"><net_src comp="134" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="255" pin="3"/><net_sink comp="849" pin=1"/></net>

<net id="857"><net_src comp="136" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="858"><net_src comp="138" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="865"><net_src comp="140" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="142" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="867"><net_src comp="849" pin="4"/><net_sink comp="859" pin=3"/></net>

<net id="871"><net_src comp="859" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="843" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="868" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="872" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="889"><net_src comp="144" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="142" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="891"><net_src comp="849" pin="4"/><net_sink comp="882" pin=3"/></net>

<net id="892"><net_src comp="146" pin="0"/><net_sink comp="882" pin=4"/></net>

<net id="896"><net_src comp="882" pin="5"/><net_sink comp="893" pin=0"/></net>

<net id="903"><net_src comp="148" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="876" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="150" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="152" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="910"><net_src comp="897" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="843" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="907" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="893" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="933"><net_src comp="154" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="921" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="935"><net_src comp="136" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="936"><net_src comp="90" pin="0"/><net_sink comp="927" pin=3"/></net>

<net id="943"><net_src comp="156" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="217" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="158" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="946"><net_src comp="150" pin="0"/><net_sink comp="937" pin=3"/></net>

<net id="951"><net_src comp="217" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="160" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="937" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="927" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="957" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="953" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="972"><net_src comp="162" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="947" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="164" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="978"><net_src comp="961" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="961" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="947" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="992"><net_src comp="166" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="983" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="164" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="961" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="947" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="168" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="164" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1015"><net_src comp="967" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="975" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="1003" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="995" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="987" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="979" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="170" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1011" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="172" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1041"><net_src comp="174" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="1029" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="1037" pin="2"/><net_sink comp="1042" pin=2"/></net>

<net id="1059"><net_src comp="176" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="1042" pin="3"/><net_sink comp="1053" pin=1"/></net>

<net id="1061"><net_src comp="44" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1062"><net_src comp="84" pin="0"/><net_sink comp="1053" pin=3"/></net>

<net id="1067"><net_src comp="1053" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="178" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1049" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1080"><net_src comp="180" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="182" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1087"><net_src comp="1075" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="184" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1089"><net_src comp="186" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1096"><net_src comp="188" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="1023" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="190" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1099"><net_src comp="192" pin="0"/><net_sink comp="1090" pin=3"/></net>

<net id="1106"><net_src comp="194" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="1017" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1108"><net_src comp="196" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1109"><net_src comp="198" pin="0"/><net_sink comp="1100" pin=3"/></net>

<net id="1115"><net_src comp="1029" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="1090" pin="4"/><net_sink comp="1110" pin=1"/></net>

<net id="1117"><net_src comp="1100" pin="4"/><net_sink comp="1110" pin=2"/></net>

<net id="1121"><net_src comp="1042" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="1118" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="40" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1134"><net_src comp="200" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="142" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1136"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=2"/></net>

<net id="1137"><net_src comp="1110" pin="3"/><net_sink comp="1128" pin=3"/></net>

<net id="1141"><net_src comp="1128" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1146"><net_src comp="30" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="30" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1156"><net_src comp="1147" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1161"><net_src comp="765" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="30" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="1142" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1157" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1152" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1069" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1186"><net_src comp="1175" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="1082" pin="3"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="184" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1193"><net_src comp="1069" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="30" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1042" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="202" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1195" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1189" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1169" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1218"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="1138" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="1181" pin="3"/><net_sink comp="1213" pin=2"/></net>

<net id="1226"><net_src comp="753" pin="3"/><net_sink comp="1221" pin=1"/></net>

<net id="1227"><net_src comp="1213" pin="3"/><net_sink comp="1221" pin=2"/></net>

<net id="1232"><net_src comp="760" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="1142" pin="2"/><net_sink comp="1228" pin=1"/></net>

<net id="1238"><net_src comp="1228" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1244"><net_src comp="1234" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="186" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="1221" pin="3"/><net_sink comp="1239" pin=2"/></net>

<net id="1252"><net_src comp="561" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="54" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="613" pin="1"/><net_sink comp="1247" pin=2"/></net>

<net id="1255"><net_src comp="1247" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="1256"><net_src comp="1247" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="1257"><net_src comp="1247" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="1261"><net_src comp="265" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1264"><net_src comp="1258" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1268"><net_src comp="297" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1274"><net_src comp="303" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1280"><net_src comp="309" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1286"><net_src comp="349" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1291"><net_src comp="553" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1296"><net_src comp="561" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1301"><net_src comp="565" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1306"><net_src comp="575" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1311"><net_src comp="581" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1316"><net_src comp="587" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1319"><net_src comp="1313" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1323"><net_src comp="601" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1329"><net_src comp="613" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1334"><net_src comp="656" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1340"><net_src comp="210" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1345"><net_src comp="704" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1351"><net_src comp="714" pin="4"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1356"><net_src comp="724" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1361"><net_src comp="223" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1366"><net_src comp="240" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1371"><net_src comp="248" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="255" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exp | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {}
 - Input state : 
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {4 5 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {4 5 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {4 5 }
  - Chain level:
	State 1
		p_Result_6 : 1
		es_exp_V : 1
		es_sig_V : 1
		zext_ln515 : 2
		m_exp : 3
		y_is_0 : 2
		icmp_ln1019 : 2
		icmp_ln1019_1 : 2
		p_Result_7 : 1
		p_Result_8 : 2
		zext_ln294 : 3
		e_frac_V_1 : 4
		e_frac_V_2 : 5
		sext_ln813 : 6
		m_frac_l_V : 7
		sext_ln568 : 8
		sext_ln568_1 : 8
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		sext_ln1488cast : 7
		r_V : 8
		sext_ln1487 : 9
		r_V_1 : 9
		trunc_ln1487_1 : 10
		m_fix_l_V : 11
		zext_ln1454 : 7
		r_V_2 : 12
		r_V_3 : 12
		r_V_17 : 13
		tmp_5 : 4
		sext_ln1454 : 4
		zext_ln1454_1 : 5
		r_V_5 : 9
		trunc_ln1487_2 : 10
		isNeg_1 : 3
		ush_2 : 4
		sext_ln1454_1 : 5
		zext_ln1454_2 : 6
		r_V_6 : 9
		trunc_ln1453 : 10
		sext_ln1454_1cast : 6
		r_V_7 : 8
		sext_ln1453 : 9
		r_V_8 : 11
		select_ln578 : 12
		m_fix_hi_V : 13
		p_Result_9 : 13
		sext_ln1271 : 14
		r_V_18 : 15
		trunc_ln2 : 13
		icmp_ln657 : 4
		icmp_ln1654 : 14
	State 2
	State 3
		sext_ln1347 : 1
		ret_V_7 : 2
	State 4
		ret_V_cast : 1
		p_Result_s : 1
		trunc_ln1003 : 1
		icmp_ln1003 : 2
		ret_V : 2
		select_ln1002 : 3
		ret_V_8 : 4
		sext_ln1270 : 5
		r_V_12 : 6
		trunc_ln813_1 : 7
		m_diff_V : 8
		m_diff_hi_V : 9
		zext_ln541 : 10
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr : 11
		exp_Z1_V : 12
		Z2_V : 9
		Z3_V : 9
		Z4 : 9
		Z4_ind : 9
		zext_ln541_1 : 10
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr : 11
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load : 12
		zext_ln541_2 : 10
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 : 11
		f_Z3 : 12
		zext_ln541_3 : 10
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr : 11
		f_Z2_V : 12
	State 5
		r : 1
		zext_ln813_1 : 2
		ret_V_9 : 3
		ret_V_10 : 1
		zext_ln1347 : 2
		zext_ln1270 : 2
		zext_ln1273 : 4
		r_V_14 : 5
		trunc_ln813_4 : 6
		zext_ln813_2 : 7
		add_ln813 : 8
		zext_ln813_3 : 9
		exp_Z2P_m_1_V : 10
		tmp_2 : 1
		exp_Z2_m_1_V : 2
		zext_ln1270_1 : 3
		zext_ln1273_1 : 11
		r_V_15 : 12
		lhs_V_1 : 2
		zext_ln1347_1 : 3
		trunc_ln813_5 : 13
		zext_ln813_4 : 14
		add_ln813_2 : 15
		zext_ln813_5 : 16
		exp_Z1P_m_1_l_V : 17
		exp_Z1P_m_1_V : 18
		exp_Z1_hi_V : 1
		ret_V_11 : 1
		zext_ln1271 : 2
		zext_ln1273_2 : 19
		r_V_19 : 20
		lhs_V_4 : 2
		zext_ln1347_2 : 21
		zext_ln1347_3 : 21
		trunc_ln1347 : 2
		trunc_ln3 : 3
		zext_ln1347_4 : 21
		trunc_ln1347_2 : 2
		trunc_ln1347_1 : 3
		ret_V_6 : 22
		add_ln1347_1 : 22
		add_ln1347_2 : 22
		tmp_10 : 23
		r_exp_V_2 : 24
		tmp_11 : 25
		icmp_ln1035 : 26
		or_ln657 : 27
		select_ln658 : 1
		tmp : 23
		tmp_1 : 23
		tmp_14 : 24
		trunc_ln186 : 25
		out_exp_V : 26
		p_Result_10 : 27
		bitcast_ln526 : 28
		and_ln657_1 : 27
		select_ln657 : 27
		xor_ln657 : 27
		icmp_ln1039 : 25
		and_ln1039 : 27
		and_ln1039_1 : 27
		select_ln1039 : 27
		select_ln407_1 : 28
		select_ln460 : 29
		ret_ln690 : 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |       r_V_1_fu_411       |    0    |    0    |   395   |
|    shl   |       r_V_2_fu_433       |    0    |    0    |   431   |
|          |       r_V_5_fu_469       |    0    |    0    |   395   |
|          |       r_V_6_fu_503       |    0    |    0    |   395   |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_401        |    0    |    0    |   395   |
|   ashr   |       r_V_3_fu_439       |    0    |    0    |   431   |
|          |       r_V_7_fu_517       |    0    |    0    |   395   |
|----------|--------------------------|---------|---------|---------|
|          |     e_frac_V_2_fu_337    |    0    |    0    |    54   |
|          |        ush_fu_381        |    0    |    0    |    12   |
|          |     m_fix_l_V_fu_421     |    0    |    0    |   124   |
|          |       r_V_17_fu_445      |    0    |    0    |   124   |
|          |       ush_2_fu_487       |    0    |    0    |    12   |
|          |       r_V_8_fu_527       |    0    |    0    |   124   |
|          |    select_ln578_fu_535   |    0    |    0    |   124   |
|          |   select_ln1002_fu_648   |    0    |    0    |    13   |
|  select  |      ret_V_8_fu_656      |    0    |    0    |    13   |
|          |    select_ln407_fu_753   |    0    |    0    |    63   |
|          |     r_exp_V_2_fu_1042    |    0    |    0    |    13   |
|          |   select_ln658_fu_1082   |    0    |    0    |    63   |
|          |      tmp_14_fu_1110      |    0    |    0    |    52   |
|          |   select_ln657_fu_1181   |    0    |    0    |    63   |
|          |   select_ln1039_fu_1213  |    0    |    0    |    63   |
|          |  select_ln407_1_fu_1221  |    0    |    0    |    63   |
|          |   select_ln460_fu_1239   |    0    |    0    |    63   |
|----------|--------------------------|---------|---------|---------|
|          |       m_exp_fu_291       |    0    |    0    |    18   |
|          |       ret_V_fu_642       |    0    |    0    |    20   |
|          |      ret_V_9_fu_786      |    0    |    0    |    42   |
|          |     add_ln813_fu_833     |    0    |    0    |    43   |
|          |   exp_Z2P_m_1_V_fu_843   |    0    |    0    |    50   |
|          |    add_ln813_2_fu_911    |    0    |    0    |    51   |
|    add   |  exp_Z1P_m_1_l_V_fu_921  |    0    |    0    |    58   |
|          |      ret_V_11_fu_947     |    0    |    0    |    65   |
|          |      ret_V_6_fu_1011     |    0    |    0    |   114   |
|          |   add_ln1347_1_fu_1017   |    0    |    0    |   112   |
|          |   add_ln1347_2_fu_1023   |    0    |    0    |   113   |
|          |      r_exp_V_fu_1037     |    0    |    0    |    20   |
|          |     out_exp_V_fu_1122    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     m_frac_l_V_fu_349    |    11   |    0    |    53   |
|          |       r_V_12_fu_668      |    4    |    0    |    64   |
|    mul   |       r_V_14_fu_813      |    4    |    0    |    19   |
|          |       r_V_15_fu_876      |    5    |    0    |    17   |
|          |       r_V_19_fu_961      |    8    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|          |     e_frac_V_1_fu_331    |    0    |    0    |    60   |
|    sub   |     sub_ln1512_fu_371    |    0    |    0    |    18   |
|          |      m_diff_V_fu_684     |    0    |    0    |    66   |
|----------|--------------------------|---------|---------|---------|
|          |       y_is_0_fu_297      |    0    |    0    |    11   |
|          |    icmp_ln1019_fu_303    |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_309   |    0    |    0    |    24   |
|   icmp   |     icmp_ln657_fu_575    |    0    |    0    |    12   |
|          |    icmp_ln1654_fu_581    |    0    |    0    |    50   |
|          |    icmp_ln1003_fu_636    |    0    |    0    |    13   |
|          |    icmp_ln1035_fu_1063   |    0    |    0    |    8    |
|          |    icmp_ln1039_fu_1195   |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |      y_is_inf_fu_587     |    0    |    0    |    2    |
|          |      y_is_NaN_fu_596     |    0    |    0    |    2    |
|          |     and_ln467_fu_765     |    0    |    0    |    2    |
|          |     and_ln657_fu_1049    |    0    |    0    |    2    |
|          |    and_ln467_1_fu_1163   |    0    |    0    |    2    |
|    and   |    and_ln467_2_fu_1169   |    0    |    0    |    2    |
|          |    and_ln657_1_fu_1175   |    0    |    0    |    2    |
|          |    and_ln1039_fu_1201    |    0    |    0    |    2    |
|          |   and_ln1039_1_fu_1207   |    0    |    0    |    2    |
|          |     and_ln460_fu_1228    |    0    |    0    |    2    |
|          |    and_ln460_1_fu_1234   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln1023_fu_591    |    0    |    0    |    2    |
|          |     xor_ln970_fu_760     |    0    |    0    |    2    |
|    xor   |     xor_ln407_fu_1142    |    0    |    0    |    2    |
|          |     xor_ln460_fu_1147    |    0    |    0    |    2    |
|          |     xor_ln467_fu_1157    |    0    |    0    |    2    |
|          |     xor_ln657_fu_1189    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln407_fu_601     |    0    |    0    |    2    |
|    or    |     or_ln657_fu_1069     |    0    |    0    |    2    |
|          |     or_ln460_fu_1152     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1247       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |   exp_read_read_fu_204   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_6_fu_265    |    0    |    0    |    0    |
|          |       isNeg_fu_363       |    0    |    0    |    0    |
|          |       tmp_5_fu_453       |    0    |    0    |    0    |
| bitselect|      isNeg_1_fu_479      |    0    |    0    |    0    |
|          |     p_Result_9_fu_553    |    0    |    0    |    0    |
|          |     p_Result_s_fu_626    |    0    |    0    |    0    |
|          |      tmp_10_fu_1029      |    0    |    0    |    0    |
|          |      tmp_12_fu_1075      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      es_exp_V_fu_273     |    0    |    0    |    0    |
|          |     m_fix_hi_V_fu_543    |    0    |    0    |    0    |
|          |     trunc_ln2_fu_565     |    0    |    0    |    0    |
|          |     ret_V_cast_fu_617    |    0    |    0    |    0    |
|          |   trunc_ln813_1_fu_674   |    0    |    0    |    0    |
|          |    m_diff_hi_V_fu_689    |    0    |    0    |    0    |
|          |        Z2_V_fu_704       |    0    |    0    |    0    |
|          |        Z3_V_fu_714       |    0    |    0    |    0    |
|partselect|       Z4_ind_fu_728      |    0    |    0    |    0    |
|          |         r_fu_769         |    0    |    0    |    0    |
|          |   trunc_ln813_4_fu_819   |    0    |    0    |    0    |
|          |       tmp_2_fu_849       |    0    |    0    |    0    |
|          |   trunc_ln813_5_fu_897   |    0    |    0    |    0    |
|          |   exp_Z1P_m_1_V_fu_927   |    0    |    0    |    0    |
|          |    exp_Z1_hi_V_fu_937    |    0    |    0    |    0    |
|          |      tmp_11_fu_1053      |    0    |    0    |    0    |
|          |        tmp_fu_1090       |    0    |    0    |    0    |
|          |       tmp_1_fu_1100      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      es_sig_V_fu_283     |    0    |    0    |    0    |
|          |     p_Result_7_fu_315    |    0    |    0    |    0    |
|          |   trunc_ln1487_1_fu_417  |    0    |    0    |    0    |
|          |   trunc_ln1487_2_fu_475  |    0    |    0    |    0    |
|   trunc  |    trunc_ln1453_fu_509   |    0    |    0    |    0    |
|          |    trunc_ln1003_fu_633   |    0    |    0    |    0    |
|          |         Z4_fu_724        |    0    |    0    |    0    |
|          |    trunc_ln1347_fu_983   |    0    |    0    |    0    |
|          |   trunc_ln1347_2_fu_999  |    0    |    0    |    0    |
|          |    trunc_ln186_fu_1118   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln515_fu_287    |    0    |    0    |    0    |
|          |     zext_ln294_fu_327    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_393    |    0    |    0    |    0    |
|          |  sext_ln1488cast_fu_397  |    0    |    0    |    0    |
|          |    zext_ln1454_fu_429    |    0    |    0    |    0    |
|          |   zext_ln1454_1_fu_465   |    0    |    0    |    0    |
|          |   zext_ln1454_2_fu_499   |    0    |    0    |    0    |
|          | sext_ln1454_1cast_fu_513 |    0    |    0    |    0    |
|          |     zext_ln541_fu_699    |    0    |    0    |    0    |
|          |    zext_ln541_1_fu_738   |    0    |    0    |    0    |
|          |    zext_ln541_2_fu_743   |    0    |    0    |    0    |
|          |    zext_ln541_3_fu_748   |    0    |    0    |    0    |
|          |     zext_ln813_fu_779    |    0    |    0    |    0    |
|          |    zext_ln813_1_fu_782   |    0    |    0    |    0    |
|   zext   |    zext_ln1347_fu_801    |    0    |    0    |    0    |
|          |    zext_ln1270_fu_805    |    0    |    0    |    0    |
|          |    zext_ln1273_fu_809    |    0    |    0    |    0    |
|          |    zext_ln813_2_fu_829   |    0    |    0    |    0    |
|          |    zext_ln813_3_fu_839   |    0    |    0    |    0    |
|          |   zext_ln1270_1_fu_868   |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_872   |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_893   |    0    |    0    |    0    |
|          |    zext_ln813_4_fu_907   |    0    |    0    |    0    |
|          |    zext_ln813_5_fu_917   |    0    |    0    |    0    |
|          |    zext_ln1271_fu_953    |    0    |    0    |    0    |
|          |   zext_ln1273_2_fu_957   |    0    |    0    |    0    |
|          |   zext_ln1347_2_fu_975   |    0    |    0    |    0    |
|          |   zext_ln1347_3_fu_979   |    0    |    0    |    0    |
|          |   zext_ln1347_4_fu_995   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_8_fu_319    |    0    |    0    |    0    |
|          |        rhs_fu_606        |    0    |    0    |    0    |
|          |      ret_V_10_fu_792     |    0    |    0    |    0    |
|          |    exp_Z2_m_1_V_fu_859   |    0    |    0    |    0    |
|bitconcatenate|      lhs_V_1_fu_882      |    0    |    0    |    0    |
|          |      lhs_V_4_fu_967      |    0    |    0    |    0    |
|          |     trunc_ln3_fu_987     |    0    |    0    |    0    |
|          |  trunc_ln1347_1_fu_1003  |    0    |    0    |    0    |
|          |    p_Result_10_fu_1128   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln813_fu_345    |    0    |    0    |    0    |
|          |     sext_ln568_fu_355    |    0    |    0    |    0    |
|          |    sext_ln568_1_fu_359   |    0    |    0    |    0    |
|          |    sext_ln1512_fu_377    |    0    |    0    |    0    |
|          |    sext_ln1488_fu_389    |    0    |    0    |    0    |
|   sext   |    sext_ln1487_fu_407    |    0    |    0    |    0    |
|          |    sext_ln1454_fu_461    |    0    |    0    |    0    |
|          |   sext_ln1454_1_fu_495   |    0    |    0    |    0    |
|          |    sext_ln1453_fu_523    |    0    |    0    |    0    |
|          |    sext_ln1271_fu_561    |    0    |    0    |    0    |
|          |    sext_ln1347_fu_613    |    0    |    0    |    0    |
|          |    sext_ln1270_fu_664    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    33   |    0    |   5103  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                               Z2_V_reg_1342                               |    8   |
|                               Z3_V_reg_1348                               |    8   |
|                                Z4_reg_1353                                |   35   |
|                           icmp_ln1019_1_reg_1277                          |    1   |
|                            icmp_ln1019_reg_1271                           |    1   |
|                            icmp_ln1654_reg_1308                           |    1   |
|                            icmp_ln657_reg_1303                            |    1   |
|                            m_frac_l_V_reg_1283                            |   120  |
|                             or_ln407_reg_1320                             |    1   |
|                            p_Result_6_reg_1258                            |    1   |
|                            p_Result_9_reg_1288                            |    1   |
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_1337|    8   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_1368 |    8   |
|pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_1363|    8   |
| pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_1358 |    8   |
|                              ret_V_8_reg_1331                             |   13   |
|                            sext_ln1271_reg_1293                           |   31   |
|                            sext_ln1347_reg_1326                           |   31   |
|                             trunc_ln2_reg_1298                            |   59   |
|                              y_is_0_reg_1265                              |    1   |
|                             y_is_inf_reg_1313                             |    1   |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |   346  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_230 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1247    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   || 1.96786 ||    50   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |  5103  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   50   |
|  Register |    -   |    -   |   346  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    1   |   346  |  5153  |
+-----------+--------+--------+--------+--------+
