// Generated by CIRCT unknown git version
module BUS(	// file.cleaned.mlir:2:3
  input         read,	// file.cleaned.mlir:2:21
                write,	// file.cleaned.mlir:2:36
  input  [31:0] address,	// file.cleaned.mlir:2:52
                write_data,	// file.cleaned.mlir:2:71
                slave_0_read_data,	// file.cleaned.mlir:2:93
  input         slave_0_response,	// file.cleaned.mlir:2:122
  input  [31:0] slave_1_read_data,	// file.cleaned.mlir:2:149
  input         slave_1_response,	// file.cleaned.mlir:2:178
  input  [31:0] slave_2_read_data,	// file.cleaned.mlir:2:205
  input         slave_2_response,	// file.cleaned.mlir:2:234
  input  [31:0] slave_3_read_data,	// file.cleaned.mlir:2:261
  input         slave_3_response,	// file.cleaned.mlir:2:290
  output [31:0] read_data,	// file.cleaned.mlir:2:318
  output        response,	// file.cleaned.mlir:2:339
                slave_0_read,	// file.cleaned.mlir:2:358
                slave_0_write,	// file.cleaned.mlir:2:381
  output [31:0] slave_0_address,	// file.cleaned.mlir:2:405
                slave_0_write_data,	// file.cleaned.mlir:2:432
  output        slave_1_read,	// file.cleaned.mlir:2:462
                slave_1_write,	// file.cleaned.mlir:2:485
  output [31:0] slave_1_address,	// file.cleaned.mlir:2:509
                slave_1_write_data,	// file.cleaned.mlir:2:536
  output        slave_2_read,	// file.cleaned.mlir:2:566
                slave_2_write,	// file.cleaned.mlir:2:589
  output [31:0] slave_2_address,	// file.cleaned.mlir:2:613
                slave_2_write_data,	// file.cleaned.mlir:2:640
  output        slave_3_read,	// file.cleaned.mlir:2:670
                slave_3_write,	// file.cleaned.mlir:2:693
  output [31:0] slave_3_address,	// file.cleaned.mlir:2:717
                slave_3_write_data	// file.cleaned.mlir:2:744
);

  wire             _GEN = address[31:30] == 2'h0;	// file.cleaned.mlir:6:14, :7:10, :8:10
  wire             _GEN_0 = address[31:30] == 2'h1;	// file.cleaned.mlir:5:14, :7:10, :11:10
  wire             _GEN_1 = address[31:30] == 2'h2;	// file.cleaned.mlir:4:15, :7:10, :14:10
  wire [3:0][31:0] _GEN_2 =
    {{slave_3_read_data}, {slave_2_read_data}, {slave_1_read_data}, {slave_0_read_data}};	// file.cleaned.mlir:20:11
  wire [3:0]       _GEN_3 =
    {{slave_3_response}, {slave_2_response}, {slave_1_response}, {slave_0_response}};	// file.cleaned.mlir:22:11
  assign read_data = _GEN_2[address[31:30]];	// file.cleaned.mlir:7:10, :20:11, :21:11, :24:5
  assign response = _GEN_3[address[31:30]];	// file.cleaned.mlir:7:10, :22:11, :23:11, :24:5
  assign slave_0_read = _GEN & read;	// file.cleaned.mlir:8:10, :9:10, :24:5
  assign slave_0_write = _GEN & write;	// file.cleaned.mlir:8:10, :10:10, :24:5
  assign slave_0_address = address;	// file.cleaned.mlir:24:5
  assign slave_0_write_data = write_data;	// file.cleaned.mlir:24:5
  assign slave_1_read = _GEN_0 & read;	// file.cleaned.mlir:11:10, :12:10, :24:5
  assign slave_1_write = _GEN_0 & write;	// file.cleaned.mlir:11:10, :13:10, :24:5
  assign slave_1_address = address;	// file.cleaned.mlir:24:5
  assign slave_1_write_data = write_data;	// file.cleaned.mlir:24:5
  assign slave_2_read = _GEN_1 & read;	// file.cleaned.mlir:14:10, :15:10, :24:5
  assign slave_2_write = _GEN_1 & write;	// file.cleaned.mlir:14:10, :16:10, :24:5
  assign slave_2_address = address;	// file.cleaned.mlir:24:5
  assign slave_2_write_data = write_data;	// file.cleaned.mlir:24:5
  assign slave_3_read = (&(address[31:30])) & read;	// file.cleaned.mlir:7:10, :17:11, :18:11, :24:5
  assign slave_3_write = (&(address[31:30])) & write;	// file.cleaned.mlir:7:10, :17:11, :19:11, :24:5
  assign slave_3_address = address;	// file.cleaned.mlir:24:5
  assign slave_3_write_data = write_data;	// file.cleaned.mlir:24:5
endmodule

