# 1 "arch/arm/boot/dts/r8a7742-iwg21d-q7.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/r8a7742-iwg21d-q7.dts"
# 31 "arch/arm/boot/dts/r8a7742-iwg21d-q7.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/r8a7742-iwg21m.dtsi" 1







# 1 "arch/arm/boot/dts/r8a7742.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a7742-cpg-mssr.h" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/renesas-cpg-mssr.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a7742-cpg-mssr.h" 2
# 9 "arch/arm/boot/dts/r8a7742.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm/boot/dts/r8a7742.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a7742-sysc.h" 1
# 12 "arch/arm/boot/dts/r8a7742.dtsi" 2

/ {
 compatible = "renesas,r8a7742";
 #address-cells = <2>;
 #size-cells = <2>;






 audio_clk_a: audio_clk_a {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };
 audio_clk_b: audio_clk_b {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };
 audio_clk_c: audio_clk_c {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };


 can_clk: can {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0>;
   clock-frequency = <1400000000>;
   clocks = <&cpg 0 0>;
   power-domains = <&sysc 0>;
   enable-method = "renesas,apmu";
   next-level-cache = <&L2_CA15>;
   capacity-dmips-mhz = <1024>;
   voltage-tolerance = <1>;
   clock-latency = <300000>;


   operating-points = <1400000 1000000>,
        <1225000 1000000>,
        <1050000 1000000>,
        < 875000 1000000>,
        < 700000 1000000>,
        < 350000 1000000>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <1>;
   clock-frequency = <1400000000>;
   clocks = <&cpg 0 0>;
   power-domains = <&sysc 1>;
   enable-method = "renesas,apmu";
   next-level-cache = <&L2_CA15>;
   capacity-dmips-mhz = <1024>;
   voltage-tolerance = <1>;
   clock-latency = <300000>;


   operating-points = <1400000 1000000>,
        <1225000 1000000>,
        <1050000 1000000>,
        < 875000 1000000>,
        < 700000 1000000>,
        < 350000 1000000>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <2>;
   clock-frequency = <1400000000>;
   clocks = <&cpg 0 0>;
   power-domains = <&sysc 2>;
   enable-method = "renesas,apmu";
   next-level-cache = <&L2_CA15>;
   capacity-dmips-mhz = <1024>;
   voltage-tolerance = <1>;
   clock-latency = <300000>;


   operating-points = <1400000 1000000>,
        <1225000 1000000>,
        <1050000 1000000>,
        < 875000 1000000>,
        < 700000 1000000>,
        < 350000 1000000>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <3>;
   clock-frequency = <1400000000>;
   clocks = <&cpg 0 0>;
   power-domains = <&sysc 3>;
   enable-method = "renesas,apmu";
   next-level-cache = <&L2_CA15>;
   capacity-dmips-mhz = <1024>;
   voltage-tolerance = <1>;
   clock-latency = <300000>;


   operating-points = <1400000 1000000>,
        <1225000 1000000>,
        <1050000 1000000>,
        < 875000 1000000>,
        < 700000 1000000>,
        < 350000 1000000>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x100>;
   clock-frequency = <780000000>;
   clocks = <&cpg 0 1>;
   power-domains = <&sysc 5>;
   next-level-cache = <&L2_CA7>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x101>;
   clock-frequency = <780000000>;
   clocks = <&cpg 0 1>;
   power-domains = <&sysc 6>;
   next-level-cache = <&L2_CA7>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x102>;
   clock-frequency = <780000000>;
   clocks = <&cpg 0 1>;
   power-domains = <&sysc 7>;
   next-level-cache = <&L2_CA7>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x103>;
   clock-frequency = <780000000>;
   clocks = <&cpg 0 1>;
   power-domains = <&sysc 8>;
   next-level-cache = <&L2_CA7>;
  };

  L2_CA15: cache-controller-0 {
   compatible = "cache";
   power-domains = <&sysc 12>;
   cache-unified;
   cache-level = <2>;
  };

  L2_CA7: cache-controller-1 {
   compatible = "cache";
   power-domains = <&sysc 21>;
   cache-unified;
   cache-level = <2>;
  };
 };


 extal_clk: extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };


 pcie_bus_clk: pcie_bus {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };

 pmu-0 {
  compatible = "arm,cortex-a15-pmu";
  interrupts-extended = <&gic 0 72 4>,
          <&gic 0 73 4>,
          <&gic 0 74 4>,
          <&gic 0 75 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 pmu-1 {
  compatible = "arm,cortex-a7-pmu";
  interrupts-extended = <&gic 0 82 4>,
          <&gic 0 83 4>,
          <&gic 0 84 4>,
          <&gic 0 85 4>;
  interrupt-affinity = <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
 };


 scif_clk: scif {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 soc {
  compatible = "simple-bus";
  interrupt-parent = <&gic>;

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rwdt: watchdog@e6020000 {
   compatible = "renesas,r8a7742-wdt",
         "renesas,rcar-gen2-wdt";
   reg = <0 0xe6020000 0 0x0c>;
   interrupts = <0 140 4>;
   clocks = <&cpg 1 402>;
   power-domains = <&sysc 32>;
   resets = <&cpg 402>;
   status = "disabled";
  };

  gpio0: gpio@e6050000 {
   compatible = "renesas,gpio-r8a7742",
         "renesas,rcar-gen2-gpio";
   reg = <0 0xe6050000 0 0x50>;
   interrupts = <0 4 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 0 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 912>;
   power-domains = <&sysc 32>;
   resets = <&cpg 912>;
  };

  gpio1: gpio@e6051000 {
   compatible = "renesas,gpio-r8a7742",
         "renesas,rcar-gen2-gpio";
   reg = <0 0xe6051000 0 0x50>;
   interrupts = <0 5 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 32 30>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 911>;
   power-domains = <&sysc 32>;
   resets = <&cpg 911>;
  };

  gpio2: gpio@e6052000 {
   compatible = "renesas,gpio-r8a7742",
         "renesas,rcar-gen2-gpio";
   reg = <0 0xe6052000 0 0x50>;
   interrupts = <0 6 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 64 30>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 910>;
   power-domains = <&sysc 32>;
   resets = <&cpg 910>;
  };

  gpio3: gpio@e6053000 {
   compatible = "renesas,gpio-r8a7742",
         "renesas,rcar-gen2-gpio";
   reg = <0 0xe6053000 0 0x50>;
   interrupts = <0 7 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 96 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 909>;
   power-domains = <&sysc 32>;
   resets = <&cpg 909>;
  };

  gpio4: gpio@e6054000 {
   compatible = "renesas,gpio-r8a7742",
         "renesas,rcar-gen2-gpio";
   reg = <0 0xe6054000 0 0x50>;
   interrupts = <0 8 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 128 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 908>;
   power-domains = <&sysc 32>;
   resets = <&cpg 908>;
  };

  gpio5: gpio@e6055000 {
   compatible = "renesas,gpio-r8a7742",
         "renesas,rcar-gen2-gpio";
   reg = <0 0xe6055000 0 0x50>;
   interrupts = <0 9 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 160 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 907>;
   power-domains = <&sysc 32>;
   resets = <&cpg 907>;
  };

  pfc: pinctrl@e6060000 {
   compatible = "renesas,pfc-r8a7742";
   reg = <0 0xe6060000 0 0x250>;
  };

  tpu: pwm@e60f0000 {
   compatible = "renesas,tpu-r8a7742", "renesas,tpu";
   reg = <0 0xe60f0000 0 0x148>;
   interrupts = <0 135 4>;
   clocks = <&cpg 1 304>;
   power-domains = <&sysc 32>;
   resets = <&cpg 304>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  cpg: clock-controller@e6150000 {
   compatible = "renesas,r8a7742-cpg-mssr";
   reg = <0 0xe6150000 0 0x1000>;
   clocks = <&extal_clk>, <&usb_extal_clk>;
   clock-names = "extal", "usb_extal";
   #clock-cells = <2>;
   #power-domain-cells = <0>;
   #reset-cells = <1>;
  };

  apmu@e6151000 {
   compatible = "renesas,r8a7742-apmu", "renesas,apmu";
   reg = <0 0xe6151000 0 0x188>;
   cpus = <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
  };

  apmu@e6152000 {
   compatible = "renesas,r8a7742-apmu", "renesas,apmu";
   reg = <0 0xe6152000 0 0x188>;
   cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
  };

  rst: reset-controller@e6160000 {
   compatible = "renesas,r8a7742-rst";
   reg = <0 0xe6160000 0 0x0100>;
  };

  sysc: system-controller@e6180000 {
   compatible = "renesas,r8a7742-sysc";
   reg = <0 0xe6180000 0 0x0200>;
   #power-domain-cells = <1>;
  };

  irqc: interrupt-controller@e61c0000 {
   compatible = "renesas,irqc-r8a7742", "renesas,irqc";
   #interrupt-cells = <2>;
   interrupt-controller;
   reg = <0 0xe61c0000 0 0x200>;
   interrupts = <0 0 4>,
         <0 1 4>,
         <0 2 4>,
         <0 3 4>;
   clocks = <&cpg 1 407>;
   power-domains = <&sysc 32>;
   resets = <&cpg 407>;
  };

  thermal: thermal@e61f0000 {
   compatible = "renesas,thermal-r8a7742",
         "renesas,rcar-gen2-thermal";
   reg = <0 0xe61f0000 0 0x10>, <0 0xe61f0100 0 0x38>;
   interrupts = <0 69 4>;
   clocks = <&cpg 1 522>;
   power-domains = <&sysc 32>;
   resets = <&cpg 522>;
   #thermal-sensor-cells = <0>;
  };

  ipmmu_sy0: iommu@e6280000 {
   compatible = "renesas,ipmmu-r8a7742",
         "renesas,ipmmu-vmsa";
   reg = <0 0xe6280000 0 0x1000>;
   interrupts = <0 223 4>,
         <0 224 4>;
   #iommu-cells = <1>;
   status = "disabled";
  };

  ipmmu_sy1: iommu@e6290000 {
   compatible = "renesas,ipmmu-r8a7742",
         "renesas,ipmmu-vmsa";
   reg = <0 0xe6290000 0 0x1000>;
   interrupts = <0 225 4>;
   #iommu-cells = <1>;
   status = "disabled";
  };

  ipmmu_ds: iommu@e6740000 {
   compatible = "renesas,ipmmu-r8a7742",
         "renesas,ipmmu-vmsa";
   reg = <0 0xe6740000 0 0x1000>;
   interrupts = <0 198 4>,
         <0 199 4>;
   #iommu-cells = <1>;
   status = "disabled";
  };

  ipmmu_mp: iommu@ec680000 {
   compatible = "renesas,ipmmu-r8a7742",
         "renesas,ipmmu-vmsa";
   reg = <0 0xec680000 0 0x1000>;
   interrupts = <0 226 4>;
   #iommu-cells = <1>;
   status = "disabled";
  };

  ipmmu_mx: iommu@fe951000 {
   compatible = "renesas,ipmmu-r8a7742",
         "renesas,ipmmu-vmsa";
   reg = <0 0xfe951000 0 0x1000>;
   interrupts = <0 222 4>,
         <0 221 4>;
   #iommu-cells = <1>;
   status = "disabled";
  };

  icram0: sram@e63a0000 {
   compatible = "mmio-sram";
   reg = <0 0xe63a0000 0 0x12000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0xe63a0000 0x12000>;
  };

  icram1: sram@e63c0000 {
   compatible = "mmio-sram";
   reg = <0 0xe63c0000 0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0xe63c0000 0x1000>;

   smp-sram@0 {
    compatible = "renesas,smp-sram";
    reg = <0 0x100>;
   };
  };

  icram2: sram@e6300000 {
   compatible = "mmio-sram";
   reg = <0 0xe6300000 0 0x40000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0xe6300000 0x40000>;
  };

  i2c0: i2c@e6508000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7742",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6508000 0 0x40>;
   interrupts = <0 287 4>;
   clocks = <&cpg 1 931>;
   power-domains = <&sysc 32>;
   resets = <&cpg 931>;
   i2c-scl-internal-delay-ns = <110>;
   status = "disabled";
  };

  i2c1: i2c@e6518000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7742",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6518000 0 0x40>;
   interrupts = <0 288 4>;
   clocks = <&cpg 1 930>;
   power-domains = <&sysc 32>;
   resets = <&cpg 930>;
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c2: i2c@e6530000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7742",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6530000 0 0x40>;
   interrupts = <0 286 4>;
   clocks = <&cpg 1 929>;
   power-domains = <&sysc 32>;
   resets = <&cpg 929>;
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c3: i2c@e6540000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7742",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6540000 0 0x40>;
   interrupts = <0 290 4>;
   clocks = <&cpg 1 928>;
   power-domains = <&sysc 32>;
   resets = <&cpg 928>;
   i2c-scl-internal-delay-ns = <110>;
   status = "disabled";
  };

  iic0: i2c@e6500000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,iic-r8a7742",
         "renesas,rcar-gen2-iic",
         "renesas,rmobile-iic";
   reg = <0 0xe6500000 0 0x425>;
   interrupts = <0 174 4>;
   clocks = <&cpg 1 318>;
   dmas = <&dmac0 0x61>, <&dmac0 0x62>,
          <&dmac1 0x61>, <&dmac1 0x62>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 318>;
   status = "disabled";
  };

  iic1: i2c@e6510000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,iic-r8a7742",
         "renesas,rcar-gen2-iic",
         "renesas,rmobile-iic";
   reg = <0 0xe6510000 0 0x425>;
   interrupts = <0 175 4>;
   clocks = <&cpg 1 323>;
   dmas = <&dmac0 0x65>, <&dmac0 0x66>,
          <&dmac1 0x65>, <&dmac1 0x66>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 323>;
   status = "disabled";
  };

  iic2: i2c@e6520000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,iic-r8a7742",
         "renesas,rcar-gen2-iic",
         "renesas,rmobile-iic";
   reg = <0 0xe6520000 0 0x425>;
   interrupts = <0 176 4>;
   clocks = <&cpg 1 300>;
   dmas = <&dmac0 0x69>, <&dmac0 0x6a>,
          <&dmac1 0x69>, <&dmac1 0x6a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 300>;
   status = "disabled";
  };

  iic3: i2c@e60b0000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,iic-r8a7742",
         "renesas,rcar-gen2-iic",
         "renesas,rmobile-iic";
   reg = <0 0xe60b0000 0 0x425>;
   interrupts = <0 173 4>;
   clocks = <&cpg 1 926>;
   dmas = <&dmac0 0x77>, <&dmac0 0x78>,
          <&dmac1 0x77>, <&dmac1 0x78>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 926>;
   status = "disabled";
  };

  hsusb: usb@e6590000 {
   compatible = "renesas,usbhs-r8a7742",
         "renesas,rcar-gen2-usbhs";
   reg = <0 0xe6590000 0 0x100>;
   interrupts = <0 107 4>;
   clocks = <&cpg 1 704>;
   dmas = <&usb_dmac0 0>, <&usb_dmac0 1>,
          <&usb_dmac1 0>, <&usb_dmac1 1>;
   dma-names = "ch0", "ch1", "ch2", "ch3";
   power-domains = <&sysc 32>;
   resets = <&cpg 704>;
   renesas,buswait = <4>;
   phys = <&usb0 1>;
   phy-names = "usb";
   status = "disabled";
  };

  usbphy: usb-phy-controller@e6590100 {
   compatible = "renesas,usb-phy-r8a7742",
         "renesas,rcar-gen2-usb-phy";
   reg = <0 0xe6590100 0 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&cpg 1 704>;
   clock-names = "usbhs";
   power-domains = <&sysc 32>;
   resets = <&cpg 704>;
   status = "disabled";

   usb0: usb-phy@0 {
    reg = <0>;
    #phy-cells = <1>;
   };
   usb2: usb-phy@2 {
    reg = <2>;
    #phy-cells = <1>;
   };
  };

  usb_dmac0: dma-controller@e65a0000 {
   compatible = "renesas,r8a7742-usb-dmac",
         "renesas,usb-dmac";
   reg = <0 0xe65a0000 0 0x100>;
   interrupts = <0 109 4>,
         <0 109 4>;
   interrupt-names = "ch0", "ch1";
   clocks = <&cpg 1 330>;
   power-domains = <&sysc 32>;
   resets = <&cpg 330>;
   #dma-cells = <1>;
   dma-channels = <2>;
  };

  usb_dmac1: dma-controller@e65b0000 {
   compatible = "renesas,r8a7742-usb-dmac",
         "renesas,usb-dmac";
   reg = <0 0xe65b0000 0 0x100>;
   interrupts = <0 110 4>,
         <0 110 4>;
   interrupt-names = "ch0", "ch1";
   clocks = <&cpg 1 331>;
   power-domains = <&sysc 32>;
   resets = <&cpg 331>;
   #dma-cells = <1>;
   dma-channels = <2>;
  };

  dmac0: dma-controller@e6700000 {
   compatible = "renesas,dmac-r8a7742",
         "renesas,rcar-dmac";
   reg = <0 0xe6700000 0 0x20000>;
   interrupts = <0 197 4>,
         <0 200 4>,
         <0 201 4>,
         <0 202 4>,
         <0 203 4>,
         <0 204 4>,
         <0 205 4>,
         <0 206 4>,
         <0 207 4>,
         <0 208 4>,
         <0 209 4>,
         <0 210 4>,
         <0 211 4>,
         <0 212 4>,
         <0 213 4>,
         <0 214 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7",
       "ch8", "ch9", "ch10", "ch11",
       "ch12", "ch13", "ch14";
   clocks = <&cpg 1 219>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 219>;
   #dma-cells = <1>;
   dma-channels = <15>;
  };

  dmac1: dma-controller@e6720000 {
   compatible = "renesas,dmac-r8a7742",
         "renesas,rcar-dmac";
   reg = <0 0xe6720000 0 0x20000>;
   interrupts = <0 220 4>,
         <0 216 4>,
         <0 217 4>,
         <0 218 4>,
         <0 219 4>,
         <0 308 4>,
         <0 309 4>,
         <0 310 4>,
         <0 311 4>,
         <0 312 4>,
         <0 313 4>,
         <0 314 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7",
       "ch8", "ch9", "ch10", "ch11",
       "ch12", "ch13", "ch14";
   clocks = <&cpg 1 218>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 218>;
   #dma-cells = <1>;
   dma-channels = <15>;
  };

  avb: ethernet@e6800000 {
   compatible = "renesas,etheravb-r8a7742",
         "renesas,etheravb-rcar-gen2";
   reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>;
   interrupts = <0 163 4>;
   clocks = <&cpg 1 812>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 812>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  qspi: spi@e6b10000 {
   compatible = "renesas,qspi-r8a7742", "renesas,qspi";
   reg = <0 0xe6b10000 0 0x2c>;
   interrupts = <0 184 4>;
   clocks = <&cpg 1 917>;
   dmas = <&dmac0 0x17>, <&dmac0 0x18>,
          <&dmac1 0x17>, <&dmac1 0x18>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 917>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  scifa0: serial@e6c40000 {
   compatible = "renesas,scifa-r8a7742",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c40000 0 0x40>;
   interrupts = <0 144 4>;
   clocks = <&cpg 1 204>;
   clock-names = "fck";
   dmas = <&dmac0 0x21>, <&dmac0 0x22>,
          <&dmac1 0x21>, <&dmac1 0x22>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 204>;
   status = "disabled";
  };

  scifa1: serial@e6c50000 {
   compatible = "renesas,scifa-r8a7742",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c50000 0 0x40>;
   interrupts = <0 145 4>;
   clocks = <&cpg 1 203>;
   clock-names = "fck";
   dmas = <&dmac0 0x25>, <&dmac0 0x26>,
          <&dmac1 0x25>, <&dmac1 0x26>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 203>;
   status = "disabled";
  };

  scifa2: serial@e6c60000 {
   compatible = "renesas,scifa-r8a7742",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c60000 0 0x40>;
   interrupts = <0 151 4>;
   clocks = <&cpg 1 202>;
   clock-names = "fck";
   dmas = <&dmac0 0x27>, <&dmac0 0x28>,
          <&dmac1 0x27>, <&dmac1 0x28>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 202>;
   status = "disabled";
  };

  scifb0: serial@e6c20000 {
   compatible = "renesas,scifb-r8a7742",
         "renesas,rcar-gen2-scifb", "renesas,scifb";
   reg = <0 0xe6c20000 0 0x100>;
   interrupts = <0 148 4>;
   clocks = <&cpg 1 206>;
   clock-names = "fck";
   dmas = <&dmac0 0x3d>, <&dmac0 0x3e>,
          <&dmac1 0x3d>, <&dmac1 0x3e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 206>;
   status = "disabled";
  };

  scifb1: serial@e6c30000 {
   compatible = "renesas,scifb-r8a7742",
         "renesas,rcar-gen2-scifb", "renesas,scifb";
   reg = <0 0xe6c30000 0 0x100>;
   interrupts = <0 149 4>;
   clocks = <&cpg 1 207>;
   clock-names = "fck";
   dmas = <&dmac0 0x19>, <&dmac0 0x1a>,
          <&dmac1 0x19>, <&dmac1 0x1a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 207>;
   status = "disabled";
  };

  scifb2: serial@e6ce0000 {
   compatible = "renesas,scifb-r8a7742",
         "renesas,rcar-gen2-scifb", "renesas,scifb";
   reg = <0 0xe6ce0000 0 0x100>;
   interrupts = <0 150 4>;
   clocks = <&cpg 1 216>;
   clock-names = "fck";
   dmas = <&dmac0 0x1d>, <&dmac0 0x1e>,
          <&dmac1 0x1d>, <&dmac1 0x1e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 216>;
   status = "disabled";
  };

  scif0: serial@e6e60000 {
   compatible = "renesas,scif-r8a7742",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e60000 0 0x40>;
   interrupts = <0 152 4>;
   clocks = <&cpg 1 721>,
     <&cpg 0 7>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x29>, <&dmac0 0x2a>,
          <&dmac1 0x29>, <&dmac1 0x2a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 721>;
   status = "disabled";
  };

  scif1: serial@e6e68000 {
   compatible = "renesas,scif-r8a7742",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e68000 0 0x40>;
   interrupts = <0 153 4>;
   clocks = <&cpg 1 720>,
     <&cpg 0 7>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x2d>, <&dmac0 0x2e>,
          <&dmac1 0x2d>, <&dmac1 0x2e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 720>;
   status = "disabled";
  };

  scif2: serial@e6e56000 {
   compatible = "renesas,scif-r8a7742",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e56000 0 0x40>;
   interrupts = <0 164 4>;
   clocks = <&cpg 1 310>,
     <&cpg 0 7>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x2b>, <&dmac0 0x2c>,
          <&dmac1 0x2b>, <&dmac1 0x2c>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 310>;
   status = "disabled";
  };

  hscif0: serial@e62c0000 {
   compatible = "renesas,hscif-r8a7742",
         "renesas,rcar-gen2-hscif", "renesas,hscif";
   reg = <0 0xe62c0000 0 0x60>;
   interrupts = <0 154 4>;
   clocks = <&cpg 1 717>,
     <&cpg 0 7>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x39>, <&dmac0 0x3a>,
          <&dmac1 0x39>, <&dmac1 0x3a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 717>;
   status = "disabled";
  };

  hscif1: serial@e62c8000 {
   compatible = "renesas,hscif-r8a7742",
         "renesas,rcar-gen2-hscif", "renesas,hscif";
   reg = <0 0xe62c8000 0 0x60>;
   interrupts = <0 155 4>;
   clocks = <&cpg 1 716>,
     <&cpg 0 7>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x4d>, <&dmac0 0x4e>,
          <&dmac1 0x4d>, <&dmac1 0x4e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 716>;
   status = "disabled";
  };

  msiof0: spi@e6e20000 {
   compatible = "renesas,msiof-r8a7742",
         "renesas,rcar-gen2-msiof";
   reg = <0 0xe6e20000 0 0x0064>;
   interrupts = <0 156 4>;
   clocks = <&cpg 1 0>;
   dmas = <&dmac0 0x51>, <&dmac0 0x52>,
          <&dmac1 0x51>, <&dmac1 0x52>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 0>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof1: spi@e6e10000 {
   compatible = "renesas,msiof-r8a7742",
         "renesas,rcar-gen2-msiof";
   reg = <0 0xe6e10000 0 0x0064>;
   interrupts = <0 157 4>;
   clocks = <&cpg 1 208>;
   dmas = <&dmac0 0x55>, <&dmac0 0x56>,
          <&dmac1 0x55>, <&dmac1 0x56>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 208>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof2: spi@e6e00000 {
   compatible = "renesas,msiof-r8a7742",
         "renesas,rcar-gen2-msiof";
   reg = <0 0xe6e00000 0 0x0064>;
   interrupts = <0 158 4>;
   clocks = <&cpg 1 205>;
   dmas = <&dmac0 0x41>, <&dmac0 0x42>,
          <&dmac1 0x41>, <&dmac1 0x42>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 205>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof3: spi@e6c90000 {
   compatible = "renesas,msiof-r8a7742",
         "renesas,rcar-gen2-msiof";
   reg = <0 0xe6c90000 0 0x0064>;
   interrupts = <0 159 4>;
   clocks = <&cpg 1 215>;
   dmas = <&dmac0 0x45>, <&dmac0 0x46>,
          <&dmac1 0x45>, <&dmac1 0x46>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 215>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  can0: can@e6e80000 {
   compatible = "renesas,can-r8a7742",
         "renesas,rcar-gen2-can";
   reg = <0 0xe6e80000 0 0x1000>;
   interrupts = <0 186 4>;
   clocks = <&cpg 1 916>,
     <&cpg 0 27>, <&can_clk>;
   clock-names = "clkp1", "clkp2", "can_clk";
   power-domains = <&sysc 32>;
   resets = <&cpg 916>;
   status = "disabled";
  };

  can1: can@e6e88000 {
   compatible = "renesas,can-r8a7742",
         "renesas,rcar-gen2-can";
   reg = <0 0xe6e88000 0 0x1000>;
   interrupts = <0 187 4>;
   clocks = <&cpg 1 915>,
     <&cpg 0 27>, <&can_clk>;
   clock-names = "clkp1", "clkp2", "can_clk";
   power-domains = <&sysc 32>;
   resets = <&cpg 915>;
   status = "disabled";
  };

  pwm0: pwm@e6e30000 {
   compatible = "renesas,pwm-r8a7742", "renesas,pwm-rcar";
   reg = <0 0xe6e30000 0 0x8>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm1: pwm@e6e31000 {
   compatible = "renesas,pwm-r8a7742", "renesas,pwm-rcar";
   reg = <0 0xe6e31000 0 0x8>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm2: pwm@e6e32000 {
   compatible = "renesas,pwm-r8a7742", "renesas,pwm-rcar";
   reg = <0 0xe6e32000 0 0x8>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm3: pwm@e6e33000 {
   compatible = "renesas,pwm-r8a7742", "renesas,pwm-rcar";
   reg = <0 0xe6e33000 0 0x8>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm4: pwm@e6e34000 {
   compatible = "renesas,pwm-r8a7742", "renesas,pwm-rcar";
   reg = <0 0xe6e34000 0 0x8>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm5: pwm@e6e35000 {
   compatible = "renesas,pwm-r8a7742", "renesas,pwm-rcar";
   reg = <0 0xe6e35000 0 0x8>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm6: pwm@e6e36000 {
   compatible = "renesas,pwm-r8a7742", "renesas,pwm-rcar";
   reg = <0 0xe6e36000 0 0x8>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  vin0: video@e6ef0000 {
   compatible = "renesas,vin-r8a7742",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef0000 0 0x1000>;
   interrupts = <0 188 4>;
   clocks = <&cpg 1 811>;
   power-domains = <&sysc 32>;
   resets = <&cpg 811>;
   status = "disabled";
  };

  vin1: video@e6ef1000 {
   compatible = "renesas,vin-r8a7742",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef1000 0 0x1000>;
   interrupts = <0 189 4>;
   clocks = <&cpg 1 810>;
   power-domains = <&sysc 32>;
   resets = <&cpg 810>;
   status = "disabled";
  };

  vin2: video@e6ef2000 {
   compatible = "renesas,vin-r8a7742",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef2000 0 0x1000>;
   interrupts = <0 190 4>;
   clocks = <&cpg 1 809>;
   power-domains = <&sysc 32>;
   resets = <&cpg 809>;
   status = "disabled";
  };

  vin3: video@e6ef3000 {
   compatible = "renesas,vin-r8a7742",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef3000 0 0x1000>;
   interrupts = <0 191 4>;
   clocks = <&cpg 1 808>;
   power-domains = <&sysc 32>;
   resets = <&cpg 808>;
   status = "disabled";
  };

  rcar_sound: sound@ec500000 {






   compatible = "renesas,rcar_sound-r8a7742",
         "renesas,rcar_sound-gen2";
   reg = <0 0xec500000 0 0x1000>,
         <0 0xec5a0000 0 0x100>,
         <0 0xec540000 0 0x1000>,
         <0 0xec541000 0 0x280>,
         <0 0xec740000 0 0x200>;
   reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";

   clocks = <&cpg 1 1005>,
     <&cpg 1 1006>, <&cpg 1 1007>,
     <&cpg 1 1008>, <&cpg 1 1009>,
     <&cpg 1 1010>, <&cpg 1 1011>,
     <&cpg 1 1012>, <&cpg 1 1013>,
     <&cpg 1 1014>, <&cpg 1 1015>,
     <&cpg 1 1022>, <&cpg 1 1023>,
     <&cpg 1 1024>, <&cpg 1 1025>,
     <&cpg 1 1026>, <&cpg 1 1027>,
     <&cpg 1 1028>, <&cpg 1 1029>,
     <&cpg 1 1030>, <&cpg 1 1031>,
     <&cpg 1 1021>, <&cpg 1 1020>,
     <&cpg 1 1021>, <&cpg 1 1020>,
     <&cpg 1 1019>, <&cpg 1 1018>,
     <&audio_clk_a>, <&audio_clk_b>, <&audio_clk_c>,
     <&cpg 0 13>;
   clock-names = "ssi-all",
          "ssi.9", "ssi.8", "ssi.7", "ssi.6",
          "ssi.5", "ssi.4", "ssi.3", "ssi.2",
          "ssi.1", "ssi.0",
          "src.9", "src.8", "src.7", "src.6",
          "src.5", "src.4", "src.3", "src.2",
          "src.1", "src.0",
          "ctu.0", "ctu.1",
          "mix.0", "mix.1",
          "dvc.0", "dvc.1",
          "clk_a", "clk_b", "clk_c", "clk_i";
   power-domains = <&sysc 32>;
   resets = <&cpg 1005>,
     <&cpg 1006>, <&cpg 1007>,
     <&cpg 1008>, <&cpg 1009>,
     <&cpg 1010>, <&cpg 1011>,
     <&cpg 1012>, <&cpg 1013>,
     <&cpg 1014>, <&cpg 1015>;
   reset-names = "ssi-all",
          "ssi.9", "ssi.8", "ssi.7", "ssi.6",
          "ssi.5", "ssi.4", "ssi.3", "ssi.2",
          "ssi.1", "ssi.0";

   status = "disabled";

   rcar_sound,dvc {
    dvc0: dvc-0 {
     dmas = <&audma1 0xbc>;
     dma-names = "tx";
    };
    dvc1: dvc-1 {
     dmas = <&audma1 0xbe>;
     dma-names = "tx";
    };
   };

   rcar_sound,mix {
    mix0: mix-0 { };
    mix1: mix-1 { };
   };

   rcar_sound,ctu {
    ctu00: ctu-0 { };
    ctu01: ctu-1 { };
    ctu02: ctu-2 { };
    ctu03: ctu-3 { };
    ctu10: ctu-4 { };
    ctu11: ctu-5 { };
    ctu12: ctu-6 { };
    ctu13: ctu-7 { };
   };

   rcar_sound,src {
    src0: src-0 {
     interrupts = <0 352 4>;
     dmas = <&audma0 0x85>, <&audma1 0x9a>;
     dma-names = "rx", "tx";
    };
    src1: src-1 {
     interrupts = <0 353 4>;
     dmas = <&audma0 0x87>, <&audma1 0x9c>;
     dma-names = "rx", "tx";
    };
    src2: src-2 {
     interrupts = <0 354 4>;
     dmas = <&audma0 0x89>, <&audma1 0x9e>;
     dma-names = "rx", "tx";
    };
    src3: src-3 {
     interrupts = <0 355 4>;
     dmas = <&audma0 0x8b>, <&audma1 0xa0>;
     dma-names = "rx", "tx";
    };
    src4: src-4 {
     interrupts = <0 356 4>;
     dmas = <&audma0 0x8d>, <&audma1 0xb0>;
     dma-names = "rx", "tx";
    };
    src5: src-5 {
     interrupts = <0 357 4>;
     dmas = <&audma0 0x8f>, <&audma1 0xb2>;
     dma-names = "rx", "tx";
    };
    src6: src-6 {
     interrupts = <0 358 4>;
     dmas = <&audma0 0x91>, <&audma1 0xb4>;
     dma-names = "rx", "tx";
    };
    src7: src-7 {
     interrupts = <0 359 4>;
     dmas = <&audma0 0x93>, <&audma1 0xb6>;
     dma-names = "rx", "tx";
    };
    src8: src-8 {
     interrupts = <0 360 4>;
     dmas = <&audma0 0x95>, <&audma1 0xb8>;
     dma-names = "rx", "tx";
    };
    src9: src-9 {
     interrupts = <0 361 4>;
     dmas = <&audma0 0x97>, <&audma1 0xba>;
     dma-names = "rx", "tx";
    };
   };

   rcar_sound,ssi {
    ssi0: ssi-0 {
     interrupts = <0 370 4>;
     dmas = <&audma0 0x01>, <&audma1 0x02>,
            <&audma0 0x15>, <&audma1 0x16>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi1: ssi-1 {
      interrupts = <0 371 4>;
     dmas = <&audma0 0x03>, <&audma1 0x04>,
            <&audma0 0x49>, <&audma1 0x4a>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi2: ssi-2 {
     interrupts = <0 372 4>;
     dmas = <&audma0 0x05>, <&audma1 0x06>,
            <&audma0 0x63>, <&audma1 0x64>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi3: ssi-3 {
     interrupts = <0 373 4>;
     dmas = <&audma0 0x07>, <&audma1 0x08>,
            <&audma0 0x6f>, <&audma1 0x70>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi4: ssi-4 {
     interrupts = <0 374 4>;
     dmas = <&audma0 0x09>, <&audma1 0x0a>,
            <&audma0 0x71>, <&audma1 0x72>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi5: ssi-5 {
     interrupts = <0 375 4>;
     dmas = <&audma0 0x0b>, <&audma1 0x0c>,
            <&audma0 0x73>, <&audma1 0x74>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi6: ssi-6 {
     interrupts = <0 376 4>;
     dmas = <&audma0 0x0d>, <&audma1 0x0e>,
            <&audma0 0x75>, <&audma1 0x76>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi7: ssi-7 {
     interrupts = <0 377 4>;
     dmas = <&audma0 0x0f>, <&audma1 0x10>,
            <&audma0 0x79>, <&audma1 0x7a>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi8: ssi-8 {
     interrupts = <0 378 4>;
     dmas = <&audma0 0x11>, <&audma1 0x12>,
            <&audma0 0x7b>, <&audma1 0x7c>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
    ssi9: ssi-9 {
     interrupts = <0 379 4>;
     dmas = <&audma0 0x13>, <&audma1 0x14>,
            <&audma0 0x7d>, <&audma1 0x7e>;
     dma-names = "rx", "tx", "rxu", "txu";
    };
   };
  };

  audma0: dma-controller@ec700000 {
   compatible = "renesas,dmac-r8a7742",
         "renesas,rcar-dmac";
   reg = <0 0xec700000 0 0x10000>;
   interrupts = <0 346 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7",
       "ch8", "ch9", "ch10", "ch11",
       "ch12";
   clocks = <&cpg 1 502>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 502>;
   #dma-cells = <1>;
   dma-channels = <13>;
  };

  audma1: dma-controller@ec720000 {
   compatible = "renesas,dmac-r8a7742",
         "renesas,rcar-dmac";
   reg = <0 0xec720000 0 0x10000>;
   interrupts = <0 347 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7",
       "ch8", "ch9", "ch10", "ch11",
       "ch12";
   clocks = <&cpg 1 501>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 501>;
   #dma-cells = <1>;
   dma-channels = <13>;
  };

  xhci: usb@ee000000 {
   compatible = "renesas,xhci-r8a7742",
         "renesas,rcar-gen2-xhci";
   reg = <0 0xee000000 0 0xc00>;
   interrupts = <0 101 4>;
   clocks = <&cpg 1 328>;
   power-domains = <&sysc 32>;
   resets = <&cpg 328>;
   phys = <&usb2 1>;
   phy-names = "usb";
   status = "disabled";
  };

  pci0: pci@ee090000 {
   compatible = "renesas,pci-r8a7742",
         "renesas,pci-rcar-gen2";
   device_type = "pci";
   reg = <0 0xee090000 0 0xc00>,
         <0 0xee080000 0 0x1100>;
   interrupts = <0 108 4>;
   clocks = <&cpg 1 703>;
   power-domains = <&sysc 32>;
   resets = <&cpg 703>;
   status = "disabled";

   bus-range = <0 0>;
   #address-cells = <3>;
   #size-cells = <2>;
   #interrupt-cells = <1>;
   ranges = <0x02000000 0 0xee080000 0 0xee080000 0 0x00010000>;
   interrupt-map-mask = <0xf800 0 0 0x7>;
   interrupt-map = <0x0000 0 0 1 &gic 0 108 4>,
     <0x0800 0 0 1 &gic 0 108 4>,
     <0x1000 0 0 2 &gic 0 108 4>;

   usb@1,0 {
    reg = <0x800 0 0 0 0>;
    phys = <&usb0 0>;
    phy-names = "usb";
   };

   usb@2,0 {
    reg = <0x1000 0 0 0 0>;
    phys = <&usb0 0>;
    phy-names = "usb";
   };
  };

  pci1: pci@ee0b0000 {
   compatible = "renesas,pci-r8a7742",
         "renesas,pci-rcar-gen2";
   device_type = "pci";
   reg = <0 0xee0b0000 0 0xc00>,
         <0 0xee0a0000 0 0x1100>;
   interrupts = <0 112 4>;
   clocks = <&cpg 1 703>;
   power-domains = <&sysc 32>;
   resets = <&cpg 703>;
   status = "disabled";

   bus-range = <1 1>;
   #address-cells = <3>;
   #size-cells = <2>;
   #interrupt-cells = <1>;
   ranges = <0x02000000 0 0xee0a0000 0 0xee0a0000 0 0x00010000>;
   interrupt-map-mask = <0xf800 0 0 0x7>;
   interrupt-map = <0x0000 0 0 1 &gic 0 112 4>,
     <0x0800 0 0 1 &gic 0 112 4>,
     <0x1000 0 0 2 &gic 0 112 4>;
  };

  pci2: pci@ee0d0000 {
   compatible = "renesas,pci-r8a7742",
         "renesas,pci-rcar-gen2";
   device_type = "pci";
   clocks = <&cpg 1 703>;
   power-domains = <&sysc 32>;
   resets = <&cpg 703>;
   reg = <0 0xee0d0000 0 0xc00>,
         <0 0xee0c0000 0 0x1100>;
   interrupts = <0 113 4>;
   status = "disabled";

   bus-range = <2 2>;
   #address-cells = <3>;
   #size-cells = <2>;
   #interrupt-cells = <1>;
   ranges = <0x02000000 0 0xee0c0000 0 0xee0c0000 0 0x00010000>;
   interrupt-map-mask = <0xf800 0 0 0x7>;
   interrupt-map = <0x0000 0 0 1 &gic 0 113 4>,
     <0x0800 0 0 1 &gic 0 113 4>,
     <0x1000 0 0 2 &gic 0 113 4>;

   usb@1,0 {
    reg = <0x20800 0 0 0 0>;
    phys = <&usb2 0>;
    phy-names = "usb";
   };

   usb@2,0 {
    reg = <0x21000 0 0 0 0>;
    phys = <&usb2 0>;
    phy-names = "usb";
   };
  };

  sdhi0: mmc@ee100000 {
   compatible = "renesas,sdhi-r8a7742",
         "renesas,rcar-gen2-sdhi";
   reg = <0 0xee100000 0 0x328>;
   interrupts = <0 165 4>;
   clocks = <&cpg 1 314>;
   dmas = <&dmac0 0xcd>, <&dmac0 0xce>,
          <&dmac1 0xcd>, <&dmac1 0xce>;
   dma-names = "tx", "rx", "tx", "rx";
   max-frequency = <195000000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 314>;
   status = "disabled";
  };

  sdhi1: mmc@ee120000 {
   compatible = "renesas,sdhi-r8a7742",
         "renesas,rcar-gen2-sdhi";
   reg = <0 0xee120000 0 0x328>;
   interrupts = <0 166 4>;
   clocks = <&cpg 1 313>;
   dmas = <&dmac0 0xc9>, <&dmac0 0xca>,
          <&dmac1 0xc9>, <&dmac1 0xca>;
   dma-names = "tx", "rx", "tx", "rx";
   max-frequency = <195000000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 313>;
   status = "disabled";
  };

  sdhi2: mmc@ee140000 {
   compatible = "renesas,sdhi-r8a7742",
         "renesas,rcar-gen2-sdhi";
   reg = <0 0xee140000 0 0x100>;
   interrupts = <0 167 4>;
   clocks = <&cpg 1 312>;
   dmas = <&dmac0 0xc1>, <&dmac0 0xc2>,
          <&dmac1 0xc1>, <&dmac1 0xc2>;
   dma-names = "tx", "rx", "tx", "rx";
   max-frequency = <97500000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 312>;
   status = "disabled";
  };

  sdhi3: mmc@ee160000 {
   compatible = "renesas,sdhi-r8a7742",
         "renesas,rcar-gen2-sdhi";
   reg = <0 0xee160000 0 0x100>;
   interrupts = <0 168 4>;
   clocks = <&cpg 1 311>;
   dmas = <&dmac0 0xd3>, <&dmac0 0xd4>,
          <&dmac1 0xd3>, <&dmac1 0xd4>;
   dma-names = "tx", "rx", "tx", "rx";
   max-frequency = <97500000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 311>;
   status = "disabled";
  };

  mmcif0: mmc@ee200000 {
   compatible = "renesas,mmcif-r8a7742",
         "renesas,sh-mmcif";
   reg = <0 0xee200000 0 0x80>;
   interrupts = <0 169 4>;
   clocks = <&cpg 1 315>;
   dmas = <&dmac0 0xd1>, <&dmac0 0xd2>,
          <&dmac1 0xd1>, <&dmac1 0xd2>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 315>;
   reg-io-width = <4>;
   status = "disabled";
   max-frequency = <97500000>;
  };

  mmcif1: mmc@ee220000 {
   compatible = "renesas,mmcif-r8a7742",
         "renesas,sh-mmcif";
   reg = <0 0xee220000 0 0x80>;
   interrupts = <0 170 4>;
   clocks = <&cpg 1 305>;
   dmas = <&dmac0 0xe1>, <&dmac0 0xe2>,
          <&dmac1 0xe1>, <&dmac1 0xe2>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 305>;
   reg-io-width = <4>;
   status = "disabled";
   max-frequency = <97500000>;
  };

  sata0: sata@ee300000 {
   compatible = "renesas,sata-r8a7742",
         "renesas,rcar-gen2-sata";
   reg = <0 0xee300000 0 0x200000>;
   interrupts = <0 105 4>;
   clocks = <&cpg 1 815>;
   power-domains = <&sysc 32>;
   resets = <&cpg 815>;
   status = "disabled";
  };

  sata1: sata@ee500000 {
   compatible = "renesas,sata-r8a7742",
         "renesas,rcar-gen2-sata";
   reg = <0 0xee500000 0 0x200000>;
   interrupts = <0 106 4>;
   clocks = <&cpg 1 814>;
   power-domains = <&sysc 32>;
   resets = <&cpg 814>;
   status = "disabled";
  };

  ether: ethernet@ee700000 {
   compatible = "renesas,ether-r8a7742",
         "renesas,rcar-gen2-ether";
   reg = <0 0xee700000 0 0x400>;
   interrupts = <0 162 4>;
   clocks = <&cpg 1 813>;
   power-domains = <&sysc 32>;
   resets = <&cpg 813>;
   phy-mode = "rmii";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  gic: interrupt-controller@f1001000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0 0xf1001000 0 0x1000>, <0 0xf1002000 0 0x2000>,
         <0 0xf1004000 0 0x2000>, <0 0xf1006000 0 0x2000>;
   interrupts = <1 9 ((((1 << (8)) - 1) << 8) | 4)>;
   clocks = <&cpg 1 408>;
   clock-names = "clk";
   power-domains = <&sysc 32>;
   resets = <&cpg 408>;
  };

  pciec: pcie@fe000000 {
   compatible = "renesas,pcie-r8a7742",
         "renesas,pcie-rcar-gen2";
   reg = <0 0xfe000000 0 0x80000>;
   #address-cells = <3>;
   #size-cells = <2>;
   bus-range = <0x00 0xff>;
   device_type = "pci";
   ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000>,
     <0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000>,
     <0x02000000 0 0x30000000 0 0x30000000 0 0x08000000>,
     <0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;

   dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>,
         <0x43000000 1 0x80000000 1 0x80000000 0 0x80000000>;
   interrupts = <0 116 4>,
         <0 117 4>,
         <0 118 4>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0>;
   interrupt-map = <0 0 0 0 &gic 0 116 4>;
   clocks = <&cpg 1 319>, <&pcie_bus_clk>;
   clock-names = "pcie", "pcie_bus";
   power-domains = <&sysc 32>;
   resets = <&cpg 319>;
   status = "disabled";
  };

  vsp@fe920000 {
   compatible = "renesas,vsp1";
   reg = <0 0xfe920000 0 0x8000>;
   interrupts = <0 266 4>;
   clocks = <&cpg 1 130>;
   power-domains = <&sysc 32>;
   resets = <&cpg 130>;
  };

  vsp@fe928000 {
   compatible = "renesas,vsp1";
   reg = <0 0xfe928000 0 0x8000>;
   interrupts = <0 267 4>;
   clocks = <&cpg 1 131>;
   power-domains = <&sysc 32>;
   resets = <&cpg 131>;
  };

  vsp@fe930000 {
   compatible = "renesas,vsp1";
   reg = <0 0xfe930000 0 0x8000>;
   interrupts = <0 246 4>;
   clocks = <&cpg 1 128>;
   power-domains = <&sysc 32>;
   resets = <&cpg 128>;
  };

  vsp@fe938000 {
   compatible = "renesas,vsp1";
   reg = <0 0xfe938000 0 0x8000>;
   interrupts = <0 247 4>;
   clocks = <&cpg 1 127>;
   power-domains = <&sysc 32>;
   resets = <&cpg 127>;
  };

  du: display@feb00000 {
   compatible = "renesas,du-r8a7742";
   reg = <0 0xfeb00000 0 0x70000>;
   interrupts = <0 256 4>,
         <0 268 4>,
         <0 269 4>;
   clocks = <&cpg 1 724>, <&cpg 1 723>,
     <&cpg 1 722>;
   clock-names = "du.0", "du.1", "du.2";
   resets = <&cpg 724>;
   reset-names = "du.0";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     du_out_rgb: endpoint {
     };
    };
    port@1 {
     reg = <1>;
     du_out_lvds0: endpoint {
      remote-endpoint = <&lvds0_in>;
     };
    };
    port@2 {
     reg = <2>;
     du_out_lvds1: endpoint {
      remote-endpoint = <&lvds1_in>;
     };
    };
   };
  };

  lvds0: lvds@feb90000 {
   compatible = "renesas,r8a7742-lvds";
   reg = <0 0xfeb90000 0 0x14>;
   clocks = <&cpg 1 726>;
   power-domains = <&sysc 32>;
   resets = <&cpg 726>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     lvds0_in: endpoint {
      remote-endpoint = <&du_out_lvds0>;
     };
    };
    port@1 {
     reg = <1>;
     lvds0_out: endpoint {
     };
    };
   };
  };

  lvds1: lvds@feb94000 {
   compatible = "renesas,r8a7742-lvds";
   reg = <0 0xfeb94000 0 0x14>;
   clocks = <&cpg 1 725>;
   power-domains = <&sysc 32>;
   resets = <&cpg 725>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     lvds1_in: endpoint {
      remote-endpoint = <&du_out_lvds1>;
     };
    };
    port@1 {
     reg = <1>;
     lvds1_out: endpoint {
     };
    };
   };
  };

  prr: chipid@ff000044 {
   compatible = "renesas,prr";
   reg = <0 0xff000044 0 4>;
  };

  cmt0: timer@ffca0000 {
   compatible = "renesas,r8a7742-cmt0",
         "renesas,rcar-gen2-cmt0";
   reg = <0 0xffca0000 0 0x1004>;
   interrupts = <0 142 4>,
         <0 143 4>;
   clocks = <&cpg 1 124>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 124>;
   status = "disabled";
  };

  cmt1: timer@e6130000 {
   compatible = "renesas,r8a7742-cmt1",
         "renesas,rcar-gen2-cmt1";
   reg = <0 0xe6130000 0 0x1004>;
   interrupts = <0 120 4>,
         <0 121 4>,
         <0 122 4>,
         <0 123 4>,
         <0 124 4>,
         <0 125 4>,
         <0 126 4>,
         <0 127 4>;
   clocks = <&cpg 1 329>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 329>;
   status = "disabled";
  };
 };

 thermal-zones {
  cpu_thermal: cpu-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&thermal>;

   trips {
    cpu-crit {
     temperature = <95000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
   cooling-maps {
   };
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts-extended = <&gic 1 13 ((((1 << (8)) - 1) << 8) | 8)>,
          <&gic 1 14 ((((1 << (8)) - 1) << 8) | 8)>,
          <&gic 1 11 ((((1 << (8)) - 1) << 8) | 8)>,
          <&gic 1 10 ((((1 << (8)) - 1) << 8) | 8)>;
 };


 usb_extal_clk: usb_extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <48000000>;
 };
};
# 9 "arch/arm/boot/dts/r8a7742-iwg21m.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm/boot/dts/r8a7742-iwg21m.dtsi" 2

/ {
 compatible = "iwave,g21m", "renesas,r8a7742";

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x40000000>;
 };

 memory@200000000 {
  device_type = "memory";
  reg = <2 0x00000000 0 0x40000000>;
 };

 reg_3p3v: 3p3v {
  compatible = "regulator-fixed";
  regulator-name = "3P3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
 };
};

&extal_clk {
 clock-frequency = <20000000>;
};

&gpio0 {

 qspi-en-hog {
  gpio-hog;
  gpios = <18 0>;
  output-low;
  line-name = "QSPI_EN";
 };
};

&i2c0 {
 pinctrl-0 = <&i2c0_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 rtc@68 {
  compatible = "ti,bq32000";
  reg = <0x68>;
  interrupt-parent = <&gpio1>;
  interrupts = <1 2>;
 };
};

&mmcif1 {
 pinctrl-0 = <&mmc1_pins>;
 pinctrl-names = "default";

 vmmc-supply = <&reg_3p3v>;
 bus-width = <4>;
 non-removable;
 status = "okay";
};

&pfc {
 i2c0_pins: i2c0 {
  groups = "i2c0";
  function = "i2c0";
 };

 mmc1_pins: mmc1 {
  groups = "mmc1_data4", "mmc1_ctrl";
  function = "mmc1";
 };

 qspi_pins: qspi {
  groups = "qspi_ctrl", "qspi_data2";
  function = "qspi";
 };
};

&qspi {
 pinctrl-0 = <&qspi_pins>;
 pinctrl-names = "default";

 status = "okay";

 flash: flash@0 {
  compatible = "sst,sst25vf016b", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <50000000>;
  m25p,fast-read;
  spi-cpol;
  spi-cpha;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "bootloader";
    reg = <0x00000000 0x000c0000>;
    read-only;
   };
   partition@c0000 {
    label = "env";
    reg = <0x000c0000 0x00002000>;
   };
   partition@c2000 {
    label = "user";
    reg = <0x000c2000 0x0013e000>;
   };
  };
 };
};
# 33 "arch/arm/boot/dts/r8a7742-iwg21d-q7.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
# 34 "arch/arm/boot/dts/r8a7742-iwg21d-q7.dts" 2

/ {
 model = "iWave Systems RainboW-G21D-Qseven board based on RZ/G1H";
 compatible = "iwave,g21d", "iwave,g21m", "renesas,r8a7742";

 aliases {
  serial2 = &scifa2;
  serial4 = &scifb2;
  ethernet0 = &avb;
 };

 chosen {
  bootargs = "ignore_loglevel root=/dev/mmcblk0p1 rw rootwait";
  stdout-path = "serial2:115200n8";
 };

 audio_clock: audio_clock {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
 };

 lcd_backlight: backlight {
  compatible = "pwm-backlight";
  pwms = <&tpu 2 5000000 0>;
  brightness-levels = <0 4 8 16 32 64 128 255>;
  pinctrl-0 = <&backlight_pins>;
  pinctrl-names = "default";
  default-brightness-level = <7>;
  enable-gpios = <&gpio3 11 0>;
 };

 leds {
  compatible = "gpio-leds";

  sdhi2_led {
   label = "sdio-led";
   gpios = <&gpio5 22 0>;
   linux,default-trigger = "mmc1";
  };
 };

 lvds-receiver {
  compatible = "ti,ds90cf384a", "lvds-decoder";
  power-supply = <&vcc_3v3_tft1>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    lvds_receiver_in: endpoint {
     remote-endpoint = <&lvds0_out>;
    };
   };
   port@1 {
    reg = <1>;
    lvds_receiver_out: endpoint {
     remote-endpoint = <&panel_in>;
    };
   };
  };
 };

 panel {
  compatible = "edt,etm0700g0dh6";
  backlight = <&lcd_backlight>;
  power-supply = <&vcc_3v3_tft1>;

  port {
   panel_in: endpoint {
    remote-endpoint = <&lvds_receiver_out>;
   };
  };
 };

 reg_1p5v: 1p5v {
  compatible = "regulator-fixed";
  regulator-name = "1P5V";
  regulator-min-microvolt = <1500000>;
  regulator-max-microvolt = <1500000>;
  regulator-always-on;
 };

 rsnd_sgtl5000: sound {
  compatible = "simple-audio-card";
  simple-audio-card,format = "i2s";
  simple-audio-card,bitclock-master = <&sndcodec>;
  simple-audio-card,frame-master = <&sndcodec>;

  sndcpu: simple-audio-card,cpu {
   sound-dai = <&rcar_sound>;
  };

  sndcodec: simple-audio-card,codec {
   sound-dai = <&sgtl5000>;
  };
 };

 vcc_3v3_tft1: regulator-panel {
  compatible = "regulator-fixed";

  regulator-name = "vcc-3v3-tft1";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  enable-active-high;
  startup-delay-us = <500>;
  gpio = <&gpio5 28 0>;
 };

 vcc_sdhi2: regulator-vcc-sdhi2 {
  compatible = "regulator-fixed";

  regulator-name = "SDHI2 Vcc";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&gpio1 27 1>;
 };

 vccq_sdhi2: regulator-vccq-sdhi2 {
  compatible = "regulator-gpio";

  regulator-name = "SDHI2 VccQ";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;

  gpios = <&gpio1 8 0>;
  gpios-states = <1>;
  states = <3300000 1>, <1800000 0>;
 };
};

&avb {
 pinctrl-0 = <&avb_pins>;
 pinctrl-names = "default";

 phy-handle = <&phy3>;
 phy-mode = "gmii";
 renesas,no-ether-link;
 status = "okay";

 phy3: ethernet-phy@3 {
  compatible = "ethernet-phy-id0022.1622",
        "ethernet-phy-ieee802.3-c22";
  reg = <3>;
  micrel,led-mode = <1>;
 };
};

&i2c2 {
 pinctrl-0 = <&i2c2_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 sgtl5000: codec@a {
  compatible = "fsl,sgtl5000";
  #sound-dai-cells = <0>;
  reg = <0x0a>;
  clocks = <&audio_clock>;
  VDDA-supply = <&reg_3p3v>;
  VDDIO-supply = <&reg_3p3v>;
  VDDD-supply = <&reg_1p5v>;
 };

 touch: touchpanel@38 {
  compatible = "edt,edt-ft5406";
  reg = <0x38>;
  interrupt-parent = <&gpio0>;
  interrupts = <24 2>;

  reset-gpios = <&gpio1 29 1>;
  vcc-supply = <&vcc_3v3_tft1>;
 };
};

&can1 {
 pinctrl-0 = <&can1_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&cmt0 {
 status = "okay";
};

&du {
 status = "okay";
};

&gpio0 {
 touch-interrupt-hog {
  gpio-hog;
  gpios = <24 1>;
  input;
 };
};

&gpio1 {
 can-trx-en-hog {
  gpio-hog;
  gpios = <28 0>;
  output-low;
  line-name = "can-trx-en-gpio";
 };
};

&hsusb {
 pinctrl-0 = <&usb0_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&lvds0 {
 status = "okay";
 ports {
  port@1 {
   lvds0_out: endpoint {
    remote-endpoint = <&lvds_receiver_in>;
   };
  };
 };
};

&msiof0 {
 pinctrl-0 = <&msiof0_pins>;
 pinctrl-names = "default";
 cs-gpios = <&gpio5 13 1>;

 status = "okay";

 flash1: flash@0 {
  compatible = "sst,sst25vf016b", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <50000000>;
  m25p,fast-read;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "user";
    reg = <0x00000000 0x00200000>;
   };
  };
 };
};

&pci0 {
 pinctrl-0 = <&usb0_pins>;
 pinctrl-names = "default";


};

&pci1 {
 pinctrl-0 = <&usb1_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&pci2 {


};

&pcie_bus_clk {
 clock-frequency = <100000000>;
};

&pciec {




 status = "okay";
};

&pfc {
 avb_pins: avb {
  groups = "avb_mdio", "avb_gmii";
  function = "avb";
 };

 backlight_pins: backlight {
  groups = "tpu0_to2";
  function = "tpu0";
 };

 can1_pins: can1 {
  groups = "can1_data_b";
  function = "can1";
 };

 i2c2_pins: i2c2 {
  groups = "i2c2_b";
  function = "i2c2";
 };

 msiof0_pins: msiof0 {
  groups = "msiof0_clk", "msiof0_sync", "msiof0_tx", "msiof0_rx";
  function = "msiof0";
 };

 scifa2_pins: scifa2 {
  groups = "scifa2_data_c";
  function = "scifa2";
 };

 scifb2_pins: scifb2 {
  groups = "scifb2_data", "scifb2_ctrl";
  function = "scifb2";
 };

 sdhi2_pins: sd2 {
  groups = "sdhi2_data4", "sdhi2_ctrl";
  function = "sdhi2";
  power-source = <3300>;
 };

 sdhi2_pins_uhs: sd2_uhs {
  groups = "sdhi2_data4", "sdhi2_ctrl";
  function = "sdhi2";
  power-source = <1800>;
 };

 sound_pins: sound {
  groups = "ssi34_ctrl", "ssi3_data", "ssi4_data";
  function = "ssi";
 };

 usb0_pins: usb0 {
  groups = "usb0";
  function = "usb0";
 };

 usb1_pins: usb1 {
  groups = "usb1_pwen";
  function = "usb1";
 };
};

&rcar_sound {
 pinctrl-0 = <&sound_pins>;
 pinctrl-names = "default";
 status = "okay";


 #sound-dai-cells = <0>;

 rcar_sound,dai {
  dai0 {
   playback = <&ssi4>, <&src4>, <&dvc1>;
   capture = <&ssi3>, <&src3>, <&dvc0>;
  };
 };
};

&rwdt {
 timeout-sec = <60>;
 status = "okay";
};

&scifa2 {
 pinctrl-0 = <&scifa2_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&scifb2 {
 pinctrl-0 = <&scifb2_pins>;
 pinctrl-names = "default";

 uart-has-rtscts;
 status = "okay";
};

&sdhi2 {
 pinctrl-0 = <&sdhi2_pins>;
 pinctrl-1 = <&sdhi2_pins_uhs>;
 pinctrl-names = "default", "state_uhs";

 vmmc-supply = <&vcc_sdhi2>;
 vqmmc-supply = <&vccq_sdhi2>;
 cd-gpios = <&gpio3 22 1>;
 wp-gpios = <&gpio3 23 0>;
 sd-uhs-sdr50;
 status = "okay";
};

&ssi4 {
 shared-pin;
};

&tpu {
 status = "okay";
};

&usbphy {
 status = "okay";
};

&xhci {
 status = "okay";
};
