library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Counter is
	port(clk : in std_logic;
			reset : in std_logic;
			count : out std_logic_vector(3 downto 0)
		);
end Counter;


architecture Behavioral of Counter is
	signal s_count : unsigned(3 downto 0);
begin
	process(clk,reset)
begin
	
	if reset = '1' then
		s_count <= (others => '0');
	elsif rising_edge(clk) then
		if s_count = "1100" then
			s_count <= (others => '0');
		else
			s_count <= s_count + 1;
		end if;
	end if;
	end process;
	
	count <= std_logic_vector(s_count);
end Behavioral;