{"title":"PMOVSX â€” Packed Move with Sign Extend","fields":[{"name":"Instruction Modes","value":"`PMOVSXBW xmm1, xmm2/m64`\n`PMOVSXBD xmm1, xmm2/m32`\n`PMOVSXBQ xmm1, xmm2/m16`\n`PMOVSXWD xmm1, xmm2/m64`\n`PMOVSXWQ xmm1, xmm2/m32`\n`PMOVSXDQ xmm1, xmm2/m64`\n`VPMOVSXBW xmm1, xmm2/m64`\n`VPMOVSXBD xmm1, xmm2/m32`\n`VPMOVSXBQ xmm1, xmm2/m16`\n`VPMOVSXWD xmm1, xmm2/m64`\n`VPMOVSXWQ xmm1, xmm2/m32`\n`VPMOVSXDQ xmm1, xmm2/m64`\n`VPMOVSXBW ymm1, xmm2/m128`\n`VPMOVSXBD ymm1, xmm2/m64`\n`VPMOVSXBQ ymm1, xmm2/m32`\n`VPMOVSXWD ymm1, xmm2/m128`\n`VPMOVSXWQ ymm1, xmm2/m64`\n`VPMOVSXDQ ymm1, xmm2/m128`\n`VPMOVSXBW xmm1 {k1}{z}, xmm2/m64`\n`VPMOVSXBW ymm1 {k1}{z}, xmm2/m128`\n`VPMOVSXBW zmm1 {k1}{z}, ymm2/m256`\n`VPMOVSXBD xmm1 {k1}{z}, xmm2/m32`\n`VPMOVSXBD ymm1 {k1}{z}, xmm2/m64`\n`VPMOVSXBD zmm1 {k1}{z}, xmm2/m128`\n`VPMOVSXBQ xmm1 {k1}{z}, xmm2/m16`\n`VPMOVSXBQ ymm1 {k1}{z}, xmm2/m32`\n`VPMOVSXBQ zmm1 {k1}{z}, xmm2/m64`\n`VPMOVSXWD xmm1 {k1}{z}, xmm2/m64`\n`VPMOVSXWD ymm1 {k1}{z}, xmm2/m128`\n`VPMOVSXWD zmm1 {k1}{z}, ymm2/m256`\n`VPMOVSXWQ xmm1 {k1}{z}, xmm2/m32`\n`VPMOVSXWQ ymm1 {k1}{z}, xmm2/m64`\n`VPMOVSXWQ zmm1 {k1}{z}, xmm2/m128`\n`VPMOVSXDQ xmm1 {k1}{z}, xmm2/m64`\n`VPMOVSXDQ ymm1 {k1}{z}, xmm2/m128`\n`VPMOVSXDQ zmm1 {k1}{z}, ymm2/m256`"},{"name":"Description","value":"Legacy and VEX encoded versions: Packed byte, word, or dword integers in the low bytes of the source operand (second operand) are sign extended to word, dword, or quadword integers and stored in packed signed bytes the destination operand."},{"name":"\u200b","value":"128-bit Legacy SSE version: Bits (MAXVL-1:128) of the corresponding destination register remain unchanged."},{"name":"\u200b","value":"VEX.128 and EVEX.128 encoded versions: Bits (MAXVL-1:128) of the corresponding destination register are zeroed."},{"name":"\u200b","value":"VEX.256 and EVEX.256 encoded versions: Bits (MAXVL-1:256) of the corresponding destination register are zeroed."},{"name":"\u200b","value":"EVEX encoded versions: Packed byte, word or dword integers starting from the low bytes of the source operand (second operand) are sign extended to word, dword or quadword integers and stored to the destination operand under the writemask. The destination register is XMM, YMM or ZMM Register."},{"name":"\u200b","value":"Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD."},{"name":"C/C++ Intrinsics","value":"`VPMOVSXBW __m512i _mm512_cvtepi8_epi16(__m512i a);\n`"},{"name":"\u200b","value":"`VPMOVSXBW __m512i _mm512_mask_cvtepi8_epi16(__m512i a, __mmask32 k, __m512i b);\n`"},{"name":"\u200b","value":"`VPMOVSXBW __m512i _mm512_maskz_cvtepi8_epi16( __mmask32 k, __m512i b);\n`"},{"name":"\u200b","value":"`VPMOVSXBD __m512i _mm512_cvtepi8_epi32(__m512i a);\n`"},{"name":"\u200b","value":"`VPMOVSXBD __m512i _mm512_mask_cvtepi8_epi32(__m512i a, __mmask16 k, __m512i b);\n`"},{"name":"\u200b","value":"`VPMOVSXBD __m512i _mm512_maskz_cvtepi8_epi32( __mmask16 k, __m512i b);\n`"},{"name":"\u200b","value":"`VPMOVSXBQ __m512i _mm512_cvtepi8_epi64(__m512i a);\n`"},{"name":"\u200b","value":"`VPMOVSXBQ __m512i _mm512_mask_cvtepi8_epi64(__m512i a, __mmask8 k, __m512i b);\n`"},{"name":"\u200b","value":"`VPMOVSXBQ __m512i _mm512_maskz_cvtepi8_epi64( __mmask8 k, __m512i a);\n`"},{"name":"\u200b","value":"`VPMOVSXDQ __m512i _mm512_cvtepi32_epi64(__m512i a);\n`"},{"name":"\u200b","value":"`VPMOVSXDQ __m512i _mm512_mask_cvtepi32_epi64(__m512i a, __mmask8 k, __m512i b);\n`"},{"name":"\u200b","value":"`VPMOVSXDQ __m512i _mm512_maskz_cvtepi32_epi64( __mmask8 k, __m512i a);\n`"},{"name":"\u200b","value":"`VPMOVSXWD __m512i _mm512_cvtepi16_epi32(__m512i a);\n`"},{"name":"\u200b","value":"`VPMOVSXWD __m512i _mm512_mask_cvtepi16_epi32(__m512i a, __mmask16 k, __m512i b);\n`"},{"name":"\u200b","value":"`VPMOVSXWD __m512i _mm512_maskz_cvtepi16_epi32(__mmask16 k, __m512i a);\n`"},{"name":"\u200b","value":"`VPMOVSXWQ __m512i _mm512_cvtepi16_epi64(__m512i a);\n`"},{"name":"\u200b","value":"(38 more)"},{"name":"CPUID Flags","value":"SSE4_1"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}