#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Nov 30 21:12:16 2024
# Process ID: 20712
# Current directory: C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.runs/synth_1
# Command line: vivado.exe -log BLACKJACK.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BLACKJACK.tcl
# Log file: C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.runs/synth_1/BLACKJACK.vds
# Journal file: C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.runs/synth_1\vivado.jou
# Running On: DESKTOP-RJ15DL8, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17009 MB
#-----------------------------------------------------------
source BLACKJACK.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.875 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/utils_1/imports/synth_1/BLACKJACK.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/utils_1/imports/synth_1/BLACKJACK.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top BLACKJACK -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21636
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BLACKJACK' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:20]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:49]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:66]
WARNING: [Synth 8-567] referenced signal 'd' should be on the sensitivity list [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'dff' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:66]
WARNING: [Synth 8-567] referenced signal 'Q1' should be on the sensitivity list [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:38]
WARNING: [Synth 8-567] referenced signal 'Q2' should be on the sensitivity list [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:20]
INFO: [Synth 8-6157] synthesizing module 'oneshot' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'oneshot' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/debouncer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/vga_controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/vga_controller.sv:21]
INFO: [Synth 8-6157] synthesizing module 'blackjack_pixl' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:118]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:134]
INFO: [Synth 8-6157] synthesizing module 'BLACKJACK_FSM' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rnGODs' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:2]
	Parameter START_VAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rnGODs' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:2]
WARNING: [Synth 8-689] width (4) of port connection 'rnd' does not match port width (5) of module 'rnGODs' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:27]
INFO: [Synth 8-6157] synthesizing module 'rnGODs__parameterized0' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:2]
	Parameter START_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rnGODs__parameterized0' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:2]
WARNING: [Synth 8-689] width (4) of port connection 'rnd' does not match port width (5) of module 'rnGODs__parameterized0' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:32]
INFO: [Synth 8-6157] synthesizing module 'rnGODs__parameterized1' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:2]
	Parameter START_VAL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rnGODs__parameterized1' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:2]
WARNING: [Synth 8-689] width (4) of port connection 'rnd' does not match port width (5) of module 'rnGODs__parameterized1' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'BLACKJACK_FSM' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:1]
WARNING: [Synth 8-689] width (1) of port connection 'sclk' does not match port width (2) of module 'BLACKJACK_FSM' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:153]
WARNING: [Synth 8-6104] Input port 'refresh_ticks' has an internal driver [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:153]
INFO: [Synth 8-6157] synthesizing module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BOX_handler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ROM_Ace' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:67]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Ace' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ROM_Two' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Two' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:170]
INFO: [Synth 8-6157] synthesizing module 'ROM_Three' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:273]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:280]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Three' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:273]
INFO: [Synth 8-6157] synthesizing module 'ROM_Four' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:376]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:383]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Four' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:376]
INFO: [Synth 8-6157] synthesizing module 'ROM_Five' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:479]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:486]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Five' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:479]
INFO: [Synth 8-6157] synthesizing module 'ROM_Six' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:582]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:589]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Six' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:582]
INFO: [Synth 8-6157] synthesizing module 'ROM_Seven' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:686]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:693]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Seven' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:686]
INFO: [Synth 8-6157] synthesizing module 'ROM_Eight' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:789]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:796]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Eight' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:789]
INFO: [Synth 8-6157] synthesizing module 'ROM_Nine' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:892]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:899]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Nine' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:892]
INFO: [Synth 8-6157] synthesizing module 'ROM_Ten' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:995]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:1003]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Ten' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:995]
INFO: [Synth 8-6155] done synthesizing module 'BOX_handler' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BOX_handler.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'BOX_T' does not match port width (10) of module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:166]
WARNING: [Synth 8-689] width (32) of port connection 'BOX_B' does not match port width (10) of module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:166]
WARNING: [Synth 8-689] width (32) of port connection 'BOX_L' does not match port width (10) of module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:167]
WARNING: [Synth 8-689] width (32) of port connection 'BOX_R' does not match port width (10) of module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:167]
WARNING: [Synth 8-689] width (32) of port connection 'BOX_T' does not match port width (10) of module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:174]
WARNING: [Synth 8-689] width (32) of port connection 'BOX_B' does not match port width (10) of module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:174]
WARNING: [Synth 8-689] width (32) of port connection 'BOX_L' does not match port width (10) of module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:175]
WARNING: [Synth 8-689] width (32) of port connection 'BOX_R' does not match port width (10) of module 'BOX_handler' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'blackjack_pixl' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:23]
WARNING: [Synth 8-7071] port 'refresh_ticks' of module 'blackjack_pixl' is unconnected for instance 'blckjack_pixl' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK.sv:69]
WARNING: [Synth 8-7023] instance 'blckjack_pixl' of module 'blackjack_pixl' has 12 connections declared, but only 11 given [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK.sv:69]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:82]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:275]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:294]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:275]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:373]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:373]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:258]
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:258]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:129]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:145]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:157]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:181]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:193]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:82]
INFO: [Synth 8-6155] done synthesizing module 'BLACKJACK' (0#1) [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK.sv:23]
WARNING: [Synth 8-7137] Register staller_reg in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:78]
WARNING: [Synth 8-7137] Register player_cards_reg[10] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[9] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[8] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[7] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[6] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[5] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[4] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[3] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[2] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[1] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register player_cards_reg[0] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:162]
WARNING: [Synth 8-7137] Register dealer_cards_reg[10] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[9] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[8] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[7] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[6] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[5] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[4] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[3] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[2] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[1] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-7137] Register dealer_cards_reg[0] in module BLACKJACK_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:164]
WARNING: [Synth 8-3848] Net draw_card in module/entity BLACKJACK_FSM does not have driver. [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:6]
WARNING: [Synth 8-3848] Net draw_card2 in module/entity BLACKJACK_FSM does not have driver. [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BLACKJACK_FSM.sv:8]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_new_w_reg' and it is trimmed from '8' to '4' bits. [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/univ_sseg.v:391]
WARNING: [Synth 8-7129] Port BOX_R[9] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[8] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[7] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[6] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[5] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[4] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[3] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[2] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[1] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[0] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[10] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[9] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[8] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[7] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[6] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[5] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[4] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[3] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[2] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[1] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card[0] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[10] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[9] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[8] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[7] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[6] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[5] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[4] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[3] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[2] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[1] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port draw_card2[0] in module BLACKJACK_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module dff is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1285.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1285.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1285.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1285.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BLACKJACK_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BLACKJACK_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1331.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1331.859 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1331.859 ; gain = 45.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1331.859 ; gain = 45.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1331.859 ; gain = 45.984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'BLACKJACK_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    PLAY |                              001 |                              001
                    SHOW |                              010 |                              010
                    USER |                              011 |                              011
                     HIT |                              100 |                              100
                    DEAL |                              101 |                              101
                   STALL |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'BLACKJACK_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:75]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:178]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:281]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:384]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:487]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:590]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:694]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:797]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:900]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/CARD_Handler.sv:1004]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/BOX_handler.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'draw_card2_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:135]
WARNING: [Synth 8-327] inferring latch for variable 'draw_card_reg' [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/blackjack_pixl.sv:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1331.859 ; gain = 45.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 20    
	   3 Input   14 Bit       Adders := 21    
	   3 Input   13 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 20    
	   2 Input   10 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 22    
	   3 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 22    
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 27    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	  92 Input   45 Bit        Muxes := 20    
	   2 Input   32 Bit        Muxes := 2     
	  18 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   7 Input   14 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 221   
	   4 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 5     
	   7 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 7     
	   7 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   7 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
	   7 Input    1 Bit        Muxes := 29    
	  92 Input    1 Bit        Muxes := 20    
	  11 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'rand_user_inc/rnd_reg' and it is trimmed from '5' to '4' bits. [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'rand_user_inc2/rnd_reg' and it is trimmed from '5' to '4' bits. [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'rand_dealer_inc/rnd_reg' and it is trimmed from '5' to '4' bits. [C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.srcs/sources_1/new/rnGODs.sv:25]
WARNING: [Synth 8-7129] Port BOX_R[9] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[8] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[7] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[6] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[5] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[4] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[3] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[2] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[1] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port BOX_R[0] in module BOX_handler is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (ace_rom/rom_data_reg[0]) is unused and will be removed from module BOX_handler.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 1370.184 ; gain = 84.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:35 ; elapsed = 00:02:38 . Memory (MB): peak = 1370.184 ; gain = 84.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:09 . Memory (MB): peak = 1433.078 ; gain = 147.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:09 ; elapsed = 00:03:13 . Memory (MB): peak = 1443.227 ; gain = 157.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 1443.227 ; gain = 157.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 1443.227 ; gain = 157.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:19 ; elapsed = 00:03:22 . Memory (MB): peak = 1443.227 ; gain = 157.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:19 ; elapsed = 00:03:22 . Memory (MB): peak = 1443.227 ; gain = 157.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:23 . Memory (MB): peak = 1443.227 ; gain = 157.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:03:23 . Memory (MB): peak = 1443.227 ; gain = 157.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   251|
|3     |LUT1   |   335|
|4     |LUT2   |   523|
|5     |LUT3   |   348|
|6     |LUT4   |   173|
|7     |LUT5   |   877|
|8     |LUT6   |  1808|
|9     |MUXF7  |   473|
|10    |MUXF8  |   164|
|11    |FDCE   |    94|
|12    |FDPE   |     5|
|13    |FDRE   |   187|
|14    |LD     |   396|
|15    |IBUF   |     5|
|16    |OBUF   |    42|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:19 ; elapsed = 00:03:23 . Memory (MB): peak = 1443.227 ; gain = 157.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:58 ; elapsed = 00:03:18 . Memory (MB): peak = 1443.227 ; gain = 111.367
Synthesis Optimization Complete : Time (s): cpu = 00:03:19 ; elapsed = 00:03:23 . Memory (MB): peak = 1443.227 ; gain = 157.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1452.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1457.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 396 instances were transformed.
  LD => LDCE: 396 instances

Synth Design complete, checksum: eb93578e
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:31 ; elapsed = 00:03:36 . Memory (MB): peak = 1457.121 ; gain = 171.246
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/GitHub/VIVADO-Projects/FunCardGame/TROJAN/TROJAN.runs/synth_1/BLACKJACK.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BLACKJACK_utilization_synth.rpt -pb BLACKJACK_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 21:16:07 2024...
