/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_ycrcb2rgb_v7_1_12
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_ycrcb2rgb_v7_1_12 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_ycrcb2rgb_v7_1_12
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work v_ycrcb2rgb_v7_1_12 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_ycrcb2rgb_v7_1_12/.cxl.vhdl.v_ycrcb2rgb_v7_1_12.v_ycrcb2rgb_v7_1_12.lin64.cmf
