INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/MoveL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/DataDelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataDelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/Mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/Mux_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/Mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/Mul_Cycle_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Cycle_CPU
INFO: [VRFC 10-2458] undeclared symbol RegWre, assumed default net type wire [C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sources_1/new/Mul_Cycle_CPU.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.srcs/sim_1/new/test_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/ECOP-16337281-03/ECOP-16337281-03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
