Analysis & Synthesis report for IITB_CPU
Mon Nov 28 23:28:26 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. State Machine - |IITB_CPU|FSM:My_FSM|State
  6. Registers Packed Into Inferred Megafunctions
  7. Multiplexer Restructuring Statistics (Restructuring Performed)
  8. Source assignments for FSM:My_FSM
  9. Port Connectivity Checks: "Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux"
 10. Port Connectivity Checks: "Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux"
 11. Port Connectivity Checks: "Datapath:My_Datapath|Mux16_8x1:D3_Mux"
 12. Port Connectivity Checks: "Datapath:My_Datapath|Mux3_8x1:A3_Mux"
 13. Port Connectivity Checks: "Datapath:My_Datapath|Mux3_4x1:A1_Mux"
 14. Port Connectivity Checks: "Datapath:My_Datapath|Mux16_2x1:Loop_Mux"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Nov 28 23:28:26 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IITB_CPU                                    ;
; Top-level Entity Name              ; IITB_CPU                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; IITB_CPU           ; IITB_CPU           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IITB_CPU|FSM:My_FSM|State                                                                             ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; State.S9 ; State.S8 ; State.S7 ; State.S6 ; State.S5 ; State.S4 ; State.S3 ; State.S2 ; State.S1 ; State.S0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; State.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.S1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.S2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; State.S3 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; State.S4 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; State.S5 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.S6 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.S7 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.S8 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.S9 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                            ;
+-----------------------------------------------------+--------------------------------------------+------+
; Register Name                                       ; Megafunction                               ; Type ;
+-----------------------------------------------------+--------------------------------------------+------+
; Datapath:My_Datapath|Memory:mem|Mem_Data_Out[0..15] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ; RAM  ;
+-----------------------------------------------------+--------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |IITB_CPU|Datapath:My_Datapath|Register_16bit:T4|Data[15]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux3_4x1:A1_Mux|Mux0         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |IITB_CPU|FSM:My_FSM|v_A3_sel                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|ALU:alu1|ALU_c[5]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux|Mux7     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux|Mux11    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_2x1:Mem_In_Mux|F[0]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_2x1:Mem_Add_Mux|F[15]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |IITB_CPU|FSM:My_FSM|v_alu_sel                              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File|Mux13 ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux|Mux0     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux|Mux11    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:D3_Mux|Mux3        ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:D3_Mux|Mux11       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:D3_Mux|Mux7        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux3_8x1:A3_Mux|Mux1         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux|Mux13    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for FSM:My_FSM                 ;
+--------------------------+---------+------+-------+
; Assignment               ; Value   ; From ; To    ;
+--------------------------+---------+------+-------+
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; State ;
+--------------------------+---------+------+-------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; a2[15..1] ; Input ; Info     ; Stuck at GND                          ;
; a2[0]     ; Input ; Info     ; Stuck at VCC                          ;
+-----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; a5   ; Input ; Info     ; Stuck at GND                               ;
; a6   ; Input ; Info     ; Stuck at GND                               ;
; a7   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux16_8x1:D3_Mux" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; a7   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux3_8x1:A3_Mux" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; a4   ; Input ; Info     ; Stuck at VCC                           ;
; a5   ; Input ; Info     ; Stuck at VCC                           ;
; a6   ; Input ; Info     ; Stuck at VCC                           ;
; a7   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux3_4x1:A1_Mux" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; a1   ; Input ; Info     ; Stuck at VCC                           ;
; a3   ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux16_2x1:Loop_Mux" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; a1   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 28 23:28:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux16_8x1.vhd
    Info (12022): Found design unit 1: Mux16_8x1-Dataflow File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd Line: 17
    Info (12023): Found entity 1: Mux16_8x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter7.vhd
    Info (12022): Found design unit 1: Shifter7-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd Line: 10
    Info (12023): Found entity 1: Shifter7 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhd
    Info (12022): Found design unit 1: SE10-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd Line: 9
    Info (12023): Found entity 1: SE10 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhd
    Info (12022): Found design unit 1: SE7-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd Line: 10
    Info (12023): Found entity 1: SE7 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: Register_File-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 13
    Info (12023): Found entity 1: Register_file File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_16bit.vhd
    Info (12022): Found design unit 1: Register_16bit-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd Line: 11
    Info (12023): Found entity 1: Register_16bit File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_3bit.vhd
    Info (12022): Found design unit 1: Register_3bit-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd Line: 10
    Info (12023): Found entity 1: Register_3bit File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux16_4x1.vhd
    Info (12022): Found design unit 1: Mux16_4x1-Dataflow File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd Line: 12
    Info (12023): Found entity 1: Mux16_4x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux16_2x1.vhd
    Info (12022): Found design unit 1: Mux16_2x1-Dataflow File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd Line: 10
    Info (12023): Found entity 1: Mux16_2x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3_8x1.vhd
    Info (12022): Found design unit 1: Mux3_8x1-Dataflow File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd Line: 16
    Info (12023): Found entity 1: Mux3_8x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3_2x1.vhd
    Info (12022): Found design unit 1: Mux3_4x1-Dataflow1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd Line: 12
    Info (12023): Found entity 1: Mux3_4x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd Line: 15
    Info (12023): Found entity 1: Memory File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dff_en.vhd
    Info (12022): Found design unit 1: dff_en-behave File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd Line: 13
    Info (12023): Found entity 1: dff_en File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behave File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd Line: 15
    Info (12023): Found entity 1: ALU File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhdl
    Info (12022): Found design unit 1: Datapath-Struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 33
    Info (12023): Found entity 1: Datapath File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSM-behave File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 25
    Info (12023): Found entity 1: FSM File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file iitb_cpu.vhd
    Info (12022): Found design unit 1: IITB_CPU-arch File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 17
    Info (12023): Found entity 1: IITB_CPU File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 5
Info (12127): Elaborating entity "IITB_CPU" for the top level hierarchy
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:My_FSM" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 94
Warning (10492): VHDL Process Statement warning at FSM.vhd(64): signal "instruc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 64
Warning (10492): VHDL Process Statement warning at FSM.vhd(65): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 65
Warning (10492): VHDL Process Statement warning at FSM.vhd(67): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 67
Warning (10492): VHDL Process Statement warning at FSM.vhd(67): signal "C_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 67
Warning (10492): VHDL Process Statement warning at FSM.vhd(67): signal "Z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 67
Warning (10492): VHDL Process Statement warning at FSM.vhd(69): signal "State" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 69
Warning (10492): VHDL Process Statement warning at FSM.vhd(223): signal "Z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 223
Warning (10492): VHDL Process Statement warning at FSM.vhd(257): signal "loop_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 257
Warning (10492): VHDL Process Statement warning at FSM.vhd(262): signal "loop_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 262
Warning (10492): VHDL Process Statement warning at FSM.vhd(315): signal "loop_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 315
Warning (10492): VHDL Process Statement warning at FSM.vhd(320): signal "loop_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 320
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:My_Datapath" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 118
Info (12128): Elaborating entity "Register_16bit" for hierarchy "Datapath:My_Datapath|Register_16bit:T1" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 185
Info (12128): Elaborating entity "Mux16_2x1" for hierarchy "Datapath:My_Datapath|Mux16_2x1:Loop_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 191
Info (12128): Elaborating entity "Register_file" for hierarchy "Datapath:My_Datapath|Register_file:Reg_File" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 196
Warning (10631): VHDL Process Statement warning at Register_file.vhd(21): inferring latch(es) for signal or variable "Data", which holds its previous value in one or more paths through the process File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][0]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][1]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][2]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][3]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][4]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][5]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][6]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][7]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][8]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][9]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][10]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][11]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][12]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][13]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][14]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[7][15]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][0]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][1]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][2]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][3]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][4]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][5]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][6]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][7]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][8]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][9]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][10]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][11]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][12]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][13]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][14]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[6][15]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][0]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][1]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][2]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][3]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][4]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][5]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][6]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][7]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][8]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][9]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][10]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][11]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][12]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][13]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][14]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[5][15]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][0]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][1]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][2]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][3]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][4]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][5]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][6]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][7]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][8]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][9]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][10]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][11]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][12]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][13]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][14]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[4][15]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][0]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][1]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][2]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][3]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][4]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][5]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][6]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][7]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][8]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][9]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][10]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][11]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][12]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][13]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][14]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[3][15]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][0]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][1]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][2]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][3]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][4]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][5]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][6]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][7]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][8]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][9]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][10]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][11]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][12]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][13]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][14]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[2][15]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][0]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][1]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][2]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][3]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][4]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][5]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][6]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][7]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][8]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][9]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][10]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][11]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][12]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][13]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][14]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[1][15]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][0]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][1]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][2]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][3]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][4]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][5]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][6]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][7]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][8]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][9]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][10]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][11]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][12]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][13]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][14]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (10041): Inferred latch for "Data[0][15]" at Register_file.vhd(21) File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 21
Info (12128): Elaborating entity "Mux3_4x1" for hierarchy "Datapath:My_Datapath|Mux3_4x1:A1_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 202
Info (12128): Elaborating entity "Mux3_8x1" for hierarchy "Datapath:My_Datapath|Mux3_8x1:A3_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 207
Info (12128): Elaborating entity "Mux16_8x1" for hierarchy "Datapath:My_Datapath|Mux16_8x1:D3_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 213
Info (12128): Elaborating entity "SE7" for hierarchy "Datapath:My_Datapath|SE7:T2_SE7" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 216
Info (12128): Elaborating entity "SE10" for hierarchy "Datapath:My_Datapath|SE10:T2_SE10" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 217
Info (12128): Elaborating entity "Shifter7" for hierarchy "Datapath:My_Datapath|Shifter7:T2_shift" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 218
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:My_Datapath|ALU:alu1" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 220
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(40): object "sum" assigned a value but never read File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd Line: 40
Info (12128): Elaborating entity "Mux16_4x1" for hierarchy "Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 225
Info (12128): Elaborating entity "dff_en" for hierarchy "Datapath:My_Datapath|dff_en:carry_dff" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 227
Info (12128): Elaborating entity "Memory" for hierarchy "Datapath:My_Datapath|Memory:mem" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 230
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Datapath:My_Datapath|Memory:mem|Data" is uninferred due to asynchronous read logic File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd Line: 17
Error (276003): Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings
    Error: Peak virtual memory: 4788 megabytes
    Error: Processing ended: Mon Nov 28 23:28:27 2022
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:41


