============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:06:18 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_19_1)      ext delay                     +100     100 F 
InputVector[0]                   in port        10 121.7    0    +0     100 F 
ADDER/A9[0] 
  g6693__1279/A                                                  +0     100   
  g6693__1279/Z                  XOR2_C          6  79.1  380  +248     348 F 
  g6608__7557/B                                                  +0     348   
  g6608__7557/Z                  XOR2_C          3  51.1  338  +233     581 F 
  g6475__1122/B                                                  +0     581   
  g6475__1122/Z                  XOR2_C          2  31.0  264  +221     802 R 
  g6433__2833/B                                                  +0     802   
  g6433__2833/Z                  XNOR2_C         2  29.0  193  +161     963 F 
  CPA_1_g1463__1122/A                                            +0     963   
  CPA_1_g1463__1122/Z            AND2_H          1  20.9   54  +125    1088 F 
  CPA_1_g1461__5927/A                                            +0    1088   
  CPA_1_g1461__5927/COUT         ADDF_E          1  19.5  138  +230    1318 F 
  CPA_1_g1460__6789/CIN                                          +0    1318   
  CPA_1_g1460__6789/COUT         ADDF_E          1  19.5  140  +152    1470 F 
  CPA_1_g1459__1591/CIN                                          +0    1470   
  CPA_1_g1459__1591/COUT         ADDF_E          1  19.5  136  +152    1622 F 
  CPA_1_g1458__9719/CIN                                          +0    1622   
  CPA_1_g1458__9719/COUT         ADDF_E          1  19.5  140  +151    1773 F 
  CPA_1_g1457__3377/CIN                                          +0    1773   
  CPA_1_g1457__3377/COUT         ADDF_E          1  19.5  140  +152    1925 F 
  CPA_1_g1456__9867/CIN                                          +0    1925   
  CPA_1_g1456__9867/COUT         ADDF_E          1  19.5  136  +152    2077 F 
  CPA_1_g1455__7765/CIN                                          +0    2077   
  CPA_1_g1455__7765/COUT         ADDF_E          1  19.5  139  +151    2228 F 
  CPA_1_g1454__7547/CIN                                          +0    2228   
  CPA_1_g1454__7547/COUT         ADDF_E          1  19.5  139  +152    2380 F 
  CPA_1_g1453__2833/CIN                                          +0    2380   
  CPA_1_g1453__2833/COUT         ADDF_E          1  19.5  139  +152    2531 F 
  CPA_1_g1452__2006/CIN                                          +0    2531   
  CPA_1_g1452__2006/COUT         ADDF_E          1  19.5  139  +152    2683 F 
  CPA_1_g1451__1297/CIN                                          +0    2683   
  CPA_1_g1451__1297/COUT         ADDF_E          1  19.5  139  +152    2835 F 
  CPA_1_g1450__1237/CIN                                          +0    2835   
  CPA_1_g1450__1237/COUT         ADDF_E          1  19.5  139  +152    2986 F 
  CPA_1_g1449__2007/CIN                                          +0    2986   
  CPA_1_g1449__2007/COUT         ADDF_E          1  19.5  139  +152    3138 F 
  CPA_1_g1448__3779/CIN                                          +0    3138   
  CPA_1_g1448__3779/COUT         ADDF_E          1  19.5  139  +152    3290 F 
  CPA_1_g1447__4599/CIN                                          +0    3290   
  CPA_1_g1447__4599/COUT         ADDF_E          1  19.5  139  +152    3442 F 
  CPA_1_g1446__3717/CIN                                          +0    3442   
  CPA_1_g1446__3717/COUT         ADDF_E          1  19.5  139  +152    3594 F 
  CPA_1_g1445__1377/CIN                                          +0    3594   
  CPA_1_g1445__1377/COUT         ADDF_E          1  19.5  137  +152    3745 F 
  CPA_1_g1444__8867/CIN                                          +0    3745   
  CPA_1_g1444__8867/COUT         ADDF_E          1  19.5  139  +151    3897 F 
  CPA_1_g1443__7654/CIN                                          +0    3897   
  CPA_1_g1443__7654/COUT         ADDF_E          1  19.5  139  +152    4049 F 
  CPA_1_g1442__7557/CIN                                          +0    4049   
  CPA_1_g1442__7557/COUT         ADDF_E          1  19.5  137  +152    4200 F 
  CPA_1_g1441__7837/CIN                                          +0    4200   
  CPA_1_g1441__7837/COUT         ADDF_E          1  19.5  139  +151    4352 F 
  CPA_1_g1440__6179/CIN                                          +0    4352   
  CPA_1_g1440__6179/COUT         ADDF_E          1  19.5  139  +152    4504 F 
  CPA_1_g1439__1279/CIN                                          +0    4504   
  CPA_1_g1439__1279/COUT         ADDF_E          1  19.5  139  +152    4655 F 
  CPA_1_g1438__3457/CIN                                          +0    4655   
  CPA_1_g1438__3457/COUT         ADDF_E          1  19.5  139  +152    4807 F 
  CPA_1_g1437__9771/CIN                                          +0    4807   
  CPA_1_g1437__9771/COUT         ADDF_E          1  19.5  139  +152    4959 F 
  CPA_1_g1436__2005/CIN                                          +0    4959   
  CPA_1_g1436__2005/COUT         ADDF_E          1  19.5  139  +152    5111 F 
  CPA_1_g1435__1122/CIN                                          +0    5111   
  CPA_1_g1435__1122/COUT         ADDF_E          1  19.5  139  +152    5263 F 
  CPA_1_g1434__2001/CIN                                          +0    5263   
  CPA_1_g1434__2001/COUT         ADDF_E          1  19.5  139  +152    5414 F 
  CPA_1_g1433__5927/CIN                                          +0    5414   
  CPA_1_g1433__5927/COUT         ADDF_E          1  19.5  140  +152    5566 F 
  CPA_1_g1432__6789/CIN                                          +0    5566   
  CPA_1_g1432__6789/COUT         ADDF_E          1  19.5  141  +152    5718 F 
  CPA_1_g1431__1591/CIN                                          +0    5718   
  CPA_1_g1431__1591/COUT         ADDF_E          1  19.5  140  +152    5870 F 
  CPA_1_g1430__9719/CIN                                          +0    5870   
  CPA_1_g1430__9719/COUT         ADDF_E          1  19.5  139  +152    6022 F 
  CPA_1_g1429__3377/CIN                                          +0    6022   
  CPA_1_g1429__3377/COUT         ADDF_E          2  35.2  156  +178    6200 F 
  CPA_1_g1428__9867/A                                            +0    6200   
  CPA_1_g1428__9867/Z            NAND2_F         2  36.4  138  +103    6303 R 
  CPA_1_g1425__2833/B                                            +0    6303   
  CPA_1_g1425__2833/Z            XNOR2_C         1   8.8  112  +114    6417 R 
ADDER/OutputVector[38] 
OutputVector[38]            <<<  out port                        +0    6417 R 
(AddShift.sdc_line_12_21_1)      ext delay                     +200    6617 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   13383ps 
Start-point  : InputVector[0]
End-point    : OutputVector[38]
